<!DOCTYPE html>
<html lang="en">
<head>
    <link href='//fonts.googleapis.com/css?family=Source+Sans+Pro:300,400,700,400italic' rel='stylesheet' type='text/css'>

    <link rel="stylesheet" type="text/css" href="https://mgwoo.github.io/theme/css/font-awesome.min.css">
    <link rel="stylesheet" type="text/css" href="https://mgwoo.github.io/theme/css/bootstrap.min.css" />
    <link rel="stylesheet" type="text/css" href="https://mgwoo.github.io/theme/css/main-6.css" />


    <link href="https://mgwoo.github.io/feeds/all.atom.xml" type="application/atom+xml" rel="alternate" title="Mingyu Woo's profile Atom">



    <meta charset="utf-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge" />
    <meta name="HandheldFriendly" content="True" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <meta name="robots" content="" />


    <meta name="author" content="Mingyu Woo" />
    <meta name="description" content="Mingyu Woo's profile" />
    <title>Mingyu Woo's profile</title>

</head>

<body id="index" class="home">

    <div class="wrapper">
<!-- Use icons from fontawesome when you are adding new item in the contact list  -->             
 
<div class="sidebar-wrapper">
    <div class="profile-container">
        <img class="profile-img" src="https://mgwoo.github.io/theme/images/profile.png" alt="profile picture" />
        <h1 class="name">Mingyu Woo</h1>
        <h3 class="tagline">Senior Engineer / Ph.D. Candidate</h3>
    </div><!--//profile-container-->
    
    <div class="contact-container container-block">
        <ul class="list-unstyled contact-list">
           
            
            
            <li class="website"><i class="fa fa-globe"></i><a href="http://mgwoo.github.io" target="_blank">mgwoo.github.io</a></li>
            
            <li class="linkedin"><i class="fa fa-linkedin"></i><a href="https://in.linkedin.com/in/mgwoo" target="_blank">linkedin.com/in/mgwoo</a></li>
            
            <li class="github"><i class="fa fa-github"></i><a href="http://github.com/mgwoo" target="_blank">github.com/mgwoo</a></li>
            
            <li class="github"><i class="fa fa-facebook"></i><a href="http://facebook.com/mgwooz" target="_blank">facebook.com/mgwooz</a></li>
            
            
        </ul>
    </div><!--//contact-container-->
<div class="education-container container-block">
<h2 class="container-block-title">Education</h2>
    <div class="item">
	    <h4 class="degree">Ph.D Candidate in Electrical and Computer Engineering</h4>
	    <h5 class="meta">University of California, San Diego (UCSD)</h5>
	    <div class="time">Sep. 2018 - Present</div>
	</div><!--//item-->
    <div class="item">
	    <h4 class="degree">M.Sc in Electrical Engineering</h4>
	    <h5 class="meta">Ulsan National Institute of Science and Technology (UNIST)</h5>
	    <div class="time">Mar. 2017 - Aug. 2018</div>
	</div><!--//item-->
    <div class="item">
	    <h4 class="degree">B.Sc Summa Cum-Laude in Electrical and Computer Engineering</h4>
	    <h5 class="meta">Ulsan National Institute of Science and Technology (UNIST)</h5>
	    <div class="time">Mar. 2011 - Feb. 2017</div>
	</div><!--//item-->
</div><!--//education-container-->
<div class="languages-container container-block">
	<h2 class="container-block-title">Languages</h2>
	<ul class="list-unstyled interests-list">
		<li>English <span class="lang-desc">(Higher proficiency)</span></li>
		<li>Korean <span class="lang-desc">(Native)</span></li>
	</ul>
</div><!--//interests-->
<div class="interests-container container-block">
	<h2 class="container-block-title">Interests</h2>
	<ul class="list-unstyled interests-list">
		   <li>Circuit Physical Design</li>
		   <li>Design Automation</li>
		   <li>Machine Learning</li>
		   <li>Web Programming</li>
	</ul>
</div><!--//interests-->
    
</div><!--//sidebar-wrapper-->        <div class="main-wrapper">
           
<section class="section summary-section">
<h2 class="section-title"><i class="fa fa-user"></i>Career Profile</h2>
<div class="summary">
    <p>I'm a senior engineer in Qualcomm and Ph.D. candidate within abkgroup, which is one of the most famous research group in VLSI/CAD area. I specialize in programming with solving an optimization problem based on C/C++/Python/Tcl.<br />My passion for programming was fostered by physical design projects. I was the main developer of OpenROAD which is supported by Google and POSH projects from DARPA. OpenROAD was aimed for building the open-source physical design flows and I was on the main developer in Task 8 (Floorplan) and Task 9 (Placement). I developed, rewrote, and maintained three projects; TritonMP, RePlAce, and OpenDP (all tools are available as 'macro_placement', 'global_placement', and 'legalize_placement' Tcl commands). My contributed tools are widely used in OpenROAD. Nowadays, OpenROAD has generated 600+ IC tapeouts successfully.</p>
</div><!--//summary-->
</section><!--//section-->
                        
<section class="section experiences-section">
    <h2 class="section-title"><i class="fa fa-briefcase"></i>Experiences</h2>
        <div class="item">
            <div class="meta">
                <div class="upper-row">
                    <h3 class="job-title" style="line-height:unset;">Qualcomm, San Diego</h3>
                    <div class="time">Apr. 2023 - Present</div>
                </div><!--//upper-row-->
                <div class="company">Senior Engineer</div>
            </div><!--//meta-->
            <div class="details">
                <p></p>
            </div><!--//details-->
        </div><!--//item-->
        <div class="item">
            <div class="meta">
                <div class="upper-row">
                    <h3 class="job-title" style="line-height:unset;">VLSI CAD Lab, University of California, San Diego</h3>
                    <div class="time">Sep. 2018 - Present</div>
                </div><!--//upper-row-->
                <div class="company">Ph.D. Candidate</div>
            </div><!--//meta-->
            <div class="details">
                <p>VLSI/Physical Design Researcher</p>
            </div><!--//details-->
        </div><!--//item-->
        <div class="item">
            <div class="meta">
                <div class="upper-row">
                    <h3 class="job-title" style="line-height:unset;">Qualcomm, San Diego</h3>
                    <div class="time">Jun. 2022 - Sep. 2022</div>
                </div><!--//upper-row-->
                <div class="company">Intern-Software Engineer</div>
            </div><!--//meta-->
            <div class="details">
                <p></p>
            </div><!--//details-->
        </div><!--//item-->
        <div class="item">
            <div class="meta">
                <div class="upper-row">
                    <h3 class="job-title" style="line-height:unset;">Cadence Design Systems, San Jose</h3>
                    <div class="time">Jun. 2021 - Sep. 2021</div>
                </div><!--//upper-row-->
                <div class="company">Intern-Software Engineer</div>
            </div><!--//meta-->
            <div class="details">
                <p></p>
            </div><!--//details-->
        </div><!--//item-->
        <div class="item">
            <div class="meta">
                <div class="upper-row">
                    <h3 class="job-title" style="line-height:unset;">System on Chip & Design Lab, UNIST, Ulsan</h3>
                    <div class="time">Feb. 2017 - Aug. 2018</div>
                </div><!--//upper-row-->
                <div class="company">M.Sc. Graduate Student</div>
            </div><!--//meta-->
            <div class="details">
                <p>Thesis: Clip-Shifting-Aware Lithography Pattern Classification</p>
            </div><!--//details-->
        </div><!--//item-->
</section><!--//section-->
                        
<section class="section projects-section">
    <h2 class="section-title"><i class="fa fa-book"></i>Papers</h2>
    <h4 style="font-weight:500;">Conference</h4>
        <div class="item">
            <span style="float:left">[c1]</span>
            <div style="margin-left:40px;">
                <span><b>M. Woo</b>, S. Kim and S. Kang,</span>
                <span>"GRASP based Metaheuristics for Layout Pattern Classification",</span>
                <span>Proc. IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2017, pp. 512-518.</span>
<span>(<a href="https://ieeexplore.ieee.org/document/8203820/">Link</a>)</span>            </div>
        </div><!--//item-->
        <div class="item">
            <span style="float:left">[c2]</span>
            <div style="margin-left:40px;">
                <span>S. Do, <b>M. Woo</b> and S. Kang,</span>
                <span>"Fence Region-Aware Multi-Deck Standard Cell Legalization",</span>
                <span>Proc. ACM/IEEE Great Lakes Symposium on VLSI (GLSVLSI), 2019, pp. 259-262.</span>
<span>(<a href="https://dl.acm.org/citation.cfm?id=3318012">Link</a>)</span>            </div>
        </div><!--//item-->
        <div class="item">
            <span style="float:left">[c3]</span>
            <div style="margin-left:40px;">
                <span>T. Ajayi, D. Blaauw, T.-B. Chan, C.-K. Cheng, V. A. Chhabria, D. K. Choo, M. Coltella, R. Dreslinski, M. Foga√ßa, S. Hashemi, A. Hosny, A. B. Kahng, M. Kim, J. Li, Z. Liang, U. Mallappa, P. Penzes, G. Pradipta, S. Reda, A. Rovinski, K. Samadi, S. S. Sapatnekar, L. Saul, C. Sechen, V. Srinivas, w. Swartz, D. Sylvester, D. Urquhart, L. Wang, <b>M. Woo</b> and B. Xu,</span>
                <span>"OpenROAD: Toward a Self-Driving, Open-Source Digital Layout Implementation Tool Chain",</span>
                <span>Proc. Government Microcircuit Applications and Critical Technology Conference (GOMACTech), 2019, pp. 1105-1110.</span>
<span>(<a href="https://vlsicad.ucsd.edu/Publications/Conferences/370/c370.pdf">Link</a>)</span>            </div>
        </div><!--//item-->
        <div class="item">
            <span style="float:left">[c4]</span>
            <div style="margin-left:40px;">
                <span>T. Ajayi, V. A. Chhabria, M. Foga√ßa, S. Hashemi, A. Hosny, A. B. Kahng, M. Kim, J. Lee, U. Mallappa, M. Neseem, G. Pradipta, S. Reda, M. Saligane, S. S. Sapatnekar, C. Sechen, M. Shalan, w. Swartz, L. Wang, Z. Wang, <b>M. Woo</b> and B. Xu,</span>
                <span>"Toward an Open-Source Digital Flow: First Learnings from the OpenROAD Project",</span>
                <span>Proc. ACM/IEEE Design Automation Conference (DAC), 2019, pp. 76:1-76:4. (Invited)</span>
<span>(<a href="https://vlsicad.ucsd.edu/Publications/Conferences/371/c371.pdf">Link</a>)</span>            </div>
        </div><!--//item-->
        <div class="item">
            <span style="float:left">[c5]</span>
            <div style="margin-left:40px;">
                <span>J. Chen, I. H.-R. Jiang, J. Jung, A. B. Kahng, V. N. Kravets, Y.-L. Li, S.-T. Lin and <b>M. Woo</b>,</span>
                <span>"DATC RDF-2019: Towards a Complete Academic Reference Design Flow",</span>
                <span>Proc. IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2019. (Invited)</span>
<span>(<a href="https://vlsicad.ucsd.edu/Publications/Conferences/373/c373.pdf">Link</a>)</span>            </div>
        </div><!--//item-->
        <div class="item">
            <span style="float:left">[c6]</span>
            <div style="margin-left:40px;">
                <span>V. Bandeira, M. Foga√ßa, J. Li, E.-M. Monteiro, I. Oliveira, R. Reis and <b>M. Woo</b>,</span>
                <span>"An open road knows no borders: The contributions of UFRGS-UCSD partnership to the OpenROAD project.",</span>
                <span>Workshop on Open-Source EDA Technology (WOSET), 2019.</span>
<span>(<a href="https://woset-workshop.github.io/PDFs/2019/a16.pdf">Link</a>)</span>            </div>
        </div><!--//item-->
        <div class="item">
            <span style="float:left">[c7]</span>
            <div style="margin-left:40px;">
                <span>Y. Kang, Y. Park, S. Kim, E. Kwon, T. Lim, <b>M. Woo</b>, S. Oh and S. Kang,</span>
                <span>"Analysis and Solution of CNN Accuracy Reduction over Channel Loop Tiling",</span>
                <span>Proc. Design, Automation and Test in Europe (DATE), 2020, pp. 1091-1096.</span>
<span>(<a href="https://ieeexplore.ieee.org/document/9116465">Link</a>)</span>            </div>
        </div><!--//item-->
        <div class="item">
            <span style="float:left">[c8]</span>
            <div style="margin-left:40px;">
                <span>V. Bandeira, M. Foga√ßa, E.-M. Monteiro, I. Oliveira, <b>M. Woo</b> and R. Reis,</span>
                <span>"Fast and Scalable I/O Pin Assignment With Divide-and-Conquer and Hungarian Matching",</span>
                <span>Proc. IEEE International New Circuits and Systems Conference (NEWCAS), 2020.</span>
<span>(<a href="https://ieeexplore.ieee.org/document/9159791">Link</a>)</span>            </div>
        </div><!--//item-->
        <div class="item">
            <span style="float:left">[c9]</span>
            <div style="margin-left:40px;">
                <span>J. Chen, I. H.-R. Jiang, J. Jung, A. B. Kahng, V. N. Kravets, Y.-L. Li, S.-T. Lin and <b>M. Woo</b>,</span>
                <span>"DATC RDF-2020: Strengthening the Foundation for Academic Research in IC Physical Design",</span>
                <span>Proc. IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2020. (Invited)</span>
<span>(<a href="https://vlsicad.ucsd.edu/Publications/Conferences/379/c379.pdf">Link</a>)</span>            </div>
        </div><!--//item-->
        <div class="item">
            <span style="float:left">[c10]</span>
            <div style="margin-left:40px;">
                <span>T.-B. Chan, A. B. Kahng and <b>M. Woo</b>,</span>
                <span>"Revisiting Inherent Noise Floors for Interconnect Prediction",</span>
                <span>Proc. ACM International Workshop on System-Level Interconnect Prediction (SLIP^2), 2020</span>
<span>(<a href="https://vlsicad.ucsd.edu/Publications/Conferences/380/c380.pdf">Link</a>)</span>            </div>
        </div><!--//item-->
        <div class="item">
            <span style="float:left">[c11]</span>
            <div style="margin-left:40px;">
                <span>D. Kim, H. Kwon, S.-Y. Lee, S. Kim, <b>M. Woo</b> and S. Kang,</span>
                <span>"Machine Learning Framework for Early Routability Prediction with Artificial Netlist Generator",</span>
                <span>Proc. Design, Automation and Test in Europe (DATE), 2021.</span>
<span>(<a href="https://ieeexplore.ieee.org/document/9473966">Link</a>)</span>            </div>
        </div><!--//item-->
        <div class="item">
            <span style="float:left">[c12]</span>
            <div style="margin-left:40px;">
                <span>C. Chidambaram, A. B. Kahng, M. Kim, G. Nallapati, S.C. Song and <b>M. Woo</b>,</span>
                <span>"A Novel Framework for DTCO: Fast and Automatic Routability Assessment with Machine Learning for Sub-3nm Technology Options",</span>
                <span>Proc. IEEE Symposium on VLSI Technology, 2021.</span>
<span>(<a href="https://vlsicad.ucsd.edu/Publications/Conferences/384/c384.pdf">Link</a>)</span>            </div>
        </div><!--//item-->
        <div class="item">
            <span style="float:left">[c13]</span>
            <div style="margin-left:40px;">
                <span>C.-K. Cheng, A. B. Kahng, I. Kang, M. Kim, D. Lee, B. Lin, D. Park and <b>M. Woo</b>,</span>
                <span>"CoRe-ECO: Concurrent Refinement of Detailed Place-and-Route for an Efficient ECO Automation",</span>
                <span>Proc. ACM/IEEE International Conference on Computer Design, 2021.</span>
<span>(<a href="https://vlsicad.ucsd.edu/Publications/Conferences/385/c385.pdf">Link</a>)</span>            </div>
        </div><!--//item-->
        <div class="item">
            <span style="float:left">[c14]</span>
            <div style="margin-left:40px;">
                <span>J. Chen, I. H.-R. Jiang, J. Jung, A. B. Kahng, S. Kim, V. N. Kravets, Y.-L. Li, R. Varadarajan and <b>M. Woo</b>,</span>
                <span>"DATC RDF-2021: Design Flow and Beyond",</span>
                <span>Proc. IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2021. (Invited)</span>
<span>(<a href="https://vlsicad.ucsd.edu/Publications/Conferences/386/c386.pdf">Link</a>)</span>            </div>
        </div><!--//item-->
        <div class="item">
            <span style="float:left">[c15]</span>
            <div style="margin-left:40px;">
                <span>A. B. Kahng, S. Thumathy and <b>M. Woo</b>,</span>
                <span>"An Effective Cost-Skew Tradeoff Heuristic for VLSI Global Routing",</span>
                <span>Proc. IEEE Intenational Symposium on Quality Electronic Design (ISQED), 2023.</span>
<span>(<a href="https://vlsicad.ucsd.edu/Publications/Conferences/397/c397.pdf">Link</a>)</span>            </div>
        </div><!--//item-->
        <div class="item">
            <span style="float:left">[c16]</span>
            <div style="margin-left:40px;">
                <span>Joong-Won Jeon, Andrew B. Kahng, Jae-Hyun Kang, Jaehwan Kim, and <b>Mingyu Woo</b>,</span>
                <span>"SLO-ECO: Single-Line-Open Aware ECO Detailed Placement and Detailed Routing Co-Optimization",</span>
                <span>Proc. IEEE Intenational Symposium on Quality Electronic Design (ISQED), 2024 (To appear).</span>
            </div>
        </div><!--//item-->
    <h4 style="font-weight:500;">Journal</h4>
        <div class="item">
            <span style="float:left">[j1]</span>
            <div style="margin-left:40px;">
                <span>H. Kwon, <b>M. Woo</b>, S. Kang and Y. Kim,</span>
                <span>"Statistical Leakage Analysis Using Gaussian Mixture Model",</span>
                <span>IEEE Access, Vol 6, 2018, pp. 51939-51950.</span>
<span>(<a href="https://ieeexplore.ieee.org/document/8466761/">Link</a>)</span>            </div>
        </div><!--//item-->
        <div class="item">
            <span style="float:left">[j2]</span>
            <div style="margin-left:40px;">
                <span>M. Foga√ßa, A. B. Kahng, E. Monteiro, R. Reis, L. Wang and <b>M. Woo</b>,</span>
                <span>"On the Superiority of Modularity-Based Clustering for Determining Placement-Relevant Clusters",</span>
                <span>Integration: The VLSI Journal 74 (2020), pp. 32-44.</span>
<span>(<a href="https://vlsicad.ucsd.edu/Publications/Journals/j132.pdf">Link</a>)</span>            </div>
        </div><!--//item-->
        <div class="item">
            <span style="float:left">[j3]</span>
            <div style="margin-left:40px;">
                <span>C.-K. Cheng, A. B. Kahng, H. Kim, Minsoo Kim, D. Lee, D. Park and <b>M. Woo</b>,</span>
                <span>"PROBE2.0: A Systematic Framework for Routability Assessment from Technology to Design in Advanced Nodes",</span>
                <span>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2021)</span>
<span>(<a href="https://vlsicad.ucsd.edu/Publications/Journals/j137.pdf">Link</a>)</span>            </div>
        </div><!--//item-->
        <div class="item">
            <span style="float:left">[j4]</span>
            <div style="margin-left:40px;">
                <span>A. B. Kahng, M. Kim, S. Kim and <b>M. Woo</b>,</span>
                <span>"RosettaStone: Connecting the Past, Present and Future of Physical Design Research",</span>
                <span>IEEE Design and Test of Computers, Vol. 39, No. 5, pp. 70-78.</span>
<span>(<a href="https://vlsicad.ucsd.edu/Publications/Journals/j139.pdf">Link</a>)</span>            </div>
        </div><!--//item-->

</section><!--//section-->
    
<section class="section projects-section">
    <h2 class="section-title"><i class="fa fa-archive"></i>Projects</h2>
    <h4>Circuit Projects</h4>
        <div class="item" style="margin-left:10px;">
            <span class="project-title"><a href="https://github.com/The-OpenROAD-Project/RePlAce" target="_blank">RePlAce [c3][c4]</a></span> - <span class="project-tagline">RePlAce is a global placement tool for spreading and placing standard cells by minimizing wire-length. RePlAce solves the electrostatic PDEs for density calculation, which is a core algorithm for spreading the standard cells. I've rewritten the whole RePlAce as clean C++11 code based on OpenDB, which means RePlAce now fully supports LEF/DEF commercial formats in fast. RePlAce has been verified with 7/12/14/28/45/65/130 nm technologies. Routability-driven and Timing-driven are implemented with OpenSTA and FastRoute APIs within OpenROAD. RePlAce is available as the 'global_placement' command in the OpenROAD flow.</span>
        </div><!--//item-->
        <div class="item" style="margin-left:10px;">
            <span class="project-title"><a href="https://github.com/sanggido/OpenDP" target="_blank">OpenDP [c2][c3][c4]</a></span> - <span class="project-tagline">Proposed fence-region and multi-deck-aware open-source detailed placer that utilizes the Si2 LEF/DEF parser. This project achieved 63% smaller displacement and 70% runtime reduction compared with ICCAD 2017 contest winner. OpenDP is used in Synthesis, Gate-sizing, and Clock Tree Synthesis (CTS) within the OpenROAD flow. OpenDP is available as the 'legalize_placement' command in the OpenROAD flow.</span>
        </div><!--//item-->
        <div class="item" style="margin-left:10px;">
            <span class="project-title"><a href="https://github.com/The-OpenROAD-Project/TritonMacroPlace" target="_blank">TritonMP [c3][c4]</a></span> - <span class="project-tagline">ParquetFP based macro cell placer for the OpenROAD. Generate a placed DEF with macro placements honoring halos, channels and cell row 'snapping'. Approximately ceil((#macros/3)^(3/2)) 'sets' corresponding to quadrisections of the initial placed mixed-size DEF are explored and packed using ParquetFP-based annealing. The best resulting floorplan according to a heuristic evaluation function is returned. TritonMP is available as the 'macro_placement' command in the OpenROAD flow.</span>
        </div><!--//item-->
        <div class="item" style="margin-left:10px;">
            <span class="project-title"><a href="https://github.com/mgwoo/ClipGraphExtract" target="_blank">ClipGraphExtractor (OpenROAD EDA Tutorial)</a></span> - <span class="project-tagline">Extracts a sub-graph from placed and routed circuit layout with clip coordinates. This project was used as an example of adding a tool for the OpenROAD and machine learning EDA tutorial. This project registers Python modules (GraphExtractor_py) using the SWIG wrapper.</span>
        </div><!--//item-->
        <div class="item" style="margin-left:10px;">
            <span class="project-title"><a href="https://github.com/ieee-ceda-datc/datc-rdf-calibrations" target="_blank">RDF Calibration Testcases [c5][c9][c14]</a></span> - <span class="project-tagline">Provides publicly-available timer, RC parasitic and static IR drop calibration testcases. This project utilized the OpenROAD flow with three open-sourced PDKs (NanGate45, SkyWater130HD/HS).</span>
        </div><!--//item-->
        <div class="item" style="margin-left:10px;">
            <span class="project-title"><a href="https://github.com/mgwoo/verilog-parser" target="_blank">FLEX/BISON Verilog Parser for C++</a></span> - <span class="project-tagline">Improves the previous Ben-marshall's verilog parser to be successfully compiled under c++11/c++14 environments.</span>
        </div><!--//item-->
        <div class="item" style="margin-left:10px;">
            <span class="project-title"><a href="https://github.com/The-OpenROAD-Project/OpenROAD-Utilities/tree/master/verilog-to-def" target="_blank">Verilog To DEF translator</a></span> - <span class="project-tagline">Convert hierarchical/flat gate-level Verilog to a flat DEF file. This project traverses all hierarchical modules with BFS. This project used the OpenSTA's ConcreteNetwork API.</span>
        </div><!--//item-->
        <div class="item" style="margin-left:10px;">
            <span class="project-title"><a href="https://github.com/mgwoo/GRASP-Pattern-Classification" target="_blank">GRASP based Metaheuristics for Layout Pattern Classification [c1]</a></span> - <span class="project-tagline">Proposed new methodology for layout pattern calssification problem.</span>
        </div><!--//item-->

    <h4>Web Projects</h4>
        <div class="item" style="margin-left:10px;">
            <span class="project-title"><a href="https://github.com/mgwoo/SSH-Tunnel-Auto-reconnecting" target="_blank">Auto SSH Local/Remote Tunneling</a></span> - <span class="project-tagline">A bash script that detects whether a tunneling connection is broken and automatically reconnects. This script would be combined with the crontab scheduler. (Support Ubuntu/Centos)</span>
        </div><!--//item-->
        <div class="item" style="margin-left:10px;">
            <span class="project-title"><a href="http://bus.hexa.pro" target="_blank">UNIST Bus Info</a></span> - <span class="project-tagline">Web site for Bus arrival in UNIST.</span>
        </div><!--//item-->
</section><!--//section-->
                        
            
        </div><!--//main-body-->
    </div>

    <footer class="footer">
        <div class="text-center">
            <small class="copyright">Designed with <i class="fa fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a> for developers</small>
            <br>
            <small class="copyright">Ported to Pelican with <i class="fa fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Suhaib Khan</a></small>
        </div><!--//container-->
    </footer><!--//footer-->
    <script type="text/javascript" src="https://mgwoo.github.io/theme/js/jquery-1.11.3.min.js"></script>
    <script type="text/javascript" src="https://mgwoo.github.io/theme/js/bootstrap.min.js"></script>
    <script type="text/javascript" src="https://mgwoo.github.io/theme/js/main.js"></script>
</body>
</html>