// Seed: 296957687
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input tri id_2,
    input wor id_3,
    input supply1 id_4
    , id_15,
    output wire id_5,
    output wand id_6,
    output supply1 id_7,
    input tri0 id_8,
    output supply0 id_9,
    input tri id_10,
    input wor id_11,
    output wire id_12,
    output wor id_13
);
  assign id_15 = id_3;
  assign id_6 = -1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output wire  id_0,
    input  tri   id_1,
    input  uwire id_2
);
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_1,
      id_2,
      id_0,
      id_0
  );
  assign id_0 = 1 == 1;
  assign id_0 = ~-1'b0 == id_2;
endmodule
