/******************************************************************************
*
* Copyright (C) 2013 - 2015 Xilinx, Inc.  All rights reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a copy
* of this software and associated documentation files (the "Software"), to deal
* in the Software without restriction, including without limitation the rights
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
* copies of the Software, and to permit persons to whom the Software is
* furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* Use of the Software is limited solely to applications:
* (a) running on a Xilinx device, or
* (b) that interact with a Xilinx device through a bus or interconnect.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* XILINX  BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF
* OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
* SOFTWARE.
*
* Except as contained in this notice, the name of the Xilinx shall not be used
* in advertising or otherwise to promote the sale, use or other dealings in
* this Software without prior written authorization from Xilinx.
*
******************************************************************************/
/*****************************************************************************/

/**
 *
 * @file xsdps_options.c
 * @addtogroup sdps_v2_5
 * @{
 *
 * Contains API's for changing the various options in host and card.
 * See xsdps.h for a detailed description of the device and driver.
 *
 * <pre>
 * MODIFICATION HISTORY:
 *
 * Ver   Who    Date     Changes
 * ----- ---    -------- -----------------------------------------------
 * 1.00a hk/sg  10/17/13 Initial release
 * 2.1   hk     04/18/14 Increase sleep for eMMC switch command.
 *                       Add sleep for microblaze designs. CR# 781117.
 * 2.3   sk     09/23/14 Use XSdPs_Change_ClkFreq API whenever changing
 *						clock.CR# 816586.
 * 2.5  sg	   07/09/15 Added SD 3.0 features
 *       kvn    07/15/15 Modified the code according to MISRAC-2012.
 *
 * </pre>
 *
 ******************************************************************************/

/***************************** Include Files *********************************/
#include "xsdps.h"
#include "xil_cache.h"

/*
 * The header sleep.h and API usleep() can only be used with an arm design.
 * MB_Sleep() is used for microblaze design.
 */
#if defined( __arm__ ) || defined( __aarch64__ )

    #include "sleep.h"

#endif

#ifdef __MICROBLAZE__

    #include "microblaze_sleep.h"

#endif

#include <FreeRTOS.h>
#include "task.h"

#include "FreeRTOSFATConfig.h"
#include "uncached_memory.h"

/************************** Constant Definitions *****************************/

/**************************** Type Definitions *******************************/

/***************** Macros (Inline Functions) Definitions *********************/

/************************** Function Prototypes ******************************/
s32 XSdPs_CmdTransfer( XSdPs * InstancePtr,
                       u32 Cmd,
                       u32 Arg,
                       u32 BlkCnt );
void XSdPs_SetupADMA2DescTbl( XSdPs * InstancePtr,
                              u32 BlkCnt,
                              const u8 * Buff );
s32 XSdPs_Uhs_ModeInit( XSdPs * InstancePtr,
                        u8 Mode );
static s32 XSdPs_Execute_Tuning( XSdPs * InstancePtr );
s32 XSdPs_Uhs_ModeInit( XSdPs * InstancePtr,
                        u8 Mode );

#if ( ffconfigSDIO_DRIVER_USES_INTERRUPT != 0 )

/* Declared in ff_sddisk.c :
 * Function will sleep and get interrupted on a change of
 * the status register.  It will loop until:
 *  1. Expected bit (ulMask) becomes high
 *  2. Time-out reached (normally 2 seconds)
 */
    extern u32 XSdPs_WaitInterrupt( XSdPs * InstancePtr,
                                    u32 ulMask );
    /* Clear the interrupt before using it. */
    extern void XSdPs_ClearInterrupt( XSdPs * InstancePtr );
#else
    #error Please define ffconfigSDIO_DRIVER_USES_INTERRUPT
#endif

/*****************************************************************************/

/**
 * Update Block size for read/write operations.
 *
 * @param	InstancePtr is a pointer to the instance to be worked on.
 * @param	BlkSize - Block size passed by the user.
 *
 * @return	None
 *
 ******************************************************************************/
s32 XSdPs_SetBlkSize( XSdPs * InstancePtr,
                      u16 BlkSize )
{
    s32 Status;
    u32 PresentStateReg;

    Xil_AssertNonvoid( InstancePtr != NULL );
    Xil_AssertNonvoid( InstancePtr->IsReady == XIL_COMPONENT_IS_READY );

    PresentStateReg = XSdPs_ReadReg( InstancePtr->Config.BaseAddress,
                                     XSDPS_PRES_STATE_OFFSET );

    if( ( PresentStateReg & ( ( u32 ) XSDPS_PSR_INHIBIT_CMD_MASK |
                              ( u32 ) XSDPS_PSR_INHIBIT_DAT_MASK |
                              ( u32 ) XSDPS_PSR_WR_ACTIVE_MASK | ( u32 ) XSDPS_PSR_RD_ACTIVE_MASK ) ) != 0U )
    {
        Status = XST_FAILURE;
        goto RETURN_PATH;
    }

    /* Send block write command */
    Status = XSdPs_CmdTransfer( InstancePtr, CMD16, BlkSize, 0U );

    if( Status != XST_SUCCESS )
    {
        Status = XST_FAILURE;
        goto RETURN_PATH;
    }

    Status = ( s32 ) XSdPs_ReadReg( InstancePtr->Config.BaseAddress,
                                    XSDPS_RESP0_OFFSET );

    /* Set block size to the value passed */
    XSdPs_WriteReg16( InstancePtr->Config.BaseAddress, XSDPS_BLK_SIZE_OFFSET,
                      BlkSize & XSDPS_BLK_SIZE_MASK );

    Status = XST_SUCCESS;

RETURN_PATH:
    return Status;
}

/*****************************************************************************/

/**
 *
 * API to get bus width support by card.
 *
 *
 * @param	InstancePtr is a pointer to the XSdPs instance.
 * @param	SCR - buffer to store SCR register returned by card.
 *
 * @return
 *		- XST_SUCCESS if successful.
 *		- XST_FAILURE if fail.
 *
 * @note		None.
 *
 ******************************************************************************/
s32 XSdPs_Get_BusWidth( XSdPs * InstancePtr,
                        u8 * SCR )
{
    s32 Status;
    u16 BlkCnt;
    u16 BlkSize;
    s32 LoopCnt;

    Xil_AssertNonvoid( InstancePtr != NULL );
    Xil_AssertNonvoid( InstancePtr->IsReady == XIL_COMPONENT_IS_READY );

    for( LoopCnt = 0; LoopCnt < 8; LoopCnt++ )
    {
        SCR[ LoopCnt ] = 0U;
    }

    /* Send block write command */
    Status = XSdPs_CmdTransfer( InstancePtr, CMD55,
                                InstancePtr->RelCardAddr, 0U );

    if( Status != XST_SUCCESS )
    {
        Status = XST_FAILURE;
        goto RETURN_PATH;
    }

    BlkCnt = XSDPS_SCR_BLKCNT;
    BlkSize = XSDPS_SCR_BLKSIZE;

    /* Set block size to the value passed */
    BlkSize &= XSDPS_BLK_SIZE_MASK;
    XSdPs_WriteReg16( InstancePtr->Config.BaseAddress,
                      XSDPS_BLK_SIZE_OFFSET, BlkSize );

    XSdPs_SetupADMA2DescTbl( InstancePtr, BlkCnt, SCR );

    XSdPs_WriteReg16( InstancePtr->Config.BaseAddress,
                      XSDPS_XFER_MODE_OFFSET,
                      XSDPS_TM_DAT_DIR_SEL_MASK | XSDPS_TM_DMA_EN_MASK );

    Xil_DCacheInvalidateRange( ( u32 ) SCR, 8 );

    Status = XSdPs_CmdTransfer( InstancePtr, ACMD51, 0U, BlkCnt );

    if( Status != XST_SUCCESS )
    {
        Status = XST_FAILURE;
        goto RETURN_PATH;
    }

    /*
     * Check for transfer complete
     */
    Status = XSdPs_Wait_For( InstancePtr, XSDPS_INTR_TC_MASK, pdTRUE );

    if( Status != XST_SUCCESS )
    {
        goto RETURN_PATH;
    }

    Status = ( s32 ) XSdPs_ReadReg( InstancePtr->Config.BaseAddress,
                                    XSDPS_RESP0_OFFSET );

    Status = XST_SUCCESS;

RETURN_PATH:
    return Status;
}

/*****************************************************************************/

/**
 *
 * API to set bus width to 4-bit in card and host
 *
 *
 * @param	InstancePtr is a pointer to the XSdPs instance.
 *
 * @return
 *		- XST_SUCCESS if successful.
 *		- XST_FAILURE if fail.
 *
 * @note		None.
 *
 ******************************************************************************/
s32 XSdPs_Change_BusWidth( XSdPs * InstancePtr )
{
    s32 Status;
    u32 StatusReg;
    u32 Arg;

    Xil_AssertNonvoid( InstancePtr != NULL );
    Xil_AssertNonvoid( InstancePtr->IsReady == XIL_COMPONENT_IS_READY );

    if( InstancePtr->CardType == XSDPS_CARD_SD )
    {
        Status = XSdPs_CmdTransfer( InstancePtr, CMD55, InstancePtr->RelCardAddr,
                                    0U );

        if( Status != XST_SUCCESS )
        {
            Status = XST_FAILURE;
            goto RETURN_PATH;
        }

        InstancePtr->BusWidth = XSDPS_4_BIT_WIDTH;

        Arg = ( ( u32 ) InstancePtr->BusWidth );

        Status = XSdPs_CmdTransfer( InstancePtr, ACMD6, Arg, 0U );

        if( Status != XST_SUCCESS )
        {
            Status = XST_FAILURE;
            goto RETURN_PATH;
        }
    }
    else
    {
        if( ( InstancePtr->HC_Version == XSDPS_HC_SPEC_V3 ) &&
            ( InstancePtr->CardType == XSDPS_CHIP_EMMC ) )
        {
            /* in case of eMMC data width 8-bit */
            InstancePtr->BusWidth = XSDPS_8_BIT_WIDTH;
        }
        else
        {
            InstancePtr->BusWidth = XSDPS_4_BIT_WIDTH;
        }

        if( InstancePtr->BusWidth == XSDPS_8_BIT_WIDTH )
        {
            Arg = XSDPS_MMC_8_BIT_BUS_ARG;
        }
        else
        {
            Arg = XSDPS_MMC_4_BIT_BUS_ARG;
        }

        Status = XSdPs_CmdTransfer( InstancePtr, CMD6, Arg, 0U );

        if( Status != XST_SUCCESS )
        {
            Status = XST_FAILURE;
            goto RETURN_PATH;
        }

        /* Check for transfer complete */
        Status = XSdPs_Wait_For( InstancePtr, XSDPS_INTR_TC_MASK, pdTRUE );

        if( Status != XST_SUCCESS )
        {
            goto RETURN_PATH;
        }
    }

    #if defined( __arm__ ) || defined( __aarch64__ )
        usleep( XSDPS_MMC_DELAY_FOR_SWITCH );
    #endif

    #ifdef __MICROBLAZE__
        /* 2 msec delay */
        MB_Sleep( 2 );
    #endif

    StatusReg = XSdPs_ReadReg8( InstancePtr->Config.BaseAddress,
                                XSDPS_HOST_CTRL1_OFFSET );

    /* Width setting in controller */
    if( InstancePtr->BusWidth == XSDPS_8_BIT_WIDTH )
    {
        StatusReg |= XSDPS_HC_EXT_BUS_WIDTH;
    }
    else
    {
        StatusReg |= XSDPS_HC_WIDTH_MASK;
    }

    XSdPs_WriteReg8( InstancePtr->Config.BaseAddress,
                     XSDPS_HOST_CTRL1_OFFSET,
                     ( u8 ) StatusReg );

    Status = ( s32 ) XSdPs_ReadReg( InstancePtr->Config.BaseAddress,
                                    XSDPS_RESP0_OFFSET );

    Status = XST_SUCCESS;

RETURN_PATH:
    return Status;
}

/*****************************************************************************/

/**
 *
 * API to get bus speed supported by card.
 *
 *
 * @param	InstancePtr is a pointer to the XSdPs instance.
 * @param	ReadBuff - buffer to store function group support data
 *		returned by card.
 *
 * @return
 *		- XST_SUCCESS if successful.
 *		- XST_FAILURE if fail.
 *
 * @note		None.
 *
 ******************************************************************************/
s32 XSdPs_Get_BusSpeed( XSdPs * InstancePtr,
                        u8 * ReadBuff )
{
    s32 Status;
    u32 Arg;
    u16 BlkCnt;
    u16 BlkSize;
    s32 LoopCnt;

    Xil_AssertNonvoid( InstancePtr != NULL );
    Xil_AssertNonvoid( InstancePtr->IsReady == XIL_COMPONENT_IS_READY );

    for( LoopCnt = 0; LoopCnt < 64; LoopCnt++ )
    {
        ReadBuff[ LoopCnt ] = 0U;
    }

    BlkCnt = XSDPS_SWITCH_CMD_BLKCNT;
    BlkSize = XSDPS_SWITCH_CMD_BLKSIZE;
    BlkSize &= XSDPS_BLK_SIZE_MASK;
    XSdPs_WriteReg16( InstancePtr->Config.BaseAddress,
                      XSDPS_BLK_SIZE_OFFSET, BlkSize );

    XSdPs_SetupADMA2DescTbl( InstancePtr, BlkCnt, ReadBuff );

    XSdPs_WriteReg16( InstancePtr->Config.BaseAddress,
                      XSDPS_XFER_MODE_OFFSET,
                      XSDPS_TM_DAT_DIR_SEL_MASK | XSDPS_TM_DMA_EN_MASK );

    Arg = XSDPS_SWITCH_CMD_HS_GET;

    Xil_DCacheInvalidateRange( ( u32 ) ReadBuff, 64 );

    Status = XSdPs_CmdTransfer( InstancePtr, CMD6, Arg, 1U );

    if( Status != XST_SUCCESS )
    {
        Status = XST_FAILURE;
        goto RETURN_PATH;
    }

    /*
     * Check for transfer complete
     */
    Status = XSdPs_Wait_For( InstancePtr, XSDPS_INTR_TC_MASK, pdTRUE );

    if( Status != XST_SUCCESS )
    {
        goto RETURN_PATH;
    }

    Status = ( s32 ) XSdPs_ReadReg( InstancePtr->Config.BaseAddress,
                                    XSDPS_RESP0_OFFSET );

    Status = XST_SUCCESS;

RETURN_PATH:
    return Status;
}

/*****************************************************************************/

/**
 *
 * API to set high speed in card and host. Changes clock in host accordingly.
 *
 *
 * @param	InstancePtr is a pointer to the XSdPs instance.
 *
 * @return
 *		- XST_SUCCESS if successful.
 *		- XST_FAILURE if fail.
 *
 * @note		None.
 *
 ******************************************************************************/
s32 XSdPs_Change_BusSpeed( XSdPs * InstancePtr )
{
    s32 Status;
    u32 StatusReg;
    u32 Arg;
    u16 BlkCnt;
    u16 BlkSize;
    u8 ReadBuff[ 64 ];

    Xil_AssertNonvoid( InstancePtr != NULL );
    Xil_AssertNonvoid( InstancePtr->IsReady == XIL_COMPONENT_IS_READY );

    if( InstancePtr->CardType == XSDPS_CARD_SD )
    {
        BlkCnt = XSDPS_SWITCH_CMD_BLKCNT;
        BlkSize = XSDPS_SWITCH_CMD_BLKSIZE;
        BlkSize &= XSDPS_BLK_SIZE_MASK;
        XSdPs_WriteReg16( InstancePtr->Config.BaseAddress,
                          XSDPS_BLK_SIZE_OFFSET, BlkSize );

        XSdPs_SetupADMA2DescTbl( InstancePtr, BlkCnt, ReadBuff );

        Xil_DCacheFlushRange( ( u32 ) ReadBuff, 64 );

        XSdPs_WriteReg16( InstancePtr->Config.BaseAddress,
                          XSDPS_XFER_MODE_OFFSET,
                          XSDPS_TM_DAT_DIR_SEL_MASK | XSDPS_TM_DMA_EN_MASK );

        Arg = XSDPS_SWITCH_CMD_HS_SET;

        Status = XSdPs_CmdTransfer( InstancePtr, CMD6, Arg, 1U );

        if( Status != XST_SUCCESS )
        {
            Status = XST_FAILURE;
            goto RETURN_PATH;
        }

        /*
         * Check for transfer complete
         */
        Status = XSdPs_Wait_For( InstancePtr, XSDPS_INTR_TC_MASK, pdTRUE );

        if( Status != XST_SUCCESS )
        {
            goto RETURN_PATH;
        }

        /* Change the clock frequency to 50 MHz */
        InstancePtr->BusSpeed = XSDPS_CLK_50_MHZ;
        Status = XSdPs_Change_ClkFreq( InstancePtr, InstancePtr->BusSpeed );

        if( Status != XST_SUCCESS )
        {
            Status = XST_FAILURE;
            goto RETURN_PATH;
        }
    }
    else if( InstancePtr->CardType == XSDPS_CARD_MMC )
    {
        Arg = XSDPS_MMC_HIGH_SPEED_ARG;

        Status = XSdPs_CmdTransfer( InstancePtr, CMD6, Arg, 0U );

        if( Status != XST_SUCCESS )
        {
            Status = XST_FAILURE;
            goto RETURN_PATH;
        }

        /*
         * Check for transfer complete
         */
        Status = XSdPs_Wait_For( InstancePtr, XSDPS_INTR_TC_MASK, pdTRUE );

        if( Status != XST_SUCCESS )
        {
            goto RETURN_PATH;
        }

        /* Change the clock frequency to 52 MHz */
        InstancePtr->BusSpeed = XSDPS_CLK_52_MHZ;
        Status = XSdPs_Change_ClkFreq( InstancePtr, XSDPS_CLK_52_MHZ );

        if( Status != XST_SUCCESS )
        {
            Status = XST_FAILURE;
            goto RETURN_PATH;
        }
    }
    else
    {
        Arg = XSDPS_MMC_HS200_ARG;

        Status = XSdPs_CmdTransfer( InstancePtr, CMD6, Arg, 0U );

        if( Status != XST_SUCCESS )
        {
            Status = XST_FAILURE;
            goto RETURN_PATH;
        }

        /*
         * Check for transfer complete
         */
        Status = XSdPs_Wait_For( InstancePtr, XSDPS_INTR_TC_MASK, pdTRUE );

        if( Status != XST_SUCCESS )
        {
            goto RETURN_PATH;
        }

        /* Change the clock frequency to 200 MHz */
        InstancePtr->BusSpeed = XSDPS_MMC_HS200_MAX_CLK;

        Status = XSdPs_Change_ClkFreq( InstancePtr, InstancePtr->BusSpeed );

        if( Status != XST_SUCCESS )
        {
            Status = XST_FAILURE;
            goto RETURN_PATH;
        }

        Status = XSdPs_Execute_Tuning( InstancePtr );

        if( Status != XST_SUCCESS )
        {
            Status = XST_FAILURE;
            goto RETURN_PATH;
        }
    }

    #if defined( __arm__ ) || defined( __aarch64__ )
        usleep( XSDPS_MMC_DELAY_FOR_SWITCH );
    #endif

    #ifdef __MICROBLAZE__
        /* 2 msec delay */
        MB_Sleep( 2 );
    #endif

    StatusReg = ( s32 ) XSdPs_ReadReg8( InstancePtr->Config.BaseAddress,
                                        XSDPS_HOST_CTRL1_OFFSET );
    StatusReg |= XSDPS_HC_SPEED_MASK;
    XSdPs_WriteReg8( InstancePtr->Config.BaseAddress,
                     XSDPS_HOST_CTRL1_OFFSET, ( u8 ) StatusReg );

    Status = ( s32 ) XSdPs_ReadReg( InstancePtr->Config.BaseAddress,
                                    XSDPS_RESP0_OFFSET );


    Status = XST_SUCCESS;

RETURN_PATH:
    return Status;
}

/*****************************************************************************/

/**
 *
 * API to change clock freq to given value.
 *
 *
 * @param	InstancePtr is a pointer to the XSdPs instance.
 * @param	SelFreq - Clock frequency in Hz.
 *
 * @return	None
 *
 * @note		This API will change clock frequency to the value less than
 *		or equal to the given value using the permissible dividors.
 *
 ******************************************************************************/
s32 XSdPs_Change_ClkFreq( XSdPs * InstancePtr,
                          u32 SelFreq )
{
    u16 ClockReg;
    u16 DivCnt;
    u16 Divisor = 0U;
    u16 ExtDivisor;
    s32 Status;
    u16 ReadReg;

    Xil_AssertNonvoid( InstancePtr != NULL );
    Xil_AssertNonvoid( InstancePtr->IsReady == XIL_COMPONENT_IS_READY );

    /* Disable clock */
    ClockReg = XSdPs_ReadReg16( InstancePtr->Config.BaseAddress,
                                XSDPS_CLK_CTRL_OFFSET );
    ClockReg &= ~( XSDPS_CC_SD_CLK_EN_MASK | XSDPS_CC_INT_CLK_EN_MASK );
    XSdPs_WriteReg16( InstancePtr->Config.BaseAddress,
                      XSDPS_CLK_CTRL_OFFSET, ClockReg );

    if( InstancePtr->HC_Version == XSDPS_HC_SPEC_V3 )
    {
        /* Calculate divisor */
        for( DivCnt = 0x1U; DivCnt <= XSDPS_CC_EXT_MAX_DIV_CNT; DivCnt++ )
        {
            if( ( ( InstancePtr->Config.InputClockHz ) / DivCnt ) <= SelFreq )
            {
                Divisor = DivCnt >> 1;
                break;
            }
        }

        if( DivCnt > XSDPS_CC_EXT_MAX_DIV_CNT )
        {
            /* No valid divisor found for given frequency */
            Status = XST_FAILURE;
            goto RETURN_PATH;
        }
    }
    else
    {
        /* Calculate divisor */
        DivCnt = 0x1U;

        while( DivCnt <= XSDPS_CC_MAX_DIV_CNT )
        {
            if( ( ( InstancePtr->Config.InputClockHz ) / DivCnt ) <= SelFreq )
            {
                Divisor = DivCnt / 2U;
                break;
            }

            DivCnt = DivCnt << 1U;
        }

        if( DivCnt > XSDPS_CC_MAX_DIV_CNT )
        {
            /* No valid divisor found for given frequency */
            Status = XST_FAILURE;
            goto RETURN_PATH;
        }
    }

    /* Set clock divisor */
    if( InstancePtr->HC_Version == XSDPS_HC_SPEC_V3 )
    {
        ClockReg = XSdPs_ReadReg16( InstancePtr->Config.BaseAddress,
                                    XSDPS_CLK_CTRL_OFFSET );
        ClockReg &= ~( XSDPS_CC_SDCLK_FREQ_SEL_MASK |
                       XSDPS_CC_SDCLK_FREQ_SEL_EXT_MASK );

        ExtDivisor = Divisor >> 8;
        ExtDivisor <<= XSDPS_CC_EXT_DIV_SHIFT;
        ExtDivisor &= XSDPS_CC_SDCLK_FREQ_SEL_EXT_MASK;

        Divisor <<= XSDPS_CC_DIV_SHIFT;
        Divisor &= XSDPS_CC_SDCLK_FREQ_SEL_MASK;
        ClockReg |= Divisor | ExtDivisor | ( u16 ) XSDPS_CC_INT_CLK_EN_MASK;
        XSdPs_WriteReg16( InstancePtr->Config.BaseAddress, XSDPS_CLK_CTRL_OFFSET,
                          ClockReg );
    }
    else
    {
        ClockReg = XSdPs_ReadReg16( InstancePtr->Config.BaseAddress,
                                    XSDPS_CLK_CTRL_OFFSET );
        ClockReg &= ( ~XSDPS_CC_SDCLK_FREQ_SEL_MASK );

        Divisor <<= XSDPS_CC_DIV_SHIFT;
        Divisor &= XSDPS_CC_SDCLK_FREQ_SEL_MASK;
        ClockReg |= Divisor | ( u16 ) XSDPS_CC_INT_CLK_EN_MASK;
        XSdPs_WriteReg16( InstancePtr->Config.BaseAddress, XSDPS_CLK_CTRL_OFFSET,
                          ClockReg );
    }

    /* Wait for internal clock to stabilize */
    ReadReg = XSdPs_ReadReg16( InstancePtr->Config.BaseAddress,
                               XSDPS_CLK_CTRL_OFFSET );

    while( ( ReadReg & XSDPS_CC_INT_CLK_STABLE_MASK ) == 0U )
    {
        ReadReg = XSdPs_ReadReg16( InstancePtr->Config.BaseAddress,
                                   XSDPS_CLK_CTRL_OFFSET );
    }

    /* Enable SD clock */
    ClockReg = XSdPs_ReadReg16( InstancePtr->Config.BaseAddress,
                                XSDPS_CLK_CTRL_OFFSET );
    XSdPs_WriteReg16( InstancePtr->Config.BaseAddress,
                      XSDPS_CLK_CTRL_OFFSET,
                      ClockReg | XSDPS_CC_SD_CLK_EN_MASK );

    Status = XST_SUCCESS;

RETURN_PATH:
    return Status;
}

/*****************************************************************************/

/**
 *
 * API to send pullup command to card before using DAT line 3(using 4-bit bus)
 *
 *
 * @param	InstancePtr is a pointer to the XSdPs instance.
 *
 * @return
 *		- XST_SUCCESS if successful.
 *		- XST_FAILURE if fail.
 *
 * @note		None.
 *
 ******************************************************************************/
s32 XSdPs_Pullup( XSdPs * InstancePtr )
{
    s32 Status;

    Xil_AssertNonvoid( InstancePtr != NULL );
    Xil_AssertNonvoid( InstancePtr->IsReady == XIL_COMPONENT_IS_READY );

    Status = XSdPs_CmdTransfer( InstancePtr, CMD55,
                                InstancePtr->RelCardAddr, 0U );

    if( Status != XST_SUCCESS )
    {
        Status = XST_FAILURE;
        goto RETURN_PATH;
    }

    Status = XSdPs_CmdTransfer( InstancePtr, ACMD42, 0U, 0U );

    if( Status != XST_SUCCESS )
    {
        Status = XST_FAILURE;
        goto RETURN_PATH;
    }

    Status = XST_SUCCESS;

RETURN_PATH:
    return Status;
}

/*****************************************************************************/

/**
 *
 * API to get EXT_CSD register of eMMC.
 *
 *
 * @param	InstancePtr is a pointer to the XSdPs instance.
 * @param	ReadBuff - buffer to store EXT_CSD
 *
 * @return
 *		- XST_SUCCESS if successful.
 *		- XST_FAILURE if fail.
 *
 * @note		None.
 *
 ******************************************************************************/
s32 XSdPs_Get_Mmc_ExtCsd( XSdPs * InstancePtr,
                          u8 * ReadBuff )
{
    s32 Status;
    u32 Arg = 0U;
    u16 BlkCnt;
    u16 BlkSize;
    s32 LoopCnt;

    Xil_AssertNonvoid( InstancePtr != NULL );
    Xil_AssertNonvoid( InstancePtr->IsReady == XIL_COMPONENT_IS_READY );

    for( LoopCnt = 0; LoopCnt < 512; LoopCnt++ )
    {
        ReadBuff[ LoopCnt ] = 0U;
    }

    BlkCnt = XSDPS_EXT_CSD_CMD_BLKCNT;
    BlkSize = XSDPS_EXT_CSD_CMD_BLKSIZE;
    BlkSize &= XSDPS_BLK_SIZE_MASK;
    XSdPs_WriteReg16( InstancePtr->Config.BaseAddress,
                      XSDPS_BLK_SIZE_OFFSET, BlkSize );

    XSdPs_SetupADMA2DescTbl( InstancePtr, BlkCnt, ReadBuff );

    Xil_DCacheInvalidateRange( ( u32 ) ReadBuff, 512U );

    XSdPs_WriteReg16( InstancePtr->Config.BaseAddress,
                      XSDPS_XFER_MODE_OFFSET,
                      XSDPS_TM_DAT_DIR_SEL_MASK | XSDPS_TM_DMA_EN_MASK );


    /* Send SEND_EXT_CSD command */
    Status = XSdPs_CmdTransfer( InstancePtr, CMD8, Arg, 1U );

    if( Status != XST_SUCCESS )
    {
        Status = XST_FAILURE;
        goto RETURN_PATH;
    }

    /*
     * Check for transfer complete
     */
    Status = XSdPs_Wait_For( InstancePtr, XSDPS_INTR_TC_MASK, pdTRUE );

    if( Status != XST_SUCCESS )
    {
        goto RETURN_PATH;
    }

    Status = ( s32 ) XSdPs_ReadReg( InstancePtr->Config.BaseAddress,
                                    XSDPS_RESP0_OFFSET );

    Status = XST_SUCCESS;

RETURN_PATH:
    return Status;
}


/*****************************************************************************/

/**
 *
 * API to UHS-I mode initialization
 *
 *
 * @param	InstancePtr is a pointer to the XSdPs instance.
 * @param	Mode UHS-I mode
 *
 * @return
 *		- XST_SUCCESS if successful.
 *		- XST_FAILURE if fail.
 *
 * @note		None.
 *
 ******************************************************************************/
s32 XSdPs_Uhs_ModeInit( XSdPs * InstancePtr,
                        u8 Mode )
{
    s32 Status;
    u16 CtrlReg;
    u32 Arg;
    u16 BlkCnt;
    u16 BlkSize;
    u8 ReadBuff[ 64 ];

    Xil_AssertNonvoid( InstancePtr != NULL );
    Xil_AssertNonvoid( InstancePtr->IsReady == XIL_COMPONENT_IS_READY );

    /* Drive strength */

    /* Bus speed mode selection */
    BlkCnt = XSDPS_SWITCH_CMD_BLKCNT;
    BlkSize = XSDPS_SWITCH_CMD_BLKSIZE;
    BlkSize &= XSDPS_BLK_SIZE_MASK;
    XSdPs_WriteReg16( InstancePtr->Config.BaseAddress, XSDPS_BLK_SIZE_OFFSET,
                      BlkSize );

    XSdPs_SetupADMA2DescTbl( InstancePtr, BlkCnt, ReadBuff );

    Xil_DCacheFlushRange( ( u32 ) ReadBuff, 64 );

    XSdPs_WriteReg16( InstancePtr->Config.BaseAddress, XSDPS_XFER_MODE_OFFSET,
                      XSDPS_TM_DAT_DIR_SEL_MASK | XSDPS_TM_DMA_EN_MASK );

    switch( Mode )
    {
        case 0U:
            Arg = XSDPS_SWITCH_CMD_SDR12_SET;
            InstancePtr->BusSpeed = XSDPS_SD_SDR12_MAX_CLK;
            break;

        case 1U:
            Arg = XSDPS_SWITCH_CMD_SDR25_SET;
            InstancePtr->BusSpeed = XSDPS_SD_SDR25_MAX_CLK;
            break;

        case 2U:
            Arg = XSDPS_SWITCH_CMD_SDR50_SET;
            InstancePtr->BusSpeed = XSDPS_SD_SDR50_MAX_CLK;
            break;

        case 3U:
            Arg = XSDPS_SWITCH_CMD_SDR104_SET;
            InstancePtr->BusSpeed = XSDPS_SD_SDR104_MAX_CLK;
            break;

        case 4U:
            Arg = XSDPS_SWITCH_CMD_DDR50_SET;
            InstancePtr->BusSpeed = XSDPS_SD_DDR50_MAX_CLK;
            break;

        default:
            Status = XST_FAILURE;
            goto RETURN_PATH;
            break;
    }

    Status = XSdPs_CmdTransfer( InstancePtr, CMD6, Arg, 1U );

    if( Status != XST_SUCCESS )
    {
        Status = XST_FAILURE;
        goto RETURN_PATH;
    }

    /*
     * Check for transfer complete
     */
    Status = XSdPs_Wait_For( InstancePtr, XSDPS_INTR_TC_MASK, pdTRUE );

    if( Status != XST_SUCCESS )
    {
        goto RETURN_PATH;
    }

    /* Current limit */

    /* Set UHS mode in controller */
    CtrlReg = XSdPs_ReadReg16( InstancePtr->Config.BaseAddress,
                               XSDPS_HOST_CTRL2_OFFSET );
    CtrlReg &= ( u16 ) ( ~XSDPS_HC2_UHS_MODE_MASK );
    CtrlReg |= Mode;
    XSdPs_WriteReg16( InstancePtr->Config.BaseAddress,
                      XSDPS_HOST_CTRL2_OFFSET, CtrlReg );

    /* Change the clock frequency */
    Status = XSdPs_Change_ClkFreq( InstancePtr, InstancePtr->BusSpeed );

    if( Status != XST_SUCCESS )
    {
        Status = XST_FAILURE;
        goto RETURN_PATH;
    }

    if( ( Mode == XSDPS_UHS_SPEED_MODE_SDR104 ) ||
        ( Mode == XSDPS_UHS_SPEED_MODE_DDR50 ) )
    {
        /* Send tuning pattern */
        Status = XSdPs_Execute_Tuning( InstancePtr );

        if( Status != XST_SUCCESS )
        {
            Status = XST_FAILURE;
            goto RETURN_PATH;
        }
    }

    Status = XST_SUCCESS;

RETURN_PATH:
    return Status;
}

static s32 XSdPs_Execute_Tuning( XSdPs * InstancePtr )
{
    s32 Status;
    u16 BlkCnt;
    u16 BlkSize;
    s32 LoopCnt;
    u8 ReadBuff[ 128 ];

    Xil_AssertNonvoid( InstancePtr != NULL );
    Xil_AssertNonvoid( InstancePtr->IsReady == XIL_COMPONENT_IS_READY );

    BlkCnt = XSDPS_TUNING_CMD_BLKCNT;
    BlkSize = XSDPS_TUNING_CMD_BLKSIZE;

    if( InstancePtr->BusWidth == XSDPS_8_BIT_WIDTH )
    {
        BlkSize = BlkSize * 2U;
    }

    BlkSize &= XSDPS_BLK_SIZE_MASK;
    XSdPs_WriteReg16( InstancePtr->Config.BaseAddress, XSDPS_BLK_SIZE_OFFSET,
                      BlkSize );

    for( LoopCnt = 0; LoopCnt < ( s32 ) BlkSize; LoopCnt++ )
    {
        ReadBuff[ LoopCnt ] = 0U;
    }

    XSdPs_SetupADMA2DescTbl( InstancePtr, BlkCnt, ReadBuff );

    XSdPs_WriteReg16( InstancePtr->Config.BaseAddress, XSDPS_XFER_MODE_OFFSET,
                      XSDPS_TM_DAT_DIR_SEL_MASK | XSDPS_TM_DMA_EN_MASK );

    Xil_DCacheInvalidateRange( ( u32 ) ReadBuff, BlkSize );

    if( InstancePtr->CardType == XSDPS_CARD_SD )
    {
        Status = XSdPs_CmdTransfer( InstancePtr, CMD19, 0U, 1U );
    }
    else
    {
        Status = XSdPs_CmdTransfer( InstancePtr, CMD21, 0U, 1U );
    }

    if( Status != XST_SUCCESS )
    {
        Status = XST_FAILURE;
        goto RETURN_PATH;
    }

    /*
     * Check for transfer complete
     * Polling for response for now
     */
    Status = XSdPs_Wait_For( InstancePtr, XSDPS_INTR_TC_MASK, pdTRUE );

    if( Status != XST_SUCCESS )
    {
        goto RETURN_PATH;
    }

    Status = XST_SUCCESS;

RETURN_PATH: return Status;
}
/** @} */
