============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     BigPig
   Run Date =   Fri Jul  7 22:11:00 2023

   Run on =     DESKTOP-9MNJBAS
============================================================
RUN-1002 : start command "open_project top.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../src/uart_rx.sv
HDL-5007 WARNING: non-net output port 'recv_data' cannot be initialized at declaration in SystemVerilog mode in ../../src/uart_rx.sv(9)
HDL-5007 WARNING: parameter 'RATE_CNT' becomes localparam in 'uart_rx' with formal parameter declaration list in ../../src/uart_rx.sv(14)
HDL-1007 : analyze verilog file ../../src/uart_top.sv
HDL-1007 : undeclared symbol 'send_busy', assumed default net type 'wire' in ../../src/uart_top.sv(63)
HDL-1007 : analyze verilog file ../../src/uart_tx.sv
HDL-5007 WARNING: non-net output port 'tx_pin' cannot be initialized at declaration in SystemVerilog mode in ../../src/uart_tx.sv(12)
HDL-5007 WARNING: parameter 'RATE_CNT' becomes localparam in 'uart_tx' with formal parameter declaration list in ../../src/uart_tx.sv(14)
RUN-1001 : Project manager successfully analyzed 3 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/top_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../test.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 9 trigger nets, 9 data nets.
KIT-1004 : Chipwatcher code = 1111100011010001
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/Anlogic/TD5.6.2/cw/ -file top_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/Anlogic/TD5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/Anlogic/TD5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/Anlogic/TD5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/Anlogic/TD5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/Anlogic/TD5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/Anlogic/TD5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/Anlogic/TD5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/Anlogic/TD5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/Anlogic/TD5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/Anlogic/TD5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/Anlogic/TD5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file top_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in top_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000},BUS_CTRL_POS='{32'sb0,32'sb010100}) in D:/Anlogic/TD5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=48) in D:/Anlogic/TD5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=48) in D:/Anlogic/TD5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/Anlogic/TD5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000},BUS_CTRL_POS='{32'sb0,32'sb010100}) in D:/Anlogic/TD5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000},BUS_CTRL_POS='{32'sb0,32'sb010100}) in D:/Anlogic/TD5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in D:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/Anlogic/TD5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |     16     |       auto       |   *    
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000},BUS_CTRL_POS='{32'sb0,32'sb010100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=48)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=48)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000},BUS_CTRL_POS='{32'sb0,32'sb010100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000},BUS_CTRL_POS='{32'sb0,32'sb010100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model uart_top
SYN-1032 : 1116/10 useful/useless nets, 525/5 useful/useless insts
SYN-1016 : Merged 16 instances.
SYN-1032 : 969/2 useful/useless nets, 787/2 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 953/16 useful/useless nets, 775/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 230 better
SYN-1014 : Optimize round 2
SYN-1032 : 822/15 useful/useless nets, 644/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |     16     |       auto       |   *    
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 3 IOs to PADs
RUN-1002 : start command "update_pll_param -module uart_top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 834/77 useful/useless nets, 663/14 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 100 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 8 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 1134/5 useful/useless nets, 963/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 126 (3.96), #lev = 5 (2.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 148 (3.79), #lev = 4 (1.99)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 315 instances into 148 LUTs, name keeping = 79%.
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 199 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 89 adder to BLE ...
SYN-4008 : Packed 89 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |     16     |       auto       |   *    
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (116 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model uart_top.
RUN-1001 : There are total 680 instances
RUN-0007 : 273 luts, 296 seqs, 57 mslices, 39 lslices, 3 pads, 8 brams, 0 dsps
RUN-1001 : There are total 851 nets
RUN-1001 : 496 nets have 2 pins
RUN-1001 : 270 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 44 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     45      
RUN-1001 :   No   |  No   |  Yes  |     85      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     54      
RUN-1001 :   Yes  |  No   |  Yes  |     112     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |   8   |     4      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 11
PHY-3001 : Initial placement ...
PHY-3001 : design contains 678 instances, 273 luts, 296 seqs, 96 slices, 15 macros(96 instances: 57 mslices 39 lslices)
PHY-0007 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 204650
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 678.
PHY-3001 : End clustering;  0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 125204, overlap = 18
PHY-3002 : Step(2): len = 84238.1, overlap = 18
PHY-3002 : Step(3): len = 57631.4, overlap = 18
PHY-3002 : Step(4): len = 43972.4, overlap = 18
PHY-3002 : Step(5): len = 34191.4, overlap = 18
PHY-3002 : Step(6): len = 29157.5, overlap = 18
PHY-3002 : Step(7): len = 25754.3, overlap = 18
PHY-3002 : Step(8): len = 23075, overlap = 18
PHY-3002 : Step(9): len = 20148, overlap = 18
PHY-3002 : Step(10): len = 18864.8, overlap = 18
PHY-3002 : Step(11): len = 17488.9, overlap = 18
PHY-3002 : Step(12): len = 15260.8, overlap = 18.0625
PHY-3002 : Step(13): len = 15333.2, overlap = 18.375
PHY-3002 : Step(14): len = 14665.6, overlap = 20.7812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.33065e-06
PHY-3002 : Step(15): len = 14007.4, overlap = 16.4062
PHY-3002 : Step(16): len = 13711.3, overlap = 17.0312
PHY-3002 : Step(17): len = 13711.3, overlap = 17.0312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.66613e-05
PHY-3002 : Step(18): len = 13513.7, overlap = 17.0312
PHY-3002 : Step(19): len = 13453.2, overlap = 17.125
PHY-3002 : Step(20): len = 13087.5, overlap = 17.125
PHY-3002 : Step(21): len = 13202, overlap = 17.125
PHY-3002 : Step(22): len = 13165.7, overlap = 17.2188
PHY-3002 : Step(23): len = 13126.9, overlap = 17.2188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.33226e-05
PHY-3002 : Step(24): len = 13148.5, overlap = 17.2188
PHY-3002 : Step(25): len = 13088.9, overlap = 17.2188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003866s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00013953
PHY-3002 : Step(26): len = 14372.4, overlap = 14.8438
PHY-3002 : Step(27): len = 14518.1, overlap = 14.9688
PHY-3002 : Step(28): len = 14858.1, overlap = 15.3438
PHY-3002 : Step(29): len = 15130.8, overlap = 15.875
PHY-3002 : Step(30): len = 14615.3, overlap = 15
PHY-3002 : Step(31): len = 14785.9, overlap = 15.4375
PHY-3002 : Step(32): len = 14585.4, overlap = 15.7188
PHY-3002 : Step(33): len = 14491.8, overlap = 16.3125
PHY-3002 : Step(34): len = 13766.6, overlap = 15.8438
PHY-3002 : Step(35): len = 13826.7, overlap = 17.3438
PHY-3002 : Step(36): len = 13853.5, overlap = 17.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000279059
PHY-3002 : Step(37): len = 13307, overlap = 17.3125
PHY-3002 : Step(38): len = 13307, overlap = 17.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000558118
PHY-3002 : Step(39): len = 13098.7, overlap = 19.0625
PHY-3002 : Step(40): len = 13140.7, overlap = 19
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00111624
PHY-3002 : Step(41): len = 13058.2, overlap = 19
PHY-3002 : Step(42): len = 13058.2, overlap = 19
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00223247
PHY-3002 : Step(43): len = 13008.1, overlap = 17.25
PHY-3002 : Step(44): len = 13008.1, overlap = 17.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.14053e-06
PHY-3002 : Step(45): len = 13311, overlap = 30.5312
PHY-3002 : Step(46): len = 13311, overlap = 30.5312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.22811e-05
PHY-3002 : Step(47): len = 13663.3, overlap = 29
PHY-3002 : Step(48): len = 13663.3, overlap = 29
PHY-3002 : Step(49): len = 13425.4, overlap = 30.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.45621e-05
PHY-3002 : Step(50): len = 14183.8, overlap = 30.4688
PHY-3002 : Step(51): len = 14183.8, overlap = 30.4688
PHY-3002 : Step(52): len = 13751.9, overlap = 27.9688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.91242e-05
PHY-3002 : Step(53): len = 14412.3, overlap = 26.0938
PHY-3002 : Step(54): len = 14583.4, overlap = 25.5312
PHY-3002 : Step(55): len = 14977.8, overlap = 24.0938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.82485e-05
PHY-3002 : Step(56): len = 15656, overlap = 16.875
PHY-3002 : Step(57): len = 15709.7, overlap = 16.875
PHY-3002 : Step(58): len = 15865.9, overlap = 13.7812
PHY-3002 : Step(59): len = 15949.7, overlap = 12.875
PHY-3002 : Step(60): len = 15413.8, overlap = 13.2188
PHY-3002 : Step(61): len = 15316.6, overlap = 13.375
PHY-3002 : Step(62): len = 14795.7, overlap = 13.5
PHY-3002 : Step(63): len = 14795.7, overlap = 13.5
PHY-3002 : Step(64): len = 14744.8, overlap = 12.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000196497
PHY-3002 : Step(65): len = 14874.8, overlap = 12.5938
PHY-3002 : Step(66): len = 14874.8, overlap = 12.5938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000392994
PHY-3002 : Step(67): len = 15073.7, overlap = 12.5312
PHY-3002 : Step(68): len = 15073.7, overlap = 12.5312
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 40.97 peak overflow 3.44
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/851.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 16888, over cnt = 84(0%), over = 264, worst = 17
PHY-1001 : End global iterations;  0.024047s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.0%)

PHY-1001 : Congestion index: top1 = 24.87, top5 = 11.12, top10 = 5.89, top15 = 3.93.
PHY-1001 : End incremental global routing;  0.060816s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (102.8%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 3430, tnet num: 849, tinst num: 678, tnode num: 4449, tedge num: 5761.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.033362s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (93.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.101774s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (92.1%)

OPT-1001 : Current memory(MB): used = 159, reserve = 123, peak = 159.
OPT-1001 : End physical optimization;  0.106342s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (88.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 273 LUT to BLE ...
SYN-4008 : Packed 273 LUT and 118 SEQ to BLE.
SYN-4003 : Packing 178 remaining SEQ's ...
SYN-4005 : Packed 104 SEQ with LUT/SLICE
SYN-4006 : 65 single LUT's are left
SYN-4006 : 74 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 347/458 primitive instances ...
PHY-3001 : End packing;  0.015445s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (101.2%)

PHY-1001 : Populate physical database on model uart_top.
RUN-1001 : There are total 310 instances
RUN-1001 : 147 mslices, 148 lslices, 3 pads, 8 brams, 0 dsps
RUN-1001 : There are total 735 nets
RUN-1001 : 370 nets have 2 pins
RUN-1001 : 276 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 308 instances, 295 slices, 15 macros(96 instances: 57 mslices 39 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 15361.4, Over = 22.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.68442e-05
PHY-3002 : Step(69): len = 14748.2, overlap = 23.5
PHY-3002 : Step(70): len = 14772.5, overlap = 23
PHY-3002 : Step(71): len = 14546, overlap = 23.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.36883e-05
PHY-3002 : Step(72): len = 14738.4, overlap = 23
PHY-3002 : Step(73): len = 14813.2, overlap = 22.5
PHY-3002 : Step(74): len = 14975.5, overlap = 22
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.73766e-05
PHY-3002 : Step(75): len = 15201.3, overlap = 20.75
PHY-3002 : Step(76): len = 15317.7, overlap = 20
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.033130s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (235.8%)

PHY-3001 : Trial Legalized: Len = 23850.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00135551
PHY-3002 : Step(77): len = 21446.5, overlap = 2.5
PHY-3002 : Step(78): len = 18817.7, overlap = 6.5
PHY-3002 : Step(79): len = 18121.2, overlap = 7
PHY-3002 : Step(80): len = 17687.7, overlap = 7.25
PHY-3002 : Step(81): len = 17384.3, overlap = 7.25
PHY-3002 : Step(82): len = 17150.2, overlap = 6.75
PHY-3002 : Step(83): len = 17007.1, overlap = 7
PHY-3002 : Step(84): len = 16873.8, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00271102
PHY-3002 : Step(85): len = 16873.5, overlap = 7.75
PHY-3002 : Step(86): len = 16757.8, overlap = 8.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00542204
PHY-3002 : Step(87): len = 16779.1, overlap = 8.5
PHY-3002 : Step(88): len = 16772.4, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003603s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 20570.4, Over = 0
PHY-3001 : End spreading;  0.002237s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (698.6%)

PHY-3001 : Final: Len = 20570.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 40/735.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 23720, over cnt = 93(0%), over = 137, worst = 4
PHY-1002 : len = 24216, over cnt = 61(0%), over = 76, worst = 4
PHY-1002 : len = 25144, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 25192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.046518s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (134.4%)

PHY-1001 : Congestion index: top1 = 25.60, top5 = 15.34, top10 = 8.87, top15 = 5.94.
PHY-1001 : End incremental global routing;  0.080332s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (116.7%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 2997, tnet num: 733, tinst num: 308, tnode num: 3737, tedge num: 5251.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.042314s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (110.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.129939s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (108.2%)

OPT-1001 : Current memory(MB): used = 161, reserve = 126, peak = 161.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000424s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 642/735.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 25192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.001681s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (929.5%)

PHY-1001 : Congestion index: top1 = 25.60, top5 = 15.34, top10 = 8.87, top15 = 5.94.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000711s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 25.137931
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.167254s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (102.8%)

RUN-1003 : finish command "place" in  1.666285s wall, 2.906250s user + 2.156250s system = 5.062500s CPU (303.8%)

RUN-1004 : used memory is 146 MB, reserved memory is 111 MB, peak memory is 163 MB
RUN-1002 : start command "export_db top_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |     16     |       auto       |   *    
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 310 instances
RUN-1001 : 147 mslices, 148 lslices, 3 pads, 8 brams, 0 dsps
RUN-1001 : There are total 735 nets
RUN-1001 : 370 nets have 2 pins
RUN-1001 : 276 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 2997, tnet num: 733, tinst num: 308, tnode num: 3737, tedge num: 5251.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 147 mslices, 148 lslices, 3 pads, 8 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 733 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 384 clock pins, and constraint 740 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 23640, over cnt = 90(0%), over = 135, worst = 4
PHY-1002 : len = 24240, over cnt = 40(0%), over = 47, worst = 4
PHY-1002 : len = 24680, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 24888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.049413s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (126.5%)

PHY-1001 : Congestion index: top1 = 25.62, top5 = 15.05, top10 = 8.72, top15 = 5.83.
PHY-1001 : End global routing;  0.081972s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (114.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 187, reserve = 151, peak = 200.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 454, reserve = 423, peak = 454.
PHY-1001 : End build detailed router design. 2.504752s wall, 2.453125s user + 0.046875s system = 2.500000s CPU (99.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 10440, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.217791s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (100.4%)

PHY-1001 : Current memory(MB): used = 485, reserve = 455, peak = 485.
PHY-1001 : End phase 1; 0.222351s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (105.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 88% nets.
PHY-1022 : len = 86456, over cnt = 17(0%), over = 17, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 485, reserve = 455, peak = 485.
PHY-1001 : End initial routed; 0.399387s wall, 0.484375s user + 0.046875s system = 0.531250s CPU (133.0%)

PHY-1001 : Current memory(MB): used = 485, reserve = 455, peak = 485.
PHY-1001 : End phase 2; 0.399417s wall, 0.484375s user + 0.046875s system = 0.531250s CPU (133.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 86384, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.013026s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (120.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 86408, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.008884s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (175.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 3 feed throughs used by 3 nets
PHY-1001 : End commit to database; 0.062909s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (99.4%)

PHY-1001 : Current memory(MB): used = 496, reserve = 466, peak = 496.
PHY-1001 : End phase 3; 0.165238s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (104.0%)

PHY-1003 : Routed, final wirelength = 86408
PHY-1001 : Current memory(MB): used = 496, reserve = 466, peak = 496.
PHY-1001 : End export database. 0.004890s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  3.432183s wall, 3.437500s user + 0.140625s system = 3.578125s CPU (104.3%)

RUN-1003 : finish command "route" in  3.601111s wall, 3.578125s user + 0.171875s system = 3.750000s CPU (104.1%)

RUN-1004 : used memory is 433 MB, reserved memory is 402 MB, peak memory is 496 MB
RUN-1002 : start command "report_area -io_info -file top_phy.area"
RUN-1001 : standard
***Report Model: uart_top Device: EG4S20NG88***

IO Statistics
#IO                         3
  #input                    2
  #output                   1
  #inout                    0

Utilization Statistics
#lut                      485   out of  19600    2.47%
#reg                      301   out of  19600    1.54%
#le                       559
  #lut only               258   out of    559   46.15%
  #reg only                74   out of    559   13.24%
  #lut&reg                227   out of    559   40.61%
#dsp                        0   out of     29    0.00%
#bram                       8   out of     64   12.50%
  #bram9k                   8
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                        3   out of     66    4.55%
  #ireg                     1
  #oreg                     1
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver              Fanout
#1        clk_dup_1            GCLK               io                 clk_syn_2.di        127
#2        config_inst_syn_9    GCLK               config             config_inst.jtck    65


Detailed IO Report

   Name      Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    clk        INPUT        P35        LVCMOS25          N/A          PULLUP      NONE    
  uart_rx      INPUT        P34        LVCMOS25          N/A          PULLUP      IREG    
  uart_tx     OUTPUT        P10        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |uart_top       |559    |389     |96      |303     |8       |0       |
|  uart_rx_m0                        |uart_rx        |73     |60      |6       |30      |0       |0       |
|  uart_tx_m0                        |uart_tx        |44     |38      |6       |25      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |365    |227     |75      |198     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |365    |227     |75      |198     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |116    |68      |0       |111     |0       |0       |
|        reg_inst                    |register       |114    |66      |0       |109     |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |249    |159     |75      |87      |0       |0       |
|        bus_inst                    |bus_top        |27     |14      |10      |7       |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |26     |13      |10      |6       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |1      |1       |0       |1       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |141    |108     |33      |55      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       367   
    #2         2       208   
    #3         3        46   
    #4         4        22   
    #5        5-10      43   
    #6       11-50      41   
    #7       51-100     1    
  Average     2.84           

RUN-1002 : start command "export_db top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid top_inst.bid"
PRG-1000 : <!-- HMAC is: f3f19bb5681f3c4acc7f42c714e8527296c33ba257961a6412a242d32033658f -->
RUN-1002 : start command "bitgen -bit top.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 308
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 735, pip num: 6888
BIT-1002 : Init feedthrough completely, num: 3
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 679 valid insts, and 19199 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000000011111100011010001
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file top.bit.
RUN-1003 : finish command "bitgen -bit top.bit" in  1.045671s wall, 7.718750s user + 0.031250s system = 7.750000s CPU (741.2%)

RUN-1004 : used memory is 440 MB, reserved memory is 413 MB, peak memory is 634 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230707_221100.log"
