#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x21335e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x21315c0 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x215cc30 .functor NOT 1, L_0x215fd90, C4<0>, C4<0>, C4<0>;
L_0x215f850 .functor XOR 5, L_0x215fb20, L_0x215fbe0, C4<00000>, C4<00000>;
L_0x215fd20 .functor XOR 5, L_0x215f850, L_0x215fc80, C4<00000>, C4<00000>;
v0x215c040_0 .net *"_ivl_10", 4 0, L_0x215fc80;  1 drivers
v0x215c140_0 .net *"_ivl_12", 4 0, L_0x215fd20;  1 drivers
v0x215c220_0 .net *"_ivl_2", 4 0, L_0x215fa80;  1 drivers
v0x215c2e0_0 .net *"_ivl_4", 4 0, L_0x215fb20;  1 drivers
v0x215c3c0_0 .net *"_ivl_6", 4 0, L_0x215fbe0;  1 drivers
v0x215c4f0_0 .net *"_ivl_8", 4 0, L_0x215f850;  1 drivers
v0x215c5d0_0 .var "clk", 0 0;
v0x215c670_0 .var/2u "stats1", 159 0;
v0x215c730_0 .var/2u "strobe", 0 0;
v0x215c7f0_0 .net "sum_dut", 4 0, L_0x215f8c0;  1 drivers
v0x215c8b0_0 .net "sum_ref", 4 0, L_0x215d030;  1 drivers
v0x215c950_0 .net "tb_match", 0 0, L_0x215fd90;  1 drivers
v0x215c9f0_0 .net "tb_mismatch", 0 0, L_0x215cc30;  1 drivers
v0x215cab0_0 .net "x", 3 0, v0x2151320_0;  1 drivers
v0x215cb70_0 .net "y", 3 0, v0x21513e0_0;  1 drivers
L_0x215fa80 .concat [ 5 0 0 0], L_0x215d030;
L_0x215fb20 .concat [ 5 0 0 0], L_0x215d030;
L_0x215fbe0 .concat [ 5 0 0 0], L_0x215f8c0;
L_0x215fc80 .concat [ 5 0 0 0], L_0x215d030;
L_0x215fd90 .cmp/eeq 5, L_0x215fa80, L_0x215fd20;
S_0x2122b20 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x21315c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x2128820_0 .net *"_ivl_0", 4 0, L_0x215cd20;  1 drivers
L_0x7f138569f018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x212ec40_0 .net *"_ivl_3", 0 0, L_0x7f138569f018;  1 drivers
v0x212bbf0_0 .net *"_ivl_4", 4 0, L_0x215ceb0;  1 drivers
L_0x7f138569f060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2128b70_0 .net *"_ivl_7", 0 0, L_0x7f138569f060;  1 drivers
v0x2150cb0_0 .net "sum", 4 0, L_0x215d030;  alias, 1 drivers
v0x2150de0_0 .net "x", 3 0, v0x2151320_0;  alias, 1 drivers
v0x2150ec0_0 .net "y", 3 0, v0x21513e0_0;  alias, 1 drivers
L_0x215cd20 .concat [ 4 1 0 0], v0x2151320_0, L_0x7f138569f018;
L_0x215ceb0 .concat [ 4 1 0 0], v0x21513e0_0, L_0x7f138569f060;
L_0x215d030 .arith/sum 5, L_0x215cd20, L_0x215ceb0;
S_0x2151020 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x21315c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x2151240_0 .net "clk", 0 0, v0x215c5d0_0;  1 drivers
v0x2151320_0 .var "x", 3 0;
v0x21513e0_0 .var "y", 3 0;
E_0x2110970/0 .event negedge, v0x2151240_0;
E_0x2110970/1 .event posedge, v0x2151240_0;
E_0x2110970 .event/or E_0x2110970/0, E_0x2110970/1;
S_0x21514c0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x21315c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x215b8b0_0 .net *"_ivl_45", 0 0, L_0x215f960;  1 drivers
v0x215b9b0_0 .net "carry", 3 0, L_0x215f7b0;  1 drivers
v0x215ba90_0 .net "sum", 4 0, L_0x215f8c0;  alias, 1 drivers
v0x215bb50_0 .net "x", 3 0, v0x2151320_0;  alias, 1 drivers
v0x215bc60_0 .net "y", 3 0, v0x21513e0_0;  alias, 1 drivers
L_0x215d8b0 .part v0x2151320_0, 0, 1;
L_0x215d970 .part v0x21513e0_0, 0, 1;
L_0x215e170 .part v0x2151320_0, 1, 1;
L_0x215e210 .part v0x21513e0_0, 1, 1;
L_0x215e2e0 .part L_0x215f7b0, 0, 1;
L_0x215eac0 .part v0x2151320_0, 2, 1;
L_0x215eba0 .part v0x21513e0_0, 2, 1;
L_0x215ec40 .part L_0x215f7b0, 1, 1;
L_0x215f460 .part v0x2151320_0, 3, 1;
L_0x215f500 .part v0x21513e0_0, 3, 1;
L_0x215f710 .part L_0x215f7b0, 2, 1;
L_0x215f7b0 .concat8 [ 1 1 1 1], L_0x215d770, L_0x215e030, L_0x215e980, L_0x215f320;
LS_0x215f8c0_0_0 .concat8 [ 1 1 1 1], L_0x215d300, L_0x215dbc0, L_0x215e510, L_0x215eeb0;
LS_0x215f8c0_0_4 .concat8 [ 1 0 0 0], L_0x215f960;
L_0x215f8c0 .concat8 [ 4 1 0 0], LS_0x215f8c0_0_0, LS_0x215f8c0_0_4;
L_0x215f960 .part L_0x215f7b0, 3, 1;
S_0x21516a0 .scope module, "FA0" "full_adder" 4 9, 4 17 0, S_0x21514c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x21538f0_0 .net "a", 0 0, L_0x215d8b0;  1 drivers
v0x2153990_0 .net "b", 0 0, L_0x215d970;  1 drivers
L_0x7f138569f0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2153aa0_0 .net "cin", 0 0, L_0x7f138569f0a8;  1 drivers
v0x2153b40_0 .net "cout", 0 0, L_0x215d770;  1 drivers
v0x2153be0_0 .net "sum", 0 0, L_0x215d300;  1 drivers
v0x2153cd0_0 .net "w1", 0 0, L_0x215d0d0;  1 drivers
RS_0x7f13856e8318 .resolv tri, L_0x215d440, L_0x215d610;
v0x2153d70_0 .net8 "w2", 0 0, RS_0x7f13856e8318;  2 drivers
v0x2153e10_0 .net "w3", 0 0, L_0x215d6c0;  1 drivers
S_0x2151930 .scope module, "a1" "and_gate" 4 30, 4 46 0, S_0x21516a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x215d440 .functor AND 1, L_0x215d8b0, L_0x215d970, C4<1>, C4<1>;
v0x2151bc0_0 .net "a", 0 0, L_0x215d8b0;  alias, 1 drivers
v0x2151ca0_0 .net "b", 0 0, L_0x215d970;  alias, 1 drivers
v0x2151d60_0 .net8 "z", 0 0, RS_0x7f13856e8318;  alias, 2 drivers
S_0x2151eb0 .scope module, "a2" "and_gate" 4 31, 4 46 0, S_0x21516a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x215d610 .functor AND 1, L_0x215d0d0, L_0x7f138569f0a8, C4<1>, C4<1>;
v0x2152100_0 .net "a", 0 0, L_0x215d0d0;  alias, 1 drivers
v0x21521e0_0 .net "b", 0 0, L_0x7f138569f0a8;  alias, 1 drivers
v0x21522a0_0 .net8 "z", 0 0, RS_0x7f13856e8318;  alias, 2 drivers
S_0x21523e0 .scope module, "a3" "and_gate" 4 32, 4 46 0, S_0x21516a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x215d6c0 .functor AND 1, L_0x215d8b0, L_0x7f138569f0a8, C4<1>, C4<1>;
v0x2152660_0 .net "a", 0 0, L_0x215d8b0;  alias, 1 drivers
v0x2152730_0 .net "b", 0 0, L_0x7f138569f0a8;  alias, 1 drivers
v0x2152800_0 .net "z", 0 0, L_0x215d6c0;  alias, 1 drivers
S_0x2152910 .scope module, "o1" "or_gate" 4 34, 4 55 0, S_0x21516a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x215d770 .functor OR 1, RS_0x7f13856e8318, L_0x215d6c0, C4<0>, C4<0>;
v0x2152b60_0 .net8 "a", 0 0, RS_0x7f13856e8318;  alias, 2 drivers
v0x2152c70_0 .net "b", 0 0, L_0x215d6c0;  alias, 1 drivers
v0x2152d30_0 .net "z", 0 0, L_0x215d770;  alias, 1 drivers
S_0x2152e40 .scope module, "x1" "xor_gate" 4 27, 4 37 0, S_0x21516a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x215d0d0 .functor XOR 1, L_0x215d8b0, L_0x215d970, C4<0>, C4<0>;
v0x21530e0_0 .net "a", 0 0, L_0x215d8b0;  alias, 1 drivers
v0x21531f0_0 .net "b", 0 0, L_0x215d970;  alias, 1 drivers
v0x21532b0_0 .net "z", 0 0, L_0x215d0d0;  alias, 1 drivers
S_0x2153380 .scope module, "x2" "xor_gate" 4 28, 4 37 0, S_0x21516a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x215d300 .functor XOR 1, L_0x215d0d0, L_0x7f138569f0a8, C4<0>, C4<0>;
v0x21535d0_0 .net "a", 0 0, L_0x215d0d0;  alias, 1 drivers
v0x21536e0_0 .net "b", 0 0, L_0x7f138569f0a8;  alias, 1 drivers
v0x21537f0_0 .net "z", 0 0, L_0x215d300;  alias, 1 drivers
S_0x2153f20 .scope module, "FA1" "full_adder" 4 10, 4 17 0, S_0x21514c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x2156170_0 .net "a", 0 0, L_0x215e170;  1 drivers
v0x2156210_0 .net "b", 0 0, L_0x215e210;  1 drivers
v0x2156320_0 .net "cin", 0 0, L_0x215e2e0;  1 drivers
v0x21563c0_0 .net "cout", 0 0, L_0x215e030;  1 drivers
v0x2156460_0 .net "sum", 0 0, L_0x215dbc0;  1 drivers
v0x2156550_0 .net "w1", 0 0, L_0x215da10;  1 drivers
RS_0x7f13856e88e8 .resolv tri, L_0x215dd00, L_0x215ded0;
v0x21565f0_0 .net8 "w2", 0 0, RS_0x7f13856e88e8;  2 drivers
v0x2156690_0 .net "w3", 0 0, L_0x215df80;  1 drivers
S_0x21541d0 .scope module, "a1" "and_gate" 4 30, 4 46 0, S_0x2153f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x215dd00 .functor AND 1, L_0x215e170, L_0x215e210, C4<1>, C4<1>;
v0x2154440_0 .net "a", 0 0, L_0x215e170;  alias, 1 drivers
v0x2154520_0 .net "b", 0 0, L_0x215e210;  alias, 1 drivers
v0x21545e0_0 .net8 "z", 0 0, RS_0x7f13856e88e8;  alias, 2 drivers
S_0x2154730 .scope module, "a2" "and_gate" 4 31, 4 46 0, S_0x2153f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x215ded0 .functor AND 1, L_0x215da10, L_0x215e2e0, C4<1>, C4<1>;
v0x2154980_0 .net "a", 0 0, L_0x215da10;  alias, 1 drivers
v0x2154a60_0 .net "b", 0 0, L_0x215e2e0;  alias, 1 drivers
v0x2154b20_0 .net8 "z", 0 0, RS_0x7f13856e88e8;  alias, 2 drivers
S_0x2154c60 .scope module, "a3" "and_gate" 4 32, 4 46 0, S_0x2153f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x215df80 .functor AND 1, L_0x215e170, L_0x215e2e0, C4<1>, C4<1>;
v0x2154ee0_0 .net "a", 0 0, L_0x215e170;  alias, 1 drivers
v0x2154fb0_0 .net "b", 0 0, L_0x215e2e0;  alias, 1 drivers
v0x2155080_0 .net "z", 0 0, L_0x215df80;  alias, 1 drivers
S_0x2155190 .scope module, "o1" "or_gate" 4 34, 4 55 0, S_0x2153f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x215e030 .functor OR 1, RS_0x7f13856e88e8, L_0x215df80, C4<0>, C4<0>;
v0x21553e0_0 .net8 "a", 0 0, RS_0x7f13856e88e8;  alias, 2 drivers
v0x21554f0_0 .net "b", 0 0, L_0x215df80;  alias, 1 drivers
v0x21555b0_0 .net "z", 0 0, L_0x215e030;  alias, 1 drivers
S_0x21556c0 .scope module, "x1" "xor_gate" 4 27, 4 37 0, S_0x2153f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x215da10 .functor XOR 1, L_0x215e170, L_0x215e210, C4<0>, C4<0>;
v0x2155960_0 .net "a", 0 0, L_0x215e170;  alias, 1 drivers
v0x2155a70_0 .net "b", 0 0, L_0x215e210;  alias, 1 drivers
v0x2155b30_0 .net "z", 0 0, L_0x215da10;  alias, 1 drivers
S_0x2155c00 .scope module, "x2" "xor_gate" 4 28, 4 37 0, S_0x2153f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x215dbc0 .functor XOR 1, L_0x215da10, L_0x215e2e0, C4<0>, C4<0>;
v0x2155e50_0 .net "a", 0 0, L_0x215da10;  alias, 1 drivers
v0x2155f60_0 .net "b", 0 0, L_0x215e2e0;  alias, 1 drivers
v0x2156070_0 .net "z", 0 0, L_0x215dbc0;  alias, 1 drivers
S_0x21567a0 .scope module, "FA2" "full_adder" 4 11, 4 17 0, S_0x21514c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x2158a00_0 .net "a", 0 0, L_0x215eac0;  1 drivers
v0x2158aa0_0 .net "b", 0 0, L_0x215eba0;  1 drivers
v0x2158bb0_0 .net "cin", 0 0, L_0x215ec40;  1 drivers
v0x2158c50_0 .net "cout", 0 0, L_0x215e980;  1 drivers
v0x2158cf0_0 .net "sum", 0 0, L_0x215e510;  1 drivers
v0x2158de0_0 .net "w1", 0 0, L_0x215e380;  1 drivers
RS_0x7f13856e8eb8 .resolv tri, L_0x215e650, L_0x215e820;
v0x2158e80_0 .net8 "w2", 0 0, RS_0x7f13856e8eb8;  2 drivers
v0x2158f20_0 .net "w3", 0 0, L_0x215e8d0;  1 drivers
S_0x2156a60 .scope module, "a1" "and_gate" 4 30, 4 46 0, S_0x21567a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x215e650 .functor AND 1, L_0x215eac0, L_0x215eba0, C4<1>, C4<1>;
v0x2156cd0_0 .net "a", 0 0, L_0x215eac0;  alias, 1 drivers
v0x2156db0_0 .net "b", 0 0, L_0x215eba0;  alias, 1 drivers
v0x2156e70_0 .net8 "z", 0 0, RS_0x7f13856e8eb8;  alias, 2 drivers
S_0x2156fc0 .scope module, "a2" "and_gate" 4 31, 4 46 0, S_0x21567a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x215e820 .functor AND 1, L_0x215e380, L_0x215ec40, C4<1>, C4<1>;
v0x2157210_0 .net "a", 0 0, L_0x215e380;  alias, 1 drivers
v0x21572f0_0 .net "b", 0 0, L_0x215ec40;  alias, 1 drivers
v0x21573b0_0 .net8 "z", 0 0, RS_0x7f13856e8eb8;  alias, 2 drivers
S_0x21574f0 .scope module, "a3" "and_gate" 4 32, 4 46 0, S_0x21567a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x215e8d0 .functor AND 1, L_0x215eac0, L_0x215ec40, C4<1>, C4<1>;
v0x2157770_0 .net "a", 0 0, L_0x215eac0;  alias, 1 drivers
v0x2157840_0 .net "b", 0 0, L_0x215ec40;  alias, 1 drivers
v0x2157910_0 .net "z", 0 0, L_0x215e8d0;  alias, 1 drivers
S_0x2157a20 .scope module, "o1" "or_gate" 4 34, 4 55 0, S_0x21567a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x215e980 .functor OR 1, RS_0x7f13856e8eb8, L_0x215e8d0, C4<0>, C4<0>;
v0x2157c70_0 .net8 "a", 0 0, RS_0x7f13856e8eb8;  alias, 2 drivers
v0x2157d80_0 .net "b", 0 0, L_0x215e8d0;  alias, 1 drivers
v0x2157e40_0 .net "z", 0 0, L_0x215e980;  alias, 1 drivers
S_0x2157f50 .scope module, "x1" "xor_gate" 4 27, 4 37 0, S_0x21567a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x215e380 .functor XOR 1, L_0x215eac0, L_0x215eba0, C4<0>, C4<0>;
v0x21581f0_0 .net "a", 0 0, L_0x215eac0;  alias, 1 drivers
v0x2158300_0 .net "b", 0 0, L_0x215eba0;  alias, 1 drivers
v0x21583c0_0 .net "z", 0 0, L_0x215e380;  alias, 1 drivers
S_0x2158490 .scope module, "x2" "xor_gate" 4 28, 4 37 0, S_0x21567a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x215e510 .functor XOR 1, L_0x215e380, L_0x215ec40, C4<0>, C4<0>;
v0x21586e0_0 .net "a", 0 0, L_0x215e380;  alias, 1 drivers
v0x21587f0_0 .net "b", 0 0, L_0x215ec40;  alias, 1 drivers
v0x2158900_0 .net "z", 0 0, L_0x215e510;  alias, 1 drivers
S_0x2159030 .scope module, "FA3" "full_adder" 4 12, 4 17 0, S_0x21514c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x215b280_0 .net "a", 0 0, L_0x215f460;  1 drivers
v0x215b320_0 .net "b", 0 0, L_0x215f500;  1 drivers
v0x215b430_0 .net "cin", 0 0, L_0x215f710;  1 drivers
v0x215b4d0_0 .net "cout", 0 0, L_0x215f320;  1 drivers
v0x215b570_0 .net "sum", 0 0, L_0x215eeb0;  1 drivers
v0x215b660_0 .net "w1", 0 0, L_0x215ece0;  1 drivers
RS_0x7f13856e9488 .resolv tri, L_0x215eff0, L_0x215f1c0;
v0x215b700_0 .net8 "w2", 0 0, RS_0x7f13856e9488;  2 drivers
v0x215b7a0_0 .net "w3", 0 0, L_0x215f270;  1 drivers
S_0x21592c0 .scope module, "a1" "and_gate" 4 30, 4 46 0, S_0x2159030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x215eff0 .functor AND 1, L_0x215f460, L_0x215f500, C4<1>, C4<1>;
v0x2159550_0 .net "a", 0 0, L_0x215f460;  alias, 1 drivers
v0x2159630_0 .net "b", 0 0, L_0x215f500;  alias, 1 drivers
v0x21596f0_0 .net8 "z", 0 0, RS_0x7f13856e9488;  alias, 2 drivers
S_0x2159840 .scope module, "a2" "and_gate" 4 31, 4 46 0, S_0x2159030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x215f1c0 .functor AND 1, L_0x215ece0, L_0x215f710, C4<1>, C4<1>;
v0x2159a90_0 .net "a", 0 0, L_0x215ece0;  alias, 1 drivers
v0x2159b70_0 .net "b", 0 0, L_0x215f710;  alias, 1 drivers
v0x2159c30_0 .net8 "z", 0 0, RS_0x7f13856e9488;  alias, 2 drivers
S_0x2159d70 .scope module, "a3" "and_gate" 4 32, 4 46 0, S_0x2159030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x215f270 .functor AND 1, L_0x215f460, L_0x215f710, C4<1>, C4<1>;
v0x2159ff0_0 .net "a", 0 0, L_0x215f460;  alias, 1 drivers
v0x215a0c0_0 .net "b", 0 0, L_0x215f710;  alias, 1 drivers
v0x215a190_0 .net "z", 0 0, L_0x215f270;  alias, 1 drivers
S_0x215a2a0 .scope module, "o1" "or_gate" 4 34, 4 55 0, S_0x2159030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x215f320 .functor OR 1, RS_0x7f13856e9488, L_0x215f270, C4<0>, C4<0>;
v0x215a4f0_0 .net8 "a", 0 0, RS_0x7f13856e9488;  alias, 2 drivers
v0x215a600_0 .net "b", 0 0, L_0x215f270;  alias, 1 drivers
v0x215a6c0_0 .net "z", 0 0, L_0x215f320;  alias, 1 drivers
S_0x215a7d0 .scope module, "x1" "xor_gate" 4 27, 4 37 0, S_0x2159030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x215ece0 .functor XOR 1, L_0x215f460, L_0x215f500, C4<0>, C4<0>;
v0x215aa70_0 .net "a", 0 0, L_0x215f460;  alias, 1 drivers
v0x215ab80_0 .net "b", 0 0, L_0x215f500;  alias, 1 drivers
v0x215ac40_0 .net "z", 0 0, L_0x215ece0;  alias, 1 drivers
S_0x215ad10 .scope module, "x2" "xor_gate" 4 28, 4 37 0, S_0x2159030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x215eeb0 .functor XOR 1, L_0x215ece0, L_0x215f710, C4<0>, C4<0>;
v0x215af60_0 .net "a", 0 0, L_0x215ece0;  alias, 1 drivers
v0x215b070_0 .net "b", 0 0, L_0x215f710;  alias, 1 drivers
v0x215b180_0 .net "z", 0 0, L_0x215eeb0;  alias, 1 drivers
S_0x215be40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x21315c0;
 .timescale -12 -12;
E_0x2110be0 .event anyedge, v0x215c730_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x215c730_0;
    %nor/r;
    %assign/vec4 v0x215c730_0, 0;
    %wait E_0x2110be0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2151020;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2110970;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x21513e0_0, 0;
    %assign/vec4 v0x2151320_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x21315c0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x215c5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x215c730_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x21315c0;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x215c5d0_0;
    %inv;
    %store/vec4 v0x215c5d0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x21315c0;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2151240_0, v0x215c9f0_0, v0x215cab0_0, v0x215cb70_0, v0x215c8b0_0, v0x215c7f0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x21315c0;
T_5 ;
    %load/vec4 v0x215c670_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x215c670_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x215c670_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x215c670_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x215c670_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x215c670_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x215c670_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x21315c0;
T_6 ;
    %wait E_0x2110970;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x215c670_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x215c670_0, 4, 32;
    %load/vec4 v0x215c950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x215c670_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x215c670_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x215c670_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x215c670_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x215c8b0_0;
    %load/vec4 v0x215c8b0_0;
    %load/vec4 v0x215c7f0_0;
    %xor;
    %load/vec4 v0x215c8b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x215c670_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x215c670_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x215c670_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x215c670_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can5_depth0/human/m2014_q4j/iter0/response1/top_module.sv";
