{"vcs1":{"timestamp_begin":1684264861.434345751, "rt":1.26, "ut":0.36, "st":0.21}}
{"vcselab":{"timestamp_begin":1684264862.787640292, "rt":1.23, "ut":0.46, "st":0.18}}
{"link":{"timestamp_begin":1684264864.086182496, "rt":0.45, "ut":0.22, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684264860.794634426}
{"VCS_COMP_START_TIME": 1684264860.794634426}
{"VCS_COMP_END_TIME": 1684264866.029831323}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330368}}
{"stitch_vcselab": {"peak_mem": 211880}}
