// Seed: 3217296340
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_3;
  wire module_0;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output supply1 id_2
    , id_6,
    input supply1 id_3
    , id_7,
    output supply1 id_4
);
  wire id_8;
  supply0 id_9 = (1) - 1;
  wor id_10 = id_3;
  wire id_11;
  nor (id_4, id_10, id_3, id_8, id_6, id_9);
  module_0(
      id_11, id_7, id_7
  );
  wire id_12;
endmodule
