<h1 align="center">STM32F4xx Memory Map Architecture</h1>

###

<p align="left"></p>

###

<h6 align="left">AHBx and APBx Bus Peripheral base addresses	<br>PERIPH_BASEADDR	  0x40000000U<br>APB1PERIPH_BASEADDR	PERIPH_BASEADDR<br>APB2PERIPH_BASEADDR	0x40010000U<br>AHB1PERIPH_BASEADDR	0x40020000U<br>AHB2PERIPH_BASEADDR	0x50000000U</h6>

###

<h6 align="left">ARM Cortex Mx Processor NVIC ISERx register Addresses	<br>	<br>NVIC_ISER0	0xE000E100<br>NVIC_ISER1	0xE000E104<br>NVIC_ISER2	0xE000E108<br>NVIC_ISER3	0xE000E10c</h6>

###

<h6 align="left">ARM Cortex Mx Processor NVIC ICERx register Addresses	<br>	<br>NVIC_ICER0	0XE000E180<br>NVIC_ICER1	0XE000E184<br>NVIC_ICER2	0XE000E188<br>NVIC_ICER3	0XE000E18C</h6>

###

<h6 align="left">ARM Cortex Mx Processor Priority Register Address Calculation	<br>	<br>NVIC_PR_BASE_ADDR	0xE000E400</h6>

###

<h6 align="left">ARM Cortex Mx Processor number of priority bits implemented in Priority Register	<br>	<br>NO_PR_BITS_IMPLEMENTED	4</h6>

###

<h6 align="left">* base addresses of Flash and SRAM memories	<br>FLASH_BASEADDR	0x08000000U<br>SRAM1_BASEADDR	0x20000000U<br>SRAM2_BASEADDR	0x2001C000U<br>ROM_BASEADDR	0x1FFF0000U<br>SRAM	SRAM1_BASEADDR</h6>

###

<h6 align="left">Base addresses of peripherals which are hanging on AHB1 bus	<br>	<br>GPIOA_BASEADDR	(AHB1PERIPH_BASEADDR + 0x0000)<br>GPIOB_BASEADDR	(AHB1PERIPH_BASEADDR + 0x0400)<br>GPIOC_BASEADDR	(AHB1PERIPH_BASEADDR + 0x0800)<br>GPIOD_BASEADDR	(AHB1PERIPH_BASEADDR + 0x0C00)<br>GPIOE_BASEADDR	(AHB1PERIPH_BASEADDR + 0x1000)<br>GPIOF_BASEADDR	(AHB1PERIPH_BASEADDR + 0x1400)<br>GPIOG_BASEADDR	(AHB1PERIPH_BASEADDR + 0x1800)<br>GPIOH_BASEADDR	(AHB1PERIPH_BASEADDR + 0x1C00)<br>GPIOI_BASEADDR	(AHB1PERIPH_BASEADDR + 0x2000)<br>RCC_BASEADDR	(AHB1PERIPH_BASEADDR + 0x3800)</h6>

###

<h6 align="left">Base addresses of peripherals which are hanging on APB1 bus	<br>I2C1_BASEADDR	(APB1PERIPH_BASEADDR + 0x5400)<br>I2C2_BASEADDR	(APB1PERIPH_BASEADDR + 0x5800)<br>I2C3_BASEADDR	(APB1PERIPH_BASEADDR + 0x5C00)<br>SPI2_BASEADDR	(APB1PERIPH_BASEADDR + 0x3800)<br>SPI3_BASEADDR	(APB1PERIPH_BASEADDR + 0x3C00)<br>USART2_BASEADDR	(APB1PERIPH_BASEADDR + 0x4400)<br>USART3_BASEADDR	(APB1PERIPH_BASEADDR + 0x4800)<br>UART4_BASEADDR	(APB1PERIPH_BASEADDR + 0x4C00)<br>UART5_BASEADDR	(APB1PERIPH_BASEADDR + 0x5000)</h6>

###

<h6 align="left">Base addresses of peripherals which are hanging on APB2 bus	<br>EXTI_BASEADDR	(APB2PERIPH_BASEADDR + 0x3C00)<br>SPI1_BASEADDR	(APB2PERIPH_BASEADDR + 0x3000)<br>SYSCFG_BASEADDR	(APB2PERIPH_BASEADDR + 0x3800)<br>USART1_BASEADDR	(APB2PERIPH_BASEADDR + 0x1000)<br>USART6_BASEADDR	(APB2PERIPH_BASEADDR + 0x1400)</h6>

###
