
tmcheck -par "latticeE155FinalProject_impl_1.par" 

bitgen -w "latticeE155FinalProject_impl_1.udb" -f "latticeE155FinalProject_impl_1.t2b" 
Loading latticeE155FinalProject_impl_1.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/3.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
WARNING - bitgen: Unable to find the instance/port 'clk' in the constraint 'ldc_set_location -site {4} [get_ports clk]'

WARNING - bitgen: In the constraint 'ldc_set_location -site {4} [get_ports clk]', the locate object is not specified

WARNING - bitgen: Unable to find the instance/port 'sck' in the constraint 'ldc_set_location -site {21} [get_ports sck]'

WARNING - bitgen: In the constraint 'ldc_set_location -site {21} [get_ports sck]', the locate object is not specified

WARNING - bitgen: Unable to find the instance/port 'sdi' in the constraint 'ldc_set_location -site {10} [get_ports sdi]'

WARNING - bitgen: In the constraint 'ldc_set_location -site {10} [get_ports sdi]', the locate object is not specified

Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 



BITGEN: Bitstream Generator Radiant Software (64-bit) 3.2.0.18.0
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.


Running DRC.
DRC detected 0 errors and 0 warnings.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "C:\Users\afascetti\Desktop\MicroPsFinalProject\E155FinalProject\Lattice\latticeE155FinalProject\impl_1\latticeE155FinalProject_impl_1.bin".
    <postMsg mid="1009992" type="Info" dynamic="1" navigation="0" arg0="Bitstream authenticated."  />
Bitstream generation complete!

Total CPU Time: 0 secs 
Total REAL Time: 7 secs 
Peak Memory Usage: 108 MB


ibisgen "latticeE155FinalProject_impl_1.udb" "C:/lscc/radiant/3.2/cae_library/ibis/iCE40UP.ibs"
IBIS Models Generator: Lattice Radiant Software (64-bit) 3.2.0.18.0

Sat Nov  5 16:34:25 2022

Loading latticeE155FinalProject_impl_1.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/3.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
    <postMsg mid="77001032" type="Warning" dynamic="2" navigation="0" arg0="clk" arg1="ldc_set_location -site {4} [get_ports clk]"  />
    <postMsg mid="77001031" type="Warning" dynamic="1" navigation="0" arg0="ldc_set_location -site {4} [get_ports clk]"  />
    <postMsg mid="77001032" type="Warning" dynamic="2" navigation="0" arg0="sck" arg1="ldc_set_location -site {21} [get_ports sck]"  />
    <postMsg mid="77001031" type="Warning" dynamic="1" navigation="0" arg0="ldc_set_location -site {21} [get_ports sck]"  />
    <postMsg mid="77001032" type="Warning" dynamic="2" navigation="0" arg0="sdi" arg1="ldc_set_location -site {10} [get_ports sdi]"  />
    <postMsg mid="77001031" type="Warning" dynamic="1" navigation="0" arg0="ldc_set_location -site {10} [get_ports sdi]"  />
Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 

Created design models.


Generating: C:\Users\afascetti\Desktop\MicroPsFinalProject\E155FinalProject\Lattice\latticeE155FinalProject\impl_1\IBIS\latticeE155FinalProject_impl_1.ibs


    <postMsg mid="1191031" type="Info" dynamic="0" navigation="0"  />

backanno "latticeE155FinalProject_impl_1.udb"  -o "latticeE155FinalProject_impl_1_vo.vo"      -sp "High-Performance_1.2V"  -w -neg
backanno: version Radiant Software (64-bit) 3.2.0.18.0
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/3.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Loading udb::Database ...
Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Performance Hardware Data Status:   Advanced       Version 1.0.



Writing a verilog netlist based on the latticeE155FinalProject_impl_1 design file.

Writing Verilog netlist to file latticeE155FinalProject_impl_1_vo.vo
Writing SDF timing to file latticeE155FinalProject_impl_1_vo.sdf
Backanno finished with 0 posted error messages.
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 54 MB
