#  Verilog Error Correction & Communication Pipeline

This project implements a complete digital communication system in **Verilog**, featuring:

- **LFSR-based data generation**
- **(2,1,3) Convolutional encoding**
- **Parallel-to-serial conversion**
- **Matrix-based interleaving**
- **16-QAM modulation**
- **MATLAB-based channel simulation with AWGN and burst error injection**
- **Deinterleaving and Viterbi decoding**
- **Python and testbench validation with EBR tracking**

---

##  Project Overview

The pipeline simulates a real-world forward error correction (FEC) system, transmitting pseudo-random data over a noisy channel. Modulation and noise injection are handled in MATLAB, while all hardware logic is written in Verilog.

The system is verified using a testbench that:
- Feeds encoded bits into the channel,
- Demodulates the received symbols (with optional noise/burst errors),
- Routes them through the receiver logic (deinterleaver + Viterbi),
- Logs the decoded bits for error analysis.

---

##  Features

- âœ… LFSR (7-bit) for pseudo-random input
- âœ… (2,1,3) Convolutional encoder with generator polynomials (7, 5)
- âœ… Bit-serial output via custom serializer
- âœ… Matrix-based interleaving (8Ã—16)
- âœ… 16-QAM modulation/demodulation in MATLAB
- âœ… Burst error simulation and SNR variation
- âœ… Deinterleaver and hardware Viterbi decoder
- âœ… Output bit logging + EBR analysis in Python

---

## Performance Summary

| SNR (dB) | EBR (No Burst) | EBR (With Burst) |
|----------|----------------|------------------|
| 5        | 24.6%          | 24.3%            |
| 10       | 0.8%           | 3.3%             |
| 15       | 0.0%           | 1.2%             |
| 20       | 0.0%           | 2.3%             |

>  *The pipeline reliably decodes data at 10 dB and above. Even under burst noise, it remains resilientâ€”demonstrating the strength of convolutional coding and interleaving.*

---

## ðŸ›  Tools & Environment

- **HDL**: Verilog
- **Simulation**: Vivado / ModelSim
- **Scripting**: Python, MATLAB
- **Output**: Plaintext bit logs (`.txt`)

---

## Structure

/src
â”œâ”€â”€ dflipflop.v
â”œâ”€â”€ shiftr.v
â”œâ”€â”€ LFSR.v
â”œâ”€â”€ convenc.v
â”œâ”€â”€ serializer.v
â”œâ”€â”€ interleaver.v
â”œâ”€â”€ deinterleaver.v
â”œâ”€â”€ vitebri.v
â””â”€â”€ TopMod.v
â””â”€â”€ QAMMOD.v
â””â”€â”€ serial_to_pair.v
â””â”€â”€ TopMod2.v

/test
â”œâ”€â”€ convecut.v
â””â”€â”€ deinterleaverut.v
â””â”€â”€interleaverut.v
â””â”€â”€LFSRtu.v
â””â”€â”€qamsysut.v
â””â”€â”€regt.v 
â””â”€â”€topmod2_tb.v
â””â”€â”€vir.v

/scripts
â”œâ”€â”€ ebrcalculation.m
â””â”€â”€demod.m
â””â”€â”€burst.m
