# verilog-alu
Parameterized ALU in Verilog with carry and overflow flags

## Features
- Parameterized data width (default 8-bit)
- Supported operations:
  - ADD, SUB
  - AND, OR, XOR
  - Shift Left, Shift Right
  - Set Less Than (SLT)
- Status flags:
  - Zero
  - Carry
  - Overflow

## Simulation
- Tool: ModelSim / Vivado
- Verified using testbench with edge cases

## Author
Renuka Poojala
