#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Apr 27 21:56:21 2025
# Process ID         : 3824
# Current directory  : C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent4676 C:\Users\booth\Projects\cmpen331\Lab_5_Rachael_Wilson\Lab_5_Rachael_Wilson_\Lab_5_Rachael_Wilson_.xpr
# Log file           : C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/vivado.log
# Journal file       : C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_\vivado.jou
# Running On         : Rachaels_envy
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-1195G7 @ 2.90GHz
# CPU Frequency      : 2918 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 8323 MB
# Swap memory        : 17179 MB
# Total Virtual      : 25503 MB
# Available Virtual  : 5930 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1249.633 ; gain = 184.645
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/alu_multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/exe_mem_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_mem_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/idexe_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/ifid_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/immediate_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_extender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/mem_wb_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/regrt_multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regrt_multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/writeback_multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-3248] data object 'dinstOut' is already declared [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/testbench.v:37]
WARNING: [VRFC 10-9364] second declaration of 'dinstOut' is ignored [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/testbench.v:37]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.ifid_pipeline_register
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.regrt_multiplexer
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.immediate_extender
Compiling module xil_defaultlib.idexe_pipeline_register
Compiling module xil_defaultlib.alu_multiplexer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exe_mem_pipeline_register
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.mem_wb_pipeline_register
Compiling module xil_defaultlib.writeback_multiplexer
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1271.594 ; gain = 19.820
save_wave_config {C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/testbench_behav1.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/testbench_behav1.wcfg
set_property xsim.view {C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/testbench_behav.wcfg C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/testbench_behav1.wcfg} [get_filesets sim_1]
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.runs/synth_1/datapath.dcp to C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Apr 27 22:04:21 2025] Launched synth_1...
Run output will be captured here: C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z030fbg676-3
INFO: [Device 21-403] Loading part xc7z030fbg676-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2334.727 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2334.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (inverted pins: WCLK) (RAMD32(x2)): 4 instances

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2334.727 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 27 22:08:40 2025...
