    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; B1
B1__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
B1__0__MASK EQU 0x10
B1__0__PC EQU CYREG_PRT0_PC4
B1__0__PORT EQU 0
B1__0__SHIFT EQU 4
B1__AG EQU CYREG_PRT0_AG
B1__AMUX EQU CYREG_PRT0_AMUX
B1__BIE EQU CYREG_PRT0_BIE
B1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
B1__BYP EQU CYREG_PRT0_BYP
B1__CTL EQU CYREG_PRT0_CTL
B1__DM0 EQU CYREG_PRT0_DM0
B1__DM1 EQU CYREG_PRT0_DM1
B1__DM2 EQU CYREG_PRT0_DM2
B1__DR EQU CYREG_PRT0_DR
B1__INP_DIS EQU CYREG_PRT0_INP_DIS
B1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
B1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
B1__LCD_EN EQU CYREG_PRT0_LCD_EN
B1__MASK EQU 0x10
B1__PORT EQU 0
B1__PRT EQU CYREG_PRT0_PRT
B1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
B1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
B1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
B1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
B1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
B1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
B1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
B1__PS EQU CYREG_PRT0_PS
B1__SHIFT EQU 4
B1__SLW EQU CYREG_PRT0_SLW

; B2
B2__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
B2__0__MASK EQU 0x20
B2__0__PC EQU CYREG_PRT0_PC5
B2__0__PORT EQU 0
B2__0__SHIFT EQU 5
B2__AG EQU CYREG_PRT0_AG
B2__AMUX EQU CYREG_PRT0_AMUX
B2__BIE EQU CYREG_PRT0_BIE
B2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
B2__BYP EQU CYREG_PRT0_BYP
B2__CTL EQU CYREG_PRT0_CTL
B2__DM0 EQU CYREG_PRT0_DM0
B2__DM1 EQU CYREG_PRT0_DM1
B2__DM2 EQU CYREG_PRT0_DM2
B2__DR EQU CYREG_PRT0_DR
B2__INP_DIS EQU CYREG_PRT0_INP_DIS
B2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
B2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
B2__LCD_EN EQU CYREG_PRT0_LCD_EN
B2__MASK EQU 0x20
B2__PORT EQU 0
B2__PRT EQU CYREG_PRT0_PRT
B2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
B2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
B2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
B2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
B2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
B2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
B2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
B2__PS EQU CYREG_PRT0_PS
B2__SHIFT EQU 5
B2__SLW EQU CYREG_PRT0_SLW

; B3
B3__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
B3__0__MASK EQU 0x40
B3__0__PC EQU CYREG_PRT0_PC6
B3__0__PORT EQU 0
B3__0__SHIFT EQU 6
B3__AG EQU CYREG_PRT0_AG
B3__AMUX EQU CYREG_PRT0_AMUX
B3__BIE EQU CYREG_PRT0_BIE
B3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
B3__BYP EQU CYREG_PRT0_BYP
B3__CTL EQU CYREG_PRT0_CTL
B3__DM0 EQU CYREG_PRT0_DM0
B3__DM1 EQU CYREG_PRT0_DM1
B3__DM2 EQU CYREG_PRT0_DM2
B3__DR EQU CYREG_PRT0_DR
B3__INP_DIS EQU CYREG_PRT0_INP_DIS
B3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
B3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
B3__LCD_EN EQU CYREG_PRT0_LCD_EN
B3__MASK EQU 0x40
B3__PORT EQU 0
B3__PRT EQU CYREG_PRT0_PRT
B3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
B3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
B3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
B3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
B3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
B3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
B3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
B3__PS EQU CYREG_PRT0_PS
B3__SHIFT EQU 6
B3__SLW EQU CYREG_PRT0_SLW

; B4
B4__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
B4__0__MASK EQU 0x80
B4__0__PC EQU CYREG_PRT0_PC7
B4__0__PORT EQU 0
B4__0__SHIFT EQU 7
B4__AG EQU CYREG_PRT0_AG
B4__AMUX EQU CYREG_PRT0_AMUX
B4__BIE EQU CYREG_PRT0_BIE
B4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
B4__BYP EQU CYREG_PRT0_BYP
B4__CTL EQU CYREG_PRT0_CTL
B4__DM0 EQU CYREG_PRT0_DM0
B4__DM1 EQU CYREG_PRT0_DM1
B4__DM2 EQU CYREG_PRT0_DM2
B4__DR EQU CYREG_PRT0_DR
B4__INP_DIS EQU CYREG_PRT0_INP_DIS
B4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
B4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
B4__LCD_EN EQU CYREG_PRT0_LCD_EN
B4__MASK EQU 0x80
B4__PORT EQU 0
B4__PRT EQU CYREG_PRT0_PRT
B4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
B4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
B4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
B4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
B4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
B4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
B4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
B4__PS EQU CYREG_PRT0_PS
B4__SHIFT EQU 7
B4__SLW EQU CYREG_PRT0_SLW

; VRx
VRx__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
VRx__0__MASK EQU 0x01
VRx__0__PC EQU CYREG_PRT0_PC0
VRx__0__PORT EQU 0
VRx__0__SHIFT EQU 0
VRx__AG EQU CYREG_PRT0_AG
VRx__AMUX EQU CYREG_PRT0_AMUX
VRx__BIE EQU CYREG_PRT0_BIE
VRx__BIT_MASK EQU CYREG_PRT0_BIT_MASK
VRx__BYP EQU CYREG_PRT0_BYP
VRx__CTL EQU CYREG_PRT0_CTL
VRx__DM0 EQU CYREG_PRT0_DM0
VRx__DM1 EQU CYREG_PRT0_DM1
VRx__DM2 EQU CYREG_PRT0_DM2
VRx__DR EQU CYREG_PRT0_DR
VRx__INP_DIS EQU CYREG_PRT0_INP_DIS
VRx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
VRx__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
VRx__LCD_EN EQU CYREG_PRT0_LCD_EN
VRx__MASK EQU 0x01
VRx__PORT EQU 0
VRx__PRT EQU CYREG_PRT0_PRT
VRx__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
VRx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
VRx__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
VRx__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
VRx__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
VRx__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
VRx__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
VRx__PS EQU CYREG_PRT0_PS
VRx__SHIFT EQU 0
VRx__SLW EQU CYREG_PRT0_SLW

; VRy
VRy__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
VRy__0__MASK EQU 0x02
VRy__0__PC EQU CYREG_PRT0_PC1
VRy__0__PORT EQU 0
VRy__0__SHIFT EQU 1
VRy__AG EQU CYREG_PRT0_AG
VRy__AMUX EQU CYREG_PRT0_AMUX
VRy__BIE EQU CYREG_PRT0_BIE
VRy__BIT_MASK EQU CYREG_PRT0_BIT_MASK
VRy__BYP EQU CYREG_PRT0_BYP
VRy__CTL EQU CYREG_PRT0_CTL
VRy__DM0 EQU CYREG_PRT0_DM0
VRy__DM1 EQU CYREG_PRT0_DM1
VRy__DM2 EQU CYREG_PRT0_DM2
VRy__DR EQU CYREG_PRT0_DR
VRy__INP_DIS EQU CYREG_PRT0_INP_DIS
VRy__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
VRy__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
VRy__LCD_EN EQU CYREG_PRT0_LCD_EN
VRy__MASK EQU 0x02
VRy__PORT EQU 0
VRy__PRT EQU CYREG_PRT0_PRT
VRy__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
VRy__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
VRy__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
VRy__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
VRy__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
VRy__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
VRy__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
VRy__PS EQU CYREG_PRT0_PS
VRy__SHIFT EQU 1
VRy__SLW EQU CYREG_PRT0_SLW

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; Pin_1
Pin_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Pin_1__0__MASK EQU 0x01
Pin_1__0__PC EQU CYREG_PRT3_PC0
Pin_1__0__PORT EQU 3
Pin_1__0__SHIFT EQU 0
Pin_1__AG EQU CYREG_PRT3_AG
Pin_1__AMUX EQU CYREG_PRT3_AMUX
Pin_1__BIE EQU CYREG_PRT3_BIE
Pin_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_1__BYP EQU CYREG_PRT3_BYP
Pin_1__CTL EQU CYREG_PRT3_CTL
Pin_1__DM0 EQU CYREG_PRT3_DM0
Pin_1__DM1 EQU CYREG_PRT3_DM1
Pin_1__DM2 EQU CYREG_PRT3_DM2
Pin_1__DR EQU CYREG_PRT3_DR
Pin_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_1__MASK EQU 0x01
Pin_1__PORT EQU 3
Pin_1__PRT EQU CYREG_PRT3_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_1__PS EQU CYREG_PRT3_PS
Pin_1__SHIFT EQU 0
Pin_1__SLW EQU CYREG_PRT3_SLW

; Pin_2
Pin_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Pin_2__0__MASK EQU 0x02
Pin_2__0__PC EQU CYREG_PRT3_PC1
Pin_2__0__PORT EQU 3
Pin_2__0__SHIFT EQU 1
Pin_2__AG EQU CYREG_PRT3_AG
Pin_2__AMUX EQU CYREG_PRT3_AMUX
Pin_2__BIE EQU CYREG_PRT3_BIE
Pin_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_2__BYP EQU CYREG_PRT3_BYP
Pin_2__CTL EQU CYREG_PRT3_CTL
Pin_2__DM0 EQU CYREG_PRT3_DM0
Pin_2__DM1 EQU CYREG_PRT3_DM1
Pin_2__DM2 EQU CYREG_PRT3_DM2
Pin_2__DR EQU CYREG_PRT3_DR
Pin_2__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_2__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_2__MASK EQU 0x02
Pin_2__PORT EQU 3
Pin_2__PRT EQU CYREG_PRT3_PRT
Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_2__PS EQU CYREG_PRT3_PS
Pin_2__SHIFT EQU 1
Pin_2__SLW EQU CYREG_PRT3_SLW

; Pin_3
Pin_3__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Pin_3__0__MASK EQU 0x04
Pin_3__0__PC EQU CYREG_PRT3_PC2
Pin_3__0__PORT EQU 3
Pin_3__0__SHIFT EQU 2
Pin_3__AG EQU CYREG_PRT3_AG
Pin_3__AMUX EQU CYREG_PRT3_AMUX
Pin_3__BIE EQU CYREG_PRT3_BIE
Pin_3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_3__BYP EQU CYREG_PRT3_BYP
Pin_3__CTL EQU CYREG_PRT3_CTL
Pin_3__DM0 EQU CYREG_PRT3_DM0
Pin_3__DM1 EQU CYREG_PRT3_DM1
Pin_3__DM2 EQU CYREG_PRT3_DM2
Pin_3__DR EQU CYREG_PRT3_DR
Pin_3__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_3__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_3__MASK EQU 0x04
Pin_3__PORT EQU 3
Pin_3__PRT EQU CYREG_PRT3_PRT
Pin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_3__PS EQU CYREG_PRT3_PS
Pin_3__SHIFT EQU 2
Pin_3__SLW EQU CYREG_PRT3_SLW

; Pin_4
Pin_4__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Pin_4__0__MASK EQU 0x08
Pin_4__0__PC EQU CYREG_PRT3_PC3
Pin_4__0__PORT EQU 3
Pin_4__0__SHIFT EQU 3
Pin_4__AG EQU CYREG_PRT3_AG
Pin_4__AMUX EQU CYREG_PRT3_AMUX
Pin_4__BIE EQU CYREG_PRT3_BIE
Pin_4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_4__BYP EQU CYREG_PRT3_BYP
Pin_4__CTL EQU CYREG_PRT3_CTL
Pin_4__DM0 EQU CYREG_PRT3_DM0
Pin_4__DM1 EQU CYREG_PRT3_DM1
Pin_4__DM2 EQU CYREG_PRT3_DM2
Pin_4__DR EQU CYREG_PRT3_DR
Pin_4__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_4__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_4__MASK EQU 0x08
Pin_4__PORT EQU 3
Pin_4__PRT EQU CYREG_PRT3_PRT
Pin_4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_4__PS EQU CYREG_PRT3_PS
Pin_4__SHIFT EQU 3
Pin_4__SLW EQU CYREG_PRT3_SLW

; Pin_5
Pin_5__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Pin_5__0__MASK EQU 0x10
Pin_5__0__PC EQU CYREG_PRT3_PC4
Pin_5__0__PORT EQU 3
Pin_5__0__SHIFT EQU 4
Pin_5__AG EQU CYREG_PRT3_AG
Pin_5__AMUX EQU CYREG_PRT3_AMUX
Pin_5__BIE EQU CYREG_PRT3_BIE
Pin_5__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_5__BYP EQU CYREG_PRT3_BYP
Pin_5__CTL EQU CYREG_PRT3_CTL
Pin_5__DM0 EQU CYREG_PRT3_DM0
Pin_5__DM1 EQU CYREG_PRT3_DM1
Pin_5__DM2 EQU CYREG_PRT3_DM2
Pin_5__DR EQU CYREG_PRT3_DR
Pin_5__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_5__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_5__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_5__MASK EQU 0x10
Pin_5__PORT EQU 3
Pin_5__PRT EQU CYREG_PRT3_PRT
Pin_5__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_5__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_5__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_5__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_5__PS EQU CYREG_PRT3_PS
Pin_5__SHIFT EQU 4
Pin_5__SLW EQU CYREG_PRT3_SLW

; Pin_6
Pin_6__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Pin_6__0__MASK EQU 0x20
Pin_6__0__PC EQU CYREG_PRT3_PC5
Pin_6__0__PORT EQU 3
Pin_6__0__SHIFT EQU 5
Pin_6__AG EQU CYREG_PRT3_AG
Pin_6__AMUX EQU CYREG_PRT3_AMUX
Pin_6__BIE EQU CYREG_PRT3_BIE
Pin_6__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_6__BYP EQU CYREG_PRT3_BYP
Pin_6__CTL EQU CYREG_PRT3_CTL
Pin_6__DM0 EQU CYREG_PRT3_DM0
Pin_6__DM1 EQU CYREG_PRT3_DM1
Pin_6__DM2 EQU CYREG_PRT3_DM2
Pin_6__DR EQU CYREG_PRT3_DR
Pin_6__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_6__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_6__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_6__MASK EQU 0x20
Pin_6__PORT EQU 3
Pin_6__PRT EQU CYREG_PRT3_PRT
Pin_6__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_6__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_6__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_6__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_6__PS EQU CYREG_PRT3_PS
Pin_6__SHIFT EQU 5
Pin_6__SLW EQU CYREG_PRT3_SLW

; Pin_7
Pin_7__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Pin_7__0__MASK EQU 0x40
Pin_7__0__PC EQU CYREG_PRT3_PC6
Pin_7__0__PORT EQU 3
Pin_7__0__SHIFT EQU 6
Pin_7__AG EQU CYREG_PRT3_AG
Pin_7__AMUX EQU CYREG_PRT3_AMUX
Pin_7__BIE EQU CYREG_PRT3_BIE
Pin_7__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_7__BYP EQU CYREG_PRT3_BYP
Pin_7__CTL EQU CYREG_PRT3_CTL
Pin_7__DM0 EQU CYREG_PRT3_DM0
Pin_7__DM1 EQU CYREG_PRT3_DM1
Pin_7__DM2 EQU CYREG_PRT3_DM2
Pin_7__DR EQU CYREG_PRT3_DR
Pin_7__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_7__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_7__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_7__MASK EQU 0x40
Pin_7__PORT EQU 3
Pin_7__PRT EQU CYREG_PRT3_PRT
Pin_7__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_7__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_7__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_7__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_7__PS EQU CYREG_PRT3_PS
Pin_7__SHIFT EQU 6
Pin_7__SLW EQU CYREG_PRT3_SLW

; Pin_8
Pin_8__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Pin_8__0__MASK EQU 0x80
Pin_8__0__PC EQU CYREG_PRT3_PC7
Pin_8__0__PORT EQU 3
Pin_8__0__SHIFT EQU 7
Pin_8__AG EQU CYREG_PRT3_AG
Pin_8__AMUX EQU CYREG_PRT3_AMUX
Pin_8__BIE EQU CYREG_PRT3_BIE
Pin_8__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_8__BYP EQU CYREG_PRT3_BYP
Pin_8__CTL EQU CYREG_PRT3_CTL
Pin_8__DM0 EQU CYREG_PRT3_DM0
Pin_8__DM1 EQU CYREG_PRT3_DM1
Pin_8__DM2 EQU CYREG_PRT3_DM2
Pin_8__DR EQU CYREG_PRT3_DR
Pin_8__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_8__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_8__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_8__MASK EQU 0x80
Pin_8__PORT EQU 3
Pin_8__PRT EQU CYREG_PRT3_PRT
Pin_8__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_8__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_8__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_8__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_8__PS EQU CYREG_PRT3_PS
Pin_8__SHIFT EQU 7
Pin_8__SLW EQU CYREG_PRT3_SLW

; UART_1_BUART
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB09_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB09_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB09_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB09_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB09_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB09_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB09_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB09_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB09_F1
UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB08_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB05_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB05_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB05_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB05_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB05_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB05_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB04_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB04_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB04_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB04_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB04_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB04_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB08_ST

; UART_1_IntClock
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x02
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x04
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x04

; ADC_SAR_1_ADC_SAR
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

; ADC_SAR_1_IRQ
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x01
ADC_SAR_1_IRQ__INTC_NUMBER EQU 0
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_SAR_1_theACLK
ADC_SAR_1_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_SAR_1_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_SAR_1_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_1_theACLK__INDEX EQU 0x00
ADC_SAR_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_SAR_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_1_theACLK__PM_STBY_MSK EQU 0x01

; ADC_SAR_2_ADC_SAR
ADC_SAR_2_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_2_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_2_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_2_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_2_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_2_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_2_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_2_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_2_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_2_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_2_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_2_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_2_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_2_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_2_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_2_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_2_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_2_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_2_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_2_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

; ADC_SAR_2_IRQ
ADC_SAR_2_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_2_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_2_IRQ__INTC_MASK EQU 0x02
ADC_SAR_2_IRQ__INTC_NUMBER EQU 1
ADC_SAR_2_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_2_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_SAR_2_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_2_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_SAR_2_theACLK
ADC_SAR_2_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_SAR_2_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_SAR_2_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_SAR_2_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_2_theACLK__INDEX EQU 0x01
ADC_SAR_2_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_2_theACLK__PM_ACT_MSK EQU 0x02
ADC_SAR_2_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_2_theACLK__PM_STBY_MSK EQU 0x02

; Control_Reg_1
Control_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_1_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_1_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Control_Reg_1_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_1_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_1_Sync_ctrl_reg__3__MASK EQU 0x08
Control_Reg_1_Sync_ctrl_reg__3__POS EQU 3
Control_Reg_1_Sync_ctrl_reg__4__MASK EQU 0x10
Control_Reg_1_Sync_ctrl_reg__4__POS EQU 4
Control_Reg_1_Sync_ctrl_reg__5__MASK EQU 0x20
Control_Reg_1_Sync_ctrl_reg__5__POS EQU 5
Control_Reg_1_Sync_ctrl_reg__6__MASK EQU 0x40
Control_Reg_1_Sync_ctrl_reg__6__POS EQU 6
Control_Reg_1_Sync_ctrl_reg__7__MASK EQU 0x80
Control_Reg_1_Sync_ctrl_reg__7__POS EQU 7
Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Control_Reg_1_Sync_ctrl_reg__MASK EQU 0xFF
Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB05_MSK

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
