

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_1'
================================================================
* Date:           Tue Dec 31 23:42:41 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.369|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2057|  7937|  2057|  7937|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+-----------+-----------+-----------+----------+----------+
        |             |   Latency   | Iteration |  Initiation Interval  |   Trip   |          |
        |  Loop Name  |  min |  max |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +-------------+------+------+-----------+-----------+-----------+----------+----------+
        |- Loop 1     |  2056|  7936| 257 ~ 992 |          -|          -|         8|    no    |
        | + Loop 1.1  |   249|   984|         10|          5|          1| 49 ~ 196 |    yes   |
        +-------------+------+------+-----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     10|       -|      -|    -|
|Expression       |        -|      0|       0|    713|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|   2693|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    287|    -|
|Register         |        -|      -|     874|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     10|     874|   3693|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|   ~0   |      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------------+---------+-------+---+------+-----+
    |           Instance          |          Module         | BRAM_18K| DSP48E| FF|  LUT | URAM|
    +-----------------------------+-------------------------+---------+-------+---+------+-----+
    |network_mux_83_16_1_1_x_U65  |network_mux_83_16_1_1_x  |        0|      0|  0|  2693|    0|
    +-----------------------------+-------------------------+---------+-------+---+------+-----+
    |Total                        |                         |        0|      0|  0|  2693|    0|
    +-----------------------------+-------------------------+---------+-------+---+------+-----+

    * DSP48E: 
    +-------------------------------------------+---------------------------------------+--------------+
    |                  Instance                 |                 Module                |  Expression  |
    +-------------------------------------------+---------------------------------------+--------------+
    |network_mac_muladd_7ns_5ns_4ns_11_1_1_U66  |network_mac_muladd_7ns_5ns_4ns_11_1_1  | i0 * i1 + i2 |
    |network_mul_mul_16s_16s_30_1_1_U67         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U68         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U69         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U70         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U71         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U72         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U73         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U74         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U75         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    +-------------------------------------------+---------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_399_p2                   |     *    |      0|  0|  13|           4|           4|
    |tmp10_0_0_mid2_fu_641_p2          |     *    |      0|  0|  33|           7|           6|
    |tmp10_1_0_mid2_fu_661_p2          |     *    |      0|  0|  33|           7|           6|
    |tmp10_2_0_mid2_fu_707_p2          |     *    |      0|  0|  33|           7|           6|
    |add_ln23_3_fu_410_p2              |     +    |      0|  0|  15|           7|           7|
    |add_ln23_fu_405_p2                |     +    |      0|  0|  15|           7|           7|
    |add_ln27_1_fu_457_p2              |     +    |      0|  0|  15|           1|           7|
    |add_ln27_2_fu_468_p2              |     +    |      0|  0|  15|           2|           7|
    |add_ln27_3_fu_479_p2              |     +    |      0|  0|  15|           2|           7|
    |add_ln27_4_fu_489_p2              |     +    |      0|  0|  15|           3|           7|
    |add_ln27_5_fu_499_p2              |     +    |      0|  0|  15|           3|           7|
    |add_ln27_6_fu_509_p2              |     +    |      0|  0|  15|           3|           7|
    |add_ln27_7_fu_519_p2              |     +    |      0|  0|  15|           3|           7|
    |add_ln27_8_fu_529_p2              |     +    |      0|  0|  15|           4|           7|
    |add_ln27_fu_443_p2                |     +    |      0|  0|  15|           6|           6|
    |add_ln32_fu_594_p2                |     +    |      0|  0|  15|           8|           1|
    |add_ln40_12_fu_688_p2             |     +    |      0|  0|  13|          11|          11|
    |add_ln40_13_fu_715_p2             |     +    |      0|  0|  13|           4|           2|
    |add_ln40_14_fu_724_p2             |     +    |      0|  0|  13|          11|          11|
    |add_ln40_15_fu_734_p2             |     +    |      0|  0|  13|          11|          11|
    |add_ln40_16_fu_769_p2             |     +    |      0|  0|  13|          11|          11|
    |add_ln40_17_fu_778_p2             |     +    |      0|  0|  13|          11|          11|
    |add_ln40_18_fu_787_p2             |     +    |      0|  0|  13|          11|          11|
    |add_ln40_19_fu_791_p2             |     +    |      0|  0|  13|          11|          11|
    |add_ln40_20_fu_795_p2             |     +    |      0|  0|  13|          11|          11|
    |add_ln40_fu_669_p2                |     +    |      0|  0|  13|          11|          11|
    |add_ln48_10_fu_867_p2             |     +    |      0|  0|  16|          16|          16|
    |add_ln48_11_fu_871_p2             |     +    |      0|  0|  16|          16|          16|
    |add_ln48_12_fu_934_p2             |     +    |      0|  0|  16|          16|          16|
    |add_ln48_13_fu_915_p2             |     +    |      0|  0|  16|          16|          16|
    |add_ln48_14_fu_919_p2             |     +    |      0|  0|  16|          16|          16|
    |add_ln48_15_fu_923_p2             |     +    |      0|  0|  16|          16|          16|
    |add_ln48_16_fu_928_p2             |     +    |      0|  0|  16|          16|          16|
    |add_ln48_9_fu_833_p2              |     +    |      0|  0|  23|          16|          16|
    |out_d_fu_421_p2                   |     +    |      0|  0|  13|           4|           1|
    |out_h_fu_600_p2                   |     +    |      0|  0|  13|           4|           1|
    |out_w_fu_679_p2                   |     +    |      0|  0|  13|           4|           1|
    |output_r_d0                       |     +    |      0|  0|  16|          16|          16|
    |tmp10_0_0_mid2_v_v_fu_631_p2      |     +    |      0|  0|  15|           7|           7|
    |tmp10_1_0_mid2_v_v_fu_652_p2      |     +    |      0|  0|  15|           7|           1|
    |tmp10_2_0_mid2_v_v_fu_698_p2      |     +    |      0|  0|  15|           7|           2|
    |tmp12_mid2_v_v_fu_646_p2          |     +    |      0|  0|  15|           7|           7|
    |icmp_ln23_fu_415_p2               |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln32_fu_589_p2               |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln33_fu_606_p2               |   icmp   |      0|  0|   9|           4|           4|
    |out_w_0_mid2_fu_611_p3            |  select  |      0|  0|   4|           1|           1|
    |tmp10_0_0_mid2_v_v_v_2_fu_619_p3  |  select  |      0|  0|   4|           1|           4|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 713|         380|         388|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  59|         14|    1|         14|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_328_p4  |   9|          2|    8|         16|
    |ap_phi_mux_out_h_0_phi_fu_339_p4         |   9|          2|    4|          8|
    |ap_phi_mux_out_w_0_phi_fu_350_p4         |   9|          2|    4|          8|
    |indvar_flatten_reg_324                   |   9|          2|    8|         16|
    |input_r_address0                         |  33|          6|   14|         84|
    |input_r_address1                         |  27|          5|   14|         70|
    |kernel_address0                          |  33|          6|    7|         42|
    |kernel_address1                          |  27|          5|    7|         35|
    |out_d_0_reg_289                          |   9|          2|    4|          8|
    |out_h_0_reg_335                          |   9|          2|    4|          8|
    |out_w_0_reg_346                          |   9|          2|    4|          8|
    |phi_mul5_reg_312                         |   9|          2|    7|         14|
    |phi_mul_reg_300                          |   9|          2|    7|         14|
    |reg_357                                  |   9|          2|   16|         32|
    |reg_362                                  |   9|          2|   16|         32|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 287|         60|  126|        411|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln23_3_reg_1045               |   7|   0|    7|          0|
    |add_ln23_reg_1040                 |   7|   0|    7|          0|
    |add_ln27_reg_1063                 |   6|   0|    6|          0|
    |add_ln32_reg_1212                 |   8|   0|    8|          0|
    |add_ln40_18_reg_1330              |  11|   0|   11|          0|
    |add_ln40_19_reg_1335              |  11|   0|   11|          0|
    |add_ln40_20_reg_1340              |  11|   0|   11|          0|
    |add_ln48_11_reg_1385              |  16|   0|   16|          0|
    |add_ln48_16_reg_1405              |  16|   0|   16|          0|
    |add_ln48_9_reg_1365               |  16|   0|   16|          0|
    |add_ln48_reg_1305                 |  11|   0|   11|          0|
    |add_ln48_reg_1305_pp0_iter1_reg   |  11|   0|   11|          0|
    |ap_CS_fsm                         |  13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |bound_reg_1035                    |   8|   0|    8|          0|
    |empty_reg_1030                    |   4|   0|    4|          0|
    |icmp_ln32_reg_1208                |   1|   0|    1|          0|
    |icmp_ln32_reg_1208_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_324            |   8|   0|    8|          0|
    |kernel_load_1_reg_1098            |  16|   0|   16|          0|
    |kernel_load_2_reg_1103            |  16|   0|   16|          0|
    |kernel_load_3_reg_1118            |  16|   0|   16|          0|
    |kernel_load_4_reg_1123            |  16|   0|   16|          0|
    |kernel_load_5_reg_1138            |  16|   0|   16|          0|
    |kernel_load_6_reg_1143            |  16|   0|   16|          0|
    |kernel_load_reg_1083              |  16|   0|   16|          0|
    |out_d_0_reg_289                   |   4|   0|    4|          0|
    |out_d_reg_1053                    |   4|   0|    4|          0|
    |out_h_0_reg_335                   |   4|   0|    4|          0|
    |out_w_0_mid2_reg_1217             |   4|   0|    4|          0|
    |out_w_0_reg_346                   |   4|   0|    4|          0|
    |out_w_reg_1266                    |   4|   0|    4|          0|
    |phi_mul5_reg_312                  |   7|   0|    7|          0|
    |phi_mul_reg_300                   |   7|   0|    7|          0|
    |reg_357                           |  16|   0|   16|          0|
    |reg_362                           |  16|   0|   16|          0|
    |sext_ln27_10_reg_1173             |  30|   0|   30|          0|
    |sext_ln27_11_reg_1178             |  30|   0|   30|          0|
    |sext_ln27_12_reg_1183             |  30|   0|   30|          0|
    |sext_ln27_13_reg_1188             |  30|   0|   30|          0|
    |sext_ln27_14_reg_1193             |  30|   0|   30|          0|
    |sext_ln27_8_reg_1163              |  30|   0|   30|          0|
    |sext_ln27_9_reg_1168              |  30|   0|   30|          0|
    |sext_ln27_reg_1158                |  30|   0|   30|          0|
    |sext_ln30_reg_1198                |  30|   0|   30|          0|
    |tmp10_0_0_mid2_reg_1235           |  11|   0|   11|          0|
    |tmp10_0_0_mid2_v_v_reg_1229       |   7|   0|    7|          0|
    |tmp10_0_0_mid2_v_v_v_2_reg_1224   |   4|   0|    4|          0|
    |tmp10_1_0_mid2_reg_1247           |  11|   0|   11|          0|
    |tmp10_2_0_mid2_reg_1282           |  11|   0|   11|          0|
    |tmp12_mid2_v_v_reg_1242           |   7|   0|    7|          0|
    |tmp_3_reg_1203                    |  16|   0|   16|          0|
    |trunc_ln27_reg_1058               |   3|   0|    3|          0|
    |trunc_ln48_1_reg_1370             |  16|   0|   16|          0|
    |trunc_ln48_2_reg_1375             |  16|   0|   16|          0|
    |trunc_ln48_3_reg_1390             |  16|   0|   16|          0|
    |trunc_ln48_4_reg_1395             |  16|   0|   16|          0|
    |trunc_ln48_5_reg_1400             |  16|   0|   16|          0|
    |trunc_ln48_8_reg_1350             |  16|   0|   16|          0|
    |trunc_ln48_9_reg_1315             |  16|   0|   16|          0|
    |trunc_ln48_s_reg_1345             |  16|   0|   16|          0|
    |trunc_ln_reg_1310                 |  16|   0|   16|          0|
    |zext_ln27_19_reg_1073             |   6|   0|    7|          1|
    |zext_ln40_13_reg_1254             |   4|   0|   11|          7|
    |zext_ln40_15_reg_1271             |   4|   0|   11|          7|
    |zext_ln40_17_reg_1289             |   4|   0|   11|          7|
    |zext_ln40_1_cast23_reg_1013       |   6|   0|   11|          5|
    |zext_ln40_reg_1008                |   6|   0|    7|          1|
    |zext_ln48_1_cast_reg_1025         |   5|   0|   11|          6|
    |zext_ln48_reg_1020                |   5|   0|    7|          2|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 874|   0|  910|         36|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|input_height       |  in |    6|   ap_none  |      input_height      |    scalar    |
|input_width        |  in |    6|   ap_none  |       input_width      |    scalar    |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|input_r_address1   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce1        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q1         |  in |   16|  ap_memory |         input_r        |     array    |
|output_height      |  in |    5|   ap_none  |      output_height     |    scalar    |
|output_width       |  in |    5|   ap_none  |      output_width      |    scalar    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
|kernel_address0    | out |    7|  ap_memory |         kernel         |     array    |
|kernel_ce0         | out |    1|  ap_memory |         kernel         |     array    |
|kernel_q0          |  in |   16|  ap_memory |         kernel         |     array    |
|kernel_address1    | out |    7|  ap_memory |         kernel         |     array    |
|kernel_ce1         | out |    1|  ap_memory |         kernel         |     array    |
|kernel_q1          |  in |   16|  ap_memory |         kernel         |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

