 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : vga_enh_top
Version: R-2020.09-SP3
Date   : Mon Nov  6 10:37:34 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: dlvl_ss0p75v125c_i0p75v   Library: saed32rvt_dlvl_ss0p75v125c_i0p75v
Wire Load Model Mode: enclosed

  Startpoint: pixel_generator/color_proc/c_state_reg[6]
              (rising edge-triggered flip-flop clocked by MY_CLK)
  Endpoint: clk_gate_pixel_generator/color_proc/Ba_reg/latch
            (positive level-sensitive latch clocked by MY_CLK')
  Path Group: MY_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vga_enh_top        ForQA                 saed32rvt_dlvl_ss0p75v125c_i0p75v
  SNPS_CLOCK_GATE_HIGH_vga_enh_top_1351 ForQA saed32rvt_dlvl_ss0p75v125c_i0p75v

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock MY_CLK (rise edge)                                          0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  pixel_generator/color_proc/c_state_reg[6]/CLK (DFFX1_RVT)     0.00     0.00     0.00 r i 
  pixel_generator/color_proc/c_state_reg[6]/QN (DFFX1_RVT)     0.12     0.26     0.26 r
  n16558 (net)                                  4                   0.00       0.26 r
  U16491/Y (AND3X1_RVT)                                   0.06      0.16       0.42 r
  n16541 (net)                                  1                   0.00       0.42 r
  U6107/Y (AND3X1_RVT)                                    0.08      0.16       0.58 r
  n3125 (net)                                   3                   0.00       0.58 r
  U2760/Y (NAND3X0_RVT)                                   0.22      0.20       0.77 f
  n16704 (net)                                  4                   0.00       0.77 f
  U1646/Y (NAND3X4_RVT)                                   0.13      0.39       1.17 r
  n17241 (net)                                 19                   0.00       1.17 r
  U16508/Y (AO22X1_RVT)                                   0.10      0.19       1.36 r
  n1514 (net)                                   3                   0.00       1.36 r
  clk_gate_pixel_generator/color_proc/Ba_reg/EN (SNPS_CLOCK_GATE_HIGH_vga_enh_top_1351)     0.00     1.36 r
  clk_gate_pixel_generator/color_proc/Ba_reg/net696 (net)           0.00       1.36 r
  clk_gate_pixel_generator/color_proc/Ba_reg/test_or/Y (OR2X1_RVT)     0.05     0.13     1.48 r so 
  clk_gate_pixel_generator/color_proc/Ba_reg/net701 (net)     1     0.00       1.48 r
  clk_gate_pixel_generator/color_proc/Ba_reg/latch/D (LATCHX1_RVT)     0.05     0.00     1.48 r
  data arrival time                                                            1.48

  clock MY_CLK' (rise edge)                                         4.69       4.69
  clock network delay (ideal)                                       0.00       4.69
  clk_gate_pixel_generator/color_proc/Ba_reg/latch/CLK (LATCHX1_RVT)     0.00     4.69 r
  time borrowed from endpoint                                       0.00       4.69
  data required time                                                           4.69
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           4.69
  data arrival time                                                           -1.48
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  3.21

  Time Borrowing Information
  ------------------------------------------------------------------------
  MY_CLK' nominal pulse width                                       4.69   
  library setup time                                               -0.12   
  ------------------------------------------------------------------------
  max time borrow                                                   4.57   
  actual time borrow                                                0.00   
  ------------------------------------------------------------------------


1
