
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.640554                       # Number of seconds simulated
sim_ticks                                1640554232500                       # Number of ticks simulated
final_tick                               1640554232500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 220470                       # Simulator instruction rate (inst/s)
host_op_rate                                   363055                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              723385680                       # Simulator tick rate (ticks/s)
host_mem_usage                                 833012                       # Number of bytes of host memory used
host_seconds                                  2267.88                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366688                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          239744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       536363904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          536603648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       239744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        239744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    534199296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       534199296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             3746                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          8380686                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8384432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8346864                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8346864                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             146136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          326940672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             327086808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        146136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           146136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       325621235                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            325621235                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       325621235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            146136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         326940672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            652708044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     8384432                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8346864                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8384432                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8346864                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              536595904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534197632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               536603648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            534199296                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    121                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        20270                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            523524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            523319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            523649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            524369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            524752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            524160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            523853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            524044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            523249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            523707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           524030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           525255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           524473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           524025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           523931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           523971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            521588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            521615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            521811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            521786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            521917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            521530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            521713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            521516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           521610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           521821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           521866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           521907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           521751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           521685                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1640541410500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8384432                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8346864                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8384310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 518683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 520761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 520759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 520755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 520759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 520754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 520753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 520769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 524054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 520752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 520766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 520851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 520752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 520755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 520751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 520751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1414521                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    757.000805                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   559.005826                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   375.243678                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       197810     13.98%     13.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        56478      3.99%     17.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        61273      4.33%     22.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        55794      3.94%     26.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        43938      3.11%     29.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        68134      4.82%     34.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        43948      3.11%     37.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        55404      3.92%     41.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       831742     58.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1414521                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       520751                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.100399                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.058704                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.453597                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        520745    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        520751                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       520751                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.028463                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.026634                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.253316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           514034     98.71%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               14      0.00%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5302      1.02%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1400      0.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        520751                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  88380082500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            245585913750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                41921555000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10541.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29291.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       327.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       325.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    327.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    325.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.21                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  7617602                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7699026                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.24                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      98052.26                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               5351232600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2919819375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             32695026000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            27043262640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         107152574880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         398872805355                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         634440103500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1208474824350                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            736.628954                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 1048583226000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   54781480000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  537182856500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               5342546160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2915079750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             32702599800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            27044247600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         107152574880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         398413810575                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         634842738750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1208413597515                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            736.591627                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 1049267246750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   54781480000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  536498849500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.numCycles                       3281108465                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366688                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415780                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619254                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208851                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415780                       # number of integer instructions
system.cpu.num_fp_insts                      66619254                       # number of float instructions
system.cpu.num_int_register_reads          1637209921                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871071                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766844                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714234                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984020                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673944                       # number of memory refs
system.cpu.num_load_insts                   157213786                       # Number of load instructions
system.cpu.num_store_insts                  114460158                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3281108465                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678398                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202233      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028809     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213786     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460158     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366688                       # Class of executed instruction
system.cpu.dcache.tags.replacements           8431763                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.836586                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           263241760                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8432787                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.216460                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1752420500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.836586                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999840                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999840                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          480                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          389                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2181829163                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2181829163                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    157099868                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       157099868                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    106141892                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      106141892                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     263241760                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        263241760                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    263241760                       # number of overall hits
system.cpu.dcache.overall_hits::total       263241760                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       114510                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        114510                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      8318277                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8318277                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      8432787                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8432787                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      8432787                       # number of overall misses
system.cpu.dcache.overall_misses::total       8432787                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   8030279500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8030279500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 676110780000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 676110780000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 684141059500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 684141059500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 684141059500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 684141059500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460169                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460169                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674547                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674547                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674547                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674547                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000728                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000728                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.072674                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.072674                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.031040                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031040                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.031040                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031040                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 70127.320758                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70127.320758                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 81280.147319                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81280.147319                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 81128.701519                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81128.701519                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 81128.701519                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81128.701519                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      8394724                       # number of writebacks
system.cpu.dcache.writebacks::total           8394724                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       114510                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       114510                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      8318277                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8318277                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      8432787                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8432787                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      8432787                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8432787                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   7915769500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7915769500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 667792503000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 667792503000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 675708272500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 675708272500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 675708272500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 675708272500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000728                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000728                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.072674                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072674                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.031040                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031040                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.031040                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031040                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 69127.320758                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69127.320758                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 80280.147319                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80280.147319                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 80128.701519                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80128.701519                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 80128.701519                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80128.701519                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements           1460054                       # number of replacements
system.cpu.icache.tags.tagsinuse           682.416439                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           673892698                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1460964                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            461.265779                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   682.416439                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.666422                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.666422                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          910                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          813                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         676814626                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        676814626                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    673892698                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       673892698                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     673892698                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        673892698                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    673892698                       # number of overall hits
system.cpu.icache.overall_hits::total       673892698                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1460964                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1460964                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1460964                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1460964                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1460964                       # number of overall misses
system.cpu.icache.overall_misses::total       1460964                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  19279115000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  19279115000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  19279115000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  19279115000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  19279115000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  19279115000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353662                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353662                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353662                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353662                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002163                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002163                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002163                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002163                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002163                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002163                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13196.160207                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13196.160207                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13196.160207                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13196.160207                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13196.160207                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13196.160207                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks      1460054                       # number of writebacks
system.cpu.icache.writebacks::total           1460054                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1460964                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1460964                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1460964                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1460964                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1460964                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1460964                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  17818151000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  17818151000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  17818151000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  17818151000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  17818151000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  17818151000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.002163                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002163                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.002163                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002163                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.002163                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002163                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12196.160207                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12196.160207                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12196.160207                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12196.160207                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12196.160207                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12196.160207                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   8375867                       # number of replacements
system.l2.tags.tagsinuse                 15698.381913                       # Cycle average of tags in use
system.l2.tags.total_refs                     3068662                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8392076                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.365662                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    10066.369142                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        159.657591                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       5472.355180                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.614402                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.009745                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.334006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.958153                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16209                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          917                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15186                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.989319                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  36495920                       # Number of tag accesses
system.l2.tags.data_accesses                 36495920                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      8394724                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8394724                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1460054                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1460054                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              22166                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 22166                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         1457218                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1457218                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          29935                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             29935                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               1457218                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 52101                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1509319                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              1457218                       # number of overall hits
system.l2.overall_hits::cpu.data                52101                       # number of overall hits
system.l2.overall_hits::total                 1509319                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          8296111                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8296111                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          3746                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3746                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        84575                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           84575                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                3746                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             8380686                       # number of demand (read+write) misses
system.l2.demand_misses::total                8384432                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               3746                       # number of overall misses
system.l2.overall_misses::cpu.data            8380686                       # number of overall misses
system.l2.overall_misses::total               8384432                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 655082311000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  655082311000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    313981000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    313981000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   7429586500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7429586500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     313981000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  662511897500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     662825878500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    313981000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 662511897500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    662825878500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      8394724                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8394724                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1460054                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1460054                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        8318277                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8318277                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1460964                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1460964                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       114510                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        114510                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1460964                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           8432787                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9893751                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1460964                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          8432787                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9893751                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.997335                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997335                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.002564                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002564                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.738582                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738582                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.002564                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.993822                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.847447                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.002564                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.993822                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.847447                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 78962.577887                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78962.577887                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 83817.672184                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83817.672184                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 87846.130653                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87846.130653                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 83817.672184                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 79052.227646                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79054.356753                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 83817.672184                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 79052.227646                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79054.356753                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              8346864                       # number of writebacks
system.l2.writebacks::total                   8346864                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         4167                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4167                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      8296111                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8296111                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         3746                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3746                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        84575                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        84575                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           3746                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        8380686                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8384432                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          3746                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       8380686                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8384432                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 572121201000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 572121201000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    276521000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    276521000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   6583836500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6583836500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    276521000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 578705037500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 578981558500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    276521000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 578705037500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 578981558500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.997335                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997335                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.002564                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002564                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.738582                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738582                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.002564                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.993822                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.847447                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.002564                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.993822                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.847447                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 68962.577887                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68962.577887                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 73817.672184                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73817.672184                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 77846.130653                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77846.130653                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 73817.672184                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 69052.227646                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69054.356753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 73817.672184                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 69052.227646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69054.356753                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp              88321                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8346864                       # Transaction distribution
system.membus.trans_dist::CleanEvict            20270                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8296111                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8296111                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         88321                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25135998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     25135998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25135998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1070802944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1070802944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1070802944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          16751566                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16751566    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16751566                       # Request fanout histogram
system.membus.reqLayer2.occupancy         50149526500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        44123486750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     19785568                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      9891817                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          12900                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        12900                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           1575474                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16741588                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1460054                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           66041                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8318277                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8318277                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1460964                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       114510                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4381982                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25297336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              29679318                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    186945152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1076960704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1263905856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8375867                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         18269618                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000706                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026564                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               18256717     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  12901      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18269618                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        19747562000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2191446000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12649180500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
