<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4010" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4010{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4010{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4010{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4010{left:69px;bottom:1084px;}
#t5_4010{left:95px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#t6_4010{left:806px;bottom:1088px;letter-spacing:-0.12px;}
#t7_4010{left:95px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-1.16px;}
#t8_4010{left:144px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-1.12px;}
#t9_4010{left:263px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-1.15px;}
#ta_4010{left:467px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-1.15px;}
#tb_4010{left:576px;bottom:1071px;letter-spacing:-0.12px;}
#tc_4010{left:605px;bottom:1078px;}
#td_4010{left:615px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#te_4010{left:95px;bottom:1054px;letter-spacing:-0.12px;word-spacing:-0.53px;}
#tf_4010{left:69px;bottom:1028px;}
#tg_4010{left:95px;bottom:1031px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#th_4010{left:69px;bottom:1005px;}
#ti_4010{left:95px;bottom:1008px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tj_4010{left:95px;bottom:991px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_4010{left:95px;bottom:969px;letter-spacing:-0.15px;word-spacing:2.87px;}
#tl_4010{left:95px;bottom:952px;letter-spacing:-0.14px;word-spacing:0.02px;}
#tm_4010{left:69px;bottom:925px;}
#tn_4010{left:95px;bottom:929px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_4010{left:95px;bottom:904px;}
#tp_4010{left:121px;bottom:904px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tq_4010{left:121px;bottom:888px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#tr_4010{left:121px;bottom:871px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ts_4010{left:95px;bottom:846px;}
#tt_4010{left:121px;bottom:846px;letter-spacing:-0.15px;word-spacing:-1.37px;}
#tu_4010{left:121px;bottom:830px;letter-spacing:-0.14px;word-spacing:-0.39px;}
#tv_4010{left:95px;bottom:805px;}
#tw_4010{left:121px;bottom:805px;letter-spacing:-0.16px;word-spacing:-0.56px;}
#tx_4010{left:121px;bottom:788px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ty_4010{left:121px;bottom:771px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tz_4010{left:95px;bottom:747px;}
#t10_4010{left:121px;bottom:747px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t11_4010{left:121px;bottom:721px;}
#t12_4010{left:147px;bottom:723px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t13_4010{left:146px;bottom:706px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_4010{left:121px;bottom:679px;}
#t15_4010{left:147px;bottom:681px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t16_4010{left:147px;bottom:657px;}
#t17_4010{left:173px;bottom:657px;letter-spacing:-0.14px;word-spacing:0.04px;}
#t18_4010{left:147px;bottom:632px;}
#t19_4010{left:173px;bottom:632px;letter-spacing:-0.14px;word-spacing:0.73px;}
#t1a_4010{left:173px;bottom:616px;letter-spacing:-0.15px;word-spacing:0.04px;}
#t1b_4010{left:444px;bottom:622px;}
#t1c_4010{left:456px;bottom:616px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1d_4010{left:147px;bottom:591px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1e_4010{left:95px;bottom:567px;}
#t1f_4010{left:121px;bottom:567px;letter-spacing:-0.15px;word-spacing:-1.41px;}
#t1g_4010{left:121px;bottom:550px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1h_4010{left:95px;bottom:525px;}
#t1i_4010{left:121px;bottom:525px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#t1j_4010{left:95px;bottom:501px;}
#t1k_4010{left:121px;bottom:501px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1l_4010{left:95px;bottom:477px;}
#t1m_4010{left:121px;bottom:477px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1n_4010{left:121px;bottom:460px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t1o_4010{left:95px;bottom:435px;}
#t1p_4010{left:121px;bottom:435px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1q_4010{left:121px;bottom:419px;letter-spacing:-0.17px;word-spacing:-0.49px;}
#t1r_4010{left:95px;bottom:394px;}
#t1s_4010{left:121px;bottom:394px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1t_4010{left:121px;bottom:377px;letter-spacing:-0.17px;word-spacing:-0.66px;}
#t1u_4010{left:121px;bottom:360px;letter-spacing:-0.14px;word-spacing:-0.73px;}
#t1v_4010{left:121px;bottom:344px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1w_4010{left:95px;bottom:319px;}
#t1x_4010{left:121px;bottom:319px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1y_4010{left:121px;bottom:302px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t1z_4010{left:95px;bottom:278px;}
#t20_4010{left:121px;bottom:278px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t21_4010{left:95px;bottom:255px;letter-spacing:-0.14px;word-spacing:-0.34px;}
#t22_4010{left:95px;bottom:238px;letter-spacing:-0.16px;word-spacing:0.02px;}
#t23_4010{left:69px;bottom:188px;letter-spacing:-0.16px;}
#t24_4010{left:91px;bottom:188px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t25_4010{left:91px;bottom:171px;letter-spacing:-0.12px;}
#t26_4010{left:69px;bottom:149px;letter-spacing:-0.16px;}
#t27_4010{left:91px;bottom:149px;letter-spacing:-0.12px;}
#t28_4010{left:91px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.2px;}
#t29_4010{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_4010{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4010{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4010{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_4010{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4010{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_4010{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_4010{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4010" type="text/css" >

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4010Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4010" style="-webkit-user-select: none;"><object width="935" height="1210" data="4010/4010.svg" type="image/svg+xml" id="pdf4010" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4010" class="t s1_4010">27-16 </span><span id="t2_4010" class="t s1_4010">Vol. 3C </span>
<span id="t3_4010" class="t s2_4010">VM ENTRIES </span>
<span id="t4_4010" class="t s3_4010">• </span><span id="t5_4010" class="t s4_4010">CR0 is loaded from the CR0 field with the exception of the following bits, which are never modified on VM </span><span id="t6_4010" class="t s4_4010">entry: </span>
<span id="t7_4010" class="t s4_4010">ET (bit </span><span id="t8_4010" class="t s4_4010">4); reserved bits </span><span id="t9_4010" class="t s4_4010">15:6, 17, and 28:19; NW (bit </span><span id="ta_4010" class="t s4_4010">29) and CD (bit </span><span id="tb_4010" class="t s4_4010">30). </span>
<span id="tc_4010" class="t s5_4010">1 </span>
<span id="td_4010" class="t s4_4010">The values of these bits in the CR0 </span>
<span id="te_4010" class="t s4_4010">field are ignored. </span>
<span id="tf_4010" class="t s3_4010">• </span><span id="tg_4010" class="t s4_4010">CR3 and CR4 are loaded from the CR3 field and the CR4 field, respectively. </span>
<span id="th_4010" class="t s3_4010">• </span><span id="ti_4010" class="t s4_4010">If the “load debug controls” VM-entry control is 1, DR7 is loaded from the DR7 field with the exception that </span>
<span id="tj_4010" class="t s4_4010">bit 12 and bits 15:14 are always 0 and bit 10 is always 1. The values of these bits in the DR7 field are ignored. </span>
<span id="tk_4010" class="t s4_4010">The first processors to support the virtual-machine extensions supported only the 1-setting of the “load </span>
<span id="tl_4010" class="t s4_4010">debug controls” VM-entry control and thus always loaded DR7 from the DR7 field. </span>
<span id="tm_4010" class="t s3_4010">• </span><span id="tn_4010" class="t s4_4010">The following describes how certain MSRs are loaded using fields in the guest-state area: </span>
<span id="to_4010" class="t s4_4010">— </span><span id="tp_4010" class="t s4_4010">If the “load debug controls” VM-entry control is 1, the IA32_DEBUGCTL MSR is loaded from the </span>
<span id="tq_4010" class="t s4_4010">IA32_DEBUGCTL field. The first processors to support the virtual-machine extensions supported only the 1- </span>
<span id="tr_4010" class="t s4_4010">setting of this control and thus always loaded the IA32_DEBUGCTL MSR from the IA32_DEBUGCTL field. </span>
<span id="ts_4010" class="t s4_4010">— </span><span id="tt_4010" class="t s4_4010">The IA32_SYSENTER_CS MSR is loaded from the IA32_SYSENTER_CS field. Since this field has only 32 bits, </span>
<span id="tu_4010" class="t s4_4010">bits 63:32 of the MSR are cleared to 0. </span>
<span id="tv_4010" class="t s4_4010">— </span><span id="tw_4010" class="t s4_4010">The IA32_SYSENTER_ESP and IA32_SYSENTER_EIP MSRs are loaded from the IA32_SYSENTER_ESP field </span>
<span id="tx_4010" class="t s4_4010">and the IA32_SYSENTER_EIP field, respectively. On processors that do not support Intel 64 architecture, </span>
<span id="ty_4010" class="t s4_4010">these fields have only 32 bits; bits 63:32 of the MSRs are cleared to 0. </span>
<span id="tz_4010" class="t s4_4010">— </span><span id="t10_4010" class="t s4_4010">The following are performed on processors that support Intel 64 architecture: </span>
<span id="t11_4010" class="t s6_4010">• </span><span id="t12_4010" class="t s4_4010">The MSRs FS.base and GS.base are loaded from the base-address fields for FS and GS, respectively </span>
<span id="t13_4010" class="t s4_4010">(see Section 27.3.2.2). </span>
<span id="t14_4010" class="t s6_4010">• </span><span id="t15_4010" class="t s4_4010">If the “load IA32_EFER” VM-entry control is 0, bits in the IA32_EFER MSR are modified as follows: </span>
<span id="t16_4010" class="t s4_4010">— </span><span id="t17_4010" class="t s4_4010">IA32_EFER.LMA is loaded with the setting of the “IA-32e mode guest” VM-entry control. </span>
<span id="t18_4010" class="t s4_4010">— </span><span id="t19_4010" class="t s4_4010">If CR0 is being loaded so that CR0.PG = 1, IA32_EFER.LME is also loaded with the setting of the </span>
<span id="t1a_4010" class="t s4_4010">“IA-32e mode guest” VM-entry control. </span>
<span id="t1b_4010" class="t s5_4010">2 </span>
<span id="t1c_4010" class="t s4_4010">Otherwise, IA32_EFER.LME is unmodified. </span>
<span id="t1d_4010" class="t s4_4010">See below for the case in which the “load IA32_EFER” VM-entry control is 1 </span>
<span id="t1e_4010" class="t s4_4010">— </span><span id="t1f_4010" class="t s4_4010">If the “load IA32_PERF_GLOBAL_CTRL” VM-entry control is 1, the IA32_PERF_GLOBAL_CTRL MSR is loaded </span>
<span id="t1g_4010" class="t s4_4010">from the IA32_PERF_GLOBAL_CTRL field. </span>
<span id="t1h_4010" class="t s4_4010">— </span><span id="t1i_4010" class="t s4_4010">If the “load IA32_PAT” VM-entry control is 1, the IA32_PAT MSR is loaded from the IA32_PAT field. </span>
<span id="t1j_4010" class="t s4_4010">— </span><span id="t1k_4010" class="t s4_4010">If the “load IA32_EFER” VM-entry control is 1, the IA32_EFER MSR is loaded from the IA32_EFER field. </span>
<span id="t1l_4010" class="t s4_4010">— </span><span id="t1m_4010" class="t s4_4010">If the “load IA32_BNDCFGS” VM-entry control is 1, the IA32_BNDCFGS MSR is loaded from the </span>
<span id="t1n_4010" class="t s4_4010">IA32_BNDCFGS field. </span>
<span id="t1o_4010" class="t s4_4010">— </span><span id="t1p_4010" class="t s4_4010">If the “load IA32_RTIT_CTL” VM-entry control is 1, the IA32_RTIT_CTL MSR is loaded from the </span>
<span id="t1q_4010" class="t s4_4010">IA32_RTIT_CTL field. </span>
<span id="t1r_4010" class="t s4_4010">— </span><span id="t1s_4010" class="t s4_4010">If the “load CET” VM-entry control is 1, the IA32_S_CET and IA32_INTERRUPT_SSP_TABLE_ADDR MSRs </span>
<span id="t1t_4010" class="t s4_4010">are loaded from the IA32_S_CET field and the IA32_INTERRUPT_SSP_TABLE_ADDR field, respectively. On </span>
<span id="t1u_4010" class="t s4_4010">processors that do not support Intel 64 architecture, these fields have only 32 bits; bits 63:32 of the MSRs </span>
<span id="t1v_4010" class="t s4_4010">are cleared to 0. </span>
<span id="t1w_4010" class="t s4_4010">— </span><span id="t1x_4010" class="t s4_4010">If the “load guest IA32_LBR_CTL” VM-entry control is 1, the IA32_LBR_CTL MSR is loaded from the </span>
<span id="t1y_4010" class="t s4_4010">IA32_LBR_CTL guest state field. </span>
<span id="t1z_4010" class="t s4_4010">— </span><span id="t20_4010" class="t s4_4010">If the “load PKRS” VM-entry control is 1, the IA32_PKRS MSR is loaded from the IA32_PKRS field. </span>
<span id="t21_4010" class="t s4_4010">With the exception of FS.base and GS.base, any of these MSRs is subsequently overwritten if it appears in the </span>
<span id="t22_4010" class="t s4_4010">VM-entry MSR-load area. See Section 27.4. </span>
<span id="t23_4010" class="t s7_4010">1. </span><span id="t24_4010" class="t s7_4010">Bits 15:6, bit 17, and bit 28:19 of CR0 and CR0.ET are unchanged by executions of MOV to CR0. Bits 15:6, bit 17, and bit 28:19 of </span>
<span id="t25_4010" class="t s7_4010">CR0 are always 0 and CR0.ET is always 1. </span>
<span id="t26_4010" class="t s7_4010">2. </span><span id="t27_4010" class="t s7_4010">If the capability MSR IA32_VMX_CR0_FIXED0 reports that CR0.PG must be 1 in VMX operation, VM entry must be loading CR0 so </span>
<span id="t28_4010" class="t s7_4010">that CR0.PG = 1 unless the “unrestricted guest” VM-execution control and bit 31 of the primary processor-based VM-execution con- </span>
<span id="t29_4010" class="t s7_4010">trols are both 1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
