

================================================================
== Vivado HLS Report for 'fft_stage85'
================================================================
* Date:           Thu Jul 13 07:37:44 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        fft_stages.proj
* Solution:       solution2
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.635 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8721|     8849| 87.210 us | 88.490 us |  8721|  8849|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sin_or_cos_double_s_fu_288  |sin_or_cos_double_s  |       27|       35| 0.270 us | 0.350 us |   27|   35|   none  |
        |grp_sin_or_cos_double_s_fu_307  |sin_or_cos_double_s  |       27|       35| 0.270 us | 0.350 us |   27|   35|   none  |
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- butterfly_loop  |     8720|     8848| 545 ~ 553 |          -|          -|    16|    no    |
        | + dft_loop       |      512|      512|          2|          1|          1|   512|    yes   |
        +------------------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      8|      40|    2600|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |       16|     52|    4028|   11358|    0|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      92|    -|
|Register         |        -|      -|     545|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       16|     60|    4613|   14050|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        5|      4|       1|      11|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------+---------+-------+------+------+-----+
    |            Instance            |        Module       | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------------+---------------------+---------+-------+------+------+-----+
    |grp_sin_or_cos_double_s_fu_288  |sin_or_cos_double_s  |        8|     26|  2014|  5679|    0|
    |grp_sin_or_cos_double_s_fu_307  |sin_or_cos_double_s  |        8|     26|  2014|  5679|    0|
    +--------------------------------+---------------------+---------+-------+------+------+-----+
    |Total                           |                     |       16|     52|  4028| 11358|    0|
    +--------------------------------+---------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+----+-----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+----+-----+------------+------------+
    |mul_ln1192_fu_1293_p2            |     *    |      2|   0|   23|          22|          22|
    |mul_ln1193_fu_1267_p2            |     *    |      2|   0|   23|          22|          22|
    |mul_ln700_6_fu_1288_p2           |     *    |      2|   0|   23|          22|          22|
    |mul_ln700_fu_1262_p2             |     *    |      2|   0|   23|          22|          22|
    |Out_I_V_d1                       |     +    |      0|   0|   29|          22|          22|
    |Out_R_V_d1                       |     +    |      0|   0|   29|          22|          22|
    |a_V_fu_584_p2                    |     +    |      0|   0|   21|          10|          14|
    |add_ln581_1_fu_725_p2            |     +    |      0|   0|   19|           5|          12|
    |add_ln581_fu_1004_p2             |     +    |      0|   0|   19|           5|          12|
    |add_ln899_fu_464_p2              |     +    |      0|   0|   29|           7|          22|
    |add_ln908_fu_512_p2              |     +    |      0|   0|   39|           7|          32|
    |add_ln915_fu_605_p2              |     +    |      0|   0|   21|          11|          11|
    |i_8_fu_1248_p2                   |     +    |      0|   0|   39|          32|           6|
    |i_lower_fu_1230_p2               |     +    |      0|   0|   39|          32|           5|
    |j_fu_332_p2                      |     +    |      0|   0|   15|           5|           1|
    |lsb_index_fu_390_p2              |     +    |      0|   0|   39|           7|          32|
    |m_28_fu_556_p2                   |     +    |      0|   0|   71|          64|          64|
    |ret_V_18_fu_1298_p2              |     +    |      0|   0|   40|          33|          33|
    |F2_6_fu_992_p2                   |     -    |      0|   0|   19|          11|          12|
    |F2_fu_713_p2                     |     -    |      0|   0|   19|          11|          12|
    |Out_I_V_d0                       |     -    |      0|   0|   29|          22|          22|
    |Out_R_V_d0                       |     -    |      0|   0|   29|          22|          22|
    |man_V_26_fu_693_p2               |     -    |      0|   0|   61|           1|          54|
    |man_V_29_fu_972_p2               |     -    |      0|   0|   61|           1|          54|
    |ret_V_fu_1272_p2                 |     -    |      0|   0|   40|          33|          33|
    |sub_ln581_1_fu_731_p2            |     -    |      0|   0|   19|           4|          12|
    |sub_ln581_fu_1010_p2             |     -    |      0|   0|   19|           4|          12|
    |sub_ln894_fu_380_p2              |     -    |      0|   0|   39|           5|          32|
    |sub_ln897_fu_416_p2              |     -    |      0|   0|   15|           4|           5|
    |sub_ln908_fu_528_p2              |     -    |      0|   0|   39|           6|          32|
    |sub_ln915_fu_600_p2              |     -    |      0|   0|   21|           4|          11|
    |tmp_V_9_fu_344_p2                |     -    |      0|   0|   21|           1|          14|
    |a_fu_444_p2                      |    and   |      0|   0|    2|           1|           1|
    |and_ln581_6_fu_1114_p2           |    and   |      0|   0|    2|           1|           1|
    |and_ln581_fu_835_p2              |    and   |      0|   0|    2|           1|           1|
    |and_ln582_6_fu_1096_p2           |    and   |      0|   0|    2|           1|           1|
    |and_ln582_fu_817_p2              |    and   |      0|   0|    2|           1|           1|
    |and_ln585_16_fu_853_p2           |    and   |      0|   0|    2|           1|           1|
    |and_ln585_17_fu_1126_p2          |    and   |      0|   0|    2|           1|           1|
    |and_ln585_18_fu_1132_p2          |    and   |      0|   0|    2|           1|           1|
    |and_ln585_fu_847_p2              |    and   |      0|   0|    2|           1|           1|
    |and_ln603_6_fu_1150_p2           |    and   |      0|   0|    2|           1|           1|
    |and_ln603_fu_871_p2              |    and   |      0|   0|    2|           1|           1|
    |and_ln899_fu_478_p2              |    and   |      0|   0|    2|           1|           1|
    |p_Result_96_fu_432_p2            |    and   |      0|   0|   22|          22|          22|
    |ashr_ln586_1_fu_779_p2           |   ashr   |      0|   0|  167|          54|          54|
    |ashr_ln586_fu_1058_p2            |   ashr   |      0|   0|  167|          54|          54|
    |l_fu_372_p3                      |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln47_fu_326_p2              |   icmp   |      0|   0|   11|           5|           6|
    |icmp_ln53_fu_1224_p2             |   icmp   |      0|   0|   20|          22|           1|
    |icmp_ln571_1_fu_707_p2           |   icmp   |      0|   0|   29|          63|           1|
    |icmp_ln571_fu_986_p2             |   icmp   |      0|   0|   29|          63|           1|
    |icmp_ln581_1_fu_719_p2           |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln581_fu_998_p2             |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln582_1_fu_753_p2           |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln582_fu_1032_p2            |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln585_1_fu_763_p2           |   icmp   |      0|   0|   13|          12|           6|
    |icmp_ln585_fu_1042_p2            |   icmp   |      0|   0|   13|          12|           6|
    |icmp_ln603_1_fu_769_p2           |   icmp   |      0|   0|   13|          12|           5|
    |icmp_ln603_fu_1048_p2            |   icmp   |      0|   0|   13|          12|           5|
    |icmp_ln885_fu_338_p2             |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln897_1_fu_438_p2           |   icmp   |      0|   0|   20|          22|           1|
    |icmp_ln897_fu_406_p2             |   icmp   |      0|   0|   20|          31|           1|
    |icmp_ln908_fu_506_p2             |   icmp   |      0|   0|   20|          32|           1|
    |lshr_ln897_fu_426_p2             |   lshr   |      0|   0|   61|           2|          22|
    |lshr_ln908_fu_518_p2             |   lshr   |      0|   0|  101|          32|          32|
    |ap_block_state1                  |    or    |      0|   0|    2|           1|           1|
    |ap_block_state4_on_subcall_done  |    or    |      0|   0|    2|           1|           1|
    |or_ln581_6_fu_1138_p2            |    or    |      0|   0|    2|           1|           1|
    |or_ln581_fu_859_p2               |    or    |      0|   0|    2|           1|           1|
    |or_ln582_6_fu_1102_p2            |    or    |      0|   0|    2|           1|           1|
    |or_ln582_fu_823_p2               |    or    |      0|   0|    2|           1|           1|
    |or_ln603_26_fu_899_p2            |    or    |      0|   0|    2|           1|           1|
    |or_ln603_27_fu_913_p2            |    or    |      0|   0|    2|           1|           1|
    |or_ln603_28_fu_1164_p2           |    or    |      0|   0|    2|           1|           1|
    |or_ln603_29_fu_1178_p2           |    or    |      0|   0|    2|           1|           1|
    |or_ln603_30_fu_1192_p2           |    or    |      0|   0|    2|           1|           1|
    |or_ln603_fu_885_p2               |    or    |      0|   0|    2|           1|           1|
    |or_ln899_fu_484_p2               |    or    |      0|   0|    2|           1|           1|
    |c_V_fu_919_p3                    |  select  |      0|   0|   22|           1|          22|
    |m_27_fu_544_p3                   |  select  |      0|   0|   56|           1|          64|
    |man_V_27_fu_699_p3               |  select  |      0|   0|   55|           1|          54|
    |man_V_30_fu_978_p3               |  select  |      0|   0|   55|           1|          54|
    |s_V_fu_1198_p3                   |  select  |      0|   0|   22|           1|          22|
    |select_ln588_6_fu_1076_p3        |  select  |      0|   0|    2|           1|           2|
    |select_ln588_fu_797_p3           |  select  |      0|   0|    2|           1|           2|
    |select_ln603_36_fu_891_p3        |  select  |      0|   0|   22|           1|          22|
    |select_ln603_37_fu_905_p3        |  select  |      0|   0|   22|           1|          22|
    |select_ln603_39_fu_1156_p3       |  select  |      0|   0|   22|           1|          22|
    |select_ln603_40_fu_1170_p3       |  select  |      0|   0|   22|           1|          22|
    |select_ln603_41_fu_1184_p3       |  select  |      0|   0|   22|           1|          22|
    |select_ln603_fu_877_p3           |  select  |      0|   0|   22|           1|          22|
    |select_ln885_fu_635_p3           |  select  |      0|   0|   56|           1|           1|
    |select_ln915_fu_593_p3           |  select  |      0|   0|    9|           1|          10|
    |sh_amt_6_fu_1016_p3              |  select  |      0|   0|   12|           1|          12|
    |sh_amt_fu_737_p3                 |  select  |      0|   0|   12|           1|          12|
    |shl_ln604_1_fu_805_p2            |    shl   |      0|   0|   61|          22|          22|
    |shl_ln604_fu_1084_p2             |    shl   |      0|   0|   61|          22|          22|
    |shl_ln908_fu_538_p2              |    shl   |      0|   0|  179|          64|          64|
    |ap_enable_pp0                    |    xor   |      0|   0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1          |    xor   |      0|   0|    2|           2|           1|
    |xor_ln571_6_fu_1090_p2           |    xor   |      0|   0|    2|           1|           2|
    |xor_ln571_fu_811_p2              |    xor   |      0|   0|    2|           1|           2|
    |xor_ln581_6_fu_1144_p2           |    xor   |      0|   0|    2|           1|           2|
    |xor_ln581_fu_865_p2              |    xor   |      0|   0|    2|           1|           2|
    |xor_ln582_6_fu_1108_p2           |    xor   |      0|   0|    2|           1|           2|
    |xor_ln582_fu_829_p2              |    xor   |      0|   0|    2|           1|           2|
    |xor_ln585_6_fu_1120_p2           |    xor   |      0|   0|    2|           1|           2|
    |xor_ln585_fu_841_p2              |    xor   |      0|   0|    2|           1|           2|
    |xor_ln899_fu_458_p2              |    xor   |      0|   0|    2|           1|           2|
    +---------------------------------+----------+-------+----+-----+------------+------------+
    |Total                            |          |      8|  40| 2600|        1185|        1479|
    +---------------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  41|          8|    1|          8|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_0_reg_279              |   9|          2|   32|         64|
    |i_reg_267                |   9|          2|    5|         10|
    |tmp_V_reg_256            |   9|          2|   14|         28|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  92|         19|   54|        115|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |a_V_reg_1370                                 |  14|   0|   14|          0|
    |ap_CS_fsm                                    |   7|   0|    7|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |grp_sin_or_cos_double_s_fu_288_ap_start_reg  |   1|   0|    1|          0|
    |grp_sin_or_cos_double_s_fu_307_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_279                                  |  32|   0|   32|          0|
    |i_reg_267                                    |   5|   0|    5|          0|
    |icmp_ln53_reg_1408                           |   1|   0|    1|          0|
    |icmp_ln885_reg_1350                          |   1|   0|    1|          0|
    |j_reg_1345                                   |   5|   0|    5|          0|
    |m_s_reg_1355                                 |  63|   0|   63|          0|
    |select_ln885_reg_1375                        |  64|   0|   64|          0|
    |sext_ln1118_16_reg_1402                      |  33|   0|   33|          0|
    |sext_ln1118_reg_1396                         |  33|   0|   33|          0|
    |sext_ln55_reg_1412                           |  64|   0|   64|          0|
    |sext_ln57_reg_1428                           |  64|   0|   64|          0|
    |tmp_47_reg_1360                              |   1|   0|    1|          0|
    |tmp_V_reg_256                                |  14|   0|   14|          0|
    |trunc_ln893_reg_1365                         |  11|   0|   11|          0|
    |v_assign_6_reg_1386                          |  64|   0|   64|          0|
    |v_assign_reg_1381                            |  64|   0|   64|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 545|   0|  545|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |  fft_stage85 | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |  fft_stage85 | return value |
|ap_start          |  in |    1| ap_ctrl_hs |  fft_stage85 | return value |
|ap_done           | out |    1| ap_ctrl_hs |  fft_stage85 | return value |
|ap_continue       |  in |    1| ap_ctrl_hs |  fft_stage85 | return value |
|ap_idle           | out |    1| ap_ctrl_hs |  fft_stage85 | return value |
|ap_ready          | out |    1| ap_ctrl_hs |  fft_stage85 | return value |
|X_R_V_address0    | out |   10|  ap_memory |     X_R_V    |     array    |
|X_R_V_ce0         | out |    1|  ap_memory |     X_R_V    |     array    |
|X_R_V_q0          |  in |   22|  ap_memory |     X_R_V    |     array    |
|X_R_V_address1    | out |   10|  ap_memory |     X_R_V    |     array    |
|X_R_V_ce1         | out |    1|  ap_memory |     X_R_V    |     array    |
|X_R_V_q1          |  in |   22|  ap_memory |     X_R_V    |     array    |
|X_I_V_address0    | out |   10|  ap_memory |     X_I_V    |     array    |
|X_I_V_ce0         | out |    1|  ap_memory |     X_I_V    |     array    |
|X_I_V_q0          |  in |   22|  ap_memory |     X_I_V    |     array    |
|X_I_V_address1    | out |   10|  ap_memory |     X_I_V    |     array    |
|X_I_V_ce1         | out |    1|  ap_memory |     X_I_V    |     array    |
|X_I_V_q1          |  in |   22|  ap_memory |     X_I_V    |     array    |
|Out_R_V_address0  | out |   10|  ap_memory |    Out_R_V   |     array    |
|Out_R_V_ce0       | out |    1|  ap_memory |    Out_R_V   |     array    |
|Out_R_V_we0       | out |    1|  ap_memory |    Out_R_V   |     array    |
|Out_R_V_d0        | out |   22|  ap_memory |    Out_R_V   |     array    |
|Out_R_V_address1  | out |   10|  ap_memory |    Out_R_V   |     array    |
|Out_R_V_ce1       | out |    1|  ap_memory |    Out_R_V   |     array    |
|Out_R_V_we1       | out |    1|  ap_memory |    Out_R_V   |     array    |
|Out_R_V_d1        | out |   22|  ap_memory |    Out_R_V   |     array    |
|Out_I_V_address0  | out |   10|  ap_memory |    Out_I_V   |     array    |
|Out_I_V_ce0       | out |    1|  ap_memory |    Out_I_V   |     array    |
|Out_I_V_we0       | out |    1|  ap_memory |    Out_I_V   |     array    |
|Out_I_V_d0        | out |   22|  ap_memory |    Out_I_V   |     array    |
|Out_I_V_address1  | out |   10|  ap_memory |    Out_I_V   |     array    |
|Out_I_V_ce1       | out |    1|  ap_memory |    Out_I_V   |     array    |
|Out_I_V_we1       | out |    1|  ap_memory |    Out_I_V   |     array    |
|Out_I_V_d1        | out |   22|  ap_memory |    Out_I_V   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 9 [1/1] (0.75ns)   --->   "br label %0" [fft_stages.cpp:47]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 7.58>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_V = phi i14 [ 0, %ap_fixed_base.exit852 ], [ %a_V, %butterfly_loop_end ]"   --->   Operation 10 'phi' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %ap_fixed_base.exit852 ], [ %j, %butterfly_loop_end ]"   --->   Operation 11 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 12 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.87ns)   --->   "%icmp_ln47 = icmp eq i5 %i, -16" [fft_stages.cpp:47]   --->   Operation 13 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.87ns)   --->   "%j = add i5 %i, 1" [fft_stages.cpp:47]   --->   Operation 14 'add' 'j' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln47, label %2, label %butterfly_loop_begin" [fft_stages.cpp:47]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.86ns)   --->   "%icmp_ln885 = icmp eq i14 %tmp_V, 0" [fft_stages.cpp:48]   --->   Operation 16 'icmp' 'icmp_ln885' <Predicate = (!icmp_ln47)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.98ns)   --->   "%tmp_V_9 = sub i14 0, %tmp_V" [fft_stages.cpp:48]   --->   Operation 17 'sub' 'tmp_V_9' <Predicate = (!icmp_ln47)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln889 = zext i14 %tmp_V_9 to i22" [fft_stages.cpp:48]   --->   Operation 18 'zext' 'zext_ln889' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_s = call i22 @llvm.part.select.i22(i22 %zext_ln889, i32 21, i32 0) nounwind" [fft_stages.cpp:48]   --->   Operation 19 'partselect' 'p_Result_s' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_Result_103 = call i32 @_ssdm_op_BitConcatenate.i32.i10.i22(i10 -1, i22 %p_Result_s)" [fft_stages.cpp:48]   --->   Operation 20 'bitconcatenate' 'p_Result_103' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.28ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_103, i1 true) nounwind" [fft_stages.cpp:48]   --->   Operation 21 'cttz' 'l' <Predicate = (!icmp_ln47)> <Delay = 1.28> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.20ns)   --->   "%sub_ln894 = sub nsw i32 22, %l" [fft_stages.cpp:48]   --->   Operation 22 'sub' 'sub_ln894' <Predicate = (!icmp_ln47)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln894 = trunc i32 %sub_ln894 to i22" [fft_stages.cpp:48]   --->   Operation 23 'trunc' 'trunc_ln894' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.20ns)   --->   "%lsb_index = add nsw i32 -53, %sub_ln894" [fft_stages.cpp:48]   --->   Operation 24 'add' 'lsb_index' <Predicate = (!icmp_ln47)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [fft_stages.cpp:48]   --->   Operation 25 'partselect' 'tmp' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.09ns)   --->   "%icmp_ln897 = icmp sgt i31 %tmp, 0" [fft_stages.cpp:48]   --->   Operation 26 'icmp' 'icmp_ln897' <Predicate = (!icmp_ln47)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894 to i5" [fft_stages.cpp:48]   --->   Operation 27 'trunc' 'trunc_ln897' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.87ns)   --->   "%sub_ln897 = sub i5 12, %trunc_ln897" [fft_stages.cpp:48]   --->   Operation 28 'sub' 'sub_ln897' <Predicate = (!icmp_ln47)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%zext_ln897 = zext i5 %sub_ln897 to i22" [fft_stages.cpp:48]   --->   Operation 29 'zext' 'zext_ln897' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%lshr_ln897 = lshr i22 -1, %zext_ln897" [fft_stages.cpp:48]   --->   Operation 30 'lshr' 'lshr_ln897' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%p_Result_96 = and i22 %zext_ln889, %lshr_ln897" [fft_stages.cpp:48]   --->   Operation 31 'and' 'p_Result_96' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.86ns) (out node of the LUT)   --->   "%icmp_ln897_1 = icmp ne i22 %p_Result_96, 0" [fft_stages.cpp:48]   --->   Operation 32 'icmp' 'icmp_ln897_1' <Predicate = (!icmp_ln47)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln897, %icmp_ln897_1" [fft_stages.cpp:48]   --->   Operation 33 'and' 'a' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [fft_stages.cpp:48]   --->   Operation 34 'bitselect' 'tmp_46' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln899 = xor i1 %tmp_46, true" [fft_stages.cpp:48]   --->   Operation 35 'xor' 'xor_ln899' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.08ns)   --->   "%add_ln899 = add i22 -53, %trunc_ln894" [fft_stages.cpp:48]   --->   Operation 36 'add' 'add_ln899' <Predicate = (!icmp_ln47)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_97 = call i1 @_ssdm_op_BitSelect.i1.i22.i22(i22 %zext_ln889, i22 %add_ln899)" [fft_stages.cpp:48]   --->   Operation 37 'bitselect' 'p_Result_97' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln899 = and i1 %p_Result_97, %xor_ln899" [fft_stages.cpp:48]   --->   Operation 38 'and' 'and_ln899' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln899 = or i1 %and_ln899, %a" [fft_stages.cpp:48]   --->   Operation 39 'or' 'or_ln899' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)" [fft_stages.cpp:48]   --->   Operation 40 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln47)> <Delay = 0.33>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node m_28)   --->   "%m = zext i14 %tmp_V_9 to i64" [fft_stages.cpp:48]   --->   Operation 41 'zext' 'm' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node m_28)   --->   "%zext_ln907_6 = zext i14 %tmp_V_9 to i32" [fft_stages.cpp:48]   --->   Operation 42 'zext' 'zext_ln907_6' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.11ns)   --->   "%icmp_ln908 = icmp sgt i32 %lsb_index, 0" [fft_stages.cpp:48]   --->   Operation 43 'icmp' 'icmp_ln908' <Predicate = (!icmp_ln47)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.20ns)   --->   "%add_ln908 = add nsw i32 -54, %sub_ln894" [fft_stages.cpp:48]   --->   Operation 44 'add' 'add_ln908' <Predicate = (!icmp_ln47)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node m_28)   --->   "%lshr_ln908 = lshr i32 %zext_ln907_6, %add_ln908" [fft_stages.cpp:48]   --->   Operation 45 'lshr' 'lshr_ln908' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node m_28)   --->   "%zext_ln908 = zext i32 %lshr_ln908 to i64" [fft_stages.cpp:48]   --->   Operation 46 'zext' 'zext_ln908' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.20ns)   --->   "%sub_ln908 = sub i32 54, %sub_ln894" [fft_stages.cpp:48]   --->   Operation 47 'sub' 'sub_ln908' <Predicate = (!icmp_ln47)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node m_28)   --->   "%zext_ln908_1 = zext i32 %sub_ln908 to i64" [fft_stages.cpp:48]   --->   Operation 48 'zext' 'zext_ln908_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node m_28)   --->   "%shl_ln908 = shl i64 %m, %zext_ln908_1" [fft_stages.cpp:48]   --->   Operation 49 'shl' 'shl_ln908' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node m_28)   --->   "%m_27 = select i1 %icmp_ln908, i64 %zext_ln908, i64 %shl_ln908" [fft_stages.cpp:48]   --->   Operation 50 'select' 'm_27' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node m_28)   --->   "%zext_ln911 = zext i32 %or_ln to i64" [fft_stages.cpp:48]   --->   Operation 51 'zext' 'zext_ln911' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.47ns) (out node of the LUT)   --->   "%m_28 = add i64 %zext_ln911, %m_27" [fft_stages.cpp:48]   --->   Operation 52 'add' 'm_28' <Predicate = (!icmp_ln47)> <Delay = 1.47> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_28, i32 1, i32 63)" [fft_stages.cpp:48]   --->   Operation 53 'partselect' 'm_s' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_28, i32 54)" [fft_stages.cpp:48]   --->   Operation 54 'bitselect' 'tmp_47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l to i11" [fft_stages.cpp:48]   --->   Operation 55 'trunc' 'trunc_ln893' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.98ns)   --->   "%a_V = add i14 -403, %tmp_V" [fft_stages.cpp:50]   --->   Operation 56 'add' 'a_V' <Predicate = (!icmp_ln47)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "ret void" [fft_stages.cpp:63]   --->   Operation 57 'ret' <Predicate = (icmp_ln47)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.52>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%m_31 = zext i63 %m_s to i64" [fft_stages.cpp:48]   --->   Operation 58 'zext' 'm_31' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.45ns)   --->   "%select_ln915 = select i1 %tmp_47, i11 1023, i11 1022" [fft_stages.cpp:48]   --->   Operation 59 'select' 'select_ln915' <Predicate = (!icmp_ln885)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 11, %trunc_ln893" [fft_stages.cpp:48]   --->   Operation 60 'sub' 'sub_ln915' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 61 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %sub_ln915, %select_ln915" [fft_stages.cpp:48]   --->   Operation 61 'add' 'add_ln915' <Predicate = (!icmp_ln885)> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_5 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 true, i11 %add_ln915)" [fft_stages.cpp:48]   --->   Operation 62 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_104 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_31, i12 %tmp_5, i32 52, i32 63)" [fft_stages.cpp:48]   --->   Operation 63 'partset' 'p_Result_104' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln729 = bitcast i64 %p_Result_104 to double" [fft_stages.cpp:48]   --->   Operation 64 'bitcast' 'bitcast_ln729' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.49ns)   --->   "%select_ln885 = select i1 %icmp_ln885, double 0.000000e+00, double %bitcast_ln729" [fft_stages.cpp:48]   --->   Operation 65 'select' 'select_ln885' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [2/2] (3.50ns)   --->   "%v_assign = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->fft_stages.cpp:48]   --->   Operation 66 'call' 'v_assign' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 67 [2/2] (3.50ns)   --->   "%v_assign_6 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->fft_stages.cpp:49]   --->   Operation 67 'call' 'v_assign_6' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.87>
ST_4 : Operation 68 [1/2] (7.87ns)   --->   "%v_assign = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->fft_stages.cpp:48]   --->   Operation 68 'call' 'v_assign' <Predicate = true> <Delay = 7.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 69 [1/2] (7.87ns)   --->   "%v_assign_6 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->fft_stages.cpp:49]   --->   Operation 69 'call' 'v_assign_6' <Predicate = true> <Delay = 7.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.68>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln891 = zext i5 %i to i32" [fft_stages.cpp:49]   --->   Operation 70 'zext' 'zext_ln891' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str3) nounwind" [fft_stages.cpp:47]   --->   Operation 71 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str3)" [fft_stages.cpp:47]   --->   Operation 72 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %v_assign to i64" [fft_stages.cpp:48]   --->   Operation 73 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [fft_stages.cpp:48]   --->   Operation 74 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_105 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [fft_stages.cpp:48]   --->   Operation 75 'bitselect' 'p_Result_105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [fft_stages.cpp:48]   --->   Operation 76 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln461_1 = zext i11 %exp_tmp_V to i12" [fft_stages.cpp:48]   --->   Operation 77 'zext' 'zext_ln461_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [fft_stages.cpp:48]   --->   Operation 78 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_6 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [fft_stages.cpp:48]   --->   Operation 79 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_106 = zext i53 %tmp_6 to i54" [fft_stages.cpp:48]   --->   Operation 80 'zext' 'p_Result_106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (1.31ns)   --->   "%man_V_26 = sub i54 0, %p_Result_106" [fft_stages.cpp:48]   --->   Operation 81 'sub' 'man_V_26' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.41ns)   --->   "%man_V_27 = select i1 %p_Result_105, i54 %man_V_26, i54 %p_Result_106" [fft_stages.cpp:48]   --->   Operation 82 'select' 'man_V_27' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (1.46ns)   --->   "%icmp_ln571_1 = icmp eq i63 %trunc_ln556, 0" [fft_stages.cpp:48]   --->   Operation 83 'icmp' 'icmp_ln571_1' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.96ns)   --->   "%F2 = sub i12 1075, %zext_ln461_1" [fft_stages.cpp:48]   --->   Operation 84 'sub' 'F2' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.86ns)   --->   "%icmp_ln581_1 = icmp sgt i12 %F2, 11" [fft_stages.cpp:48]   --->   Operation 85 'icmp' 'icmp_ln581_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.96ns)   --->   "%add_ln581_1 = add i12 -11, %F2" [fft_stages.cpp:48]   --->   Operation 86 'add' 'add_ln581_1' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.96ns)   --->   "%sub_ln581_1 = sub i12 11, %F2" [fft_stages.cpp:48]   --->   Operation 87 'sub' 'sub_ln581_1' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.43ns)   --->   "%sh_amt = select i1 %icmp_ln581_1, i12 %add_ln581_1, i12 %sub_ln581_1" [fft_stages.cpp:48]   --->   Operation 88 'select' 'sh_amt' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [fft_stages.cpp:48]   --->   Operation 89 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581_16 = sext i12 %sh_amt to i22" [fft_stages.cpp:48]   --->   Operation 90 'sext' 'sext_ln581_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.86ns)   --->   "%icmp_ln582_1 = icmp eq i12 %F2, 11" [fft_stages.cpp:48]   --->   Operation 91 'icmp' 'icmp_ln582_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_27 to i22" [fft_stages.cpp:48]   --->   Operation 92 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.86ns)   --->   "%icmp_ln585_1 = icmp ult i12 %sh_amt, 54" [fft_stages.cpp:48]   --->   Operation 93 'icmp' 'icmp_ln585_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.86ns)   --->   "%icmp_ln603_1 = icmp ult i12 %sh_amt, 22" [fft_stages.cpp:48]   --->   Operation 94 'icmp' 'icmp_ln603_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%zext_ln586_1 = zext i32 %sext_ln581 to i54" [fft_stages.cpp:48]   --->   Operation 95 'zext' 'zext_ln586_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%ashr_ln586_1 = ashr i54 %man_V_27, %zext_ln586_1" [fft_stages.cpp:48]   --->   Operation 96 'ashr' 'ashr_ln586_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586_1 to i22" [fft_stages.cpp:48]   --->   Operation 97 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_36)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [fft_stages.cpp:48]   --->   Operation 98 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_36)   --->   "%select_ln588 = select i1 %tmp_49, i22 -1, i22 0" [fft_stages.cpp:48]   --->   Operation 99 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604_1 = shl i22 %trunc_ln583, %sext_ln581_16" [fft_stages.cpp:48]   --->   Operation 100 'shl' 'shl_ln604_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_27)   --->   "%xor_ln571 = xor i1 %icmp_ln571_1, true" [fft_stages.cpp:48]   --->   Operation 101 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_27)   --->   "%and_ln582 = and i1 %icmp_ln582_1, %xor_ln571" [fft_stages.cpp:48]   --->   Operation 102 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.33ns)   --->   "%or_ln582 = or i1 %icmp_ln571_1, %icmp_ln582_1" [fft_stages.cpp:48]   --->   Operation 103 'or' 'or_ln582' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [fft_stages.cpp:48]   --->   Operation 104 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581_1, %xor_ln582" [fft_stages.cpp:48]   --->   Operation 105 'and' 'and_ln581' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585_1, true" [fft_stages.cpp:48]   --->   Operation 106 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [fft_stages.cpp:48]   --->   Operation 107 'and' 'and_ln585' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_16 = and i1 %and_ln581, %icmp_ln585_1" [fft_stages.cpp:48]   --->   Operation 108 'and' 'and_ln585_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581_1" [fft_stages.cpp:48]   --->   Operation 109 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [fft_stages.cpp:48]   --->   Operation 110 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603_1, %xor_ln581" [fft_stages.cpp:48]   --->   Operation 111 'and' 'and_ln603' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i22 %shl_ln604_1, i22 %trunc_ln586" [fft_stages.cpp:48]   --->   Operation 112 'select' 'select_ln603' <Predicate = true> <Delay = 1.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_16" [fft_stages.cpp:48]   --->   Operation 113 'or' 'or_ln603' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln603_36 = select i1 %and_ln585, i22 %select_ln588, i22 %trunc_ln583" [fft_stages.cpp:48]   --->   Operation 114 'select' 'select_ln603_36' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_27)   --->   "%or_ln603_26 = or i1 %and_ln585, %and_ln582" [fft_stages.cpp:48]   --->   Operation 115 'or' 'or_ln603_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node c_V)   --->   "%select_ln603_37 = select i1 %or_ln603, i22 %select_ln603, i22 %select_ln603_36" [fft_stages.cpp:48]   --->   Operation 116 'select' 'select_ln603_37' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603_27 = or i1 %or_ln603, %or_ln603_26" [fft_stages.cpp:48]   --->   Operation 117 'or' 'or_ln603_27' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.43ns) (out node of the LUT)   --->   "%c_V = select i1 %or_ln603_27, i22 %select_ln603_37, i22 0" [fft_stages.cpp:48]   --->   Operation 118 'select' 'c_V' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%ireg_V_6 = bitcast double %v_assign_6 to i64" [fft_stages.cpp:49]   --->   Operation 119 'bitcast' 'ireg_V_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln556_6 = trunc i64 %ireg_V_6 to i63" [fft_stages.cpp:49]   --->   Operation 120 'trunc' 'trunc_ln556_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%p_Result_107 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_6, i32 63)" [fft_stages.cpp:49]   --->   Operation 121 'bitselect' 'p_Result_107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%exp_tmp_V_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_6, i32 52, i32 62)" [fft_stages.cpp:49]   --->   Operation 122 'partselect' 'exp_tmp_V_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V_6 to i12" [fft_stages.cpp:49]   --->   Operation 123 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln565_6 = trunc i64 %ireg_V_6 to i52" [fft_stages.cpp:49]   --->   Operation 124 'trunc' 'trunc_ln565_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_7 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_6)" [fft_stages.cpp:49]   --->   Operation 125 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_108 = zext i53 %tmp_7 to i54" [fft_stages.cpp:49]   --->   Operation 126 'zext' 'p_Result_108' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (1.31ns)   --->   "%man_V_29 = sub i54 0, %p_Result_108" [fft_stages.cpp:49]   --->   Operation 127 'sub' 'man_V_29' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.41ns)   --->   "%man_V_30 = select i1 %p_Result_107, i54 %man_V_29, i54 %p_Result_108" [fft_stages.cpp:49]   --->   Operation 128 'select' 'man_V_30' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (1.46ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556_6, 0" [fft_stages.cpp:49]   --->   Operation 129 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.96ns)   --->   "%F2_6 = sub i12 1075, %zext_ln461" [fft_stages.cpp:49]   --->   Operation 130 'sub' 'F2_6' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.86ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2_6, 11" [fft_stages.cpp:49]   --->   Operation 131 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.96ns)   --->   "%add_ln581 = add i12 -11, %F2_6" [fft_stages.cpp:49]   --->   Operation 132 'add' 'add_ln581' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.96ns)   --->   "%sub_ln581 = sub i12 11, %F2_6" [fft_stages.cpp:49]   --->   Operation 133 'sub' 'sub_ln581' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.43ns)   --->   "%sh_amt_6 = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [fft_stages.cpp:49]   --->   Operation 134 'select' 'sh_amt_6' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_39)   --->   "%sext_ln581_17 = sext i12 %sh_amt_6 to i32" [fft_stages.cpp:49]   --->   Operation 135 'sext' 'sext_ln581_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_39)   --->   "%sext_ln581_18 = sext i12 %sh_amt_6 to i22" [fft_stages.cpp:49]   --->   Operation 136 'sext' 'sext_ln581_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.86ns)   --->   "%icmp_ln582 = icmp eq i12 %F2_6, 11" [fft_stages.cpp:49]   --->   Operation 137 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln583_6 = trunc i54 %man_V_30 to i22" [fft_stages.cpp:49]   --->   Operation 138 'trunc' 'trunc_ln583_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.86ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt_6, 54" [fft_stages.cpp:49]   --->   Operation 139 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.86ns)   --->   "%icmp_ln603 = icmp ult i12 %sh_amt_6, 22" [fft_stages.cpp:49]   --->   Operation 140 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_39)   --->   "%zext_ln586 = zext i32 %sext_ln581_17 to i54" [fft_stages.cpp:49]   --->   Operation 141 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_39)   --->   "%ashr_ln586 = ashr i54 %man_V_30, %zext_ln586" [fft_stages.cpp:49]   --->   Operation 142 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_39)   --->   "%trunc_ln586_6 = trunc i54 %ashr_ln586 to i22" [fft_stages.cpp:49]   --->   Operation 143 'trunc' 'trunc_ln586_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_40)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_6, i32 63)" [fft_stages.cpp:49]   --->   Operation 144 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_40)   --->   "%select_ln588_6 = select i1 %tmp_51, i22 -1, i22 0" [fft_stages.cpp:49]   --->   Operation 145 'select' 'select_ln588_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_39)   --->   "%shl_ln604 = shl i22 %trunc_ln583_6, %sext_ln581_18" [fft_stages.cpp:49]   --->   Operation 146 'shl' 'shl_ln604' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_30)   --->   "%xor_ln571_6 = xor i1 %icmp_ln571, true" [fft_stages.cpp:49]   --->   Operation 147 'xor' 'xor_ln571_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_30)   --->   "%and_ln582_6 = and i1 %icmp_ln582, %xor_ln571_6" [fft_stages.cpp:49]   --->   Operation 148 'and' 'and_ln582_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.33ns)   --->   "%or_ln582_6 = or i1 %icmp_ln571, %icmp_ln582" [fft_stages.cpp:49]   --->   Operation 149 'or' 'or_ln582_6' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_6)   --->   "%xor_ln582_6 = xor i1 %or_ln582_6, true" [fft_stages.cpp:49]   --->   Operation 150 'xor' 'xor_ln582_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln581_6 = and i1 %icmp_ln581, %xor_ln582_6" [fft_stages.cpp:49]   --->   Operation 151 'and' 'and_ln581_6' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln585_17)   --->   "%xor_ln585_6 = xor i1 %icmp_ln585, true" [fft_stages.cpp:49]   --->   Operation 152 'xor' 'xor_ln585_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln585_17 = and i1 %and_ln581_6, %xor_ln585_6" [fft_stages.cpp:49]   --->   Operation 153 'and' 'and_ln585_17' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_28)   --->   "%and_ln585_18 = and i1 %and_ln581_6, %icmp_ln585" [fft_stages.cpp:49]   --->   Operation 154 'and' 'and_ln585_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_6)   --->   "%or_ln581_6 = or i1 %or_ln582_6, %icmp_ln581" [fft_stages.cpp:49]   --->   Operation 155 'or' 'or_ln581_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_6)   --->   "%xor_ln581_6 = xor i1 %or_ln581_6, true" [fft_stages.cpp:49]   --->   Operation 156 'xor' 'xor_ln581_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln603_6 = and i1 %icmp_ln603, %xor_ln581_6" [fft_stages.cpp:49]   --->   Operation 157 'and' 'and_ln603_6' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln603_39 = select i1 %and_ln603_6, i22 %shl_ln604, i22 %trunc_ln586_6" [fft_stages.cpp:49]   --->   Operation 158 'select' 'select_ln603_39' <Predicate = true> <Delay = 1.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603_28 = or i1 %and_ln603_6, %and_ln585_18" [fft_stages.cpp:49]   --->   Operation 159 'or' 'or_ln603_28' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln603_40 = select i1 %and_ln585_17, i22 %select_ln588_6, i22 %trunc_ln583_6" [fft_stages.cpp:49]   --->   Operation 160 'select' 'select_ln603_40' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_30)   --->   "%or_ln603_29 = or i1 %and_ln585_17, %and_ln582_6" [fft_stages.cpp:49]   --->   Operation 161 'or' 'or_ln603_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node s_V)   --->   "%select_ln603_41 = select i1 %or_ln603_28, i22 %select_ln603_39, i22 %select_ln603_40" [fft_stages.cpp:49]   --->   Operation 162 'select' 'select_ln603_41' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603_30 = or i1 %or_ln603_28, %or_ln603_29" [fft_stages.cpp:49]   --->   Operation 163 'or' 'or_ln603_30' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.43ns) (out node of the LUT)   --->   "%s_V = select i1 %or_ln603_30, i22 %select_ln603_41, i22 0" [fft_stages.cpp:49]   --->   Operation 164 'select' 's_V' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i22 %c_V to i33" [fft_stages.cpp:55]   --->   Operation 165 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i22 %s_V to i33" [fft_stages.cpp:55]   --->   Operation 166 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.75ns)   --->   "br label %1" [fft_stages.cpp:53]   --->   Operation 167 'br' <Predicate = true> <Delay = 0.75>

State 6 <SV = 5> <Delay = 2.55>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ %zext_ln891, %butterfly_loop_begin ], [ %i_8, %dft_loop ]"   --->   Operation 168 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_52 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %i_0, i32 10, i32 31)" [fft_stages.cpp:53]   --->   Operation 169 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.95ns)   --->   "%icmp_ln53 = icmp slt i22 %tmp_52, 1" [fft_stages.cpp:53]   --->   Operation 170 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53, label %dft_loop, label %butterfly_loop_end" [fft_stages.cpp:53]   --->   Operation 171 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (1.20ns)   --->   "%i_lower = add nsw i32 %i_0, 16" [fft_stages.cpp:54]   --->   Operation 172 'add' 'i_lower' <Predicate = (icmp_ln53)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i32 %i_lower to i64" [fft_stages.cpp:55]   --->   Operation 173 'sext' 'sext_ln55' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%X_R_V_addr = getelementptr [1024 x i22]* %X_R_V, i64 0, i64 %sext_ln55" [fft_stages.cpp:55]   --->   Operation 174 'getelementptr' 'X_R_V_addr' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 175 [2/2] (1.35ns)   --->   "%X_R_V_load = load i22* %X_R_V_addr, align 4" [fft_stages.cpp:55]   --->   Operation 175 'load' 'X_R_V_load' <Predicate = (icmp_ln53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%X_I_V_addr = getelementptr [1024 x i22]* %X_I_V, i64 0, i64 %sext_ln55" [fft_stages.cpp:55]   --->   Operation 176 'getelementptr' 'X_I_V_addr' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 177 [2/2] (1.35ns)   --->   "%X_I_V_load = load i22* %X_I_V_addr, align 4" [fft_stages.cpp:55]   --->   Operation 177 'load' 'X_I_V_load' <Predicate = (icmp_ln53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i32 %i_0 to i64" [fft_stages.cpp:57]   --->   Operation 178 'sext' 'sext_ln57' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%X_R_V_addr_6 = getelementptr [1024 x i22]* %X_R_V, i64 0, i64 %sext_ln57" [fft_stages.cpp:57]   --->   Operation 179 'getelementptr' 'X_R_V_addr_6' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 180 [2/2] (1.35ns)   --->   "%p_Val2_88 = load i22* %X_R_V_addr_6, align 4" [fft_stages.cpp:57]   --->   Operation 180 'load' 'p_Val2_88' <Predicate = (icmp_ln53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%X_I_V_addr_6 = getelementptr [1024 x i22]* %X_I_V, i64 0, i64 %sext_ln57" [fft_stages.cpp:58]   --->   Operation 181 'getelementptr' 'X_I_V_addr_6' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 182 [2/2] (1.35ns)   --->   "%p_Val2_90 = load i22* %X_I_V_addr_6, align 4" [fft_stages.cpp:58]   --->   Operation 182 'load' 'p_Val2_90' <Predicate = (icmp_ln53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 183 [1/1] (1.20ns)   --->   "%i_8 = add nsw i32 %i_0, 32" [fft_stages.cpp:53]   --->   Operation 183 'add' 'i_8' <Predicate = (icmp_ln53)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.23>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str4) nounwind" [fft_stages.cpp:53]   --->   Operation 184 'specloopname' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str4)" [fft_stages.cpp:53]   --->   Operation 185 'specregionbegin' 'tmp_8' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 512, i32 512, i32 512, [1 x i8]* @p_str1) nounwind" [fft_stages.cpp:54]   --->   Operation 186 'speclooptripcount' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [fft_stages.cpp:54]   --->   Operation 187 'specpipeline' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 188 [1/2] (1.35ns)   --->   "%X_R_V_load = load i22* %X_R_V_addr, align 4" [fft_stages.cpp:55]   --->   Operation 188 'load' 'X_R_V_load' <Predicate = (icmp_ln53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i22 %X_R_V_load to i33" [fft_stages.cpp:55]   --->   Operation 189 'sext' 'sext_ln1118_17' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 190 [1/2] (1.35ns)   --->   "%X_I_V_load = load i22* %X_I_V_addr, align 4" [fft_stages.cpp:55]   --->   Operation 190 'load' 'X_I_V_load' <Predicate = (icmp_ln53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i22 %X_I_V_load to i33" [fft_stages.cpp:55]   --->   Operation 191 'sext' 'sext_ln1118_18' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (3.24ns)   --->   "%mul_ln700 = mul i33 %sext_ln1118, %sext_ln1118_17" [fft_stages.cpp:55]   --->   Operation 192 'mul' 'mul_ln700' <Predicate = (icmp_ln53)> <Delay = 3.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 193 [1/1] (3.24ns)   --->   "%mul_ln1193 = mul i33 %sext_ln1118_16, %sext_ln1118_18" [fft_stages.cpp:55]   --->   Operation 193 'mul' 'mul_ln1193' <Predicate = (icmp_ln53)> <Delay = 3.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 194 [1/1] (1.20ns)   --->   "%ret_V = sub i33 %mul_ln700, %mul_ln1193" [fft_stages.cpp:55]   --->   Operation 194 'sub' 'ret_V' <Predicate = (icmp_ln53)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%temp_R_V = call i22 @_ssdm_op_PartSelect.i22.i33.i32.i32(i33 %ret_V, i32 11, i32 32)" [fft_stages.cpp:55]   --->   Operation 195 'partselect' 'temp_R_V' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (3.24ns)   --->   "%mul_ln700_6 = mul i33 %sext_ln1118_18, %sext_ln1118" [fft_stages.cpp:56]   --->   Operation 196 'mul' 'mul_ln700_6' <Predicate = (icmp_ln53)> <Delay = 3.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 197 [1/1] (3.24ns)   --->   "%mul_ln1192 = mul i33 %sext_ln1118_16, %sext_ln1118_17" [fft_stages.cpp:56]   --->   Operation 197 'mul' 'mul_ln1192' <Predicate = (icmp_ln53)> <Delay = 3.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 198 [1/1] (1.20ns)   --->   "%ret_V_18 = add i33 %mul_ln1192, %mul_ln700_6" [fft_stages.cpp:56]   --->   Operation 198 'add' 'ret_V_18' <Predicate = (icmp_ln53)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%temp_I_V = call i22 @_ssdm_op_PartSelect.i22.i33.i32.i32(i33 %ret_V_18, i32 11, i32 32)" [fft_stages.cpp:56]   --->   Operation 199 'partselect' 'temp_I_V' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 200 [1/2] (1.35ns)   --->   "%p_Val2_88 = load i22* %X_R_V_addr_6, align 4" [fft_stages.cpp:57]   --->   Operation 200 'load' 'p_Val2_88' <Predicate = (icmp_ln53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 201 [1/1] (1.08ns)   --->   "%sub_ln703 = sub i22 %p_Val2_88, %temp_R_V" [fft_stages.cpp:57]   --->   Operation 201 'sub' 'sub_ln703' <Predicate = (icmp_ln53)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%Out_R_V_addr11 = getelementptr [1024 x i22]* %Out_R_V, i64 0, i64 %sext_ln55" [fft_stages.cpp:57]   --->   Operation 202 'getelementptr' 'Out_R_V_addr11' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (1.35ns)   --->   "store i22 %sub_ln703, i22* %Out_R_V_addr11, align 4" [fft_stages.cpp:57]   --->   Operation 203 'store' <Predicate = (icmp_ln53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 204 [1/2] (1.35ns)   --->   "%p_Val2_90 = load i22* %X_I_V_addr_6, align 4" [fft_stages.cpp:58]   --->   Operation 204 'load' 'p_Val2_90' <Predicate = (icmp_ln53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 205 [1/1] (1.08ns)   --->   "%sub_ln703_1 = sub i22 %p_Val2_90, %temp_I_V" [fft_stages.cpp:58]   --->   Operation 205 'sub' 'sub_ln703_1' <Predicate = (icmp_ln53)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%Out_I_V_addr = getelementptr [1024 x i22]* %Out_I_V, i64 0, i64 %sext_ln55" [fft_stages.cpp:58]   --->   Operation 206 'getelementptr' 'Out_I_V_addr' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (1.35ns)   --->   "store i22 %sub_ln703_1, i22* %Out_I_V_addr, align 4" [fft_stages.cpp:58]   --->   Operation 207 'store' <Predicate = (icmp_ln53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 208 [1/1] (1.08ns)   --->   "%add_ln703 = add i22 %p_Val2_88, %temp_R_V" [fft_stages.cpp:59]   --->   Operation 208 'add' 'add_ln703' <Predicate = (icmp_ln53)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%Out_R_V_addr = getelementptr [1024 x i22]* %Out_R_V, i64 0, i64 %sext_ln57" [fft_stages.cpp:59]   --->   Operation 209 'getelementptr' 'Out_R_V_addr' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (1.35ns)   --->   "store i22 %add_ln703, i22* %Out_R_V_addr, align 4" [fft_stages.cpp:59]   --->   Operation 210 'store' <Predicate = (icmp_ln53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 211 [1/1] (1.08ns)   --->   "%add_ln703_1 = add i22 %p_Val2_90, %temp_I_V" [fft_stages.cpp:60]   --->   Operation 211 'add' 'add_ln703_1' <Predicate = (icmp_ln53)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%Out_I_V_addr_6 = getelementptr [1024 x i22]* %Out_I_V, i64 0, i64 %sext_ln57" [fft_stages.cpp:60]   --->   Operation 212 'getelementptr' 'Out_I_V_addr_6' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (1.35ns)   --->   "store i22 %add_ln703_1, i22* %Out_I_V_addr_6, align 4" [fft_stages.cpp:60]   --->   Operation 213 'store' <Predicate = (icmp_ln53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str4, i32 %tmp_8)" [fft_stages.cpp:61]   --->   Operation 214 'specregionend' 'empty' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "br label %1" [fft_stages.cpp:53]   --->   Operation 215 'br' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str3, i32 %tmp_s)" [fft_stages.cpp:62]   --->   Operation 216 'specregionend' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "br label %0" [fft_stages.cpp:47]   --->   Operation 217 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Out_R_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Out_I_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_256_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln47                (br               ) [ 011111111]
tmp_V                  (phi              ) [ 001000000]
i                      (phi              ) [ 001111000]
speclooptripcount_ln0  (speclooptripcount) [ 000000000]
icmp_ln47              (icmp             ) [ 001111111]
j                      (add              ) [ 011111111]
br_ln47                (br               ) [ 000000000]
icmp_ln885             (icmp             ) [ 000100000]
tmp_V_9                (sub              ) [ 000000000]
zext_ln889             (zext             ) [ 000000000]
p_Result_s             (partselect       ) [ 000000000]
p_Result_103           (bitconcatenate   ) [ 000000000]
l                      (cttz             ) [ 000000000]
sub_ln894              (sub              ) [ 000000000]
trunc_ln894            (trunc            ) [ 000000000]
lsb_index              (add              ) [ 000000000]
tmp                    (partselect       ) [ 000000000]
icmp_ln897             (icmp             ) [ 000000000]
trunc_ln897            (trunc            ) [ 000000000]
sub_ln897              (sub              ) [ 000000000]
zext_ln897             (zext             ) [ 000000000]
lshr_ln897             (lshr             ) [ 000000000]
p_Result_96            (and              ) [ 000000000]
icmp_ln897_1           (icmp             ) [ 000000000]
a                      (and              ) [ 000000000]
tmp_46                 (bitselect        ) [ 000000000]
xor_ln899              (xor              ) [ 000000000]
add_ln899              (add              ) [ 000000000]
p_Result_97            (bitselect        ) [ 000000000]
and_ln899              (and              ) [ 000000000]
or_ln899               (or               ) [ 000000000]
or_ln                  (bitconcatenate   ) [ 000000000]
m                      (zext             ) [ 000000000]
zext_ln907_6           (zext             ) [ 000000000]
icmp_ln908             (icmp             ) [ 000000000]
add_ln908              (add              ) [ 000000000]
lshr_ln908             (lshr             ) [ 000000000]
zext_ln908             (zext             ) [ 000000000]
sub_ln908              (sub              ) [ 000000000]
zext_ln908_1           (zext             ) [ 000000000]
shl_ln908              (shl              ) [ 000000000]
m_27                   (select           ) [ 000000000]
zext_ln911             (zext             ) [ 000000000]
m_28                   (add              ) [ 000000000]
m_s                    (partselect       ) [ 000100000]
tmp_47                 (bitselect        ) [ 000100000]
trunc_ln893            (trunc            ) [ 000100000]
a_V                    (add              ) [ 011111111]
ret_ln63               (ret              ) [ 000000000]
m_31                   (zext             ) [ 000000000]
select_ln915           (select           ) [ 000000000]
sub_ln915              (sub              ) [ 000000000]
add_ln915              (add              ) [ 000000000]
tmp_5                  (bitconcatenate   ) [ 000000000]
p_Result_104           (partset          ) [ 000000000]
bitcast_ln729          (bitcast          ) [ 000000000]
select_ln885           (select           ) [ 000010000]
v_assign               (call             ) [ 000001000]
v_assign_6             (call             ) [ 000001000]
zext_ln891             (zext             ) [ 001111111]
specloopname_ln47      (specloopname     ) [ 000000000]
tmp_s                  (specregionbegin  ) [ 000000111]
ireg_V                 (bitcast          ) [ 000000000]
trunc_ln556            (trunc            ) [ 000000000]
p_Result_105           (bitselect        ) [ 000000000]
exp_tmp_V              (partselect       ) [ 000000000]
zext_ln461_1           (zext             ) [ 000000000]
trunc_ln565            (trunc            ) [ 000000000]
tmp_6                  (bitconcatenate   ) [ 000000000]
p_Result_106           (zext             ) [ 000000000]
man_V_26               (sub              ) [ 000000000]
man_V_27               (select           ) [ 000000000]
icmp_ln571_1           (icmp             ) [ 000000000]
F2                     (sub              ) [ 000000000]
icmp_ln581_1           (icmp             ) [ 000000000]
add_ln581_1            (add              ) [ 000000000]
sub_ln581_1            (sub              ) [ 000000000]
sh_amt                 (select           ) [ 000000000]
sext_ln581             (sext             ) [ 000000000]
sext_ln581_16          (sext             ) [ 000000000]
icmp_ln582_1           (icmp             ) [ 000000000]
trunc_ln583            (trunc            ) [ 000000000]
icmp_ln585_1           (icmp             ) [ 000000000]
icmp_ln603_1           (icmp             ) [ 000000000]
zext_ln586_1           (zext             ) [ 000000000]
ashr_ln586_1           (ashr             ) [ 000000000]
trunc_ln586            (trunc            ) [ 000000000]
tmp_49                 (bitselect        ) [ 000000000]
select_ln588           (select           ) [ 000000000]
shl_ln604_1            (shl              ) [ 000000000]
xor_ln571              (xor              ) [ 000000000]
and_ln582              (and              ) [ 000000000]
or_ln582               (or               ) [ 000000000]
xor_ln582              (xor              ) [ 000000000]
and_ln581              (and              ) [ 000000000]
xor_ln585              (xor              ) [ 000000000]
and_ln585              (and              ) [ 000000000]
and_ln585_16           (and              ) [ 000000000]
or_ln581               (or               ) [ 000000000]
xor_ln581              (xor              ) [ 000000000]
and_ln603              (and              ) [ 000000000]
select_ln603           (select           ) [ 000000000]
or_ln603               (or               ) [ 000000000]
select_ln603_36        (select           ) [ 000000000]
or_ln603_26            (or               ) [ 000000000]
select_ln603_37        (select           ) [ 000000000]
or_ln603_27            (or               ) [ 000000000]
c_V                    (select           ) [ 000000000]
ireg_V_6               (bitcast          ) [ 000000000]
trunc_ln556_6          (trunc            ) [ 000000000]
p_Result_107           (bitselect        ) [ 000000000]
exp_tmp_V_6            (partselect       ) [ 000000000]
zext_ln461             (zext             ) [ 000000000]
trunc_ln565_6          (trunc            ) [ 000000000]
tmp_7                  (bitconcatenate   ) [ 000000000]
p_Result_108           (zext             ) [ 000000000]
man_V_29               (sub              ) [ 000000000]
man_V_30               (select           ) [ 000000000]
icmp_ln571             (icmp             ) [ 000000000]
F2_6                   (sub              ) [ 000000000]
icmp_ln581             (icmp             ) [ 000000000]
add_ln581              (add              ) [ 000000000]
sub_ln581              (sub              ) [ 000000000]
sh_amt_6               (select           ) [ 000000000]
sext_ln581_17          (sext             ) [ 000000000]
sext_ln581_18          (sext             ) [ 000000000]
icmp_ln582             (icmp             ) [ 000000000]
trunc_ln583_6          (trunc            ) [ 000000000]
icmp_ln585             (icmp             ) [ 000000000]
icmp_ln603             (icmp             ) [ 000000000]
zext_ln586             (zext             ) [ 000000000]
ashr_ln586             (ashr             ) [ 000000000]
trunc_ln586_6          (trunc            ) [ 000000000]
tmp_51                 (bitselect        ) [ 000000000]
select_ln588_6         (select           ) [ 000000000]
shl_ln604              (shl              ) [ 000000000]
xor_ln571_6            (xor              ) [ 000000000]
and_ln582_6            (and              ) [ 000000000]
or_ln582_6             (or               ) [ 000000000]
xor_ln582_6            (xor              ) [ 000000000]
and_ln581_6            (and              ) [ 000000000]
xor_ln585_6            (xor              ) [ 000000000]
and_ln585_17           (and              ) [ 000000000]
and_ln585_18           (and              ) [ 000000000]
or_ln581_6             (or               ) [ 000000000]
xor_ln581_6            (xor              ) [ 000000000]
and_ln603_6            (and              ) [ 000000000]
select_ln603_39        (select           ) [ 000000000]
or_ln603_28            (or               ) [ 000000000]
select_ln603_40        (select           ) [ 000000000]
or_ln603_29            (or               ) [ 000000000]
select_ln603_41        (select           ) [ 000000000]
or_ln603_30            (or               ) [ 000000000]
s_V                    (select           ) [ 000000000]
sext_ln1118            (sext             ) [ 000000110]
sext_ln1118_16         (sext             ) [ 000000110]
br_ln53                (br               ) [ 001111111]
i_0                    (phi              ) [ 000000100]
tmp_52                 (partselect       ) [ 000000000]
icmp_ln53              (icmp             ) [ 001111111]
br_ln53                (br               ) [ 000000000]
i_lower                (add              ) [ 000000000]
sext_ln55              (sext             ) [ 000000110]
X_R_V_addr             (getelementptr    ) [ 000000110]
X_I_V_addr             (getelementptr    ) [ 000000110]
sext_ln57              (sext             ) [ 000000110]
X_R_V_addr_6           (getelementptr    ) [ 000000110]
X_I_V_addr_6           (getelementptr    ) [ 000000110]
i_8                    (add              ) [ 001111111]
specloopname_ln53      (specloopname     ) [ 000000000]
tmp_8                  (specregionbegin  ) [ 000000000]
speclooptripcount_ln54 (speclooptripcount) [ 000000000]
specpipeline_ln54      (specpipeline     ) [ 000000000]
X_R_V_load             (load             ) [ 000000000]
sext_ln1118_17         (sext             ) [ 000000000]
X_I_V_load             (load             ) [ 000000000]
sext_ln1118_18         (sext             ) [ 000000000]
mul_ln700              (mul              ) [ 000000000]
mul_ln1193             (mul              ) [ 000000000]
ret_V                  (sub              ) [ 000000000]
temp_R_V               (partselect       ) [ 000000000]
mul_ln700_6            (mul              ) [ 000000000]
mul_ln1192             (mul              ) [ 000000000]
ret_V_18               (add              ) [ 000000000]
temp_I_V               (partselect       ) [ 000000000]
p_Val2_88              (load             ) [ 000000000]
sub_ln703              (sub              ) [ 000000000]
Out_R_V_addr11         (getelementptr    ) [ 000000000]
store_ln57             (store            ) [ 000000000]
p_Val2_90              (load             ) [ 000000000]
sub_ln703_1            (sub              ) [ 000000000]
Out_I_V_addr           (getelementptr    ) [ 000000000]
store_ln58             (store            ) [ 000000000]
add_ln703              (add              ) [ 000000000]
Out_R_V_addr           (getelementptr    ) [ 000000000]
store_ln59             (store            ) [ 000000000]
add_ln703_1            (add              ) [ 000000000]
Out_I_V_addr_6         (getelementptr    ) [ 000000000]
store_ln60             (store            ) [ 000000000]
empty                  (specregionend    ) [ 000000000]
br_ln53                (br               ) [ 001111111]
empty_52               (specregionend    ) [ 000000000]
br_ln47                (br               ) [ 011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Out_R_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_R_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Out_I_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_I_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ref_4oPi_table_256_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_256_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fourth_order_double_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fourth_order_double_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fourth_order_double_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fourth_order_double_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fourth_order_double_s">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i22"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i10.i22"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i22.i22"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_or_cos<double>"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="156" class="1004" name="X_R_V_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="22" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="32" slack="0"/>
<pin id="160" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_V_addr/6 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="0"/>
<pin id="165" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="0" slack="0"/>
<pin id="189" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="190" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="191" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="22" slack="0"/>
<pin id="192" dir="1" index="7" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_V_load/6 p_Val2_88/6 "/>
</bind>
</comp>

<comp id="169" class="1004" name="X_I_V_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="22" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="32" slack="0"/>
<pin id="173" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_V_addr/6 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="10" slack="0"/>
<pin id="178" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="0" slack="0"/>
<pin id="201" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="202" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="203" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="22" slack="0"/>
<pin id="204" dir="1" index="7" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_V_load/6 p_Val2_90/6 "/>
</bind>
</comp>

<comp id="182" class="1004" name="X_R_V_addr_6_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="22" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="32" slack="0"/>
<pin id="186" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_V_addr_6/6 "/>
</bind>
</comp>

<comp id="194" class="1004" name="X_I_V_addr_6_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="22" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="32" slack="0"/>
<pin id="198" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_V_addr_6/6 "/>
</bind>
</comp>

<comp id="206" class="1004" name="Out_R_V_addr11_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="22" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="32" slack="1"/>
<pin id="210" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_R_V_addr11/7 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="10" slack="0"/>
<pin id="215" dir="0" index="1" bw="22" slack="0"/>
<pin id="216" dir="0" index="2" bw="0" slack="0"/>
<pin id="239" dir="0" index="4" bw="10" slack="0"/>
<pin id="240" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="241" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="22" slack="2147483647"/>
<pin id="242" dir="1" index="7" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/7 store_ln59/7 "/>
</bind>
</comp>

<comp id="219" class="1004" name="Out_I_V_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="22" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="32" slack="1"/>
<pin id="223" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_I_V_addr/7 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="10" slack="0"/>
<pin id="228" dir="0" index="1" bw="22" slack="0"/>
<pin id="229" dir="0" index="2" bw="0" slack="0"/>
<pin id="251" dir="0" index="4" bw="10" slack="0"/>
<pin id="252" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="253" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="22" slack="2147483647"/>
<pin id="254" dir="1" index="7" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/7 store_ln60/7 "/>
</bind>
</comp>

<comp id="232" class="1004" name="Out_R_V_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="22" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="32" slack="1"/>
<pin id="236" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_R_V_addr/7 "/>
</bind>
</comp>

<comp id="244" class="1004" name="Out_I_V_addr_6_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="22" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="32" slack="1"/>
<pin id="248" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_I_V_addr_6/7 "/>
</bind>
</comp>

<comp id="256" class="1005" name="tmp_V_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="14" slack="1"/>
<pin id="258" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_V_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="14" slack="0"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="267" class="1005" name="i_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="5" slack="1"/>
<pin id="269" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="i_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="5" slack="0"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="279" class="1005" name="i_0_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="281" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="i_0_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="1"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="32" slack="0"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/6 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_sin_or_cos_double_s_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="0"/>
<pin id="290" dir="0" index="1" bw="64" slack="0"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="0" index="3" bw="256" slack="0"/>
<pin id="293" dir="0" index="4" bw="59" slack="0"/>
<pin id="294" dir="0" index="5" bw="52" slack="0"/>
<pin id="295" dir="0" index="6" bw="44" slack="0"/>
<pin id="296" dir="0" index="7" bw="33" slack="0"/>
<pin id="297" dir="0" index="8" bw="25" slack="0"/>
<pin id="298" dir="1" index="9" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="v_assign/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_sin_or_cos_double_s_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="64" slack="0"/>
<pin id="309" dir="0" index="1" bw="64" slack="0"/>
<pin id="310" dir="0" index="2" bw="1" slack="0"/>
<pin id="311" dir="0" index="3" bw="256" slack="0"/>
<pin id="312" dir="0" index="4" bw="59" slack="0"/>
<pin id="313" dir="0" index="5" bw="52" slack="0"/>
<pin id="314" dir="0" index="6" bw="44" slack="0"/>
<pin id="315" dir="0" index="7" bw="33" slack="0"/>
<pin id="316" dir="0" index="8" bw="25" slack="0"/>
<pin id="317" dir="1" index="9" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="v_assign_6/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="icmp_ln47_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="5" slack="0"/>
<pin id="328" dir="0" index="1" bw="5" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="j_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="icmp_ln885_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="14" slack="0"/>
<pin id="340" dir="0" index="1" bw="14" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln885/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_V_9_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="14" slack="0"/>
<pin id="347" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V_9/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln889_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="14" slack="0"/>
<pin id="352" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln889/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_Result_s_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="22" slack="0"/>
<pin id="356" dir="0" index="1" bw="14" slack="0"/>
<pin id="357" dir="0" index="2" bw="6" slack="0"/>
<pin id="358" dir="0" index="3" bw="1" slack="0"/>
<pin id="359" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="p_Result_103_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="22" slack="0"/>
<pin id="368" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_103/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="l_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="0" index="2" bw="1" slack="0"/>
<pin id="376" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="sub_ln894_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="6" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln894/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="trunc_ln894_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln894/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="lsb_index_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="7" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="31" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="0" index="2" bw="1" slack="0"/>
<pin id="400" dir="0" index="3" bw="6" slack="0"/>
<pin id="401" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="icmp_ln897_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="31" slack="0"/>
<pin id="408" dir="0" index="1" bw="31" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="trunc_ln897_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln897/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="sub_ln897_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="5" slack="0"/>
<pin id="418" dir="0" index="1" bw="5" slack="0"/>
<pin id="419" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln897/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln897_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="5" slack="0"/>
<pin id="424" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln897/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="lshr_ln897_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="5" slack="0"/>
<pin id="429" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln897/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="p_Result_96_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="22" slack="0"/>
<pin id="434" dir="0" index="1" bw="22" slack="0"/>
<pin id="435" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_96/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="icmp_ln897_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="14" slack="0"/>
<pin id="440" dir="0" index="1" bw="14" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897_1/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="a_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_46_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="0" index="2" bw="6" slack="0"/>
<pin id="454" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_46/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="xor_ln899_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="add_ln899_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="7" slack="0"/>
<pin id="466" dir="0" index="1" bw="22" slack="0"/>
<pin id="467" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln899/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="p_Result_97_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="14" slack="0"/>
<pin id="473" dir="0" index="2" bw="22" slack="0"/>
<pin id="474" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_97/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="and_ln899_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln899/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="or_ln899_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln899/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="or_ln_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="0" index="2" bw="1" slack="0"/>
<pin id="494" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="m_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="14" slack="0"/>
<pin id="500" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln907_6_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="14" slack="0"/>
<pin id="504" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln907_6/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="icmp_ln908_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln908/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="add_ln908_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="7" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="0"/>
<pin id="515" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln908/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="lshr_ln908_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="14" slack="0"/>
<pin id="520" dir="0" index="1" bw="32" slack="0"/>
<pin id="521" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln908/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln908_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="0"/>
<pin id="526" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="sub_ln908_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="7" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="0"/>
<pin id="531" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln908/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="zext_ln908_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="0"/>
<pin id="536" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908_1/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="shl_ln908_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="14" slack="0"/>
<pin id="540" dir="0" index="1" bw="32" slack="0"/>
<pin id="541" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln908/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="m_27_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="64" slack="0"/>
<pin id="547" dir="0" index="2" bw="64" slack="0"/>
<pin id="548" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_27/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln911_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="0"/>
<pin id="554" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln911/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="m_28_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="0"/>
<pin id="558" dir="0" index="1" bw="64" slack="0"/>
<pin id="559" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_28/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="m_s_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="63" slack="0"/>
<pin id="564" dir="0" index="1" bw="64" slack="0"/>
<pin id="565" dir="0" index="2" bw="1" slack="0"/>
<pin id="566" dir="0" index="3" bw="7" slack="0"/>
<pin id="567" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_s/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_47_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="64" slack="0"/>
<pin id="575" dir="0" index="2" bw="7" slack="0"/>
<pin id="576" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_47/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="trunc_ln893_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln893/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="a_V_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="10" slack="0"/>
<pin id="586" dir="0" index="1" bw="14" slack="0"/>
<pin id="587" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_V/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="m_31_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="63" slack="1"/>
<pin id="592" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_31/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="select_ln915_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="1"/>
<pin id="595" dir="0" index="1" bw="11" slack="0"/>
<pin id="596" dir="0" index="2" bw="11" slack="0"/>
<pin id="597" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln915/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="sub_ln915_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="5" slack="0"/>
<pin id="602" dir="0" index="1" bw="11" slack="1"/>
<pin id="603" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln915/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="add_ln915_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="11" slack="0"/>
<pin id="607" dir="0" index="1" bw="11" slack="0"/>
<pin id="608" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln915/3 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_5_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="12" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="0" index="2" bw="11" slack="0"/>
<pin id="615" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="619" class="1004" name="p_Result_104_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="64" slack="0"/>
<pin id="621" dir="0" index="1" bw="63" slack="0"/>
<pin id="622" dir="0" index="2" bw="12" slack="0"/>
<pin id="623" dir="0" index="3" bw="7" slack="0"/>
<pin id="624" dir="0" index="4" bw="7" slack="0"/>
<pin id="625" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_104/3 "/>
</bind>
</comp>

<comp id="631" class="1004" name="bitcast_ln729_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="64" slack="0"/>
<pin id="633" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln729/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="select_ln885_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="1"/>
<pin id="637" dir="0" index="1" bw="64" slack="0"/>
<pin id="638" dir="0" index="2" bw="64" slack="0"/>
<pin id="639" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln885/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="zext_ln891_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="5" slack="3"/>
<pin id="646" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln891/5 "/>
</bind>
</comp>

<comp id="648" class="1004" name="ireg_V_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="64" slack="1"/>
<pin id="650" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/5 "/>
</bind>
</comp>

<comp id="651" class="1004" name="trunc_ln556_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="64" slack="0"/>
<pin id="653" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556/5 "/>
</bind>
</comp>

<comp id="655" class="1004" name="p_Result_105_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="0" index="1" bw="64" slack="0"/>
<pin id="658" dir="0" index="2" bw="7" slack="0"/>
<pin id="659" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_105/5 "/>
</bind>
</comp>

<comp id="663" class="1004" name="exp_tmp_V_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="11" slack="0"/>
<pin id="665" dir="0" index="1" bw="64" slack="0"/>
<pin id="666" dir="0" index="2" bw="7" slack="0"/>
<pin id="667" dir="0" index="3" bw="7" slack="0"/>
<pin id="668" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/5 "/>
</bind>
</comp>

<comp id="673" class="1004" name="zext_ln461_1_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="11" slack="0"/>
<pin id="675" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461_1/5 "/>
</bind>
</comp>

<comp id="677" class="1004" name="trunc_ln565_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="64" slack="0"/>
<pin id="679" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565/5 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_6_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="53" slack="0"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="0" index="2" bw="52" slack="0"/>
<pin id="685" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="689" class="1004" name="p_Result_106_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="53" slack="0"/>
<pin id="691" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_106/5 "/>
</bind>
</comp>

<comp id="693" class="1004" name="man_V_26_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="53" slack="0"/>
<pin id="696" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_26/5 "/>
</bind>
</comp>

<comp id="699" class="1004" name="man_V_27_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="54" slack="0"/>
<pin id="702" dir="0" index="2" bw="54" slack="0"/>
<pin id="703" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_27/5 "/>
</bind>
</comp>

<comp id="707" class="1004" name="icmp_ln571_1_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="63" slack="0"/>
<pin id="709" dir="0" index="1" bw="63" slack="0"/>
<pin id="710" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571_1/5 "/>
</bind>
</comp>

<comp id="713" class="1004" name="F2_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="12" slack="0"/>
<pin id="715" dir="0" index="1" bw="11" slack="0"/>
<pin id="716" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/5 "/>
</bind>
</comp>

<comp id="719" class="1004" name="icmp_ln581_1_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="12" slack="0"/>
<pin id="721" dir="0" index="1" bw="12" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581_1/5 "/>
</bind>
</comp>

<comp id="725" class="1004" name="add_ln581_1_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="5" slack="0"/>
<pin id="727" dir="0" index="1" bw="12" slack="0"/>
<pin id="728" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581_1/5 "/>
</bind>
</comp>

<comp id="731" class="1004" name="sub_ln581_1_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="5" slack="0"/>
<pin id="733" dir="0" index="1" bw="12" slack="0"/>
<pin id="734" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581_1/5 "/>
</bind>
</comp>

<comp id="737" class="1004" name="sh_amt_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="12" slack="0"/>
<pin id="740" dir="0" index="2" bw="12" slack="0"/>
<pin id="741" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/5 "/>
</bind>
</comp>

<comp id="745" class="1004" name="sext_ln581_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="12" slack="0"/>
<pin id="747" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581/5 "/>
</bind>
</comp>

<comp id="749" class="1004" name="sext_ln581_16_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="12" slack="0"/>
<pin id="751" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581_16/5 "/>
</bind>
</comp>

<comp id="753" class="1004" name="icmp_ln582_1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="12" slack="0"/>
<pin id="755" dir="0" index="1" bw="12" slack="0"/>
<pin id="756" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582_1/5 "/>
</bind>
</comp>

<comp id="759" class="1004" name="trunc_ln583_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="54" slack="0"/>
<pin id="761" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583/5 "/>
</bind>
</comp>

<comp id="763" class="1004" name="icmp_ln585_1_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="12" slack="0"/>
<pin id="765" dir="0" index="1" bw="12" slack="0"/>
<pin id="766" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585_1/5 "/>
</bind>
</comp>

<comp id="769" class="1004" name="icmp_ln603_1_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="12" slack="0"/>
<pin id="771" dir="0" index="1" bw="12" slack="0"/>
<pin id="772" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603_1/5 "/>
</bind>
</comp>

<comp id="775" class="1004" name="zext_ln586_1_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="12" slack="0"/>
<pin id="777" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586_1/5 "/>
</bind>
</comp>

<comp id="779" class="1004" name="ashr_ln586_1_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="54" slack="0"/>
<pin id="781" dir="0" index="1" bw="32" slack="0"/>
<pin id="782" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586_1/5 "/>
</bind>
</comp>

<comp id="785" class="1004" name="trunc_ln586_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="54" slack="0"/>
<pin id="787" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586/5 "/>
</bind>
</comp>

<comp id="789" class="1004" name="tmp_49_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="0"/>
<pin id="791" dir="0" index="1" bw="64" slack="0"/>
<pin id="792" dir="0" index="2" bw="7" slack="0"/>
<pin id="793" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_49/5 "/>
</bind>
</comp>

<comp id="797" class="1004" name="select_ln588_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="0"/>
<pin id="799" dir="0" index="1" bw="22" slack="0"/>
<pin id="800" dir="0" index="2" bw="22" slack="0"/>
<pin id="801" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588/5 "/>
</bind>
</comp>

<comp id="805" class="1004" name="shl_ln604_1_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="22" slack="0"/>
<pin id="807" dir="0" index="1" bw="12" slack="0"/>
<pin id="808" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604_1/5 "/>
</bind>
</comp>

<comp id="811" class="1004" name="xor_ln571_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571/5 "/>
</bind>
</comp>

<comp id="817" class="1004" name="and_ln582_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="0"/>
<pin id="819" dir="0" index="1" bw="1" slack="0"/>
<pin id="820" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582/5 "/>
</bind>
</comp>

<comp id="823" class="1004" name="or_ln582_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="0"/>
<pin id="825" dir="0" index="1" bw="1" slack="0"/>
<pin id="826" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582/5 "/>
</bind>
</comp>

<comp id="829" class="1004" name="xor_ln582_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="0"/>
<pin id="831" dir="0" index="1" bw="1" slack="0"/>
<pin id="832" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582/5 "/>
</bind>
</comp>

<comp id="835" class="1004" name="and_ln581_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="0"/>
<pin id="837" dir="0" index="1" bw="1" slack="0"/>
<pin id="838" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581/5 "/>
</bind>
</comp>

<comp id="841" class="1004" name="xor_ln585_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="0"/>
<pin id="843" dir="0" index="1" bw="1" slack="0"/>
<pin id="844" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585/5 "/>
</bind>
</comp>

<comp id="847" class="1004" name="and_ln585_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="0"/>
<pin id="849" dir="0" index="1" bw="1" slack="0"/>
<pin id="850" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585/5 "/>
</bind>
</comp>

<comp id="853" class="1004" name="and_ln585_16_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="0"/>
<pin id="855" dir="0" index="1" bw="1" slack="0"/>
<pin id="856" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_16/5 "/>
</bind>
</comp>

<comp id="859" class="1004" name="or_ln581_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="0"/>
<pin id="861" dir="0" index="1" bw="1" slack="0"/>
<pin id="862" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581/5 "/>
</bind>
</comp>

<comp id="865" class="1004" name="xor_ln581_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="0"/>
<pin id="867" dir="0" index="1" bw="1" slack="0"/>
<pin id="868" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581/5 "/>
</bind>
</comp>

<comp id="871" class="1004" name="and_ln603_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="1" slack="0"/>
<pin id="873" dir="0" index="1" bw="1" slack="0"/>
<pin id="874" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603/5 "/>
</bind>
</comp>

<comp id="877" class="1004" name="select_ln603_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="0"/>
<pin id="879" dir="0" index="1" bw="22" slack="0"/>
<pin id="880" dir="0" index="2" bw="22" slack="0"/>
<pin id="881" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603/5 "/>
</bind>
</comp>

<comp id="885" class="1004" name="or_ln603_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="0"/>
<pin id="887" dir="0" index="1" bw="1" slack="0"/>
<pin id="888" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603/5 "/>
</bind>
</comp>

<comp id="891" class="1004" name="select_ln603_36_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="0"/>
<pin id="893" dir="0" index="1" bw="22" slack="0"/>
<pin id="894" dir="0" index="2" bw="22" slack="0"/>
<pin id="895" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_36/5 "/>
</bind>
</comp>

<comp id="899" class="1004" name="or_ln603_26_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="0"/>
<pin id="901" dir="0" index="1" bw="1" slack="0"/>
<pin id="902" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_26/5 "/>
</bind>
</comp>

<comp id="905" class="1004" name="select_ln603_37_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="0"/>
<pin id="907" dir="0" index="1" bw="22" slack="0"/>
<pin id="908" dir="0" index="2" bw="22" slack="0"/>
<pin id="909" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_37/5 "/>
</bind>
</comp>

<comp id="913" class="1004" name="or_ln603_27_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="1" slack="0"/>
<pin id="915" dir="0" index="1" bw="1" slack="0"/>
<pin id="916" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_27/5 "/>
</bind>
</comp>

<comp id="919" class="1004" name="c_V_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="0"/>
<pin id="921" dir="0" index="1" bw="22" slack="0"/>
<pin id="922" dir="0" index="2" bw="22" slack="0"/>
<pin id="923" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_V/5 "/>
</bind>
</comp>

<comp id="927" class="1004" name="ireg_V_6_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="64" slack="1"/>
<pin id="929" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V_6/5 "/>
</bind>
</comp>

<comp id="930" class="1004" name="trunc_ln556_6_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="64" slack="0"/>
<pin id="932" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556_6/5 "/>
</bind>
</comp>

<comp id="934" class="1004" name="p_Result_107_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="1" slack="0"/>
<pin id="936" dir="0" index="1" bw="64" slack="0"/>
<pin id="937" dir="0" index="2" bw="7" slack="0"/>
<pin id="938" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_107/5 "/>
</bind>
</comp>

<comp id="942" class="1004" name="exp_tmp_V_6_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="11" slack="0"/>
<pin id="944" dir="0" index="1" bw="64" slack="0"/>
<pin id="945" dir="0" index="2" bw="7" slack="0"/>
<pin id="946" dir="0" index="3" bw="7" slack="0"/>
<pin id="947" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V_6/5 "/>
</bind>
</comp>

<comp id="952" class="1004" name="zext_ln461_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="11" slack="0"/>
<pin id="954" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461/5 "/>
</bind>
</comp>

<comp id="956" class="1004" name="trunc_ln565_6_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="64" slack="0"/>
<pin id="958" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565_6/5 "/>
</bind>
</comp>

<comp id="960" class="1004" name="tmp_7_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="53" slack="0"/>
<pin id="962" dir="0" index="1" bw="1" slack="0"/>
<pin id="963" dir="0" index="2" bw="52" slack="0"/>
<pin id="964" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="968" class="1004" name="p_Result_108_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="53" slack="0"/>
<pin id="970" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_108/5 "/>
</bind>
</comp>

<comp id="972" class="1004" name="man_V_29_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="0"/>
<pin id="974" dir="0" index="1" bw="53" slack="0"/>
<pin id="975" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_29/5 "/>
</bind>
</comp>

<comp id="978" class="1004" name="man_V_30_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="0"/>
<pin id="980" dir="0" index="1" bw="54" slack="0"/>
<pin id="981" dir="0" index="2" bw="54" slack="0"/>
<pin id="982" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_30/5 "/>
</bind>
</comp>

<comp id="986" class="1004" name="icmp_ln571_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="63" slack="0"/>
<pin id="988" dir="0" index="1" bw="63" slack="0"/>
<pin id="989" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571/5 "/>
</bind>
</comp>

<comp id="992" class="1004" name="F2_6_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="12" slack="0"/>
<pin id="994" dir="0" index="1" bw="11" slack="0"/>
<pin id="995" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2_6/5 "/>
</bind>
</comp>

<comp id="998" class="1004" name="icmp_ln581_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="12" slack="0"/>
<pin id="1000" dir="0" index="1" bw="12" slack="0"/>
<pin id="1001" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581/5 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="add_ln581_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="5" slack="0"/>
<pin id="1006" dir="0" index="1" bw="12" slack="0"/>
<pin id="1007" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581/5 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="sub_ln581_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="5" slack="0"/>
<pin id="1012" dir="0" index="1" bw="12" slack="0"/>
<pin id="1013" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581/5 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="sh_amt_6_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="0"/>
<pin id="1018" dir="0" index="1" bw="12" slack="0"/>
<pin id="1019" dir="0" index="2" bw="12" slack="0"/>
<pin id="1020" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt_6/5 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="sext_ln581_17_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="12" slack="0"/>
<pin id="1026" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581_17/5 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="sext_ln581_18_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="12" slack="0"/>
<pin id="1030" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581_18/5 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="icmp_ln582_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="12" slack="0"/>
<pin id="1034" dir="0" index="1" bw="12" slack="0"/>
<pin id="1035" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582/5 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="trunc_ln583_6_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="54" slack="0"/>
<pin id="1040" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583_6/5 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="icmp_ln585_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="12" slack="0"/>
<pin id="1044" dir="0" index="1" bw="12" slack="0"/>
<pin id="1045" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585/5 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="icmp_ln603_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="12" slack="0"/>
<pin id="1050" dir="0" index="1" bw="12" slack="0"/>
<pin id="1051" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603/5 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="zext_ln586_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="12" slack="0"/>
<pin id="1056" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/5 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="ashr_ln586_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="54" slack="0"/>
<pin id="1060" dir="0" index="1" bw="32" slack="0"/>
<pin id="1061" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586/5 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="trunc_ln586_6_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="54" slack="0"/>
<pin id="1066" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586_6/5 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="tmp_51_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="0"/>
<pin id="1070" dir="0" index="1" bw="64" slack="0"/>
<pin id="1071" dir="0" index="2" bw="7" slack="0"/>
<pin id="1072" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_51/5 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="select_ln588_6_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="0"/>
<pin id="1078" dir="0" index="1" bw="22" slack="0"/>
<pin id="1079" dir="0" index="2" bw="22" slack="0"/>
<pin id="1080" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588_6/5 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="shl_ln604_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="22" slack="0"/>
<pin id="1086" dir="0" index="1" bw="12" slack="0"/>
<pin id="1087" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604/5 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="xor_ln571_6_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="1" slack="0"/>
<pin id="1092" dir="0" index="1" bw="1" slack="0"/>
<pin id="1093" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571_6/5 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="and_ln582_6_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="0"/>
<pin id="1098" dir="0" index="1" bw="1" slack="0"/>
<pin id="1099" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582_6/5 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="or_ln582_6_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="1" slack="0"/>
<pin id="1104" dir="0" index="1" bw="1" slack="0"/>
<pin id="1105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582_6/5 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="xor_ln582_6_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="1" slack="0"/>
<pin id="1110" dir="0" index="1" bw="1" slack="0"/>
<pin id="1111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582_6/5 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="and_ln581_6_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="1" slack="0"/>
<pin id="1116" dir="0" index="1" bw="1" slack="0"/>
<pin id="1117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581_6/5 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="xor_ln585_6_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="1" slack="0"/>
<pin id="1122" dir="0" index="1" bw="1" slack="0"/>
<pin id="1123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585_6/5 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="and_ln585_17_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="1" slack="0"/>
<pin id="1128" dir="0" index="1" bw="1" slack="0"/>
<pin id="1129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_17/5 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="and_ln585_18_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="1" slack="0"/>
<pin id="1134" dir="0" index="1" bw="1" slack="0"/>
<pin id="1135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_18/5 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="or_ln581_6_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="1" slack="0"/>
<pin id="1140" dir="0" index="1" bw="1" slack="0"/>
<pin id="1141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581_6/5 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="xor_ln581_6_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="1" slack="0"/>
<pin id="1146" dir="0" index="1" bw="1" slack="0"/>
<pin id="1147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581_6/5 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="and_ln603_6_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="1" slack="0"/>
<pin id="1152" dir="0" index="1" bw="1" slack="0"/>
<pin id="1153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603_6/5 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="select_ln603_39_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="1" slack="0"/>
<pin id="1158" dir="0" index="1" bw="22" slack="0"/>
<pin id="1159" dir="0" index="2" bw="22" slack="0"/>
<pin id="1160" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_39/5 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="or_ln603_28_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="1" slack="0"/>
<pin id="1166" dir="0" index="1" bw="1" slack="0"/>
<pin id="1167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_28/5 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="select_ln603_40_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="1" slack="0"/>
<pin id="1172" dir="0" index="1" bw="22" slack="0"/>
<pin id="1173" dir="0" index="2" bw="22" slack="0"/>
<pin id="1174" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_40/5 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="or_ln603_29_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="1" slack="0"/>
<pin id="1180" dir="0" index="1" bw="1" slack="0"/>
<pin id="1181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_29/5 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="select_ln603_41_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="1" slack="0"/>
<pin id="1186" dir="0" index="1" bw="22" slack="0"/>
<pin id="1187" dir="0" index="2" bw="22" slack="0"/>
<pin id="1188" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_41/5 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="or_ln603_30_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="1" slack="0"/>
<pin id="1194" dir="0" index="1" bw="1" slack="0"/>
<pin id="1195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_30/5 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="s_V_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="1" slack="0"/>
<pin id="1200" dir="0" index="1" bw="22" slack="0"/>
<pin id="1201" dir="0" index="2" bw="22" slack="0"/>
<pin id="1202" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_V/5 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="sext_ln1118_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="22" slack="0"/>
<pin id="1208" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/5 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="sext_ln1118_16_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="22" slack="0"/>
<pin id="1212" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_16/5 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="tmp_52_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="22" slack="0"/>
<pin id="1216" dir="0" index="1" bw="32" slack="0"/>
<pin id="1217" dir="0" index="2" bw="5" slack="0"/>
<pin id="1218" dir="0" index="3" bw="6" slack="0"/>
<pin id="1219" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_52/6 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="icmp_ln53_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="22" slack="0"/>
<pin id="1226" dir="0" index="1" bw="22" slack="0"/>
<pin id="1227" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/6 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="i_lower_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="32" slack="0"/>
<pin id="1232" dir="0" index="1" bw="6" slack="0"/>
<pin id="1233" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_lower/6 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="sext_ln55_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="32" slack="0"/>
<pin id="1238" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55/6 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="sext_ln57_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="32" slack="0"/>
<pin id="1244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln57/6 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="i_8_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="32" slack="0"/>
<pin id="1250" dir="0" index="1" bw="7" slack="0"/>
<pin id="1251" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/6 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="sext_ln1118_17_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="22" slack="0"/>
<pin id="1256" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_17/7 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="sext_ln1118_18_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="22" slack="0"/>
<pin id="1260" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_18/7 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="mul_ln700_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="22" slack="2"/>
<pin id="1264" dir="0" index="1" bw="22" slack="0"/>
<pin id="1265" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700/7 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="mul_ln1193_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="22" slack="2"/>
<pin id="1269" dir="0" index="1" bw="22" slack="0"/>
<pin id="1270" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1193/7 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="ret_V_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="33" slack="0"/>
<pin id="1274" dir="0" index="1" bw="33" slack="0"/>
<pin id="1275" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/7 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="temp_R_V_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="22" slack="0"/>
<pin id="1280" dir="0" index="1" bw="33" slack="0"/>
<pin id="1281" dir="0" index="2" bw="5" slack="0"/>
<pin id="1282" dir="0" index="3" bw="7" slack="0"/>
<pin id="1283" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_R_V/7 "/>
</bind>
</comp>

<comp id="1288" class="1004" name="mul_ln700_6_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="22" slack="0"/>
<pin id="1290" dir="0" index="1" bw="22" slack="2"/>
<pin id="1291" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_6/7 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="mul_ln1192_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="22" slack="2"/>
<pin id="1295" dir="0" index="1" bw="22" slack="0"/>
<pin id="1296" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/7 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="ret_V_18_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="33" slack="0"/>
<pin id="1300" dir="0" index="1" bw="33" slack="0"/>
<pin id="1301" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_18/7 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="temp_I_V_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="22" slack="0"/>
<pin id="1306" dir="0" index="1" bw="33" slack="0"/>
<pin id="1307" dir="0" index="2" bw="5" slack="0"/>
<pin id="1308" dir="0" index="3" bw="7" slack="0"/>
<pin id="1309" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_I_V/7 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="sub_ln703_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="22" slack="0"/>
<pin id="1316" dir="0" index="1" bw="22" slack="0"/>
<pin id="1317" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/7 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="sub_ln703_1_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="22" slack="0"/>
<pin id="1323" dir="0" index="1" bw="22" slack="0"/>
<pin id="1324" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_1/7 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="add_ln703_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="22" slack="0"/>
<pin id="1330" dir="0" index="1" bw="22" slack="0"/>
<pin id="1331" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/7 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="add_ln703_1_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="22" slack="0"/>
<pin id="1337" dir="0" index="1" bw="22" slack="0"/>
<pin id="1338" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/7 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="j_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="5" slack="0"/>
<pin id="1347" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1350" class="1005" name="icmp_ln885_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="1" slack="1"/>
<pin id="1352" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln885 "/>
</bind>
</comp>

<comp id="1355" class="1005" name="m_s_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="63" slack="1"/>
<pin id="1357" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="m_s "/>
</bind>
</comp>

<comp id="1360" class="1005" name="tmp_47_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="1" slack="1"/>
<pin id="1362" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="trunc_ln893_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="11" slack="1"/>
<pin id="1367" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln893 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="a_V_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="14" slack="0"/>
<pin id="1372" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="a_V "/>
</bind>
</comp>

<comp id="1375" class="1005" name="select_ln885_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="64" slack="1"/>
<pin id="1377" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln885 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="v_assign_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="64" slack="1"/>
<pin id="1383" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_assign "/>
</bind>
</comp>

<comp id="1386" class="1005" name="v_assign_6_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="64" slack="1"/>
<pin id="1388" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_assign_6 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="zext_ln891_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="32" slack="1"/>
<pin id="1393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln891 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="sext_ln1118_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="33" slack="2"/>
<pin id="1398" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="sext_ln1118_16_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="33" slack="2"/>
<pin id="1404" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln1118_16 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="icmp_ln53_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="1" slack="1"/>
<pin id="1410" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln53 "/>
</bind>
</comp>

<comp id="1412" class="1005" name="sext_ln55_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="64" slack="1"/>
<pin id="1414" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln55 "/>
</bind>
</comp>

<comp id="1418" class="1005" name="X_R_V_addr_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="10" slack="1"/>
<pin id="1420" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_V_addr "/>
</bind>
</comp>

<comp id="1423" class="1005" name="X_I_V_addr_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="10" slack="1"/>
<pin id="1425" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_V_addr "/>
</bind>
</comp>

<comp id="1428" class="1005" name="sext_ln57_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="64" slack="1"/>
<pin id="1430" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln57 "/>
</bind>
</comp>

<comp id="1434" class="1005" name="X_R_V_addr_6_reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="10" slack="1"/>
<pin id="1436" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_V_addr_6 "/>
</bind>
</comp>

<comp id="1439" class="1005" name="X_I_V_addr_6_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="10" slack="1"/>
<pin id="1441" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_V_addr_6 "/>
</bind>
</comp>

<comp id="1444" class="1005" name="i_8_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="32" slack="0"/>
<pin id="1446" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="161"><net_src comp="0" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="136" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="156" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="2" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="136" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="169" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="136" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="182" pin="3"/><net_sink comp="163" pin=2"/></net>

<net id="199"><net_src comp="2" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="136" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="194" pin="3"/><net_sink comp="176" pin=2"/></net>

<net id="211"><net_src comp="4" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="136" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="206" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="6" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="136" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="219" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="4" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="136" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="232" pin="3"/><net_sink comp="213" pin=2"/></net>

<net id="249"><net_src comp="6" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="136" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="244" pin="3"/><net_sink comp="226" pin=2"/></net>

<net id="259"><net_src comp="20" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="22" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="271" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="299"><net_src comp="98" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="300"><net_src comp="44" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="301"><net_src comp="8" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="302"><net_src comp="10" pin="0"/><net_sink comp="288" pin=4"/></net>

<net id="303"><net_src comp="12" pin="0"/><net_sink comp="288" pin=5"/></net>

<net id="304"><net_src comp="14" pin="0"/><net_sink comp="288" pin=6"/></net>

<net id="305"><net_src comp="16" pin="0"/><net_sink comp="288" pin=7"/></net>

<net id="306"><net_src comp="18" pin="0"/><net_sink comp="288" pin=8"/></net>

<net id="318"><net_src comp="98" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="319"><net_src comp="100" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="320"><net_src comp="8" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="321"><net_src comp="10" pin="0"/><net_sink comp="307" pin=4"/></net>

<net id="322"><net_src comp="12" pin="0"/><net_sink comp="307" pin=5"/></net>

<net id="323"><net_src comp="14" pin="0"/><net_sink comp="307" pin=6"/></net>

<net id="324"><net_src comp="16" pin="0"/><net_sink comp="307" pin=7"/></net>

<net id="325"><net_src comp="18" pin="0"/><net_sink comp="307" pin=8"/></net>

<net id="330"><net_src comp="271" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="28" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="271" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="30" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="260" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="20" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="20" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="260" pin="4"/><net_sink comp="344" pin=1"/></net>

<net id="353"><net_src comp="344" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="32" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="350" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="362"><net_src comp="34" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="363"><net_src comp="36" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="369"><net_src comp="38" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="40" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="354" pin="4"/><net_sink comp="364" pin=2"/></net>

<net id="377"><net_src comp="42" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="364" pin="3"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="44" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="384"><net_src comp="46" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="372" pin="3"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="380" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="48" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="380" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="402"><net_src comp="50" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="390" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="52" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="405"><net_src comp="54" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="410"><net_src comp="396" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="56" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="415"><net_src comp="380" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="58" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="412" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="425"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="60" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="422" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="350" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="426" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="62" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="406" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="438" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="455"><net_src comp="64" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="390" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="54" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="462"><net_src comp="450" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="44" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="66" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="386" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="68" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="350" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="464" pin="2"/><net_sink comp="470" pin=2"/></net>

<net id="482"><net_src comp="470" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="458" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="444" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="495"><net_src comp="70" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="56" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="484" pin="2"/><net_sink comp="490" pin=2"/></net>

<net id="501"><net_src comp="344" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="344" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="390" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="36" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="72" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="380" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="502" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="512" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="527"><net_src comp="518" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="74" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="380" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="537"><net_src comp="528" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="542"><net_src comp="498" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="534" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="549"><net_src comp="506" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="524" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="538" pin="2"/><net_sink comp="544" pin=2"/></net>

<net id="555"><net_src comp="490" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="552" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="544" pin="3"/><net_sink comp="556" pin=1"/></net>

<net id="568"><net_src comp="76" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="556" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="570"><net_src comp="52" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="571"><net_src comp="78" pin="0"/><net_sink comp="562" pin=3"/></net>

<net id="577"><net_src comp="80" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="556" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="74" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="583"><net_src comp="372" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="82" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="260" pin="4"/><net_sink comp="584" pin=1"/></net>

<net id="598"><net_src comp="84" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="599"><net_src comp="86" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="604"><net_src comp="88" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="609"><net_src comp="600" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="593" pin="3"/><net_sink comp="605" pin=1"/></net>

<net id="616"><net_src comp="90" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="44" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="618"><net_src comp="605" pin="2"/><net_sink comp="611" pin=2"/></net>

<net id="626"><net_src comp="92" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="627"><net_src comp="590" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="628"><net_src comp="611" pin="3"/><net_sink comp="619" pin=2"/></net>

<net id="629"><net_src comp="94" pin="0"/><net_sink comp="619" pin=3"/></net>

<net id="630"><net_src comp="78" pin="0"/><net_sink comp="619" pin=4"/></net>

<net id="634"><net_src comp="619" pin="5"/><net_sink comp="631" pin=0"/></net>

<net id="640"><net_src comp="96" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="641"><net_src comp="631" pin="1"/><net_sink comp="635" pin=2"/></net>

<net id="642"><net_src comp="635" pin="3"/><net_sink comp="288" pin=1"/></net>

<net id="643"><net_src comp="635" pin="3"/><net_sink comp="307" pin=1"/></net>

<net id="647"><net_src comp="267" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="654"><net_src comp="648" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="660"><net_src comp="80" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="648" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="662"><net_src comp="78" pin="0"/><net_sink comp="655" pin=2"/></net>

<net id="669"><net_src comp="108" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="670"><net_src comp="648" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="671"><net_src comp="94" pin="0"/><net_sink comp="663" pin=2"/></net>

<net id="672"><net_src comp="110" pin="0"/><net_sink comp="663" pin=3"/></net>

<net id="676"><net_src comp="663" pin="4"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="648" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="686"><net_src comp="112" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="44" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="688"><net_src comp="677" pin="1"/><net_sink comp="681" pin=2"/></net>

<net id="692"><net_src comp="681" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="697"><net_src comp="114" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="689" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="704"><net_src comp="655" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="693" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="706"><net_src comp="689" pin="1"/><net_sink comp="699" pin=2"/></net>

<net id="711"><net_src comp="651" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="116" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="717"><net_src comp="118" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="673" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="713" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="120" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="729"><net_src comp="122" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="713" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="735"><net_src comp="120" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="713" pin="2"/><net_sink comp="731" pin=1"/></net>

<net id="742"><net_src comp="719" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="743"><net_src comp="725" pin="2"/><net_sink comp="737" pin=1"/></net>

<net id="744"><net_src comp="731" pin="2"/><net_sink comp="737" pin=2"/></net>

<net id="748"><net_src comp="737" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="752"><net_src comp="737" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="757"><net_src comp="713" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="120" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="762"><net_src comp="699" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="767"><net_src comp="737" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="124" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="773"><net_src comp="737" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="126" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="778"><net_src comp="745" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="783"><net_src comp="699" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="775" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="788"><net_src comp="779" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="794"><net_src comp="80" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="795"><net_src comp="648" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="796"><net_src comp="78" pin="0"/><net_sink comp="789" pin=2"/></net>

<net id="802"><net_src comp="789" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="803"><net_src comp="60" pin="0"/><net_sink comp="797" pin=1"/></net>

<net id="804"><net_src comp="62" pin="0"/><net_sink comp="797" pin=2"/></net>

<net id="809"><net_src comp="759" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="749" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="815"><net_src comp="707" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="44" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="753" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="811" pin="2"/><net_sink comp="817" pin=1"/></net>

<net id="827"><net_src comp="707" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="753" pin="2"/><net_sink comp="823" pin=1"/></net>

<net id="833"><net_src comp="823" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="44" pin="0"/><net_sink comp="829" pin=1"/></net>

<net id="839"><net_src comp="719" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="829" pin="2"/><net_sink comp="835" pin=1"/></net>

<net id="845"><net_src comp="763" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="44" pin="0"/><net_sink comp="841" pin=1"/></net>

<net id="851"><net_src comp="835" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="841" pin="2"/><net_sink comp="847" pin=1"/></net>

<net id="857"><net_src comp="835" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="763" pin="2"/><net_sink comp="853" pin=1"/></net>

<net id="863"><net_src comp="823" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="719" pin="2"/><net_sink comp="859" pin=1"/></net>

<net id="869"><net_src comp="859" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="870"><net_src comp="44" pin="0"/><net_sink comp="865" pin=1"/></net>

<net id="875"><net_src comp="769" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="876"><net_src comp="865" pin="2"/><net_sink comp="871" pin=1"/></net>

<net id="882"><net_src comp="871" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="883"><net_src comp="805" pin="2"/><net_sink comp="877" pin=1"/></net>

<net id="884"><net_src comp="785" pin="1"/><net_sink comp="877" pin=2"/></net>

<net id="889"><net_src comp="871" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="853" pin="2"/><net_sink comp="885" pin=1"/></net>

<net id="896"><net_src comp="847" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="897"><net_src comp="797" pin="3"/><net_sink comp="891" pin=1"/></net>

<net id="898"><net_src comp="759" pin="1"/><net_sink comp="891" pin=2"/></net>

<net id="903"><net_src comp="847" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="904"><net_src comp="817" pin="2"/><net_sink comp="899" pin=1"/></net>

<net id="910"><net_src comp="885" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="911"><net_src comp="877" pin="3"/><net_sink comp="905" pin=1"/></net>

<net id="912"><net_src comp="891" pin="3"/><net_sink comp="905" pin=2"/></net>

<net id="917"><net_src comp="885" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="918"><net_src comp="899" pin="2"/><net_sink comp="913" pin=1"/></net>

<net id="924"><net_src comp="913" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="925"><net_src comp="905" pin="3"/><net_sink comp="919" pin=1"/></net>

<net id="926"><net_src comp="62" pin="0"/><net_sink comp="919" pin=2"/></net>

<net id="933"><net_src comp="927" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="939"><net_src comp="80" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="940"><net_src comp="927" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="941"><net_src comp="78" pin="0"/><net_sink comp="934" pin=2"/></net>

<net id="948"><net_src comp="108" pin="0"/><net_sink comp="942" pin=0"/></net>

<net id="949"><net_src comp="927" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="950"><net_src comp="94" pin="0"/><net_sink comp="942" pin=2"/></net>

<net id="951"><net_src comp="110" pin="0"/><net_sink comp="942" pin=3"/></net>

<net id="955"><net_src comp="942" pin="4"/><net_sink comp="952" pin=0"/></net>

<net id="959"><net_src comp="927" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="965"><net_src comp="112" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="966"><net_src comp="44" pin="0"/><net_sink comp="960" pin=1"/></net>

<net id="967"><net_src comp="956" pin="1"/><net_sink comp="960" pin=2"/></net>

<net id="971"><net_src comp="960" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="976"><net_src comp="114" pin="0"/><net_sink comp="972" pin=0"/></net>

<net id="977"><net_src comp="968" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="983"><net_src comp="934" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="984"><net_src comp="972" pin="2"/><net_sink comp="978" pin=1"/></net>

<net id="985"><net_src comp="968" pin="1"/><net_sink comp="978" pin=2"/></net>

<net id="990"><net_src comp="930" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="991"><net_src comp="116" pin="0"/><net_sink comp="986" pin=1"/></net>

<net id="996"><net_src comp="118" pin="0"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="952" pin="1"/><net_sink comp="992" pin=1"/></net>

<net id="1002"><net_src comp="992" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1003"><net_src comp="120" pin="0"/><net_sink comp="998" pin=1"/></net>

<net id="1008"><net_src comp="122" pin="0"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="992" pin="2"/><net_sink comp="1004" pin=1"/></net>

<net id="1014"><net_src comp="120" pin="0"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="992" pin="2"/><net_sink comp="1010" pin=1"/></net>

<net id="1021"><net_src comp="998" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1022"><net_src comp="1004" pin="2"/><net_sink comp="1016" pin=1"/></net>

<net id="1023"><net_src comp="1010" pin="2"/><net_sink comp="1016" pin=2"/></net>

<net id="1027"><net_src comp="1016" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1031"><net_src comp="1016" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1036"><net_src comp="992" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1037"><net_src comp="120" pin="0"/><net_sink comp="1032" pin=1"/></net>

<net id="1041"><net_src comp="978" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1046"><net_src comp="1016" pin="3"/><net_sink comp="1042" pin=0"/></net>

<net id="1047"><net_src comp="124" pin="0"/><net_sink comp="1042" pin=1"/></net>

<net id="1052"><net_src comp="1016" pin="3"/><net_sink comp="1048" pin=0"/></net>

<net id="1053"><net_src comp="126" pin="0"/><net_sink comp="1048" pin=1"/></net>

<net id="1057"><net_src comp="1024" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1062"><net_src comp="978" pin="3"/><net_sink comp="1058" pin=0"/></net>

<net id="1063"><net_src comp="1054" pin="1"/><net_sink comp="1058" pin=1"/></net>

<net id="1067"><net_src comp="1058" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1073"><net_src comp="80" pin="0"/><net_sink comp="1068" pin=0"/></net>

<net id="1074"><net_src comp="927" pin="1"/><net_sink comp="1068" pin=1"/></net>

<net id="1075"><net_src comp="78" pin="0"/><net_sink comp="1068" pin=2"/></net>

<net id="1081"><net_src comp="1068" pin="3"/><net_sink comp="1076" pin=0"/></net>

<net id="1082"><net_src comp="60" pin="0"/><net_sink comp="1076" pin=1"/></net>

<net id="1083"><net_src comp="62" pin="0"/><net_sink comp="1076" pin=2"/></net>

<net id="1088"><net_src comp="1038" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1089"><net_src comp="1028" pin="1"/><net_sink comp="1084" pin=1"/></net>

<net id="1094"><net_src comp="986" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1095"><net_src comp="44" pin="0"/><net_sink comp="1090" pin=1"/></net>

<net id="1100"><net_src comp="1032" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1101"><net_src comp="1090" pin="2"/><net_sink comp="1096" pin=1"/></net>

<net id="1106"><net_src comp="986" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1107"><net_src comp="1032" pin="2"/><net_sink comp="1102" pin=1"/></net>

<net id="1112"><net_src comp="1102" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1113"><net_src comp="44" pin="0"/><net_sink comp="1108" pin=1"/></net>

<net id="1118"><net_src comp="998" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1119"><net_src comp="1108" pin="2"/><net_sink comp="1114" pin=1"/></net>

<net id="1124"><net_src comp="1042" pin="2"/><net_sink comp="1120" pin=0"/></net>

<net id="1125"><net_src comp="44" pin="0"/><net_sink comp="1120" pin=1"/></net>

<net id="1130"><net_src comp="1114" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1131"><net_src comp="1120" pin="2"/><net_sink comp="1126" pin=1"/></net>

<net id="1136"><net_src comp="1114" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1137"><net_src comp="1042" pin="2"/><net_sink comp="1132" pin=1"/></net>

<net id="1142"><net_src comp="1102" pin="2"/><net_sink comp="1138" pin=0"/></net>

<net id="1143"><net_src comp="998" pin="2"/><net_sink comp="1138" pin=1"/></net>

<net id="1148"><net_src comp="1138" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1149"><net_src comp="44" pin="0"/><net_sink comp="1144" pin=1"/></net>

<net id="1154"><net_src comp="1048" pin="2"/><net_sink comp="1150" pin=0"/></net>

<net id="1155"><net_src comp="1144" pin="2"/><net_sink comp="1150" pin=1"/></net>

<net id="1161"><net_src comp="1150" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1162"><net_src comp="1084" pin="2"/><net_sink comp="1156" pin=1"/></net>

<net id="1163"><net_src comp="1064" pin="1"/><net_sink comp="1156" pin=2"/></net>

<net id="1168"><net_src comp="1150" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1169"><net_src comp="1132" pin="2"/><net_sink comp="1164" pin=1"/></net>

<net id="1175"><net_src comp="1126" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1176"><net_src comp="1076" pin="3"/><net_sink comp="1170" pin=1"/></net>

<net id="1177"><net_src comp="1038" pin="1"/><net_sink comp="1170" pin=2"/></net>

<net id="1182"><net_src comp="1126" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1183"><net_src comp="1096" pin="2"/><net_sink comp="1178" pin=1"/></net>

<net id="1189"><net_src comp="1164" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1190"><net_src comp="1156" pin="3"/><net_sink comp="1184" pin=1"/></net>

<net id="1191"><net_src comp="1170" pin="3"/><net_sink comp="1184" pin=2"/></net>

<net id="1196"><net_src comp="1164" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1197"><net_src comp="1178" pin="2"/><net_sink comp="1192" pin=1"/></net>

<net id="1203"><net_src comp="1192" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1204"><net_src comp="1184" pin="3"/><net_sink comp="1198" pin=1"/></net>

<net id="1205"><net_src comp="62" pin="0"/><net_sink comp="1198" pin=2"/></net>

<net id="1209"><net_src comp="919" pin="3"/><net_sink comp="1206" pin=0"/></net>

<net id="1213"><net_src comp="1198" pin="3"/><net_sink comp="1210" pin=0"/></net>

<net id="1220"><net_src comp="128" pin="0"/><net_sink comp="1214" pin=0"/></net>

<net id="1221"><net_src comp="282" pin="4"/><net_sink comp="1214" pin=1"/></net>

<net id="1222"><net_src comp="130" pin="0"/><net_sink comp="1214" pin=2"/></net>

<net id="1223"><net_src comp="54" pin="0"/><net_sink comp="1214" pin=3"/></net>

<net id="1228"><net_src comp="1214" pin="4"/><net_sink comp="1224" pin=0"/></net>

<net id="1229"><net_src comp="132" pin="0"/><net_sink comp="1224" pin=1"/></net>

<net id="1234"><net_src comp="282" pin="4"/><net_sink comp="1230" pin=0"/></net>

<net id="1235"><net_src comp="134" pin="0"/><net_sink comp="1230" pin=1"/></net>

<net id="1239"><net_src comp="1230" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="1241"><net_src comp="1236" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="1245"><net_src comp="282" pin="4"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="1247"><net_src comp="1242" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="1252"><net_src comp="282" pin="4"/><net_sink comp="1248" pin=0"/></net>

<net id="1253"><net_src comp="138" pin="0"/><net_sink comp="1248" pin=1"/></net>

<net id="1257"><net_src comp="163" pin="3"/><net_sink comp="1254" pin=0"/></net>

<net id="1261"><net_src comp="176" pin="3"/><net_sink comp="1258" pin=0"/></net>

<net id="1266"><net_src comp="1254" pin="1"/><net_sink comp="1262" pin=1"/></net>

<net id="1271"><net_src comp="1258" pin="1"/><net_sink comp="1267" pin=1"/></net>

<net id="1276"><net_src comp="1262" pin="2"/><net_sink comp="1272" pin=0"/></net>

<net id="1277"><net_src comp="1267" pin="2"/><net_sink comp="1272" pin=1"/></net>

<net id="1284"><net_src comp="150" pin="0"/><net_sink comp="1278" pin=0"/></net>

<net id="1285"><net_src comp="1272" pin="2"/><net_sink comp="1278" pin=1"/></net>

<net id="1286"><net_src comp="152" pin="0"/><net_sink comp="1278" pin=2"/></net>

<net id="1287"><net_src comp="138" pin="0"/><net_sink comp="1278" pin=3"/></net>

<net id="1292"><net_src comp="1258" pin="1"/><net_sink comp="1288" pin=0"/></net>

<net id="1297"><net_src comp="1254" pin="1"/><net_sink comp="1293" pin=1"/></net>

<net id="1302"><net_src comp="1293" pin="2"/><net_sink comp="1298" pin=0"/></net>

<net id="1303"><net_src comp="1288" pin="2"/><net_sink comp="1298" pin=1"/></net>

<net id="1310"><net_src comp="150" pin="0"/><net_sink comp="1304" pin=0"/></net>

<net id="1311"><net_src comp="1298" pin="2"/><net_sink comp="1304" pin=1"/></net>

<net id="1312"><net_src comp="152" pin="0"/><net_sink comp="1304" pin=2"/></net>

<net id="1313"><net_src comp="138" pin="0"/><net_sink comp="1304" pin=3"/></net>

<net id="1318"><net_src comp="163" pin="7"/><net_sink comp="1314" pin=0"/></net>

<net id="1319"><net_src comp="1278" pin="4"/><net_sink comp="1314" pin=1"/></net>

<net id="1320"><net_src comp="1314" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="1325"><net_src comp="176" pin="7"/><net_sink comp="1321" pin=0"/></net>

<net id="1326"><net_src comp="1304" pin="4"/><net_sink comp="1321" pin=1"/></net>

<net id="1327"><net_src comp="1321" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="1332"><net_src comp="163" pin="7"/><net_sink comp="1328" pin=0"/></net>

<net id="1333"><net_src comp="1278" pin="4"/><net_sink comp="1328" pin=1"/></net>

<net id="1334"><net_src comp="1328" pin="2"/><net_sink comp="213" pin=4"/></net>

<net id="1339"><net_src comp="176" pin="7"/><net_sink comp="1335" pin=0"/></net>

<net id="1340"><net_src comp="1304" pin="4"/><net_sink comp="1335" pin=1"/></net>

<net id="1341"><net_src comp="1335" pin="2"/><net_sink comp="226" pin=4"/></net>

<net id="1348"><net_src comp="332" pin="2"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="1353"><net_src comp="338" pin="2"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="1358"><net_src comp="562" pin="4"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="1363"><net_src comp="572" pin="3"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="1368"><net_src comp="580" pin="1"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="1373"><net_src comp="584" pin="2"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="1378"><net_src comp="635" pin="3"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="1380"><net_src comp="1375" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="1384"><net_src comp="288" pin="9"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="1389"><net_src comp="307" pin="9"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="1394"><net_src comp="644" pin="1"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="1399"><net_src comp="1206" pin="1"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1401"><net_src comp="1396" pin="1"/><net_sink comp="1288" pin=1"/></net>

<net id="1405"><net_src comp="1210" pin="1"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1407"><net_src comp="1402" pin="1"/><net_sink comp="1293" pin=0"/></net>

<net id="1411"><net_src comp="1224" pin="2"/><net_sink comp="1408" pin=0"/></net>

<net id="1415"><net_src comp="1236" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="1417"><net_src comp="1412" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="1421"><net_src comp="156" pin="3"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="1426"><net_src comp="169" pin="3"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="1431"><net_src comp="1242" pin="1"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="1433"><net_src comp="1428" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="1437"><net_src comp="182" pin="3"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="1442"><net_src comp="194" pin="3"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="1447"><net_src comp="1248" pin="2"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="282" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Out_R_V | {7 }
	Port: Out_I_V | {7 }
	Port: ref_4oPi_table_256_V | {}
	Port: fourth_order_double_4 | {}
	Port: fourth_order_double_5 | {}
	Port: fourth_order_double_6 | {}
	Port: fourth_order_double_7 | {}
	Port: fourth_order_double_s | {}
 - Input state : 
	Port: fft_stage85 : X_R_V | {6 7 }
	Port: fft_stage85 : X_I_V | {6 7 }
	Port: fft_stage85 : ref_4oPi_table_256_V | {3 4 }
	Port: fft_stage85 : fourth_order_double_4 | {3 4 }
	Port: fft_stage85 : fourth_order_double_5 | {3 4 }
	Port: fft_stage85 : fourth_order_double_6 | {3 4 }
	Port: fft_stage85 : fourth_order_double_7 | {3 4 }
	Port: fft_stage85 : fourth_order_double_s | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln47 : 1
		j : 1
		br_ln47 : 2
		icmp_ln885 : 1
		tmp_V_9 : 1
		zext_ln889 : 2
		p_Result_s : 3
		p_Result_103 : 4
		l : 5
		sub_ln894 : 6
		trunc_ln894 : 7
		lsb_index : 7
		tmp : 8
		icmp_ln897 : 9
		trunc_ln897 : 7
		sub_ln897 : 8
		zext_ln897 : 9
		lshr_ln897 : 10
		p_Result_96 : 11
		icmp_ln897_1 : 11
		a : 12
		tmp_46 : 8
		xor_ln899 : 9
		add_ln899 : 8
		p_Result_97 : 9
		and_ln899 : 9
		or_ln899 : 12
		or_ln : 12
		m : 2
		zext_ln907_6 : 2
		icmp_ln908 : 8
		add_ln908 : 7
		lshr_ln908 : 8
		zext_ln908 : 9
		sub_ln908 : 7
		zext_ln908_1 : 8
		shl_ln908 : 9
		m_27 : 10
		zext_ln911 : 13
		m_28 : 14
		m_s : 15
		tmp_47 : 15
		trunc_ln893 : 6
		a_V : 1
	State 3
		add_ln915 : 1
		tmp_5 : 2
		p_Result_104 : 3
		bitcast_ln729 : 4
		select_ln885 : 5
		v_assign : 6
		v_assign_6 : 6
	State 4
	State 5
		trunc_ln556 : 1
		p_Result_105 : 1
		exp_tmp_V : 1
		zext_ln461_1 : 2
		trunc_ln565 : 1
		tmp_6 : 2
		p_Result_106 : 3
		man_V_26 : 4
		man_V_27 : 5
		icmp_ln571_1 : 2
		F2 : 3
		icmp_ln581_1 : 4
		add_ln581_1 : 4
		sub_ln581_1 : 4
		sh_amt : 5
		sext_ln581 : 6
		sext_ln581_16 : 6
		icmp_ln582_1 : 4
		trunc_ln583 : 6
		icmp_ln585_1 : 6
		icmp_ln603_1 : 6
		zext_ln586_1 : 7
		ashr_ln586_1 : 8
		trunc_ln586 : 9
		tmp_49 : 1
		select_ln588 : 2
		shl_ln604_1 : 7
		xor_ln571 : 3
		and_ln582 : 5
		or_ln582 : 5
		xor_ln582 : 5
		and_ln581 : 5
		xor_ln585 : 7
		and_ln585 : 5
		and_ln585_16 : 5
		or_ln581 : 5
		xor_ln581 : 5
		and_ln603 : 5
		select_ln603 : 10
		or_ln603 : 5
		select_ln603_36 : 5
		or_ln603_26 : 5
		select_ln603_37 : 11
		or_ln603_27 : 5
		c_V : 12
		trunc_ln556_6 : 1
		p_Result_107 : 1
		exp_tmp_V_6 : 1
		zext_ln461 : 2
		trunc_ln565_6 : 1
		tmp_7 : 2
		p_Result_108 : 3
		man_V_29 : 4
		man_V_30 : 5
		icmp_ln571 : 2
		F2_6 : 3
		icmp_ln581 : 4
		add_ln581 : 4
		sub_ln581 : 4
		sh_amt_6 : 5
		sext_ln581_17 : 6
		sext_ln581_18 : 6
		icmp_ln582 : 4
		trunc_ln583_6 : 6
		icmp_ln585 : 6
		icmp_ln603 : 6
		zext_ln586 : 7
		ashr_ln586 : 8
		trunc_ln586_6 : 9
		tmp_51 : 1
		select_ln588_6 : 2
		shl_ln604 : 7
		xor_ln571_6 : 3
		and_ln582_6 : 5
		or_ln582_6 : 5
		xor_ln582_6 : 5
		and_ln581_6 : 5
		xor_ln585_6 : 7
		and_ln585_17 : 5
		and_ln585_18 : 5
		or_ln581_6 : 5
		xor_ln581_6 : 5
		and_ln603_6 : 5
		select_ln603_39 : 10
		or_ln603_28 : 5
		select_ln603_40 : 5
		or_ln603_29 : 5
		select_ln603_41 : 11
		or_ln603_30 : 5
		s_V : 12
		sext_ln1118 : 13
		sext_ln1118_16 : 13
	State 6
		tmp_52 : 1
		icmp_ln53 : 2
		br_ln53 : 3
		i_lower : 1
		sext_ln55 : 2
		X_R_V_addr : 3
		X_R_V_load : 4
		X_I_V_addr : 3
		X_I_V_load : 4
		sext_ln57 : 1
		X_R_V_addr_6 : 2
		p_Val2_88 : 3
		X_I_V_addr_6 : 2
		p_Val2_90 : 3
		i_8 : 1
	State 7
		sext_ln1118_17 : 1
		sext_ln1118_18 : 1
		mul_ln700 : 2
		mul_ln1193 : 2
		ret_V : 3
		temp_R_V : 4
		mul_ln700_6 : 2
		mul_ln1192 : 2
		ret_V_18 : 3
		temp_I_V : 4
		sub_ln703 : 5
		store_ln57 : 6
		sub_ln703_1 : 5
		store_ln58 : 6
		add_ln703 : 5
		store_ln59 : 6
		add_ln703_1 : 5
		store_ln60 : 6
		empty : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_sin_or_cos_double_s_fu_288 |    0    |    26   | 12.6143 |   2432  |   4609  |    0    |
|          | grp_sin_or_cos_double_s_fu_307 |    0    |    26   | 12.6143 |   2432  |   4609  |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |           m_27_fu_544          |    0    |    0    |    0    |    0    |    56   |    0    |
|          |       select_ln915_fu_593      |    0    |    0    |    0    |    0    |    11   |    0    |
|          |       select_ln885_fu_635      |    0    |    0    |    0    |    0    |    56   |    0    |
|          |         man_V_27_fu_699        |    0    |    0    |    0    |    0    |    55   |    0    |
|          |          sh_amt_fu_737         |    0    |    0    |    0    |    0    |    12   |    0    |
|          |       select_ln588_fu_797      |    0    |    0    |    0    |    0    |    22   |    0    |
|          |       select_ln603_fu_877      |    0    |    0    |    0    |    0    |    22   |    0    |
|          |     select_ln603_36_fu_891     |    0    |    0    |    0    |    0    |    22   |    0    |
|  select  |     select_ln603_37_fu_905     |    0    |    0    |    0    |    0    |    22   |    0    |
|          |           c_V_fu_919           |    0    |    0    |    0    |    0    |    22   |    0    |
|          |         man_V_30_fu_978        |    0    |    0    |    0    |    0    |    55   |    0    |
|          |        sh_amt_6_fu_1016        |    0    |    0    |    0    |    0    |    12   |    0    |
|          |     select_ln588_6_fu_1076     |    0    |    0    |    0    |    0    |    22   |    0    |
|          |     select_ln603_39_fu_1156    |    0    |    0    |    0    |    0    |    22   |    0    |
|          |     select_ln603_40_fu_1170    |    0    |    0    |    0    |    0    |    22   |    0    |
|          |     select_ln603_41_fu_1184    |    0    |    0    |    0    |    0    |    22   |    0    |
|          |           s_V_fu_1198          |    0    |    0    |    0    |    0    |    22   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |            j_fu_332            |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        lsb_index_fu_390        |    0    |    0    |    0    |    0    |    39   |    0    |
|          |        add_ln899_fu_464        |    0    |    0    |    0    |    0    |    29   |    0    |
|          |        add_ln908_fu_512        |    0    |    0    |    0    |    0    |    39   |    0    |
|          |           m_28_fu_556          |    0    |    0    |    0    |    0    |    71   |    0    |
|          |           a_V_fu_584           |    0    |    0    |    0    |    0    |    21   |    0    |
|    add   |        add_ln915_fu_605        |    0    |    0    |    0    |    0    |    21   |    0    |
|          |       add_ln581_1_fu_725       |    0    |    0    |    0    |    0    |    19   |    0    |
|          |        add_ln581_fu_1004       |    0    |    0    |    0    |    0    |    19   |    0    |
|          |         i_lower_fu_1230        |    0    |    0    |    0    |    0    |    39   |    0    |
|          |           i_8_fu_1248          |    0    |    0    |    0    |    0    |    39   |    0    |
|          |        ret_V_18_fu_1298        |    0    |    0    |    0    |    0    |    40   |    0    |
|          |        add_ln703_fu_1328       |    0    |    0    |    0    |    0    |    29   |    0    |
|          |       add_ln703_1_fu_1335      |    0    |    0    |    0    |    0    |    29   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |         tmp_V_9_fu_344         |    0    |    0    |    0    |    0    |    21   |    0    |
|          |        sub_ln894_fu_380        |    0    |    0    |    0    |    0    |    39   |    0    |
|          |        sub_ln897_fu_416        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        sub_ln908_fu_528        |    0    |    0    |    0    |    0    |    39   |    0    |
|          |        sub_ln915_fu_600        |    0    |    0    |    0    |    0    |    21   |    0    |
|          |         man_V_26_fu_693        |    0    |    0    |    0    |    0    |    60   |    0    |
|    sub   |            F2_fu_713           |    0    |    0    |    0    |    0    |    19   |    0    |
|          |       sub_ln581_1_fu_731       |    0    |    0    |    0    |    0    |    19   |    0    |
|          |         man_V_29_fu_972        |    0    |    0    |    0    |    0    |    60   |    0    |
|          |           F2_6_fu_992          |    0    |    0    |    0    |    0    |    19   |    0    |
|          |        sub_ln581_fu_1010       |    0    |    0    |    0    |    0    |    19   |    0    |
|          |          ret_V_fu_1272         |    0    |    0    |    0    |    0    |    40   |    0    |
|          |        sub_ln703_fu_1314       |    0    |    0    |    0    |    0    |    29   |    0    |
|          |       sub_ln703_1_fu_1321      |    0    |    0    |    0    |    0    |    29   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   ashr   |       ashr_ln586_1_fu_779      |    0    |    0    |    0    |    0    |   167   |    0    |
|          |       ashr_ln586_fu_1058       |    0    |    0    |    0    |    0    |   167   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        icmp_ln47_fu_326        |    0    |    0    |    0    |    0    |    11   |    0    |
|          |        icmp_ln885_fu_338       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln897_fu_406       |    0    |    0    |    0    |    0    |    20   |    0    |
|          |       icmp_ln897_1_fu_438      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln908_fu_506       |    0    |    0    |    0    |    0    |    20   |    0    |
|          |       icmp_ln571_1_fu_707      |    0    |    0    |    0    |    0    |    29   |    0    |
|          |       icmp_ln581_1_fu_719      |    0    |    0    |    0    |    0    |    13   |    0    |
|   icmp   |       icmp_ln582_1_fu_753      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       icmp_ln585_1_fu_763      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       icmp_ln603_1_fu_769      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln571_fu_986       |    0    |    0    |    0    |    0    |    29   |    0    |
|          |        icmp_ln581_fu_998       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       icmp_ln582_fu_1032       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       icmp_ln585_fu_1042       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       icmp_ln603_fu_1048       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln53_fu_1224       |    0    |    0    |    0    |    0    |    20   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        shl_ln908_fu_538        |    0    |    0    |    0    |    0    |   101   |    0    |
|    shl   |       shl_ln604_1_fu_805       |    0    |    0    |    0    |    0    |    61   |    0    |
|          |        shl_ln604_fu_1084       |    0    |    0    |    0    |    0    |    61   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   lshr   |        lshr_ln897_fu_426       |    0    |    0    |    0    |    0    |    11   |    0    |
|          |        lshr_ln908_fu_518       |    0    |    0    |    0    |    0    |   101   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        mul_ln700_fu_1262       |    0    |    2    |    0    |    0    |    23   |    0    |
|    mul   |       mul_ln1193_fu_1267       |    0    |    2    |    0    |    0    |    23   |    0    |
|          |       mul_ln700_6_fu_1288      |    0    |    2    |    0    |    0    |    23   |    0    |
|          |       mul_ln1192_fu_1293       |    0    |    2    |    0    |    0    |    23   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   cttz   |            l_fu_372            |    0    |    0    |    0    |    40   |    36   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |       p_Result_96_fu_432       |    0    |    0    |    0    |    0    |    22   |    0    |
|          |            a_fu_444            |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        and_ln899_fu_478        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        and_ln582_fu_817        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        and_ln581_fu_835        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        and_ln585_fu_847        |    0    |    0    |    0    |    0    |    2    |    0    |
|    and   |       and_ln585_16_fu_853      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        and_ln603_fu_871        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       and_ln582_6_fu_1096      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       and_ln581_6_fu_1114      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |      and_ln585_17_fu_1126      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |      and_ln585_18_fu_1132      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       and_ln603_6_fu_1150      |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |         or_ln899_fu_484        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |         or_ln582_fu_823        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |         or_ln581_fu_859        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |         or_ln603_fu_885        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       or_ln603_26_fu_899       |    0    |    0    |    0    |    0    |    2    |    0    |
|    or    |       or_ln603_27_fu_913       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       or_ln582_6_fu_1102       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       or_ln581_6_fu_1138       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       or_ln603_28_fu_1164      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       or_ln603_29_fu_1178      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       or_ln603_30_fu_1192      |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        xor_ln899_fu_458        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        xor_ln571_fu_811        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        xor_ln582_fu_829        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        xor_ln585_fu_841        |    0    |    0    |    0    |    0    |    2    |    0    |
|    xor   |        xor_ln581_fu_865        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       xor_ln571_6_fu_1090      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       xor_ln582_6_fu_1108      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       xor_ln585_6_fu_1120      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       xor_ln581_6_fu_1144      |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        zext_ln889_fu_350       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln897_fu_422       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            m_fu_498            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln907_6_fu_502      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln908_fu_524       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln908_1_fu_534      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln911_fu_552       |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |           m_31_fu_590          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln891_fu_644       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln461_1_fu_673      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_Result_106_fu_689      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln586_1_fu_775      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln461_fu_952       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_Result_108_fu_968      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln586_fu_1054       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        p_Result_s_fu_354       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_fu_396           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           m_s_fu_562           |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|        exp_tmp_V_fu_663        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       exp_tmp_V_6_fu_942       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_52_fu_1214         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        temp_R_V_fu_1278        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        temp_I_V_fu_1304        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |       p_Result_103_fu_364      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          or_ln_fu_490          |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|          tmp_5_fu_611          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_6_fu_681          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_7_fu_960          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |       trunc_ln894_fu_386       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln897_fu_412       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln893_fu_580       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln556_fu_651       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln565_fu_677       |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |       trunc_ln583_fu_759       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln586_fu_785       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln556_6_fu_930      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln565_6_fu_956      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln583_6_fu_1038     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln586_6_fu_1064     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |          tmp_46_fu_450         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_Result_97_fu_470       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_47_fu_572         |    0    |    0    |    0    |    0    |    0    |    0    |
| bitselect|       p_Result_105_fu_655      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_49_fu_789         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_Result_107_fu_934      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_51_fu_1068         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|  partset |       p_Result_104_fu_619      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        sext_ln581_fu_745       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      sext_ln581_16_fu_749      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      sext_ln581_17_fu_1024     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      sext_ln581_18_fu_1028     |    0    |    0    |    0    |    0    |    0    |    0    |
|   sext   |       sext_ln1118_fu_1206      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     sext_ln1118_16_fu_1210     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        sext_ln55_fu_1236       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        sext_ln57_fu_1242       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     sext_ln1118_17_fu_1254     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     sext_ln1118_18_fu_1258     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                |    0    |    60   | 25.2285 |   4904  |  11715  |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| X_I_V_addr_6_reg_1439 |   10   |
|  X_I_V_addr_reg_1423  |   10   |
| X_R_V_addr_6_reg_1434 |   10   |
|  X_R_V_addr_reg_1418  |   10   |
|      a_V_reg_1370     |   14   |
|      i_0_reg_279      |   32   |
|      i_8_reg_1444     |   32   |
|       i_reg_267       |    5   |
|   icmp_ln53_reg_1408  |    1   |
|  icmp_ln885_reg_1350  |    1   |
|       j_reg_1345      |    5   |
|      m_s_reg_1355     |   63   |
| select_ln885_reg_1375 |   64   |
|sext_ln1118_16_reg_1402|   33   |
|  sext_ln1118_reg_1396 |   33   |
|   sext_ln55_reg_1412  |   64   |
|   sext_ln57_reg_1428  |   64   |
|    tmp_47_reg_1360    |    1   |
|     tmp_V_reg_256     |   14   |
|  trunc_ln893_reg_1365 |   11   |
|  v_assign_6_reg_1386  |   64   |
|   v_assign_reg_1381   |   64   |
|  zext_ln891_reg_1391  |   32   |
+-----------------------+--------+
|         Total         |   637  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_163       |  p0  |   2  |  10  |   20   ||    9    |
|        grp_access_fu_163       |  p2  |   2  |   0  |    0   ||    9    |
|        grp_access_fu_176       |  p0  |   2  |  10  |   20   ||    9    |
|        grp_access_fu_176       |  p2  |   2  |   0  |    0   ||    9    |
|            i_reg_267           |  p0  |   2  |   5  |   10   ||    9    |
| grp_sin_or_cos_double_s_fu_288 |  p1  |   2  |  64  |   128  ||    9    |
| grp_sin_or_cos_double_s_fu_307 |  p1  |   2  |  64  |   128  ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   306  ||  5.285  ||    63   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   60   |   25   |  4904  |  11715 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    5   |    -   |   63   |    -   |
|  Register |    -   |    -   |    -   |   637  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   60   |   30   |  5541  |  11778 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
