--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2983 paths analyzed, 711 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.796ns.
--------------------------------------------------------------------------------
Slack:                  15.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_8 (FF)
  Destination:          ctr/M_ctr_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.800ns (Levels of Logic = 3)
  Clock Path Skew:      0.039ns (0.698 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_8 to ctr/M_ctr_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.AQ       Tcko                  0.430   ctr/M_ctr_q[11]
                                                       ctr/M_ctr_q_8
    SLICE_X6Y44.A2       net (fanout=2)        1.163   ctr/M_ctr_q[8]
    SLICE_X6Y44.A        Tilo                  0.235   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>3
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>4
    SLICE_X6Y46.A1       net (fanout=3)        0.879   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>3
    SLICE_X6Y46.A        Tilo                  0.235   ctr/M_ctr_q[18]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>7_2
    SLICE_X6Y50.C3       net (fanout=14)       0.855   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>71
    SLICE_X6Y50.C        Tilo                  0.235   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_31_glue_set
    SLICE_X6Y50.AX       net (fanout=1)        0.654   ctr/M_ctr_q_31_glue_set
    SLICE_X6Y50.CLK      Tdick                 0.114   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_31
    -------------------------------------------------  ---------------------------
    Total                                      4.800ns (1.249ns logic, 3.551ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  15.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_1 (FF)
  Destination:          ctr/M_ctr_q_30_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.696ns (Levels of Logic = 9)
  Clock Path Skew:      0.037ns (0.698 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_1 to ctr/M_ctr_q_30_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.AQ       Tcko                  0.476   ctr/M_ctr_q[3]
                                                       ctr/M_ctr_q_1
    SLICE_X4Y42.B3       net (fanout=2)        1.031   ctr/M_ctr_q[1]
    SLICE_X4Y42.COUT     Topcyb                0.483   ctr/Mcount_M_ctr_q_cy[3]
                                                       ctr/Mcount_M_ctr_q_lut<1>_INV_0
                                                       ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X4Y43.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X4Y43.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[7]
                                                       ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X4Y44.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X4Y44.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[11]
                                                       ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X4Y45.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X4Y45.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[15]
                                                       ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X4Y46.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X4Y46.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[19]
                                                       ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X4Y47.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[23]
                                                       ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X4Y48.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X4Y48.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[27]
                                                       ctr/Mcount_M_ctr_q_cy<27>
    SLICE_X4Y49.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[27]
    SLICE_X4Y49.CMUX     Tcinc                 0.279   ctr/Mcount_M_ctr_q_cy[31]
                                                       ctr/Mcount_M_ctr_q_cy<31>
    SLICE_X6Y48.C3       net (fanout=1)        0.648   ctr/Result[30]
    SLICE_X6Y48.C        Tilo                  0.235   M_ctr_value[4]
                                                       ctr/M_ctr_q_30_rstpot
    SLICE_X7Y50.AX       net (fanout=1)        0.851   ctr/M_ctr_q_30_rstpot
    SLICE_X7Y50.CLK      Tdick                 0.114   ctr/M_ctr_q_30_1
                                                       ctr/M_ctr_q_30_1
    -------------------------------------------------  ---------------------------
    Total                                      4.696ns (2.145ns logic, 2.551ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack:                  15.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_3 (FF)
  Destination:          ctr/M_ctr_q_30_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.679ns (Levels of Logic = 9)
  Clock Path Skew:      0.037ns (0.698 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_3 to ctr/M_ctr_q_30_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.DQ       Tcko                  0.476   ctr/M_ctr_q[3]
                                                       ctr/M_ctr_q_3
    SLICE_X4Y42.D2       net (fanout=2)        1.185   ctr/M_ctr_q[3]
    SLICE_X4Y42.COUT     Topcyd                0.312   ctr/Mcount_M_ctr_q_cy[3]
                                                       ctr/Mcount_M_ctr_q_lut<3>_INV_0
                                                       ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X4Y43.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X4Y43.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[7]
                                                       ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X4Y44.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X4Y44.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[11]
                                                       ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X4Y45.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X4Y45.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[15]
                                                       ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X4Y46.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X4Y46.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[19]
                                                       ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X4Y47.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[23]
                                                       ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X4Y48.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X4Y48.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[27]
                                                       ctr/Mcount_M_ctr_q_cy<27>
    SLICE_X4Y49.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[27]
    SLICE_X4Y49.CMUX     Tcinc                 0.279   ctr/Mcount_M_ctr_q_cy[31]
                                                       ctr/Mcount_M_ctr_q_cy<31>
    SLICE_X6Y48.C3       net (fanout=1)        0.648   ctr/Result[30]
    SLICE_X6Y48.C        Tilo                  0.235   M_ctr_value[4]
                                                       ctr/M_ctr_q_30_rstpot
    SLICE_X7Y50.AX       net (fanout=1)        0.851   ctr/M_ctr_q_30_rstpot
    SLICE_X7Y50.CLK      Tdick                 0.114   ctr/M_ctr_q_30_1
                                                       ctr/M_ctr_q_30_1
    -------------------------------------------------  ---------------------------
    Total                                      4.679ns (1.974ns logic, 2.705ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack:                  15.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_30_1 (FF)
  Destination:          ctr/M_ctr_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.518ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_30_1 to ctr/M_ctr_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y50.AQ       Tcko                  0.430   ctr/M_ctr_q_30_1
                                                       ctr/M_ctr_q_30_1
    SLICE_X6Y50.A5       net (fanout=1)        0.822   ctr/M_ctr_q_30_1
    SLICE_X6Y50.A        Tilo                  0.235   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>6
    SLICE_X6Y46.A2       net (fanout=3)        0.938   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>5
    SLICE_X6Y46.A        Tilo                  0.235   ctr/M_ctr_q[18]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>7_2
    SLICE_X6Y50.C3       net (fanout=14)       0.855   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>71
    SLICE_X6Y50.C        Tilo                  0.235   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_31_glue_set
    SLICE_X6Y50.AX       net (fanout=1)        0.654   ctr/M_ctr_q_31_glue_set
    SLICE_X6Y50.CLK      Tdick                 0.114   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_31
    -------------------------------------------------  ---------------------------
    Total                                      4.518ns (1.249ns logic, 3.269ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  15.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_1 (FF)
  Destination:          ctr/M_ctr_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.523ns (Levels of Logic = 9)
  Clock Path Skew:      0.037ns (0.698 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_1 to ctr/M_ctr_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.AQ       Tcko                  0.476   ctr/M_ctr_q[3]
                                                       ctr/M_ctr_q_1
    SLICE_X4Y42.B3       net (fanout=2)        1.031   ctr/M_ctr_q[1]
    SLICE_X4Y42.COUT     Topcyb                0.483   ctr/Mcount_M_ctr_q_cy[3]
                                                       ctr/Mcount_M_ctr_q_lut<1>_INV_0
                                                       ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X4Y43.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X4Y43.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[7]
                                                       ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X4Y44.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X4Y44.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[11]
                                                       ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X4Y45.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X4Y45.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[15]
                                                       ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X4Y46.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X4Y46.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[19]
                                                       ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X4Y47.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[23]
                                                       ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X4Y48.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X4Y48.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[27]
                                                       ctr/Mcount_M_ctr_q_cy<27>
    SLICE_X4Y49.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[27]
    SLICE_X4Y49.DMUX     Tcind                 0.320   ctr/Mcount_M_ctr_q_cy[31]
                                                       ctr/Mcount_M_ctr_q_cy<31>
    SLICE_X6Y50.C4       net (fanout=1)        0.631   ctr/Result[31]
    SLICE_X6Y50.C        Tilo                  0.235   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_31_glue_set
    SLICE_X6Y50.AX       net (fanout=1)        0.654   ctr/M_ctr_q_31_glue_set
    SLICE_X6Y50.CLK      Tdick                 0.114   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_31
    -------------------------------------------------  ---------------------------
    Total                                      4.523ns (2.186ns logic, 2.337ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack:                  15.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_3 (FF)
  Destination:          ctr/M_ctr_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.506ns (Levels of Logic = 9)
  Clock Path Skew:      0.037ns (0.698 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_3 to ctr/M_ctr_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.DQ       Tcko                  0.476   ctr/M_ctr_q[3]
                                                       ctr/M_ctr_q_3
    SLICE_X4Y42.D2       net (fanout=2)        1.185   ctr/M_ctr_q[3]
    SLICE_X4Y42.COUT     Topcyd                0.312   ctr/Mcount_M_ctr_q_cy[3]
                                                       ctr/Mcount_M_ctr_q_lut<3>_INV_0
                                                       ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X4Y43.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X4Y43.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[7]
                                                       ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X4Y44.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X4Y44.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[11]
                                                       ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X4Y45.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X4Y45.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[15]
                                                       ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X4Y46.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X4Y46.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[19]
                                                       ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X4Y47.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[23]
                                                       ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X4Y48.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X4Y48.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[27]
                                                       ctr/Mcount_M_ctr_q_cy<27>
    SLICE_X4Y49.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[27]
    SLICE_X4Y49.DMUX     Tcind                 0.320   ctr/Mcount_M_ctr_q_cy[31]
                                                       ctr/Mcount_M_ctr_q_cy<31>
    SLICE_X6Y50.C4       net (fanout=1)        0.631   ctr/Result[31]
    SLICE_X6Y50.C        Tilo                  0.235   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_31_glue_set
    SLICE_X6Y50.AX       net (fanout=1)        0.654   ctr/M_ctr_q_31_glue_set
    SLICE_X6Y50.CLK      Tdick                 0.114   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_31
    -------------------------------------------------  ---------------------------
    Total                                      4.506ns (2.015ns logic, 2.491ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack:                  15.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_8 (FF)
  Destination:          ctr/M_ctr_q_32_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.476ns (Levels of Logic = 4)
  Clock Path Skew:      0.039ns (0.698 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_8 to ctr/M_ctr_q_32_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.AQ       Tcko                  0.430   ctr/M_ctr_q[11]
                                                       ctr/M_ctr_q_8
    SLICE_X6Y44.A2       net (fanout=2)        1.163   ctr/M_ctr_q[8]
    SLICE_X6Y44.A        Tilo                  0.235   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>3
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>4
    SLICE_X6Y46.A1       net (fanout=3)        0.879   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>3
    SLICE_X6Y46.A        Tilo                  0.235   ctr/M_ctr_q[18]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>7_2
    SLICE_X6Y50.B6       net (fanout=14)       0.610   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>71
    SLICE_X6Y50.B        Tilo                  0.235   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_32_glue_set
    SLICE_X6Y50.A3       net (fanout=1)        0.468   ctr/M_ctr_q_32_glue_set
    SLICE_X6Y50.CLK      Tas                   0.221   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_32_glue_set_rt
                                                       ctr/M_ctr_q_32_1
    -------------------------------------------------  ---------------------------
    Total                                      4.476ns (1.356ns logic, 3.120ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  15.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_1 (FF)
  Destination:          ctr/M_ctr_q_32_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.439ns (Levels of Logic = 11)
  Clock Path Skew:      0.037ns (0.698 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_1 to ctr/M_ctr_q_32_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.AQ       Tcko                  0.476   ctr/M_ctr_q[3]
                                                       ctr/M_ctr_q_1
    SLICE_X4Y42.B3       net (fanout=2)        1.031   ctr/M_ctr_q[1]
    SLICE_X4Y42.COUT     Topcyb                0.483   ctr/Mcount_M_ctr_q_cy[3]
                                                       ctr/Mcount_M_ctr_q_lut<1>_INV_0
                                                       ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X4Y43.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X4Y43.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[7]
                                                       ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X4Y44.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X4Y44.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[11]
                                                       ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X4Y45.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X4Y45.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[15]
                                                       ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X4Y46.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X4Y46.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[19]
                                                       ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X4Y47.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[23]
                                                       ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X4Y48.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X4Y48.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[27]
                                                       ctr/Mcount_M_ctr_q_cy<27>
    SLICE_X4Y49.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[27]
    SLICE_X4Y49.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[31]
                                                       ctr/Mcount_M_ctr_q_cy<31>
    SLICE_X4Y50.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[31]
    SLICE_X4Y50.AMUX     Tcina                 0.220   ctr/Result[32]
                                                       ctr/Mcount_M_ctr_q_xor<32>
    SLICE_X6Y50.B3       net (fanout=1)        0.630   ctr/Result[32]
    SLICE_X6Y50.B        Tilo                  0.235   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_32_glue_set
    SLICE_X6Y50.A3       net (fanout=1)        0.468   ctr/M_ctr_q_32_glue_set
    SLICE_X6Y50.CLK      Tas                   0.221   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_32_glue_set_rt
                                                       ctr/M_ctr_q_32_1
    -------------------------------------------------  ---------------------------
    Total                                      4.439ns (2.286ns logic, 2.153ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack:                  15.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_3 (FF)
  Destination:          ctr/M_ctr_q_32_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.422ns (Levels of Logic = 11)
  Clock Path Skew:      0.037ns (0.698 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_3 to ctr/M_ctr_q_32_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.DQ       Tcko                  0.476   ctr/M_ctr_q[3]
                                                       ctr/M_ctr_q_3
    SLICE_X4Y42.D2       net (fanout=2)        1.185   ctr/M_ctr_q[3]
    SLICE_X4Y42.COUT     Topcyd                0.312   ctr/Mcount_M_ctr_q_cy[3]
                                                       ctr/Mcount_M_ctr_q_lut<3>_INV_0
                                                       ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X4Y43.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X4Y43.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[7]
                                                       ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X4Y44.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X4Y44.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[11]
                                                       ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X4Y45.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X4Y45.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[15]
                                                       ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X4Y46.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X4Y46.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[19]
                                                       ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X4Y47.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[23]
                                                       ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X4Y48.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X4Y48.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[27]
                                                       ctr/Mcount_M_ctr_q_cy<27>
    SLICE_X4Y49.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[27]
    SLICE_X4Y49.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[31]
                                                       ctr/Mcount_M_ctr_q_cy<31>
    SLICE_X4Y50.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[31]
    SLICE_X4Y50.AMUX     Tcina                 0.220   ctr/Result[32]
                                                       ctr/Mcount_M_ctr_q_xor<32>
    SLICE_X6Y50.B3       net (fanout=1)        0.630   ctr/Result[32]
    SLICE_X6Y50.B        Tilo                  0.235   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_32_glue_set
    SLICE_X6Y50.A3       net (fanout=1)        0.468   ctr/M_ctr_q_32_glue_set
    SLICE_X6Y50.CLK      Tas                   0.221   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_32_glue_set_rt
                                                       ctr/M_ctr_q_32_1
    -------------------------------------------------  ---------------------------
    Total                                      4.422ns (2.115ns logic, 2.307ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack:                  15.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_0 (FF)
  Destination:          ctr/M_ctr_q_30_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.421ns (Levels of Logic = 9)
  Clock Path Skew:      0.041ns (0.698 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_0 to ctr/M_ctr_q_30_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y43.AQ       Tcko                  0.476   M_ctr_q_0
                                                       ctr/M_ctr_q_0
    SLICE_X4Y42.A2       net (fanout=4)        0.765   M_ctr_q_0
    SLICE_X4Y42.COUT     Topcya                0.474   ctr/Mcount_M_ctr_q_cy[3]
                                                       M_ctr_q_0_rt
                                                       ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X4Y43.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X4Y43.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[7]
                                                       ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X4Y44.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X4Y44.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[11]
                                                       ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X4Y45.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X4Y45.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[15]
                                                       ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X4Y46.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X4Y46.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[19]
                                                       ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X4Y47.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[23]
                                                       ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X4Y48.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X4Y48.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[27]
                                                       ctr/Mcount_M_ctr_q_cy<27>
    SLICE_X4Y49.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[27]
    SLICE_X4Y49.CMUX     Tcinc                 0.279   ctr/Mcount_M_ctr_q_cy[31]
                                                       ctr/Mcount_M_ctr_q_cy<31>
    SLICE_X6Y48.C3       net (fanout=1)        0.648   ctr/Result[30]
    SLICE_X6Y48.C        Tilo                  0.235   M_ctr_value[4]
                                                       ctr/M_ctr_q_30_rstpot
    SLICE_X7Y50.AX       net (fanout=1)        0.851   ctr/M_ctr_q_30_rstpot
    SLICE_X7Y50.CLK      Tdick                 0.114   ctr/M_ctr_q_30_1
                                                       ctr/M_ctr_q_30_1
    -------------------------------------------------  ---------------------------
    Total                                      4.421ns (2.136ns logic, 2.285ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack:                  15.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_32_1 (FF)
  Destination:          ctr/M_ctr_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.357ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_32_1 to ctr/M_ctr_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.AMUX     Tshcko                0.535   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_32_1
    SLICE_X6Y50.A1       net (fanout=1)        0.556   ctr/M_ctr_q_32_1
    SLICE_X6Y50.A        Tilo                  0.235   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>6
    SLICE_X6Y46.A2       net (fanout=3)        0.938   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>5
    SLICE_X6Y46.A        Tilo                  0.235   ctr/M_ctr_q[18]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>7_2
    SLICE_X6Y50.C3       net (fanout=14)       0.855   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>71
    SLICE_X6Y50.C        Tilo                  0.235   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_31_glue_set
    SLICE_X6Y50.AX       net (fanout=1)        0.654   ctr/M_ctr_q_31_glue_set
    SLICE_X6Y50.CLK      Tdick                 0.114   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_31
    -------------------------------------------------  ---------------------------
    Total                                      4.357ns (1.354ns logic, 3.003ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  15.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_17 (FF)
  Destination:          ctr/M_ctr_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.368ns (Levels of Logic = 3)
  Clock Path Skew:      0.036ns (0.698 - 0.662)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_17 to ctr/M_ctr_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y46.CQ       Tcko                  0.476   ctr/M_ctr_q[18]
                                                       ctr/M_ctr_q_17
    SLICE_X5Y45.A2       net (fanout=2)        0.788   ctr/M_ctr_q[17]
    SLICE_X5Y45.A        Tilo                  0.259   ctr/M_ctr_q[41]_GND_3_o_equal_2_o[41]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>1
    SLICE_X6Y46.A3       net (fanout=3)        0.752   ctr/M_ctr_q[41]_GND_3_o_equal_2_o[41]
    SLICE_X6Y46.A        Tilo                  0.235   ctr/M_ctr_q[18]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>7_2
    SLICE_X6Y50.C3       net (fanout=14)       0.855   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>71
    SLICE_X6Y50.C        Tilo                  0.235   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_31_glue_set
    SLICE_X6Y50.AX       net (fanout=1)        0.654   ctr/M_ctr_q_31_glue_set
    SLICE_X6Y50.CLK      Tdick                 0.114   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_31
    -------------------------------------------------  ---------------------------
    Total                                      4.368ns (1.319ns logic, 3.049ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  15.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_16 (FF)
  Destination:          ctr/M_ctr_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.365ns (Levels of Logic = 3)
  Clock Path Skew:      0.036ns (0.698 - 0.662)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_16 to ctr/M_ctr_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y46.BQ       Tcko                  0.476   ctr/M_ctr_q[18]
                                                       ctr/M_ctr_q_16
    SLICE_X5Y45.A1       net (fanout=2)        0.785   ctr/M_ctr_q[16]
    SLICE_X5Y45.A        Tilo                  0.259   ctr/M_ctr_q[41]_GND_3_o_equal_2_o[41]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>1
    SLICE_X6Y46.A3       net (fanout=3)        0.752   ctr/M_ctr_q[41]_GND_3_o_equal_2_o[41]
    SLICE_X6Y46.A        Tilo                  0.235   ctr/M_ctr_q[18]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>7_2
    SLICE_X6Y50.C3       net (fanout=14)       0.855   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>71
    SLICE_X6Y50.C        Tilo                  0.235   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_31_glue_set
    SLICE_X6Y50.AX       net (fanout=1)        0.654   ctr/M_ctr_q_31_glue_set
    SLICE_X6Y50.CLK      Tdick                 0.114   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_31
    -------------------------------------------------  ---------------------------
    Total                                      4.365ns (1.319ns logic, 3.046ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  15.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_29 (FF)
  Destination:          ctr/M_ctr_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.247ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.195 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_29 to ctr/M_ctr_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.BQ       Tcko                  0.476   M_ctr_value[4]
                                                       ctr/M_ctr_q_29
    SLICE_X6Y49.C1       net (fanout=10)       0.743   M_ctr_value[3]
    SLICE_X6Y49.C        Tilo                  0.235   M_ctr_value[1]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>5
    SLICE_X6Y46.A4       net (fanout=3)        0.700   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>4
    SLICE_X6Y46.A        Tilo                  0.235   ctr/M_ctr_q[18]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>7_2
    SLICE_X6Y50.C3       net (fanout=14)       0.855   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>71
    SLICE_X6Y50.C        Tilo                  0.235   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_31_glue_set
    SLICE_X6Y50.AX       net (fanout=1)        0.654   ctr/M_ctr_q_31_glue_set
    SLICE_X6Y50.CLK      Tdick                 0.114   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_31
    -------------------------------------------------  ---------------------------
    Total                                      4.247ns (1.295ns logic, 2.952ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  15.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_28 (FF)
  Destination:          ctr/M_ctr_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.215ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.195 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_28 to ctr/M_ctr_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.AQ       Tcko                  0.476   M_ctr_value[4]
                                                       ctr/M_ctr_q_28
    SLICE_X6Y49.C2       net (fanout=8)        0.711   M_ctr_value[2]
    SLICE_X6Y49.C        Tilo                  0.235   M_ctr_value[1]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>5
    SLICE_X6Y46.A4       net (fanout=3)        0.700   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>4
    SLICE_X6Y46.A        Tilo                  0.235   ctr/M_ctr_q[18]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>7_2
    SLICE_X6Y50.C3       net (fanout=14)       0.855   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>71
    SLICE_X6Y50.C        Tilo                  0.235   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_31_glue_set
    SLICE_X6Y50.AX       net (fanout=1)        0.654   ctr/M_ctr_q_31_glue_set
    SLICE_X6Y50.CLK      Tdick                 0.114   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_31
    -------------------------------------------------  ---------------------------
    Total                                      4.215ns (1.295ns logic, 2.920ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  15.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_0 (FF)
  Destination:          ctr/M_ctr_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.248ns (Levels of Logic = 9)
  Clock Path Skew:      0.041ns (0.698 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_0 to ctr/M_ctr_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y43.AQ       Tcko                  0.476   M_ctr_q_0
                                                       ctr/M_ctr_q_0
    SLICE_X4Y42.A2       net (fanout=4)        0.765   M_ctr_q_0
    SLICE_X4Y42.COUT     Topcya                0.474   ctr/Mcount_M_ctr_q_cy[3]
                                                       M_ctr_q_0_rt
                                                       ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X4Y43.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X4Y43.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[7]
                                                       ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X4Y44.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X4Y44.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[11]
                                                       ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X4Y45.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X4Y45.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[15]
                                                       ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X4Y46.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X4Y46.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[19]
                                                       ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X4Y47.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[23]
                                                       ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X4Y48.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X4Y48.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[27]
                                                       ctr/Mcount_M_ctr_q_cy<27>
    SLICE_X4Y49.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[27]
    SLICE_X4Y49.DMUX     Tcind                 0.320   ctr/Mcount_M_ctr_q_cy[31]
                                                       ctr/Mcount_M_ctr_q_cy<31>
    SLICE_X6Y50.C4       net (fanout=1)        0.631   ctr/Result[31]
    SLICE_X6Y50.C        Tilo                  0.235   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_31_glue_set
    SLICE_X6Y50.AX       net (fanout=1)        0.654   ctr/M_ctr_q_31_glue_set
    SLICE_X6Y50.CLK      Tdick                 0.114   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_31
    -------------------------------------------------  ---------------------------
    Total                                      4.248ns (2.177ns logic, 2.071ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack:                  15.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_30_1 (FF)
  Destination:          ctr/M_ctr_q_32_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.194ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_30_1 to ctr/M_ctr_q_32_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y50.AQ       Tcko                  0.430   ctr/M_ctr_q_30_1
                                                       ctr/M_ctr_q_30_1
    SLICE_X6Y50.A5       net (fanout=1)        0.822   ctr/M_ctr_q_30_1
    SLICE_X6Y50.A        Tilo                  0.235   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>6
    SLICE_X6Y46.A2       net (fanout=3)        0.938   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>5
    SLICE_X6Y46.A        Tilo                  0.235   ctr/M_ctr_q[18]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>7_2
    SLICE_X6Y50.B6       net (fanout=14)       0.610   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>71
    SLICE_X6Y50.B        Tilo                  0.235   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_32_glue_set
    SLICE_X6Y50.A3       net (fanout=1)        0.468   ctr/M_ctr_q_32_glue_set
    SLICE_X6Y50.CLK      Tas                   0.221   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_32_glue_set_rt
                                                       ctr/M_ctr_q_32_1
    -------------------------------------------------  ---------------------------
    Total                                      4.194ns (1.356ns logic, 2.838ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  15.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_4 (FF)
  Destination:          ctr/M_ctr_q_30_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.240ns (Levels of Logic = 8)
  Clock Path Skew:      0.041ns (0.698 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_4 to ctr/M_ctr_q_30_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y43.AQ       Tcko                  0.430   ctr/M_ctr_q[7]
                                                       ctr/M_ctr_q_4
    SLICE_X4Y43.A2       net (fanout=2)        0.726   ctr/M_ctr_q[4]
    SLICE_X4Y43.COUT     Topcya                0.474   ctr/Mcount_M_ctr_q_cy[7]
                                                       ctr/Mcount_M_ctr_q_lut<4>_INV_0
                                                       ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X4Y44.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X4Y44.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[11]
                                                       ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X4Y45.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X4Y45.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[15]
                                                       ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X4Y46.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X4Y46.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[19]
                                                       ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X4Y47.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[23]
                                                       ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X4Y48.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X4Y48.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[27]
                                                       ctr/Mcount_M_ctr_q_cy<27>
    SLICE_X4Y49.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[27]
    SLICE_X4Y49.CMUX     Tcinc                 0.279   ctr/Mcount_M_ctr_q_cy[31]
                                                       ctr/Mcount_M_ctr_q_cy<31>
    SLICE_X6Y48.C3       net (fanout=1)        0.648   ctr/Result[30]
    SLICE_X6Y48.C        Tilo                  0.235   M_ctr_value[4]
                                                       ctr/M_ctr_q_30_rstpot
    SLICE_X7Y50.AX       net (fanout=1)        0.851   ctr/M_ctr_q_30_rstpot
    SLICE_X7Y50.CLK      Tdick                 0.114   ctr/M_ctr_q_30_1
                                                       ctr/M_ctr_q_30_1
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (1.997ns logic, 2.243ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack:                  15.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_8 (FF)
  Destination:          ctr/M_ctr_q_30_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.230ns (Levels of Logic = 3)
  Clock Path Skew:      0.039ns (0.698 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_8 to ctr/M_ctr_q_30_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.AQ       Tcko                  0.430   ctr/M_ctr_q[11]
                                                       ctr/M_ctr_q_8
    SLICE_X6Y44.A2       net (fanout=2)        1.163   ctr/M_ctr_q[8]
    SLICE_X6Y44.A        Tilo                  0.235   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>3
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>4
    SLICE_X6Y48.D5       net (fanout=3)        0.811   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>3
    SLICE_X6Y48.D        Tilo                  0.235   M_ctr_value[4]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>7_1
    SLICE_X6Y48.C6       net (fanout=3)        0.156   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>7
    SLICE_X6Y48.C        Tilo                  0.235   M_ctr_value[4]
                                                       ctr/M_ctr_q_30_rstpot
    SLICE_X7Y50.AX       net (fanout=1)        0.851   ctr/M_ctr_q_30_rstpot
    SLICE_X7Y50.CLK      Tdick                 0.114   ctr/M_ctr_q_30_1
                                                       ctr/M_ctr_q_30_1
    -------------------------------------------------  ---------------------------
    Total                                      4.230ns (1.249ns logic, 2.981ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  15.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_2 (FF)
  Destination:          ctr/M_ctr_q_30_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.183ns (Levels of Logic = 9)
  Clock Path Skew:      0.037ns (0.698 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_2 to ctr/M_ctr_q_30_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.CQ       Tcko                  0.476   ctr/M_ctr_q[3]
                                                       ctr/M_ctr_q_2
    SLICE_X4Y42.C5       net (fanout=2)        0.673   ctr/M_ctr_q[2]
    SLICE_X4Y42.COUT     Topcyc                0.328   ctr/Mcount_M_ctr_q_cy[3]
                                                       ctr/Mcount_M_ctr_q_lut<2>_INV_0
                                                       ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X4Y43.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X4Y43.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[7]
                                                       ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X4Y44.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X4Y44.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[11]
                                                       ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X4Y45.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X4Y45.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[15]
                                                       ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X4Y46.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X4Y46.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[19]
                                                       ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X4Y47.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[23]
                                                       ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X4Y48.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X4Y48.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[27]
                                                       ctr/Mcount_M_ctr_q_cy<27>
    SLICE_X4Y49.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[27]
    SLICE_X4Y49.CMUX     Tcinc                 0.279   ctr/Mcount_M_ctr_q_cy[31]
                                                       ctr/Mcount_M_ctr_q_cy<31>
    SLICE_X6Y48.C3       net (fanout=1)        0.648   ctr/Result[30]
    SLICE_X6Y48.C        Tilo                  0.235   M_ctr_value[4]
                                                       ctr/M_ctr_q_30_rstpot
    SLICE_X7Y50.AX       net (fanout=1)        0.851   ctr/M_ctr_q_30_rstpot
    SLICE_X7Y50.CLK      Tdick                 0.114   ctr/M_ctr_q_30_1
                                                       ctr/M_ctr_q_30_1
    -------------------------------------------------  ---------------------------
    Total                                      4.183ns (1.990ns logic, 2.193ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack:                  15.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_10 (FF)
  Destination:          ctr/M_ctr_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.180ns (Levels of Logic = 3)
  Clock Path Skew:      0.039ns (0.698 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_10 to ctr/M_ctr_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.CQ       Tcko                  0.430   ctr/M_ctr_q[11]
                                                       ctr/M_ctr_q_10
    SLICE_X6Y44.A1       net (fanout=2)        0.543   ctr/M_ctr_q[10]
    SLICE_X6Y44.A        Tilo                  0.235   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>3
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>4
    SLICE_X6Y46.A1       net (fanout=3)        0.879   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>3
    SLICE_X6Y46.A        Tilo                  0.235   ctr/M_ctr_q[18]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>7_2
    SLICE_X6Y50.C3       net (fanout=14)       0.855   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>71
    SLICE_X6Y50.C        Tilo                  0.235   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_31_glue_set
    SLICE_X6Y50.AX       net (fanout=1)        0.654   ctr/M_ctr_q_31_glue_set
    SLICE_X6Y50.CLK      Tdick                 0.114   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_31
    -------------------------------------------------  ---------------------------
    Total                                      4.180ns (1.249ns logic, 2.931ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  15.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_0 (FF)
  Destination:          ctr/M_ctr_q_32_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.164ns (Levels of Logic = 11)
  Clock Path Skew:      0.041ns (0.698 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_0 to ctr/M_ctr_q_32_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y43.AQ       Tcko                  0.476   M_ctr_q_0
                                                       ctr/M_ctr_q_0
    SLICE_X4Y42.A2       net (fanout=4)        0.765   M_ctr_q_0
    SLICE_X4Y42.COUT     Topcya                0.474   ctr/Mcount_M_ctr_q_cy[3]
                                                       M_ctr_q_0_rt
                                                       ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X4Y43.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X4Y43.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[7]
                                                       ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X4Y44.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X4Y44.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[11]
                                                       ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X4Y45.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X4Y45.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[15]
                                                       ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X4Y46.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X4Y46.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[19]
                                                       ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X4Y47.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[23]
                                                       ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X4Y48.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X4Y48.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[27]
                                                       ctr/Mcount_M_ctr_q_cy<27>
    SLICE_X4Y49.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[27]
    SLICE_X4Y49.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[31]
                                                       ctr/Mcount_M_ctr_q_cy<31>
    SLICE_X4Y50.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[31]
    SLICE_X4Y50.AMUX     Tcina                 0.220   ctr/Result[32]
                                                       ctr/Mcount_M_ctr_q_xor<32>
    SLICE_X6Y50.B3       net (fanout=1)        0.630   ctr/Result[32]
    SLICE_X6Y50.B        Tilo                  0.235   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_32_glue_set
    SLICE_X6Y50.A3       net (fanout=1)        0.468   ctr/M_ctr_q_32_glue_set
    SLICE_X6Y50.CLK      Tas                   0.221   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_32_glue_set_rt
                                                       ctr/M_ctr_q_32_1
    -------------------------------------------------  ---------------------------
    Total                                      4.164ns (2.277ns logic, 1.887ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Slack:                  15.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_8 (FF)
  Destination:          ctr/M_ctr_q_30_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.146ns (Levels of Logic = 7)
  Clock Path Skew:      0.039ns (0.698 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_8 to ctr/M_ctr_q_30_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.AQ       Tcko                  0.430   ctr/M_ctr_q[11]
                                                       ctr/M_ctr_q_8
    SLICE_X4Y44.A2       net (fanout=2)        0.728   ctr/M_ctr_q[8]
    SLICE_X4Y44.COUT     Topcya                0.474   ctr/Mcount_M_ctr_q_cy[11]
                                                       ctr/Mcount_M_ctr_q_lut<8>_INV_0
                                                       ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X4Y45.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X4Y45.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[15]
                                                       ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X4Y46.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X4Y46.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[19]
                                                       ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X4Y47.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[23]
                                                       ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X4Y48.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X4Y48.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[27]
                                                       ctr/Mcount_M_ctr_q_cy<27>
    SLICE_X4Y49.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[27]
    SLICE_X4Y49.CMUX     Tcinc                 0.279   ctr/Mcount_M_ctr_q_cy[31]
                                                       ctr/Mcount_M_ctr_q_cy<31>
    SLICE_X6Y48.C3       net (fanout=1)        0.648   ctr/Result[30]
    SLICE_X6Y48.C        Tilo                  0.235   M_ctr_value[4]
                                                       ctr/M_ctr_q_30_rstpot
    SLICE_X7Y50.AX       net (fanout=1)        0.851   ctr/M_ctr_q_30_rstpot
    SLICE_X7Y50.CLK      Tdick                 0.114   ctr/M_ctr_q_30_1
                                                       ctr/M_ctr_q_30_1
    -------------------------------------------------  ---------------------------
    Total                                      4.146ns (1.904ns logic, 2.242ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack:                  15.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_8 (FF)
  Destination:          ctr/M_ctr_q_31_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.146ns (Levels of Logic = 3)
  Clock Path Skew:      0.039ns (0.698 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_8 to ctr/M_ctr_q_31_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.AQ       Tcko                  0.430   ctr/M_ctr_q[11]
                                                       ctr/M_ctr_q_8
    SLICE_X6Y44.A2       net (fanout=2)        1.163   ctr/M_ctr_q[8]
    SLICE_X6Y44.A        Tilo                  0.235   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>3
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>4
    SLICE_X6Y46.A1       net (fanout=3)        0.879   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>3
    SLICE_X6Y46.A        Tilo                  0.235   ctr/M_ctr_q[18]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>7_2
    SLICE_X6Y50.C3       net (fanout=14)       0.855   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>71
    SLICE_X6Y50.CLK      Tas                   0.349   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_31_glue_set
                                                       ctr/M_ctr_q_31_1
    -------------------------------------------------  ---------------------------
    Total                                      4.146ns (1.249ns logic, 2.897ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  15.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_9 (FF)
  Destination:          ctr/M_ctr_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.140ns (Levels of Logic = 3)
  Clock Path Skew:      0.039ns (0.698 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_9 to ctr/M_ctr_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.BQ       Tcko                  0.430   ctr/M_ctr_q[11]
                                                       ctr/M_ctr_q_9
    SLICE_X6Y44.A4       net (fanout=2)        0.503   ctr/M_ctr_q[9]
    SLICE_X6Y44.A        Tilo                  0.235   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>3
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>4
    SLICE_X6Y46.A1       net (fanout=3)        0.879   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>3
    SLICE_X6Y46.A        Tilo                  0.235   ctr/M_ctr_q[18]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>7_2
    SLICE_X6Y50.C3       net (fanout=14)       0.855   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>71
    SLICE_X6Y50.C        Tilo                  0.235   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_31_glue_set
    SLICE_X6Y50.AX       net (fanout=1)        0.654   ctr/M_ctr_q_31_glue_set
    SLICE_X6Y50.CLK      Tdick                 0.114   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_31
    -------------------------------------------------  ---------------------------
    Total                                      4.140ns (1.249ns logic, 2.891ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  15.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_14 (FF)
  Destination:          ctr/M_ctr_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.107ns (Levels of Logic = 3)
  Clock Path Skew:      0.037ns (0.698 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_14 to ctr/M_ctr_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.CQ       Tcko                  0.430   ctr/M_ctr_q[15]
                                                       ctr/M_ctr_q_14
    SLICE_X5Y45.A3       net (fanout=2)        0.573   ctr/M_ctr_q[14]
    SLICE_X5Y45.A        Tilo                  0.259   ctr/M_ctr_q[41]_GND_3_o_equal_2_o[41]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>1
    SLICE_X6Y46.A3       net (fanout=3)        0.752   ctr/M_ctr_q[41]_GND_3_o_equal_2_o[41]
    SLICE_X6Y46.A        Tilo                  0.235   ctr/M_ctr_q[18]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>7_2
    SLICE_X6Y50.C3       net (fanout=14)       0.855   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>71
    SLICE_X6Y50.C        Tilo                  0.235   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_31_glue_set
    SLICE_X6Y50.AX       net (fanout=1)        0.654   ctr/M_ctr_q_31_glue_set
    SLICE_X6Y50.CLK      Tdick                 0.114   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_31
    -------------------------------------------------  ---------------------------
    Total                                      4.107ns (1.273ns logic, 2.834ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  15.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_24 (FF)
  Destination:          ctr/M_ctr_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.102ns (Levels of Logic = 3)
  Clock Path Skew:      0.035ns (0.698 - 0.663)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_24 to ctr/M_ctr_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.BQ       Tcko                  0.476   ctr/M_ctr_q[25]
                                                       ctr/M_ctr_q_24
    SLICE_X6Y49.C4       net (fanout=2)        0.598   ctr/M_ctr_q[24]
    SLICE_X6Y49.C        Tilo                  0.235   M_ctr_value[1]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>5
    SLICE_X6Y46.A4       net (fanout=3)        0.700   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>4
    SLICE_X6Y46.A        Tilo                  0.235   ctr/M_ctr_q[18]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>7_2
    SLICE_X6Y50.C3       net (fanout=14)       0.855   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>71
    SLICE_X6Y50.C        Tilo                  0.235   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_31_glue_set
    SLICE_X6Y50.AX       net (fanout=1)        0.654   ctr/M_ctr_q_31_glue_set
    SLICE_X6Y50.CLK      Tdick                 0.114   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_31
    -------------------------------------------------  ---------------------------
    Total                                      4.102ns (1.295ns logic, 2.807ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  15.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_5 (FF)
  Destination:          ctr/M_ctr_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.104ns (Levels of Logic = 3)
  Clock Path Skew:      0.041ns (0.698 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_5 to ctr/M_ctr_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y43.BQ       Tcko                  0.430   ctr/M_ctr_q[7]
                                                       ctr/M_ctr_q_5
    SLICE_X6Y43.B1       net (fanout=2)        0.737   ctr/M_ctr_q[5]
    SLICE_X6Y43.B        Tilo                  0.235   M_ctr_q_0
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>3
    SLICE_X6Y46.A5       net (fanout=3)        0.609   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>2
    SLICE_X6Y46.A        Tilo                  0.235   ctr/M_ctr_q[18]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>7_2
    SLICE_X6Y50.C3       net (fanout=14)       0.855   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>71
    SLICE_X6Y50.C        Tilo                  0.235   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_31_glue_set
    SLICE_X6Y50.AX       net (fanout=1)        0.654   ctr/M_ctr_q_31_glue_set
    SLICE_X6Y50.CLK      Tdick                 0.114   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_31
    -------------------------------------------------  ---------------------------
    Total                                      4.104ns (1.249ns logic, 2.855ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  15.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_1 (FF)
  Destination:          ctr/M_ctr_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.050ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.198 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_1 to ctr/M_ctr_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.AQ       Tcko                  0.476   ctr/M_ctr_q[3]
                                                       ctr/M_ctr_q_1
    SLICE_X4Y42.B3       net (fanout=2)        1.031   ctr/M_ctr_q[1]
    SLICE_X4Y42.COUT     Topcyb                0.483   ctr/Mcount_M_ctr_q_cy[3]
                                                       ctr/Mcount_M_ctr_q_lut<1>_INV_0
                                                       ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X4Y43.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X4Y43.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[7]
                                                       ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X4Y44.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X4Y44.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[11]
                                                       ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X4Y45.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X4Y45.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[15]
                                                       ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X4Y46.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X4Y46.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[19]
                                                       ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X4Y47.COUT     Tbyp                  0.093   ctr/Mcount_M_ctr_q_cy[23]
                                                       ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X4Y48.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X4Y48.AMUX     Tcina                 0.220   ctr/Mcount_M_ctr_q_cy[27]
                                                       ctr/Mcount_M_ctr_q_cy<27>
    SLICE_X6Y47.B2       net (fanout=1)        1.008   ctr/Result[24]
    SLICE_X6Y47.CLK      Tas                   0.349   ctr/M_ctr_q[25]
                                                       ctr/M_ctr_q_24_glue_set
                                                       ctr/M_ctr_q_24
    -------------------------------------------------  ---------------------------
    Total                                      4.050ns (1.993ns logic, 2.057ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack:                  15.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_30_1 (FF)
  Destination:          ctr/M_ctr_q_30_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.054ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_30_1 to ctr/M_ctr_q_30_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y50.AQ       Tcko                  0.430   ctr/M_ctr_q_30_1
                                                       ctr/M_ctr_q_30_1
    SLICE_X6Y50.A5       net (fanout=1)        0.822   ctr/M_ctr_q_30_1
    SLICE_X6Y50.A        Tilo                  0.235   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>6
    SLICE_X6Y48.D1       net (fanout=3)        0.976   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>5
    SLICE_X6Y48.D        Tilo                  0.235   M_ctr_value[4]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>7_1
    SLICE_X6Y48.C6       net (fanout=3)        0.156   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>7
    SLICE_X6Y48.C        Tilo                  0.235   M_ctr_value[4]
                                                       ctr/M_ctr_q_30_rstpot
    SLICE_X7Y50.AX       net (fanout=1)        0.851   ctr/M_ctr_q_30_rstpot
    SLICE_X7Y50.CLK      Tdick                 0.114   ctr/M_ctr_q_30_1
                                                       ctr/M_ctr_q_30_1
    -------------------------------------------------  ---------------------------
    Total                                      4.054ns (1.249ns logic, 2.805ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_x_q[30]/CLK
  Logical resource: pn_gen/M_z_q_16/CK
  Location pin: SLICE_X12Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_x_q[30]/CLK
  Logical resource: pn_gen/M_y_q_16/CK
  Location pin: SLICE_X12Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_x_q[30]/CLK
  Logical resource: pn_gen/M_y_q_17/CK
  Location pin: SLICE_X12Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_x_q[30]/CLK
  Logical resource: pn_gen/M_x_q_29/CK
  Location pin: SLICE_X12Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_x_q[30]/CLK
  Logical resource: pn_gen/M_y_q_30/CK
  Location pin: SLICE_X12Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_x_q[30]/CLK
  Logical resource: pn_gen/M_x_q_30/CK
  Location pin: SLICE_X12Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_1/CLK
  Logical resource: M_state_q_1/CK
  Location pin: SLICE_X12Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_x_q[24]/CLK
  Logical resource: pn_gen/M_x_q_21/CK
  Location pin: SLICE_X12Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: pn_gen/M_x_q[24]/SR
  Logical resource: pn_gen/M_x_q_21/SR
  Location pin: SLICE_X12Y46.SR
  Clock network: M_stage_q_31
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_x_q[24]/CLK
  Logical resource: pn_gen/M_x_q_23/CK
  Location pin: SLICE_X12Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_x_q[24]/CLK
  Logical resource: pn_gen/M_y_q_15/CK
  Location pin: SLICE_X12Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: pn_gen/M_x_q[24]/SR
  Logical resource: pn_gen/M_y_q_15/SR
  Location pin: SLICE_X12Y46.SR
  Clock network: M_stage_q_31
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_x_q[24]/CLK
  Logical resource: pn_gen/M_x_q_24/CK
  Location pin: SLICE_X12Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_x_q[15]/CLK
  Logical resource: pn_gen/M_y_q_31/CK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: pn_gen/M_x_q[15]/SR
  Logical resource: pn_gen/M_y_q_31/SR
  Location pin: SLICE_X12Y47.SR
  Clock network: M_stage_q_31
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_x_q[15]/CLK
  Logical resource: pn_gen/M_z_q_30/CK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_x_q[15]/CLK
  Logical resource: pn_gen/M_x_q_31/CK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: pn_gen/M_x_q[15]/SR
  Logical resource: pn_gen/M_x_q_31/SR
  Location pin: SLICE_X12Y47.SR
  Clock network: M_stage_q_31
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_x_q[15]/CLK
  Logical resource: pn_gen/M_z_q_31/CK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_x_q[15]/CLK
  Logical resource: pn_gen/M_x_q_14/CK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_x_q[15]/CLK
  Logical resource: pn_gen/M_x_q_15/CK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_w_q[16]/CLK
  Logical resource: pn_gen/M_w_q_13/CK
  Location pin: SLICE_X12Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_w_q[16]/CLK
  Logical resource: pn_gen/M_w_q_14/CK
  Location pin: SLICE_X12Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_w_q[16]/CLK
  Logical resource: pn_gen/M_w_q_15/CK
  Location pin: SLICE_X12Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_w_q[16]/CLK
  Logical resource: pn_gen/M_w_q_16/CK
  Location pin: SLICE_X12Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pn_gen_num[7]/CLK
  Logical resource: pn_gen/M_w_q_4/CK
  Location pin: SLICE_X12Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pn_gen_num[7]/CLK
  Logical resource: pn_gen/M_w_q_5/CK
  Location pin: SLICE_X12Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pn_gen_num[7]/CLK
  Logical resource: pn_gen/M_w_q_6/CK
  Location pin: SLICE_X12Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.796|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2983 paths, 0 nets, and 766 connections

Design statistics:
   Minimum period:   4.796ns{1}   (Maximum frequency: 208.507MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Nov 24 12:38:21 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4552 MB



