<!DOCTYPE html>
<html lang="en">
<head>
	<meta charset="utf-8" />
	<title>6502 Instruction Set</title>
	<meta name="description" content="Instruction set of the MOS 6502/6507/6510 MPU">
	<meta name="application-name" content="6502 Instruction Set" />
	<meta property="og:image" content="https://www.masswerk.at/6502/MOS-6502-preview.jpg" />
	<meta name="twitter:image" content="https://www.masswerk.at/6502/MOS-6502-preview.jpg" />
	<link rel="image_src" href="https://www.masswerk.at/6502/MOS-6502-preview.jpg" />
<script type="text/javascript">
document.addEventListener('DOMContentLoaded', function() {
	var opcDict = {
			'ADC': 'Add with carry',
			'AND': 'And',
			'ASL': 'Arithmetic shift left',
			'BCC': 'Branch on carry clear',
			'BCS': 'Branch on carry set',
			'BEQ': 'Branch on equal',
			'BIT': 'Bit test',
			'BMI': 'Branch on minus',
			'BNE': 'Branch on not equal',
			'BPL': 'Branch on plus',
			'BRK': 'Break / interrupt',
			'BVC': 'Branch on overflow clear',
			'BVS': 'Branch on overflow set',
			'CLC': 'Clear carry',
			'CLD': 'Clear decimal',
			'CLI': 'Clear interrupt disable',
			'CLV': 'Clear overflow',
			'CMP': 'Compare with accumulator',
			'CPX': 'Compare with X',
			'CPY': 'Compare with Y',
			'DEC': 'Decrement',
			'DEX': 'Decrement X',
			'DEY': 'Decrement Y',
			'EOR': 'Exclusive or',
			'INC': 'Increment',
			'INX': 'Increment X',
			'INY': 'Increment Y',
			'JMP': 'Jump',
			'JSR': 'Jump subroutine',
			'LDA': 'Load accumulator',
			'LDX': 'Load X',
			'LDY': 'Load Y',
			'LSR': 'Logical shift right',
			'NOP': 'No operation',
			'ORA': 'Or with accumulator',
			'PHA': 'Push accumulator onto stack',
			'PHP': 'Push processor status onto stack',
			'PLA': 'Pull accumulator from stack',
			'PLP': 'Pull processor status from stack',
			'ROL': 'Rotate left',
			'ROR': 'Rotate right',
			'RTI': 'Return from interrupt',
			'RTS': 'Return from subroutine',
			'SBC': 'Subtract with carry',
			'SEC': 'Set carry',
			'SED': 'Set decimal',
			'SEI': 'Set interrupt disable',
			'STA': 'Store accumulator',
			'STX': 'Store X',
			'STY': 'Store Y',
			'TAX': 'Transfer accumulator to X',
			'TAY': 'Transfer accumulator to Y',
			'TSX': 'Transfer stack pointer to X',
			'TXA': 'Transfer X to accumulator',
			'TXS': 'Transfer X to stack pointer',
			'TYA': 'Transfer Y to accumulator'
		},
		addrDict = {
			'A': 'accumulator (implied)',
			'abs': 'absolute',
			'abs,X': 'absolute, X-indexed',
			'abs,Y': 'absolute, Y-indexed',
			'#': 'immediate',
			'impl': 'implied',
			'ind': 'indirect',
			'X,ind': 'X-indexed, indirect',
			'ind,Y': 'indirect, Y-indexed',
			'rel': 'relative',
			'zpg': 'zero-page',
			'zpg,X': 'zero-page, X-indexed',
			'zpg,Y': 'zero-page, Y-indexed',
		},
		overlay;
	function OPClickHandler() {
		var opc = this.getAttribute('data-opc');
		if (opc) {
			if (overlay && overlay.parentNode) overlay.parentNode.removeChild(overlay);
			if (this.blur) this.blur();
			self.location.href = '#' + opc;
		}
	}
	function OPHoverHandler(event) {
		var descr = this.getAttribute('data-description');
		if (descr) {
			if (event.preventDefault) event.preventDefault();
			event.cancelBubble = true;
			event.returnValue = true;
			if (!overlay) {
				overlay = document.createElement('div');
				overlay.id = 'instrOverlay';
			}
			overlay.style.left = (this.offsetLeft + 4) + 'px';
			overlay.style.top = (this.offsetTop + this.offsetHeight + 4) + 'px';
			overlay.innerHTML = descr + '\n<small>Click for details&hellip;</small>';
			this.appendChild(overlay);
		}
	}
	function OPHideHandler(event) {
		if (overlay && overlay.parentNode) overlay.parentNode.removeChild(overlay);
	}
	var rows = document.querySelectorAll('table#opctable tbody tr');
	for (var r = 0, rl = rows.length; r < rl; r++) {
		var	cols = rows[r].getElementsByTagName('td'),
			hi = '$' + '\u200A' + r.toString(16).toUpperCase();
		for (var c = 0, cl = cols.length-1; c < cl; c++) {
			var	el = cols[c],
				inst = hi + c.toString(16).toUpperCase();
			if (!el.className) {
				var matches = /^([A-Z]{3})(?:\s(.*))?$/.exec(el.innerHTML);
				if (matches) {
					var label = inst + '\nInstr.: ' + opcDict[matches[1]];
					if (matches[2]) label += '\nAddr.: ' + addrDict[matches[2]];
					el.setAttribute('data-description', label);
					el.setAttribute('aria-label', label);
					el.setAttribute('data-opc', matches[1]);
					el.className = 'clickable';
					el.addEventListener('click', OPClickHandler, true);
					el.addEventListener('mouseover', OPHoverHandler, true);
					el.addEventListener('mouseout', OPHideHandler, true);
					continue;
				}
			}
			el.setAttribute('data-description', inst);
		}
	}
	rows = null;
	document.querySelector('table#opctable').addEventListener('click', OPHideHandler, false);
}, false);
</script>
<style type="text/css">
body { color: #000; }
h1 { font-family: arial,helvetica,sans-serif; font-size: 24px; }
h2 {
	font-family: courier,monospace; font-size: 16px;
	font-weight: bold;
	margin: 4em 0 1.5em 0;
}
h2.narrow-margin { margin: 3em 0 1em 0; }
table { border-collapse: collapse; position: relative;}
p,td,th,xmp,pre,dt,dd,li { font-family: courier,monospace; font-size: 11px; }
p { line-height: 1.4; white-space: nowrap; margin: 1em 0; }
h3,h4 { font-family: courier,monospace; font-size: 11px; line-height: 1.4; }
h3 { font-weight: bold; margin: 3em 0 1em 0; }
h4 { font-weight: normal; margin: 2em 0 0.5em 0; }
h2 + h3 { margin-top: 0; }
figure { margin: 1em 1.5em; }
figure img { max-width: 100%; height: auto; }
figure figcaption,
figure p { margin: 0.5em 1.5em; font-style: italic; font-family: courier,monospace; font-size: 11px; }

table#opctable, table#opctable td, table#opctable th {
	border:  #888 1px solid;
}
table#opctable td, table#opctable th { padding: 5px; min-width: 4em; }
table#opctable th {
	whites-space: nowrap;
	text-align: center;
	vertical-align: top;
	font-style: italic;
	font-weight: normal;
	padding: 5px;
}
table#opctable .hi-nibble { background-color: #a6d4df; color: #222; }
table#opctable .lo-nibble { background-color: #fbebaf; color: #222; }
table#opctable th[scope=row] { font-style: normal; padding: 5px 0; }
table#opctable tr.lo-nibble th { font-style: normal; }
table#opctable thead tr.nibbles { background-color: #ebd1be; }
table#opctable thead tr.low-bits th { background-color: #a7d99b; font-style: normal; }
table#opctable td.undef { color: #fcf0c3; cursor: default; background-color: #fcf0c3; }
table#opctable td.clickable { cursor: pointer; }
table#opctable td.clickable:hover,
table#opctable td.clickable:focus { background-color: royalblue; color: white; }
table#opctable td.clickable:active { background-color: red; color: white; }
table#opctable td, table#addressmodes td { white-space: nowrap; vertical-align: top; }

table#addressmodes { margin-bottom: 1.6em; }
table#addressmodes th { font-style: normal; font-weight: normal; text-align: left; }
table#addressmodes tr td { padding: 3px;  border: none; border-width: 0; }
table#addressmodes tr td:nth-child(2):before { content: '.... '; display: inline; }
table#addressmodes tr td:nth-child(2) { padding-left: 7px; }
table#addressmodes tr td:nth-child(3),
table#addressmodes tr td:nth-child(4)
{ padding-left: 15px; }
table#addressmodes td.semantics { font-style: italic; }

table#addressmodes th, table#register td, table#flags td { padding: 3px;  border: none; border-width: 0; }

dl#opclist { margin: 0; }
dl#opclist a:link, dl#opclist a:visited { color: #009; }
dl#opclist a:hover,
dl#opclist a:focus { color: #00e;}
dl#opclist a:active { color: #e00; }
dl#opclist dt, dl#opclist dd { padding: 3px;  border: none; border-width: 0; margin: 0; v-align: top; }
dl#opclist dt { float: left; font-weight: normal; font-style: normal; }
dl#opclist dd:before { content: '.... '; display: inline; padding-left: 3px; margin-right: -1px; }

table#registers tr td:nth-child(2):before,
table#flags tr td:nth-child(2):before
{ content: '.... '; display: inline; padding-left: 3px; margin-right: -1px; }
table#registers tr td:nth-child(3) { padding-left: 0.4em; }

dl.opcodes { margin: 0 0 2.4em 0; }
dl.opcodes dt
{
	float: left;
	font-weight: normal;
	font-style: normal;
	width: 3em;
	vertical-align: top;
	clear: left;
	margin: 0; padding: 0;
	line-height: 130%;
}
dl.opcodes dd { margin: 0 0 2em 3em; vertical-align: top; line-height: 130%; }
dl.opcodes p[aria-label=summary] { margin: 0 0 1em 0; line-height: 130%; }
dl.opcodes p[aria-label=synopsis] { float: left; margin: 0 0 1em 0; width: 19.6em; line-height: 130%; white-space: nowrap; }
dl.opcodes table[aria-label=flags] th,
dl.opcodes table[aria-label=flags] td
{
	padding: 0;
	width: 1.2em;
	font-weight: normal;
	font-style: normal;
	text-align: center;
	line-height: 130%;
	white-space: nowrap;
}
dl.opcodes table[aria-label=details] { clear: left; margin: 1em 0; }
dl.opcodes table[aria-label=details] th,
dl.opcodes table[aria-label=details] td
{
	padding: 0;
	font-weight: normal;
	font-style: normal;
	text-align: left;
	white-space: nowrap;
	line-height: 130%;
	white-space: nowrap;
}
dl.opcodes table[aria-label=details] tr:first-child { border-bottom: 1px #000 dashed; }
dl.opcodes table[aria-label=details] th { padding-bottom: 0.3em; }
dl.opcodes table[aria-label=details] tr:nth-child(2) td { padding-top: 0.3em; }
dl.opcodes table[aria-label=details] tr > *:nth-child(1) { width: 8.5em; }
dl.opcodes table[aria-label=details] tr > *:nth-child(2) { width: 7.5em; }
dl.opcodes table[aria-label=details] tr > *:nth-child(3) { width: 3em; text-align: center; }
dl.opcodes table[aria-label=details] tr > *:nth-child(4) { width: 4.5em; text-align: center; }
dl.opcodes table[aria-label=details] tr > *:nth-child(5) { width: 3em; text-align: right; white-space: pre; }

a.footnote:link, a.footnote:visited { color: #009; }
a.footnote { text-decoration: none; }
a.footnote:hover,
a.footnote:focus { text-decoration: underline; color: #00e;}
a.footnote:active { text-decoration: underline; color: #e00; }

dl.footnotes { margin: 1.2em 0; }
dl.footnotes dd { margin: 0 0 0.5em 3em; vertical-align: top; line-height: 130%; }
dl.footnotes dt
{
	float: left;
	font-weight: normal;
	font-style: normal;
	width: 3em;
	vertical-align: top;
	clear: left;
	margin: 0 0 0.5em 0;
	padding: 0 0 0 0.2em;
	line-height: 130%;
	box-sizing: border-box;
}
dl.footnotes-opcodes { margin: 2.4em 0 1.2em 0; }
dl.footnotes-opcodes dt { padding-left: 0.6em; }

p.opcodes-legend { float: left; width: 7.5em; margin: 0; line-height: 130%; }
dl.opcodes-legend-list { margin: 0 0 1.2em 7.5em; }
dl.opcodes-legend-list dt, dl.opcodes-legend-list dd { margin: 0; }
dl.opcodes-legend-list dt { width: 1.2em; clear: none; }
dl.opcodes-legend-list dd:before { content: '.... '; display: inline; padding-left: 0.4em; }

div.instrlayout-wrapper {
	display: table;
	border: #888 1px dotted;
	padding: 7px 3px 3px 3px;
	margin: 1.75em 0;
}
table.instrlayout { margin: 0; }
table.instrlayout td,
table.instrlayout th[scope=rowgroup],table.instrlayout th[scope=row]
{ border-left: #fff 2px solid; border-right: #fff 2px solid; border-top: #fff 1px solid; border-bottom: #fff 1px solid; font-style: normal; vertical-align: middle; padding: 7px 5px; }
table.instrlayout tr.g-first > *:first-child,
table.instrlayout tr.g-last > * { border-bottom: #fff 2px solid; }
table.instrlayout tr.g-first > *:first-child,
table.instrlayout tr.g-first > * { border-top: #fff 2px solid; }
table.instrlayout tr.t-half-top > *:first-child,
table.instrlayout tr.t-half-top > * { border-bottom: #fff 4px solid; }
table.instrlayout tr.t-half-bottom > *:first-child,
table.instrlayout tr.t-half-bottom > * { border-top: #fff 4px solid; }
table.instrlayout th {
	whites-space: nowrap;
	text-align: center;
	vertical-align: bottom;
	font-style: italic;
	font-weight: normal;
	padding: 0 5px 5px 5px;
}
table.instrlayout tr.bn th { font-style: normal; font-weight: bold; }
table.instrlayout span.opc { color: rgba(0,0,0, 0.6); margin-right: 1.25em; }
table.instrlayout *.a-b { width: 6em; text-align: center; font-weight: bold; }
table.instrlayout tr.r-even > *.a { background-color: #8bcd7b; }
table.instrlayout tr.r-odd > *.a { background-color: #a7d99b; }
table.instrlayout tr.r-even > *.b { background-color: #d7a580; }
table.instrlayout tr.r-odd > *.b { background-color: #e0bb9e; }
table.instrlayout tr > *.c { width: 5em; text-align: center; font-weight: bold; }
table.instrlayout tr > *.c0 { background-color: #6ab7c9; }
table.instrlayout tr > *.c1 { background-color: #88c5d4; }
table.instrlayout tr > *.c2 { background-color: #a6d4df; }
table.instrlayout tr > *.c3 { background-color: #cae5ec; }
table.instrlayout tr > *.v0,
table.instrlayout tr > *.v1,
table.instrlayout tr > *.v2,
table.instrlayout tr > *.v3,
table.instrlayout tr > *.v4,
table.instrlayout tr > *.v5,
table.instrlayout tr > *.v6,
table.instrlayout tr > *.v7 { min-width: 8.5em; }
table.instrlayout tr.r0 > *.v0,
table.instrlayout tr.r0 > *.v2,
table.instrlayout tr.r0 > *.v4,
table.instrlayout tr.r0 > *.v6 { background-color: #f7d866; }
table.instrlayout tr.r1 > *.v0,
table.instrlayout tr.r1 > *.v2,
table.instrlayout tr.r1 > *.v4,
table.instrlayout tr.r1 > *.v6 { background-color: #f9e085; }
table.instrlayout tr.r2 > *.v0,
table.instrlayout tr.r2 > *.v2,
table.instrlayout tr.r2 > *.v4,
table.instrlayout tr.r2 > *.v6 { background-color: #fae8a3; }
table.instrlayout tr.r0 > *.v1,
table.instrlayout tr.r0 > *.v3,
table.instrlayout tr.r0 > *.v5,
table.instrlayout tr.r0 > *.v7 { background-color: #fae69b; }
table.instrlayout tr.r1 > *.v1,
table.instrlayout tr.r1 > *.v3,
table.instrlayout tr.r1 > *.v5,
table.instrlayout tr.r1 > *.v7 { background-color: #fbebaf; }
table.instrlayout tr.r2 > *.v1,
table.instrlayout tr.r2 > *.v3,
table.instrlayout tr.r2 > *.v5,
table.instrlayout tr.r2 > *.v7 { background-color: #fcf0c3; }

table.instrlayout tr.a th { background-color: #c6e6be; }
table.instrlayout tr.b th { background-color: #ebd3c0; }
table.instrlayout tr.c th { background-color: #c5e3ea; }
table.instrlayout tr.a th:nth-child(odd) { background-color: #b3dea9; }
table.instrlayout tr.b th:nth-child(odd) { background-color: #e5c4ac; }
table.instrlayout tr.c th:nth-child(odd) { background-color: #9ed0dc; }
table.instrlayout thead th[scope=col] { vertical-align: top; }
table.instrlayout thead th { padding: 0 3px 3px 3px; }
table.instrlayout thead tr.bn th[scope=col] { padding: 3px; border-left: 2px #fff solid; border-right: 2px #fff solid; }

table.instrvector { margin: 1em 0.5em; }
table.instrvector td, table.instrvector th { padding: 4px; text-align: center; white-space: nowrap; font-style: normal; font-weight: normal; }
table.instrvector td.a, table.instrvector td.b, table.instrvector td.c { border: 1px #888 solid; }
table.instrvector td.a { background-color: #a7d99b; }
table.instrvector td.b { background-color: #e0bb9e; }
table.instrvector td.c { background-color: #a6d4df; }
table.instrvector th.legend { text-align: left; width: 2.5em; }
table.instrvector tr.range td { padding: 0; font-size: 10px; color: #222; }

div.explanation { margin: 0 0 2em 0; }
div.explanation p, p.explanation { font-size: 12px; }

table#mpus { margin: 0 0 0 0.8em; }
table#mpus tr > * { font-style: normal; font-weight: normal; line-height: 140%; padding: 0; text-align: left; }
table#mpus th { padding-bottom: 0.4em; border-bottom: 1px #000 dashed; }
table#mpus tbody tr:first-child td { padding-top: 0.4em; }
table#mpus tr > *:first-child { vertical-align: top; padding-right: 1em; white-space: nowrap; }

ul.links { margin: -0.6em 0 1em 0; padding: 0 0 0 0.8em; list-style-type: '>>'; }
ul.links li { margin: 0; padding: 0 0 0 0.4em; line-height: 160%; }

#instrOverlay
{
	display: block;
	position: absolute;
	background-color: rgba(128,128,128, 0.9);
	color: #fff;
	box-shadow: 0 2px 4px rgba(0,0,10,0.3);
	font-family: sans-serif;
	font-size: 12px;
	line-height: 16px;
	white-space: pre;
	letter-spacing: 0.03em;
	margin: 0;
	padding: 4px 8px;
	border-radius: 5px;
	pointer-events: none;
	min-width: 120px;
	z-index: 2;
}
#instrOverlay:before
{
	content: '';
	position: absolute;
	top: -5px;
	left: 12px;
	width: 0;
	height: 0;
	border-style: solid;
	border-width: 0 4px 5px 4px;
	border-color: transparent transparent rgba(128,128,128, 0.9); transparent;
}

em.placeholder { color: #808080 !important; margin: 0 0.1em 0 0; }

@page { size:landscape; }
</style>
</head>
<body>
<h1>6502 Instruction Set</h1>

<table id="opctable" aria-label="table of instruction codes">
<colgroup>
	<col class="hi-nibble"/>
	<col span="16" class="lo-nibble"/>
</colgroup>
<thead>
<tr class="nibbles">
<th scope="col" aria-label="first column: high-nibble of byte (hexadecimal)">HI</th><th colspan="16" aria-label="columns 1 - 16: low nibble (hexadecimal)">LO-NIBBLE</th>
</tr>
<tr class="low-bits">
<td> </td><th scope="col">&hyphen;0</th><th scope="col">&hyphen;1</th><th scope="col">&hyphen;2</th><th scope="col">&hyphen;3</th><th scope="col">&hyphen;4</th><th scope="col">&hyphen;5</th><th scope="col">&hyphen;6</th><th scope="col">&hyphen;7</th><th scope="col">&hyphen;8</th><th scope="col">&hyphen;9</th><th scope="col">&hyphen;A</th><th scope="col">&hyphen;B</th><th scope="col">&hyphen;C</th><th scope="col">&hyphen;D</th><th scope="col">&hyphen;E</th><th scope="col">&hyphen;F</th></tr>
</thead>
<tbody>
<tr>
<th scope="row">0&hyphen;<td>BRK impl</td><td>ORA X,ind</td><td class="undef">---</td><td class="undef">---</td><td class="undef">---</td><td>ORA zpg</td><td>ASL zpg</td><td class="undef">---</td><td>PHP impl</td><td>ORA #</td><td>ASL A</td><td class="undef">---</td><td class="undef">---</td><td>ORA abs</td><td>ASL abs</td><td class="undef">---</td>
</tr>
<tr>
<th scope="row">1&hyphen;<td>BPL rel</td><td>ORA ind,Y</td><td class="undef">---</td><td class="undef">---</td><td class="undef">---</td><td>ORA zpg,X</td><td>ASL zpg,X</td><td class="undef">---</td><td>CLC impl</td><td>ORA abs,Y</td><td class="undef">---</td><td class="undef">---</td><td class="undef">---</td><td>ORA abs,X</td><td>ASL abs,X</td><td class="undef">---</td>
</tr>
<tr>
<th scope="row">2&hyphen;<td>JSR abs</td><td>AND X,ind</td><td class="undef">---</td><td class="undef">---</td><td>BIT zpg</td><td>AND zpg</td><td>ROL zpg</td><td class="undef">---</td><td>PLP impl</td><td>AND #</td><td>ROL A</td><td class="undef">---</td><td>BIT abs</td><td>AND abs</td><td>ROL abs</td><td class="undef">---</td>
</tr>
<tr>
<th scope="row">3&hyphen;<td>BMI rel</td><td>AND ind,Y</td><td class="undef">---</td><td class="undef">---</td><td class="undef">---</td><td>AND zpg,X</td><td>ROL zpg,X</td><td class="undef">---</td><td>SEC impl</td><td>AND abs,Y</td><td class="undef">---</td><td class="undef">---</td><td class="undef">---</td><td>AND abs,X</td><td>ROL abs,X</td><td class="undef">---</td>
</tr>
<tr>
<th scope="row">4&hyphen;<td>RTI impl</td><td>EOR X,ind</td><td class="undef">---</td><td class="undef">---</td><td class="undef">---</td><td>EOR zpg</td><td>LSR zpg</td><td class="undef">---</td><td>PHA impl</td><td>EOR #</td><td>LSR A</td><td class="undef">---</td><td>JMP abs</td><td>EOR abs</td><td>LSR abs</td><td class="undef">---</td>
</tr>
<tr>
<th scope="row">5&hyphen;<td>BVC rel</td><td>EOR ind,Y</td><td class="undef">---</td><td class="undef">---</td><td class="undef">---</td><td>EOR zpg,X</td><td>LSR zpg,X</td><td class="undef">---</td><td>CLI impl</td><td>EOR abs,Y</td><td class="undef">---</td><td class="undef">---</td><td class="undef">---</td><td>EOR abs,X</td><td>LSR abs,X</td><td class="undef">---</td>
</tr>
<tr>
<th scope="row">6&hyphen;<td>RTS impl</td><td>ADC X,ind</td><td class="undef">---</td><td class="undef">---</td><td class="undef">---</td><td>ADC zpg</td><td>ROR zpg</td><td class="undef">---</td><td>PLA impl</td><td>ADC #</td><td>ROR A</td><td class="undef">---</td><td>JMP ind</td><td>ADC abs</td><td>ROR abs</td><td class="undef">---</td>
</tr>
<tr>
<th scope="row">7&hyphen;<td>BVS rel</td><td>ADC ind,Y</td><td class="undef">---</td><td class="undef">---</td><td class="undef">---</td><td>ADC zpg,X</td><td>ROR zpg,X</td><td class="undef">---</td><td>SEI impl</td><td>ADC abs,Y</td><td class="undef">---</td><td class="undef">---</td><td class="undef">---</td><td>ADC abs,X</td><td>ROR abs,X</td><td class="undef">---</td>
</tr>
<tr>
<th scope="row">8&hyphen;<td class="undef">---</td><td>STA X,ind</td><td class="undef">---</td><td class="undef">---</td><td>STY zpg</td><td>STA zpg</td><td>STX zpg</td><td class="undef">---</td><td>DEY impl</td><td class="undef">---</td><td>TXA impl</td><td class="undef">---</td><td>STY abs</td><td>STA abs</td><td>STX abs</td><td class="undef">---</td>
</tr>
<tr>
<th scope="row">9&hyphen;<td>BCC rel</td><td>STA ind,Y</td><td class="undef">---</td><td class="undef">---</td><td>STY zpg,X</td><td>STA zpg,X</td><td>STX zpg,Y</td><td class="undef">---</td><td>TYA impl</td><td>STA abs,Y</td><td>TXS impl</td><td class="undef">---</td><td class="undef">---</td><td>STA abs,X</td><td class="undef">---</td><td class="undef">---</td>
</tr>
<tr>
<th scope="row">A&hyphen;<td>LDY #</td><td>LDA X,ind</td><td>LDX #</td><td class="undef">---</td><td>LDY zpg</td><td>LDA zpg</td><td>LDX zpg</td><td class="undef">---</td><td>TAY impl</td><td>LDA #</td><td>TAX impl</td><td class="undef">---</td><td>LDY abs</td><td>LDA abs</td><td>LDX abs</td><td class="undef">---</td>
</tr>
<tr>
<th scope="row">B&hyphen;<td>BCS rel</td><td>LDA ind,Y</td><td class="undef">---</td><td class="undef">---</td><td>LDY zpg,X</td><td>LDA zpg,X</td><td>LDX zpg,Y</td><td class="undef">---</td><td>CLV impl</td><td>LDA abs,Y</td><td>TSX impl</td><td class="undef">---</td><td>LDY abs,X</td><td>LDA abs,X</td><td>LDX abs,Y</td><td class="undef">---</td>
</tr>
<tr>
<th scope="row">C&hyphen;<td>CPY #</td><td>CMP X,ind</td><td class="undef">---</td><td class="undef">---</td><td>CPY zpg</td><td>CMP zpg</td><td>DEC zpg</td><td class="undef">---</td><td>INY impl</td><td>CMP #</td><td>DEX impl</td><td class="undef">---</td><td>CPY abs</td><td>CMP abs</td><td>DEC abs</td><td class="undef">---</td>
</tr>
<tr>
<th scope="row">D&hyphen;<td>BNE rel</td><td>CMP ind,Y</td><td class="undef">---</td><td class="undef">---</td><td class="undef">---</td><td>CMP zpg,X</td><td>DEC zpg,X</td><td class="undef">---</td><td>CLD impl</td><td>CMP abs,Y</td><td class="undef">---</td><td class="undef">---</td><td class="undef">---</td><td>CMP abs,X</td><td>DEC abs,X</td><td class="undef">---</td>
</tr>
<tr>
<th scope="row">E&hyphen;<td>CPX #</td><td>SBC X,ind</td><td class="undef">---</td><td class="undef">---</td><td>CPX zpg</td><td>SBC zpg</td><td>INC zpg</td><td class="undef">---</td><td>INX impl</td><td>SBC #</td><td>NOP impl</td><td class="undef">---</td><td>CPX abs</td><td>SBC abs</td><td>INC abs</td><td class="undef">---</td>
</tr>
<tr>
<th scope="row">F&hyphen;<td>BEQ rel</td><td>SBC ind,Y</td><td class="undef">---</td><td class="undef">---</td><td class="undef">---</td><td>SBC zpg,X</td><td>INC zpg,X</td><td class="undef">---</td><td>SED impl</td><td>SBC abs,Y</td><td class="undef">---</td><td class="undef">---</td><td class="undef">---</td><td>SBC abs,X</td><td>INC abs,X</td><td class="undef">---</td>
</tr>
</tbody>
</table>
<h2 class="narrow-margin">Description</h2>
<h3>Address Modes</h3>
<table id="addressmodes" aria-label="table of address modes: (1) abbreviated notation, (2) verbous, (3) formal example, (4) semantical annotations">
<colgroup>
	<col class="mode"/>
	<col class="mode-verbous"/>
	<col class="notation"/>
	<col class="semantics"/>
</colgroup>
<tbody>
<tr><th scope="row">A</th><td>Accumulator</td><td>OPC A</td><td class="semantics">operand is AC (implied single byte instruction)</td></tr>
<tr><th scope="row">abs</th><td>absolute</td><td>OPC $LLHH</td><td class="semantics">operand is address $HHLL <a href="#addr-footnote1" class="footnote">*</a></td></tr>
<tr><th scope="row">abs,X</th><td>absolute, X-indexed</td><td>OPC $LLHH,X</td><td class="semantics">operand is address; effective address is address incremented by X with carry <a href="#addr-footnote2" class="footnote">**</a></td></tr>
<tr><th scope="row">abs,Y</th><td>absolute, Y-indexed</td><td>OPC $LLHH,Y</td><td class="semantics">operand is address; effective address is address incremented by Y with carry <a href="#addr-footnote2" class="footnote">**</a></td></tr>
<tr><th scope="row">#</th><td>immediate</td><td>OPC #$BB</td><td class="semantics">operand is byte BB</td></tr>
<tr><th scope="row">impl</th><td>implied</td><td>OPC</td><td class="semantics">operand implied</td></tr>
<tr><th scope="row">ind</th><td>indirect</td><td>OPC ($LLHH)</td><td class="semantics">operand is address; effective address is contents of word at address: C.w($HHLL)</td></tr>
<tr><th scope="row">X,ind</th><td>X-indexed, indirect</td><td>OPC ($LL,X)</td><td class="semantics">operand is zeropage address; effective address is word in (LL + X, LL + X + 1), inc. without carry: C.w($00LL + X)</td></tr>
<tr><th scope="row">ind,Y</th><td>indirect, Y-indexed</td><td>OPC ($LL),Y</td><td class="semantics">operand is zeropage address; effective address is word in (LL, LL + 1) incremented by Y with carry: C.w($00LL) + Y</td></tr>
<tr><th scope="row">rel</th><td>relative</td><td>OPC $BB</td><td class="semantics">branch target is PC + signed offset BB <a href="#addr-footnote3" class="footnote">***</a></td></tr>
<tr><th scope="row">zpg</th><td>zeropage</td><td>OPC $LL</td><td class="semantics">operand is zeropage address (hi-byte is zero, address = $00LL)</td></tr>
<tr><th scope="row">zpg,X</th><td>zeropage, X-indexed</td><td>OPC $LL,X</td><td class="semantics">operand is zeropage address; effective address is address incremented by X without carry <a href="#addr-footnote2" class="footnote">**</a></td></tr>
<tr><th scope="row">zpg,Y</th><td>zeropage, Y-indexed</td><td>OPC $LL,Y</td><td class="semantics">operand is zeropage address; effective address is address incremented by Y without carry <a href="#addr-footnote2" class="footnote">**</a></td></tr>
</tbody>
</table>

<dl class="footnotes" aria-label="footnotes regarding opcode cycles">
<dt id="addr-footnote1" aria-label="note 1">*</dt><dd>16-bit address words are little endian, lo(w)-byte first, followed by the hi(gh)-byte.<br />
(An assembler will use a human readable, big-endian notation as in $HHLL.)</dd>
<dt id="addr-footnote2" aria-label="note 2">**</dt><dd>The available 16-bit address space is conceived as consisting of pages of 256 bytes each, with<br />
address hi-bytes represententing the page index. An increment with carry may affect the hi-byte<br />
and may thus result in a crossing of page boundaries, adding an extra cycle to the execution.<br />
Increments without carry do not affect the hi-byte of an address and no page transitions do occur.<br />
Generally, increments of 16-bit addresses include a carry, increments of zeropage addresses don't.<br />
Notably this is not related in any way to the state of the carry bit of the accumulator.</dd>
<dt id="addr-footnote3" aria-label="note 3">***</dt><dd>Branch offsets are signed 8-bit values, -128 ... +127, negative offsets in two's complement.<br />
Page transitions may occur and add an extra cycle to the exucution.</dd>
</dl>

<h3>Instructions by Name</h3>
<dl id="opclist" aria-label="list of mnemonics and their verbous equivalent">
<dt><a href="#ADC" title="instruction details for ADC...">ADC</a></dt><dd>add with carry</dd>
<dt><a href="#AND" title="instruction details for AND...">AND</a></dt><dd>and (with accumulator)</dd>
<dt><a href="#ASL" title="instruction details for ASL...">ASL</a></dt><dd>arithmetic shift left</dd>
<dt><a href="#BCC" title="instruction details for BCC...">BCC</a></dt><dd>branch on carry clear</dd>
<dt><a href="#BCS" title="instruction details for BCS...">BCS</a></dt><dd>branch on carry set</dd>
<dt><a href="#BEQ" title="instruction details for BEQ...">BEQ</a></dt><dd>branch on equal (zero set)</dd>
<dt><a href="#BIT" title="instruction details for BIT...">BIT</a></dt><dd>bit test</dd>
<dt><a href="#BMI" title="instruction details for BMI...">BMI</a></dt><dd>branch on minus (negative set)</dd>
<dt><a href="#BNE" title="instruction details for BNE...">BNE</a></dt><dd>branch on not equal (zero clear)</dd>
<dt><a href="#BPL" title="instruction details for BPL...">BPL</a></dt><dd>branch on plus (negative clear)</dd>
<dt><a href="#BRK" title="instruction details for BRK...">BRK</a></dt><dd>break / interrupt</dd>
<dt><a href="#BVC" title="instruction details for BVC...">BVC</a></dt><dd>branch on overflow clear</dd>
<dt><a href="#BVS" title="instruction details for BVS...">BVS</a></dt><dd>branch on overflow set</dd>
<dt><a href="#CLC" title="instruction details for CLC...">CLC</a></dt><dd>clear carry</dd>
<dt><a href="#CLD" title="instruction details for CLD...">CLD</a></dt><dd>clear decimal</dd>
<dt><a href="#CLI" title="instruction details for CLI...">CLI</a></dt><dd>clear interrupt disable</dd>
<dt><a href="#CLV" title="instruction details for CLV...">CLV</a></dt><dd>clear overflow</dd>
<dt><a href="#CMP" title="instruction details for CMP...">CMP</a></dt><dd>compare (with accumulator)</dd>
<dt><a href="#CPX" title="instruction details for CPX...">CPX</a></dt><dd>compare with X</dd>
<dt><a href="#CPY" title="instruction details for CPY...">CPY</a></dt><dd>compare with Y</dd>
<dt><a href="#DEC" title="instruction details for DEC...">DEC</a></dt><dd>decrement</dd>
<dt><a href="#DEX" title="instruction details for DEX...">DEX</a></dt><dd>decrement X</dd>
<dt><a href="#DEY" title="instruction details for DEY...">DEY</a></dt><dd>decrement Y</dd>
<dt><a href="#EOR" title="instruction details for EOR...">EOR</a></dt><dd>exclusive or (with accumulator)</dd>
<dt><a href="#INC" title="instruction details for INC...">INC</a></dt><dd>increment</dd>
<dt><a href="#INX" title="instruction details for INX...">INX</a></dt><dd>increment X</dd>
<dt><a href="#INY" title="instruction details for INY...">INY</a></dt><dd>increment Y</dd>
<dt><a href="#JMP" title="instruction details for JMP...">JMP</a></dt><dd>jump</dd>
<dt><a href="#JSR" title="instruction details for JSR...">JSR</a></dt><dd>jump subroutine</dd>
<dt><a href="#LDA" title="instruction details for LDA...">LDA</a></dt><dd>load accumulator</dd>
<dt><a href="#LDX" title="instruction details for LDX...">LDX</a></dt><dd>load X</dd>
<dt><a href="#LDY" title="instruction details for LDY...">LDY</a></dt><dd>load Y</dd>
<dt><a href="#LSR" title="instruction details for LSR...">LSR</a></dt><dd>logical shift right</dd>
<dt><a href="#NOP" title="instruction details for NOP...">NOP</a></dt><dd>no operation</dd>
<dt><a href="#ORA" title="instruction details for ORA...">ORA</a></dt><dd>or with accumulator</dd>
<dt><a href="#PHA" title="instruction details for PHA...">PHA</a></dt><dd>push accumulator</dd>
<dt><a href="#PHP" title="instruction details for PHP...">PHP</a></dt><dd>push processor status (SR)</dd>
<dt><a href="#PLA" title="instruction details for PLA...">PLA</a></dt><dd>pull accumulator</dd>
<dt><a href="#PLP" title="instruction details for PLP...">PLP</a></dt><dd>pull processor status (SR)</dd>
<dt><a href="#ROL" title="instruction details for ROL...">ROL</a></dt><dd>rotate left</dd>
<dt><a href="#ROR" title="instruction details for ROR...">ROR</a></dt><dd>rotate right</dd>
<dt><a href="#RTI" title="instruction details for RTI...">RTI</a></dt><dd>return from interrupt</dd>
<dt><a href="#RTS" title="instruction details for RTS...">RTS</a></dt><dd>return from subroutine</dd>
<dt><a href="#SBC" title="instruction details for SBC...">SBC</a></dt><dd>subtract with carry</dd>
<dt><a href="#SEC" title="instruction details for SEC...">SEC</a></dt><dd>set carry</dd>
<dt><a href="#SED" title="instruction details for SED...">SED</a></dt><dd>set decimal</dd>
<dt><a href="#SEI" title="instruction details for SEI...">SEI</a></dt><dd>set interrupt disable</dd>
<dt><a href="#STA" title="instruction details for STA...">STA</a></dt><dd>store accumulator</dd>
<dt><a href="#STX" title="instruction details for STX...">STX</a></dt><dd>store X</dd>
<dt><a href="#STY" title="instruction details for STY...">STY</a></dt><dd>store Y</dd>
<dt><a href="#TAX" title="instruction details for TAX...">TAX</a></dt><dd>transfer accumulator to X</dd>
<dt><a href="#TAY" title="instruction details for TAY...">TAY</a></dt><dd>transfer accumulator to Y</dd>
<dt><a href="#TSX" title="instruction details for TSX...">TSX</a></dt><dd>transfer stack pointer to X</dd>
<dt><a href="#TXA" title="instruction details for TXA...">TXA</a></dt><dd>transfer X to accumulator</dd>
<dt><a href="#TXS" title="instruction details for TXS...">TXS</a></dt><dd>transfer X to stack pointer</dd>
<dt><a href="#TYA" title="instruction details for TYA...">TYA</a></dt><dd>transfer Y to accumulator</dd>
</dl>

<h3>Registers</h3>
<table id="registers" aria-label="table of registers and their verbous names">
<tr><td>PC</td><td>program counter</td><td align="right">(16 bit)</td></tr>
<tr><td>AC</td><td>accumulator</td><td align="right">(8 bit)</td></tr>
<tr><td>X</td><td>X register</td><td align="right">(8 bit)</td></tr>
<tr><td>Y</td><td>Y register</td><td align="right">(8 bit)</td></tr>
<tr><td>SR</td><td>status register [NV-BDIZC]</td><td align="right">(8 bit)</td></tr>
<tr><td>SP</td><td>stack pointer</td><td align="right">(8 bit)</td></tr>
</table>

<h4>SR Flags (bit 7 to bit 0)</h4>
<table id="flags" aria-label="table of status register flags and their verbous names">
<td>N</td><td>Negative</td></tr>
<td>V</td><td>Overflow</td></tr>
<td>-</td><td>ignored</td></tr>
<td>B</td><td>Break</td></tr>
<td>D</td><td>Decimal (use BCD for arithmetics)</td></tr>
<td>I</td><td>Interrupt (IRQ disable)</td></tr>
<td>Z</td><td>Zero</td></tr>
<td>C</td><td>Carry</td></tr>
</table>

<h3>Processor Stack</h3>
<p>LIFO, top down, 8 bit range, 0x0100 - 0x01FF</p>

<h3>Bytes, Words, Addressing</h3>
<p>8 bit bytes, 16 bit words in lobyte-hibyte representation (Little-Endian).<br />
16 bit address range, operands follow instruction codes.</p>

<p>Signed values are two's complement, sign in bit 7 (most significant bit).<br />
(%11111111 = $FF = -1, %10000000 = $80 = -128, %01111111 = $7F = +127)</p>

<h3>Vendor</h3>
<p>MOS Technology, 1975</p>

<figure>
<img src="MOS_6502AD_4585.jpg" alt="MOS Techology 6502 MPU" title="MOS Techology 6502 MPU" width="400" height="144" style="width: 250px; height: auto;" />
<p>Image: <a href="https://commons.wikimedia.org/wiki/File:MOS_6502AD_4585_top.jpg" target="_blank" rel="noopener">Wikimedia Commons</a>.</p>
</figure>

<h2 id="details">APPENDIX A: 6502 Instructions in Detail</h2>

<dl class="opcodes">
<dt id="ADC">ADC</dt>
<dd>
<p aria-label="summary">Add Memory to Accumulator with Carry</p>
<p aria-label="synopsis">A + M + C <span aria-label="right-hand transfer">-&gt;</span> A, C</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>+</td><td>+</td><td>+</td><td>-</td><td>-</td><td>+</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>immediate</td><td>ADC #oper</td><td>69</td><td>2</td><td>2  </td></tr>
<tr><td>zeropage</td><td>ADC oper</td><td>65</td><td>2</td><td>3  </td></tr>
<tr><td>zeropage,X</td><td>ADC oper,X</td><td>75</td><td>2</td><td>4  </td></tr>
<tr><td>absolute</td><td>ADC oper</td><td>6D</td><td>3</td><td>4  </td></tr>
<tr><td>absolute,X</td><td>ADC oper,X</td><td>7D</td><td>3</td><td>4<a href="#opcodes-footnote1" class="footnote" aria-label="see footnote 1">*</a> </td></tr>
<tr><td>absolute,Y</td><td>ADC oper,Y</td><td>79</td><td>3</td><td>4<a href="#opcodes-footnote1" class="footnote" aria-label="see footnote 1">*</a> </td></tr>
<tr><td>(indirect,X)</td><td>ADC (oper,X)</td><td>61</td><td>2</td><td>6  </td></tr>
<tr><td>(indirect),Y</td><td>ADC (oper),Y</td><td>71</td><td>2</td><td>5<a href="#opcodes-footnote1" class="footnote" aria-label="see footnote 1">*</a> </td></tr>
</table>
</dd>

<dt id="AND">AND</dt>
<dd>
<p aria-label="summary">AND Memory with Accumulator</p>
<p aria-label="synopsis">A AND M <span aria-label="right-hand transfer">-&gt;</span> A</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>+</td><td>+</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>immediate</td><td>AND #oper</td><td>29</td><td>2</td><td>2  </td></tr>
<tr><td>zeropage</td><td>AND oper</td><td>25</td><td>2</td><td>3  </td></tr>
<tr><td>zeropage,X</td><td>AND oper,X</td><td>35</td><td>2</td><td>4  </td></tr>
<tr><td>absolute</td><td>AND oper</td><td>2D</td><td>3</td><td>4  </td></tr>
<tr><td>absolute,X</td><td>AND oper,X</td><td>3D</td><td>3</td><td>4<a href="#opcodes-footnote1" class="footnote" aria-label="see footnote 1">*</a> </td></tr>
<tr><td>absolute,Y</td><td>AND oper,Y</td><td>39</td><td>3</td><td>4<a href="#opcodes-footnote1" class="footnote" aria-label="see footnote 1">*</a> </td></tr>
<tr><td>(indirect,X)</td><td>AND (oper,X)</td><td>21</td><td>2</td><td>6  </td></tr>
<tr><td>(indirect),Y</td><td>AND (oper),Y</td><td>31</td><td>2</td><td>5<a href="#opcodes-footnote1" class="footnote" aria-label="see footnote 1">*</a> </td></tr>
</table>
</dd>

<dt id="ASL">ASL</dt>
<dd>
<p aria-label="summary">Shift Left One Bit (Memory or Accumulator)</p>
<p aria-label="synopsis">C <span aria-label="left-hand transfer">&lt;-</span> [76543210] <span aria-label="left-hand transfer">&lt;-</span> 0</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>+</td><td>+</td><td>+</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>accumulator</td><td>ASL A</td><td>0A</td><td>1</td><td>2  </td></tr>
<tr><td>zeropage</td><td>ASL oper</td><td>06</td><td>2</td><td>5  </td></tr>
<tr><td>zeropage,X</td><td>ASL oper,X</td><td>16</td><td>2</td><td>6  </td></tr>
<tr><td>absolute</td><td>ASL oper</td><td>0E</td><td>3</td><td>6  </td></tr>
<tr><td>absolute,X</td><td>ASL oper,X</td><td>1E</td><td>3</td><td>7  </td></tr>
</table>
</dd>

<dt id="BCC">BCC</dt>
<dd>
<p aria-label="summary">Branch on Carry Clear</p>
<p aria-label="synopsis">branch on C = 0</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>relative</td><td>BCC oper</td><td>90</td><td>2</td><td>2<a href="#opcodes-footnote2" class="footnote" aria-label="see footnote 2">**</a></td></tr>
</table>
</dd>

<dt id="BCS">BCS</dt>
<dd>
<p aria-label="summary">Branch on Carry Set</p>
<p aria-label="synopsis">branch on C = 1</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>relative</td><td>BCS oper</td><td>B0</td><td>2</td><td>2<a href="#opcodes-footnote2" class="footnote" aria-label="see footnote 2">**</a></td></tr>
</table>
</dd>

<dt id="BEQ">BEQ</dt>
<dd>
<p aria-label="summary">Branch on Result Zero</p>
<p aria-label="synopsis">branch on Z = 1</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>relative</td><td>BEQ oper</td><td>F0</td><td>2</td><td>2<a href="#opcodes-footnote2" class="footnote" aria-label="see footnote 2">**</a></td></tr>
</table>
</dd>

<dt id="BIT">BIT</dt>
<dd>
<p aria-label="summary">Test Bits in Memory with Accumulator<br /><br />
bits 7 and 6 of operand are transfered to bit 7 and 6 of SR (N,V);<br />
the zero-flag is set to the result of operand AND accumulator.</p>
<p aria-label="synopsis">A AND M, M7 <span aria-label="right-hand transfer">-&gt;</span> N, M6 <span aria-label="right-hand transfer">-&gt;</span> V</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>M7</td><td>+</td><td>-</td><td>-</td><td>-</td><td>M6</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>zeropage</td><td>BIT oper</td><td>24</td><td>2</td><td>3  </td></tr>
<tr><td>absolute</td><td>BIT oper</td><td>2C</td><td>3</td><td>4  </td></tr>
</table>
</dd>

<dt id="BMI">BMI</dt>
<dd>
<p aria-label="summary">Branch on Result Minus</p>
<p aria-label="synopsis">branch on N = 1</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>relative</td><td>BMI oper</td><td>30</td><td>2</td><td>2<a href="#opcodes-footnote2" class="footnote" aria-label="see footnote 2">**</a></td></tr>
</table>
</dd>

<dt id="BNE">BNE</dt>
<dd>
<p aria-label="summary">Branch on Result not Zero</p>
<p aria-label="synopsis">branch on Z = 0</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>relative</td><td>BNE oper</td><td>D0</td><td>2</td><td>2<a href="#opcodes-footnote2" class="footnote" aria-label="see footnote 2">**</a></td></tr>
</table>
</dd>

<dt id="BPL">BPL</dt>
<dd>
<p aria-label="summary">Branch on Result Plus</p>
<p aria-label="synopsis">branch on N = 0</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>relative</td><td>BPL oper</td><td>10</td><td>2</td><td>2<a href="#opcodes-footnote2" class="footnote" aria-label="see footnote 2">**</a></td></tr>
</table>
</dd>

<dt id="BRK">BRK</dt>
<dd>
<p aria-label="summary">Force Break</p>
<p aria-label="synopsis">interrupt,<br />push PC+2, push SR </p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>-</td><td>-</td><td>-</td><td>1</td><td>-</td><td>-</td></tr>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>implied</td><td>BRK 00</td><td>1</td><td>7  </td></tr>
</table>
</dd>

<dt id="BVC">BVC</dt>
<dd>
<p aria-label="summary">Branch on Overflow Clear</p>
<p aria-label="synopsis">branch on V = 0</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>relative</td><td>BVC oper</td><td>50</td><td>2</td><td>2<a href="#opcodes-footnote2" class="footnote" aria-label="see footnote 2">**</a></td></tr>
</table>
</dd>

<dt id="BVS">BVS</dt>
<dd>
<p aria-label="summary">Branch on Overflow Set</p>
<p aria-label="synopsis">branch on V = 1</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>relative</td><td>BVS oper</td><td>70</td><td>2</td><td>2<a href="#opcodes-footnote2" class="footnote" aria-label="see footnote 2">**</a></td></tr>
</table>
</dd>

<dt id="CLC">CLC</dt>
<dd>
<p aria-label="summary">Clear Carry Flag</p>
<p aria-label="synopsis">0 <span aria-label="right-hand transfer">-&gt;</span> C</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>-</td><td>-</td><td>0</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>implied</td><td>CLC</td><td>18</td><td>1</td><td>2  </td></tr>
</table>
</dd>

<dt id="CLD">CLD</dt>
<dd>
<p aria-label="summary">Clear Decimal Mode</p>
<p aria-label="synopsis">0 <span aria-label="right-hand transfer">-&gt;</span> D</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>-</td><td>-</td><td>-</td><td>-</td><td>0</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>implied</td><td>CLD</td><td>D8</td><td>1</td><td>2  </td></tr>
</table>
</dd>

<dt id="CLI">CLI</dt>
<dd>
<p aria-label="summary">Clear Interrupt Disable Bit</p>
<p aria-label="synopsis">0 <span aria-label="right-hand transfer">-&gt;</span> I</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>-</td><td>-</td><td>-</td><td>0</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>implied</td><td>CLI</td><td>58</td><td>1</td><td>2  </td></tr>
</table>
</dd>

<dt id="CLV">CLV</dt>
<dd>
<p aria-label="summary">Clear Overflow Flag</p>
<p aria-label="synopsis">0 <span aria-label="right-hand transfer">-&gt;</span> V</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>0</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>implied</td><td>CLV</td><td>B8</td><td>1</td><td>2  </td></tr>
</table>
</dd>

<dt id="CMP">CMP</dt>
<dd>
<p aria-label="summary">Compare Memory with Accumulator</p>
<p aria-label="synopsis">A - M</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>+</td><td>+</td><td>+</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>immediate</td><td>CMP #oper</td><td>C9</td><td>2</td><td>2  </td></tr>
<tr><td>zeropage</td><td>CMP oper</td><td>C5</td><td>2</td><td>3  </td></tr>
<tr><td>zeropage,X</td><td>CMP oper,X</td><td>D5</td><td>2</td><td>4  </td></tr>
<tr><td>absolute</td><td>CMP oper</td><td>CD</td><td>3</td><td>4  </td></tr>
<tr><td>absolute,X</td><td>CMP oper,X</td><td>DD</td><td>3</td><td>4<a href="#opcodes-footnote1" class="footnote" aria-label="see footnote 1">*</a> </td></tr>
<tr><td>absolute,Y</td><td>CMP oper,Y</td><td>D9</td><td>3</td><td>4<a href="#opcodes-footnote1" class="footnote" aria-label="see footnote 1">*</a> </td></tr>
<tr><td>(indirect,X)</td><td>CMP (oper,X)</td><td>C1</td><td>2</td><td>6  </td></tr>
<tr><td>(indirect),Y</td><td>CMP (oper),Y</td><td>D1</td><td>2</td><td>5<a href="#opcodes-footnote1" class="footnote" aria-label="see footnote 1">*</a> </td></tr>
</table>
</dd>

<dt id="CPX">CPX</dt>
<dd>
<p aria-label="summary">Compare Memory and Index X</p>
<p aria-label="synopsis">X - M</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>+</td><td>+</td><td>+</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>immediate</td><td>CPX #oper</td><td>E0</td><td>2</td><td>2  </td></tr>
<tr><td>zeropage</td><td>CPX oper</td><td>E4</td><td>2</td><td>3  </td></tr>
<tr><td>absolute</td><td>CPX oper</td><td>EC</td><td>3</td><td>4  </td></tr>
</table>
</dd>

<dt id="CPY">CPY</dt>
<dd>
<p aria-label="summary">Compare Memory and Index Y</p>
<p aria-label="synopsis">Y - M</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>+</td><td>+</td><td>+</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>immediate</td><td>CPY #oper</td><td>C0</td><td>2</td><td>2  </td></tr>
<tr><td>zeropage</td><td>CPY oper</td><td>C4</td><td>2</td><td>3  </td></tr>
<tr><td>absolute</td><td>CPY oper</td><td>CC</td><td>3</td><td>4  </td></tr>
</table>
</dd>

<dt id="DEC">DEC</dt>
<dd>
<p aria-label="summary">Decrement Memory by One</p>
<p aria-label="synopsis">M - 1 <span aria-label="right-hand transfer">-&gt;</span> M</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>+</td><td>+</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>zeropage</td><td>DEC oper</td><td>C6</td><td>2</td><td>5  </td></tr>
<tr><td>zeropage,X</td><td>DEC oper,X</td><td>D6</td><td>2</td><td>6  </td></tr>
<tr><td>absolute</td><td>DEC oper</td><td>CE</td><td>3</td><td>6  </td></tr>
<tr><td>absolute,X</td><td>DEC oper,X</td><td>DE</td><td>3</td><td>7  </td></tr>
</table>
</dd>

<dt id="DEX">DEX</dt>
<dd>
<p aria-label="summary">Decrement Index X by One</p>
<p aria-label="synopsis">X - 1 <span aria-label="right-hand transfer">-&gt;</span> X</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>+</td><td>+</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>implied</td><td>DEX</td><td>CA</td><td>1</td><td>2  </td></tr>
</table>
</dd>

<dt id="DEY">DEY</dt>
<dd>
<p aria-label="summary">Decrement Index Y by One</p>
<p aria-label="synopsis">Y - 1 <span aria-label="right-hand transfer">-&gt;</span> Y</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>+</td><td>+</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>implied</td><td>DEY</td><td>88</td><td>1</td><td>2  </td></tr>
</table>
</dd>

<dt id="EOR">EOR</dt>
<dd>
<p aria-label="summary">Exclusive-OR Memory with Accumulator</p>
<p aria-label="synopsis">A EOR M <span aria-label="right-hand transfer">-&gt;</span> A</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>+</td><td>+</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>immediate</td><td>EOR #oper</td><td>49</td><td>2</td><td>2  </td></tr>
<tr><td>zeropage</td><td>EOR oper</td><td>45</td><td>2</td><td>3  </td></tr>
<tr><td>zeropage,X</td><td>EOR oper,X</td><td>55</td><td>2</td><td>4  </td></tr>
<tr><td>absolute</td><td>EOR oper</td><td>4D</td><td>3</td><td>4  </td></tr>
<tr><td>absolute,X</td><td>EOR oper,X</td><td>5D</td><td>3</td><td>4<a href="#opcodes-footnote1" class="footnote" aria-label="see footnote 1">*</a> </td></tr>
<tr><td>absolute,Y</td><td>EOR oper,Y</td><td>59</td><td>3</td><td>4<a href="#opcodes-footnote1" class="footnote" aria-label="see footnote 1">*</a> </td></tr>
<tr><td>(indirect,X)</td><td>EOR (oper,X)</td><td>41</td><td>2</td><td>6  </td></tr>
<tr><td>(indirect),Y</td><td>EOR (oper),Y</td><td>51</td><td>2</td><td>5<a href="#opcodes-footnote1" class="footnote" aria-label="see footnote 1">*</a> </td></tr>
</table>
</dd>

<dt id="INC">INC</dt>
<dd>
<p aria-label="summary">Increment Memory by One</p>
<p aria-label="synopsis">M + 1 <span aria-label="right-hand transfer">-&gt;</span> M</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>+</td><td>+</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>zeropage</td><td>INC oper</td><td>E6</td><td>2</td><td>5  </td></tr>
<tr><td>zeropage,X</td><td>INC oper,X</td><td>F6</td><td>2</td><td>6  </td></tr>
<tr><td>absolute</td><td>INC oper</td><td>EE</td><td>3</td><td>6  </td></tr>
<tr><td>absolute,X</td><td>INC oper,X</td><td>FE</td><td>3</td><td>7  </td></tr>
</table>
</dd>

<dt id="INX">INX</dt>
<dd>
<p aria-label="summary">Increment Index X by One</p>
<p aria-label="synopsis">X + 1 <span aria-label="right-hand transfer">-&gt;</span> X</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>+</td><td>+</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>implied</td><td>INX</td><td>E8</td><td>1</td><td>2  </td></tr>
</table>
</dd>

<dt id="INY">INY</dt>
<dd>
<p aria-label="summary">Increment Index Y by One</p>
<p aria-label="synopsis">Y + 1 <span aria-label="right-hand transfer">-&gt;</span> Y</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>+</td><td>+</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>implied</td><td>INY</td><td>C8</td><td>1</td><td>2  </td></tr>
</table>
</dd>

<dt id="JMP">JMP</dt>
<dd>
<p aria-label="summary">Jump to New Location</p>
<p aria-label="synopsis">(PC+1) <span aria-label="right-hand transfer">-&gt;</span> PCL<br />(PC+2) <span aria-label="right-hand transfer">-&gt;</span> PCH</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>absolute</td><td>JMP oper</td><td>4C</td><td>3</td><td>3  </td></tr>
<tr><td>indirect</td><td>JMP (oper)</td><td>6C</td><td>3</td><td>5  </td></tr>
</table>
</dd>

<dt id="JSR">JSR</dt>
<dd>
<p aria-label="summary">Jump to New Location Saving Return Address</p>
<p aria-label="synopsis">push (PC+2),<br />(PC+1) <span aria-label="right-hand transfer">-&gt;</span> PCL<br />(PC+2) <span aria-label="right-hand transfer">-&gt;</span> PCH</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>absolute</td><td>JSR oper</td><td>20</td><td>3</td><td>6  </td></tr>
</table>
</dd>

<dt id="LDA">LDA</dt>
<dd>
<p aria-label="summary">Load Accumulator with Memory</p>
<p aria-label="synopsis">M <span aria-label="right-hand transfer">-&gt;</span> A</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>+</td><td>+</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>immediate</td><td>LDA #oper</td><td>A9</td><td>2</td><td>2  </td></tr>
<tr><td>zeropage</td><td>LDA oper</td><td>A5</td><td>2</td><td>3  </td></tr>
<tr><td>zeropage,X</td><td>LDA oper,X</td><td>B5</td><td>2</td><td>4  </td></tr>
<tr><td>absolute</td><td>LDA oper</td><td>AD</td><td>3</td><td>4  </td></tr>
<tr><td>absolute,X</td><td>LDA oper,X</td><td>BD</td><td>3</td><td>4<a href="#opcodes-footnote1" class="footnote" aria-label="see footnote 1">*</a> </td></tr>
<tr><td>absolute,Y</td><td>LDA oper,Y</td><td>B9</td><td>3</td><td>4<a href="#opcodes-footnote1" class="footnote" aria-label="see footnote 1">*</a> </td></tr>
<tr><td>(indirect,X)</td><td>LDA (oper,X)</td><td>A1</td><td>2</td><td>6  </td></tr>
<tr><td>(indirect),Y</td><td>LDA (oper),Y</td><td>B1</td><td>2</td><td>5<a href="#opcodes-footnote1" class="footnote" aria-label="see footnote 1">*</a> </td></tr>
</table>
</dd>

<dt id="LDX">LDX</dt>
<dd>
<p aria-label="summary">Load Index X with Memory</p>
<p aria-label="synopsis">M <span aria-label="right-hand transfer">-&gt;</span> X</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>+</td><td>+</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>immediate</td><td>LDX #oper</td><td>A2</td><td>2</td><td>2  </td></tr>
<tr><td>zeropage</td><td>LDX oper</td><td>A6</td><td>2</td><td>3  </td></tr>
<tr><td>zeropage,Y</td><td>LDX oper,Y</td><td>B6</td><td>2</td><td>4  </td></tr>
<tr><td>absolute</td><td>LDX oper</td><td>AE</td><td>3</td><td>4  </td></tr>
<tr><td>absolute,Y</td><td>LDX oper,Y</td><td>BE</td><td>3</td><td>4<a href="#opcodes-footnote1" class="footnote" aria-label="see footnote 1">*</a> </td></tr>
</table>
</dd>

<dt id="LDY">LDY</dt>
<dd>
<p aria-label="summary">Load Index Y with Memory</p>
<p aria-label="synopsis">M <span aria-label="right-hand transfer">-&gt;</span> Y</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>+</td><td>+</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>immediate</td><td>LDY #oper</td><td>A0</td><td>2</td><td>2  </td></tr>
<tr><td>zeropage</td><td>LDY oper</td><td>A4</td><td>2</td><td>3  </td></tr>
<tr><td>zeropage,X</td><td>LDY oper,X</td><td>B4</td><td>2</td><td>4  </td></tr>
<tr><td>absolute</td><td>LDY oper</td><td>AC</td><td>3</td><td>4  </td></tr>
<tr><td>absolute,X</td><td>LDY oper,X</td><td>BC</td><td>3</td><td>4<a href="#opcodes-footnote1" class="footnote" aria-label="see footnote 1">*</a> </td></tr>
</table>
</dd>

<dt id="LSR">LSR</dt>
<dd>
<p aria-label="summary">Shift One Bit Right (Memory or Accumulator)</p>
<p aria-label="synopsis">0 <span aria-label="right-hand transfer">-&gt;</span> [76543210] <span aria-label="right-hand transfer">-&gt;</span> C</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>0</td><td>+</td><td>+</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>accumulator</td><td>LSR A</td><td>4A</td><td>1</td><td>2  </td></tr>
<tr><td>zeropage</td><td>LSR oper</td><td>46</td><td>2</td><td>5  </td></tr>
<tr><td>zeropage,X</td><td>LSR oper,X</td><td>56</td><td>2</td><td>6  </td></tr>
<tr><td>absolute</td><td>LSR oper</td><td>4E</td><td>3</td><td>6  </td></tr>
<tr><td>absolute,X</td><td>LSR oper,X</td><td>5E</td><td>3</td><td>7  </td></tr>
</table>
</dd>

<dt id="NOP">NOP</dt>
<dd>
<p aria-label="summary">No Operation</p>
<p aria-label="synopsis">---</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>implied</td><td>NOP</td><td>EA</td><td>1</td><td>2  </td></tr>
</table>
</dd>

<dt id="ORA">ORA</dt>
<dd>
<p aria-label="summary">OR Memory with Accumulator</p>
<p aria-label="synopsis">A OR M <span aria-label="right-hand transfer">-&gt;</span> A</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>+</td><td>+</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>immediate</td><td>ORA #oper</td><td>09</td><td>2</td><td>2  </td></tr>
<tr><td>zeropage</td><td>ORA oper</td><td>05</td><td>2</td><td>3  </td></tr>
<tr><td>zeropage,X</td><td>ORA oper,X</td><td>15</td><td>2</td><td>4  </td></tr>
<tr><td>absolute</td><td>ORA oper</td><td>0D</td><td>3</td><td>4  </td></tr>
<tr><td>absolute,X</td><td>ORA oper,X</td><td>1D</td><td>3</td><td>4<a href="#opcodes-footnote1" class="footnote" aria-label="see footnote 1">*</a> </td></tr>
<tr><td>absolute,Y</td><td>ORA oper,Y</td><td>19</td><td>3</td><td>4<a href="#opcodes-footnote1" class="footnote" aria-label="see footnote 1">*</a> </td></tr>
<tr><td>(indirect,X)</td><td>ORA (oper,X)</td><td>01</td><td>2</td><td>6  </td></tr>
<tr><td>(indirect),Y</td><td>ORA (oper),Y</td><td>11</td><td>2</td><td>5<a href="#opcodes-footnote1" class="footnote" aria-label="see footnote 1">*</a> </td></tr>
</table>
</dd>

<dt id="PHA">PHA</dt>
<dd>
<p aria-label="summary">Push Accumulator on Stack</p>
<p aria-label="synopsis">push A</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>implied</td><td>PHA</td><td>48</td><td>1</td><td>3  </td></tr>
</table>
</dd>

<dt id="PHP">PHP</dt>
<dd>
<p aria-label="summary">Push Processor Status on Stack</p>
<p aria-label="synopsis">push SR</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>implied</td><td>PHP</td><td>08</td><td>1</td><td>3  </td></tr>
</table>
</dd>

<dt id="PLA">PLA</dt>
<dd>
<p aria-label="summary">Pull Accumulator from Stack</p>
<p aria-label="synopsis">pull A</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>+</td><td>+</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>implied</td><td>PLA</td><td>68</td><td>1</td><td>4  </td></tr>
</table>
</dd>

<dt id="PLP">PLP</dt>
<dd>
<p aria-label="summary">Pull Processor Status from Stack</p>
<p aria-label="synopsis">pull SR</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td colspan="6">from stack</td></tr>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>implied</td><td>PLP</td><td>28</td><td>1</td><td>4  </td></tr>
</table>
</dd>

<dt id="ROL">ROL</dt>
<dd>
<p aria-label="summary">Rotate One Bit Left (Memory or Accumulator)</p>
<p aria-label="synopsis">C <span aria-label="left-hand transfer">&lt;-</span> [76543210] <span aria-label="left-hand transfer">&lt;-</span> C</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>+</td><td>+</td><td>+</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>accumulator</td><td>ROL A</td><td>2A</td><td>1</td><td>2  </td></tr>
<tr><td>zeropage</td><td>ROL oper</td><td>26</td><td>2</td><td>5  </td></tr>
<tr><td>zeropage,X</td><td>ROL oper,X</td><td>36</td><td>2</td><td>6  </td></tr>
<tr><td>absolute</td><td>ROL oper</td><td>2E</td><td>3</td><td>6  </td></tr>
<tr><td>absolute,X</td><td>ROL oper,X</td><td>3E</td><td>3</td><td>7  </td></tr>
</table>
</dd>

<dt id="ROR">ROR</dt>
<dd>
<p aria-label="summary">Rotate One Bit Right (Memory or Accumulator)</p>
<p aria-label="synopsis">C <span aria-label="right-hand transfer">-&gt;</span> [76543210] <span aria-label="right-hand transfer">-&gt;</span> C</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>+</td><td>+</td><td>+</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>accumulator</td><td>ROR A</td><td>6A</td><td>1</td><td>2  </td></tr>
<tr><td>zeropage</td><td>ROR oper</td><td>66</td><td>2</td><td>5  </td></tr>
<tr><td>zeropage,X</td><td>ROR oper,X</td><td>76</td><td>2</td><td>6  </td></tr>
<tr><td>absolute</td><td>ROR oper</td><td>6E</td><td>3</td><td>6  </td></tr>
<tr><td>absolute,X</td><td>ROR oper,X</td><td>7E</td><td>3</td><td>7  </td></tr>
</table>
</dd>

<dt id="RTI">RTI</dt>
<dd>
<p aria-label="summary">Return from Interrupt</p>
<p aria-label="synopsis">pull SR, pull PC</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td colspan="6">from stack</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>implied</td><td>RTI</td><td>40</td><td>1</td><td>6  </td></tr>
</table>
</dd>

<dt id="RTS">RTS</dt>
<dd>
<p aria-label="summary">Return from Subroutine</p>
<p aria-label="synopsis">pull PC, PC+1 <span aria-label="right-hand transfer">-&gt;</span> PC</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>implied</td><td>RTS</td><td>60</td><td>1</td><td>6  </td></tr>
</table>
</dd>

<dt id="SBC">SBC</dt>
<dd>
<p aria-label="summary">Subtract Memory from Accumulator with Borrow</p>
<p aria-label="synopsis">A - M - <span style="text-decoration: overline">C</span> <span aria-label="right-hand transfer">-&gt;</span> A</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>+</td><td>+</td><td>+</td><td>-</td><td>-</td><td>+</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>immediate</td><td>SBC #oper</td><td>E9</td><td>2</td><td>2  </td></tr>
<tr><td>zeropage</td><td>SBC oper</td><td>E5</td><td>2</td><td>3  </td></tr>
<tr><td>zeropage,X</td><td>SBC oper,X</td><td>F5</td><td>2</td><td>4  </td></tr>
<tr><td>absolute</td><td>SBC oper</td><td>ED</td><td>3</td><td>4  </td></tr>
<tr><td>absolute,X</td><td>SBC oper,X</td><td>FD</td><td>3</td><td>4<a href="#opcodes-footnote1" class="footnote" aria-label="see footnote 1">*</a> </td></tr>
<tr><td>absolute,Y</td><td>SBC oper,Y</td><td>F9</td><td>3</td><td>4<a href="#opcodes-footnote1" class="footnote" aria-label="see footnote 1">*</a> </td></tr>
<tr><td>(indirect,X)</td><td>SBC (oper,X)</td><td>E1</td><td>2</td><td>6  </td></tr>
<tr><td>(indirect),Y</td><td>SBC (oper),Y</td><td>F1</td><td>2</td><td>5<a href="#opcodes-footnote1" class="footnote" aria-label="see footnote 1">*</a> </td></tr>
</table>
</dd>

<dt id="SEC">SEC</dt>
<dd>
<p aria-label="summary">Set Carry Flag</p>
<p aria-label="synopsis">1 <span aria-label="right-hand transfer">-&gt;</span> C</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>-</td><td>-</td><td>1</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>implied</td><td>SEC</td><td>38</td><td>1</td><td>2  </td></tr>
</table>
</dd>

<dt id="SED">SED</dt>
<dd>
<p aria-label="summary">Set Decimal Flag</p>
<p aria-label="synopsis">1 <span aria-label="right-hand transfer">-&gt;</span> D</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>-</td><td>-</td><td>-</td><td>-</td><td>1</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>implied</td><td>SED</td><td>F8</td><td>1</td><td>2  </td></tr>
</table>
</dd>

<dt id="SEI">SEI</dt>
<dd>
<p aria-label="summary">Set Interrupt Disable Status</p>
<p aria-label="synopsis">1 <span aria-label="right-hand transfer">-&gt;</span> I</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>-</td><td>-</td><td>-</td><td>1</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>implied</td><td>SEI</td><td>78</td><td>1</td><td>2  </td></tr>
</table>
</dd>

<dt id="STA">STA</dt>
<dd>
<p aria-label="summary">Store Accumulator in Memory</p>
<p aria-label="synopsis">A <span aria-label="right-hand transfer">-&gt;</span> M</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>zeropage</td><td>STA oper</td><td>85</td><td>2</td><td>3  </td></tr>
<tr><td>zeropage,X</td><td>STA oper,X</td><td>95</td><td>2</td><td>4  </td></tr>
<tr><td>absolute</td><td>STA oper</td><td>8D</td><td>3</td><td>4  </td></tr>
<tr><td>absolute,X</td><td>STA oper,X</td><td>9D</td><td>3</td><td>5  </td></tr>
<tr><td>absolute,Y</td><td>STA oper,Y</td><td>99</td><td>3</td><td>5  </td></tr>
<tr><td>(indirect,X)</td><td>STA (oper,X)</td><td>81</td><td>2</td><td>6  </td></tr>
<tr><td>(indirect),Y</td><td>STA (oper),Y</td><td>91</td><td>2</td><td>6  </td></tr>
</table>
</dd>

<dt id="STX">STX</dt>
<dd>
<p aria-label="summary">Store Index X in Memory</p>
<p aria-label="synopsis">X <span aria-label="right-hand transfer">-&gt;</span> M</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>zeropage</td><td>STX oper</td><td>86</td><td>2</td><td>3  </td></tr>
<tr><td>zeropage,Y</td><td>STX oper,Y</td><td>96</td><td>2</td><td>4  </td></tr>
<tr><td>absolute</td><td>STX oper</td><td>8E</td><td>3</td><td>4  </td></tr>
</table>
</dd>

<dt id="STY">STY</dt>
<dd>
<p aria-label="summary">Sore Index Y in Memory</p>
<p aria-label="synopsis">Y <span aria-label="right-hand transfer">-&gt;</span> M</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>zeropage</td><td>STY oper</td><td>84</td><td>2</td><td>3  </td></tr>
<tr><td>zeropage,X</td><td>STY oper,X</td><td>94</td><td>2</td><td>4  </td></tr>
<tr><td>absolute</td><td>STY oper</td><td>8C</td><td>3</td><td>4  </td></tr>
</table>
</dd>

<dt id="TAX">TAX</dt>
<dd>
<p aria-label="summary">Transfer Accumulator to Index X</p>
<p aria-label="synopsis">A <span aria-label="right-hand transfer">-&gt;</span> X</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>+</td><td>+</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>implied</td><td>TAX</td><td>AA</td><td>1</td><td>2  </td></tr>
</table>
</dd>

<dt id="TAY">TAY</dt>
<dd>
<p aria-label="summary">Transfer Accumulator to Index Y</p>
<p aria-label="synopsis">A <span aria-label="right-hand transfer">-&gt;</span> Y</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>+</td><td>+</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>implied</td><td>TAY</td><td>A8</td><td>1</td><td>2  </td></tr>
</table>
</dd>

<dt id="TSX">TSX</dt>
<dd>
<p aria-label="summary">Transfer Stack Pointer to Index X</p>
<p aria-label="synopsis">SP <span aria-label="right-hand transfer">-&gt;</span> X</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>+</td><td>+</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>implied</td><td>TSX</td><td>BA</td><td>1</td><td>2  </td></tr>
</table>
</dd>

<dt id="TXA">TXA</dt>
<dd>
<p aria-label="summary">Transfer Index X to Accumulator</p>
<p aria-label="synopsis">X <span aria-label="right-hand transfer">-&gt;</span> A</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>+</td><td>+</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>implied</td><td>TXA</td><td>8A</td><td>1</td><td>2  </td></tr>
</table>
</dd>

<dt id="TXS">TXS</dt>
<dd>
<p aria-label="summary">Transfer Index X to Stack Register</p>
<p aria-label="synopsis">X <span aria-label="right-hand transfer">-&gt;</span> SP</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>implied</td><td>TXS</td><td>9A</td><td>1</td><td>2  </td></tr>
</table>
</dd>

<dt id="TYA">TYA</dt>
<dd>
<p aria-label="summary">Transfer Index Y to Accumulator</p>
<p aria-label="synopsis">Y <span aria-label="right-hand transfer">-&gt;</span> A</p>
<table aria-label="flags">
	<tr><th>N</th><th>Z</th><th>C</th><th>I</th><th>D</th><th>V</th></tr>
	<tr><td>+</td><td>+</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table aria-label="details">
<tr><th>addressing</th><th>assembler</th><th>opc</th><th>bytes</th><th>cyles</th></tr>
<tr><td>implied</td><td>TYA</td><td>98</td><td>1</td><td>2  </td></tr>
</table>
</dd>
</dl>

<dl class="footnotes footnotes-opcodes" aria-label="footnotes regarding opcode cycles">
<dt id="opcodes-footnote1" aria-lebel="footnote 1">* </dt><dd>add 1 to cycles if page boundery is crossed</dd>
<dt id="opcodes-footnote2" aria-lebel="footnote 2">**</dt><dd>add 1 to cycles if branch occurs on same page<br />
add 2 to cycles if branch occurs to different page</dd>
</dl>

<p class="opcodes-legend">Legend to Flags:</p>
<dl class="opcodes opcodes-legend-list" aria-label="list of flag symbols and their respective meaning">
<dt>+</dt><dd>modified</dd>
<dt>-</dt><dd>not modified</dd>
<dt>1</dt><dd>set</dd>
<dt>0</dt><dd>cleared</dd>
<dt>M6</dt><dd>memory bit 6</dd>
<dt>M7</dt><dd>memory bit 7</dd>
</dl>

<p>Note on assembler syntax:<br />
Most assemblers employ &quot;OPC *oper&quot; for forced zeropage addressing.</p>


<h2 id="stack">Appendix B: 6502 Jump Vectors and Stack Operations</h2>

<p>The 256 bytes processor stack of the 6502 is located at $0100 ... $01FF in<br />memory, growing down from top to bottom.<br />There are three 2-byte address locations at the very top end of the 64K address<br />space serving as jump vectors for reset/startup and interrupt operations:</p>

<p style="margin: 1.5em 0 1.5em 1em;">$FFFA, $FFFB ... NMI (Non-Maskable Interrupt) vector<br />
$FFFC, $FFFD ... RES (Reset) vector<br />
$FFFE, $FFFF ... IRQ (Interrupt Request) vector</p>

<p>At the occurrence of interrupt, the value of the program counter (PC) is put in<br />high-low order onto the stack, followed by the value currently in the status<br />register and control will be transferred to the address location found in the<br />respective interrupt vector. These are recovered from the stack at the end of<br />an interrupt routine by the RTI instruction.</p>

<figure>
<img src="mcs6502-interrupt-ops.png" alt="6502 Interrupt Operations" width="480" height="593" />
<figcaption>(Image: MCS6502 Instruction Set Summary, MOS Technology, Inc.)</figcaption>
</figure>

<p>Similarly, as a JSR instruction is encountered, PC is dumped onto the stack<br />and recovered by the JSR instruction:</p>

<figure style="margin-bottom: 3em;">
<img src="mcs6502-jsr-rts-ops.png" alt="6502 Subroutine Operations" width="480" height="593" />
<figcaption>(Image: MCS6502 Instruction Set Summary, MOS Technology, Inc.)</figcaption>
</figure>

<h2 id="layout">Appendix C: 6502 Instruction Layout</h2>
<div class="explanation">
<p>The 6502 instruction table is laid out according to a pattern <em>a-b-c,</em> where<br />
<em>a</em> and <em>b</em> are an octal number each, followed by a group of two binary digits <em>c,</em><br />
as in the bit-vector <em>&quot;aaabbbcc&quot;.</em></p>

<table class="instrvector">
<colgroup>
	<col/>
	<col span="3" class="bits-a"/>
	<col span="3" class="bits-b"/>
	<col span="2" class="bits-c"/>
</colgroup>
<tbody>
<tr><td></td><td class="a">a</td><td class="a">a</td><td class="a">a</td><td class="b">b</td><td class="b">b</td><td class="b">b</td><td class="c">c</td><td class="c">c</td></tr>
</tbody>
<tfoot>
<tr><th scope="row" class="legend">bit</th><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr>
<tr class="range"><td></td><td colspan="3">(0&hellip;7)</td><td colspan="3">(0&hellip;7)</td><td colspan="2">(0&hellip;3)</td></tr>
</tfoot>
</table>

<p><u>Example:</u><br />
All ROR instructions share <em>a</em> = 3 and <em>c</em> = 2 (3<em class="placeholder">b</em>2) with the address mode in <em>b</em>.<br />
At the same time, all instructions addressing the zero-page share <em>b</em> = 1 (<em class="placeholder">a</em>1<em class="placeholder">c</em>).<br />
<em>abc</em> &equals; 312 <spa aria-label="transforms to">&nbsp;&equals;&gt;</span>&nbsp; ( 3 <span aria-label="left-shift">&lt;&lt;</span> 5 | 1 <span aria-label="left-shift">&lt;&lt;</span> 2 | 2 ) &nbsp;&equals;&nbsp; %011.001.10 &nbsp;&equals;&nbsp; $66 &nbsp;&quot;ROR zpg&quot;.</p>

<p>Notably, there are no legal opcodes defined where <em>c</em> = 3, accounting for the<br />
empty columns in the usual, hexadecimal view of the instruction table.<br />
(For compactness empty rows where <em>c</em> = 3 are omitted from the tables below.)</p>

<p>The following table lists the instruction set, rows sorted by <em>c,</em> then <em>a.</em></p>
<p>Generally, instructions of a kind are typically found in rows as a combination<br />
of <em>a</em> and <em>c</em>, and address modes are in columns <em>b</em>.<br />
However, there are a few exception to this rule, namely, where bits 0 of both<br />
<em>c</em> and <em>b</em> are low (<em>c</em> = 0, 2; <em>b</em> = 0, 2, 4, 6) and combinations of <em>c</em> and <em>b</em> select<br />
a group of related operations. (E.g., c=0 &and; b=4: branch, c=0 &and; b=6: set flag)</p>
</div>

<div class="instrlayout-wrapper">
<table class="instrlayout" aria-label="table representing a complex view on the instruction layout according to components a, b, c.">
<colgroup>
	<col class="bits-c"/>
	<col class="bits-a"/>
	<col span="8" class="bits-b"/>
</colgroup>
<thead>
<tr><th scope="col" rowspan="2">c</th><th rowspan="2" scope="col" title="3 bits">a</th><th colspan="8" scope="colgroup">b</th></tr>
<tr class="bn b"><th scope="col">0</th><th scope="col">1</th><th scope="col">2</th><th scope="col">3</th><th scope="col">4</th><th scope="col">5</th><th scope="col">6</th><th scope="col">7</th></tr>
</thead>
<tbody>
<tr class="r1 r-even g-first"><th scope="rowgroup" rowspan="8" class="c c0">0</th><th scope="row" class="a a-b">0</th><td class="v0"><span class="opc">$00</span>BRK impl</td><td class="v1"></td><td class="v2"><span class="opc">$08</span>PHP impl</td><td class="v3"></td><td class="v4"><span class="opc">$10</span>BPL rel</td><td class="v5"></td><td class="v6"><span class="opc">$18</span>CLC impl</td><td class="v7"></td></tr>
<tr class="r1 r-odd"><th scope="row" class="a a-b">1</th><td class="v0"><span class="opc">$20</span>JSR abs</td><td class="v1"><span class="opc">$24</span>BIT zpg</td><td class="v2"><span class="opc">$28</span>PLP impl</td><td class="v3"><span class="opc">$2C</span>BIT abs</td><td class="v4"><span class="opc">$30</span>BMI rel</td><td class="v5"></td><td class="v6"><span class="opc">$38</span>SEC impl</td><td class="v7"></td></tr>
<tr class="r1 r-even"><th scope="row" class="a a-b">2</th><td class="v0"><span class="opc">$40</span>RTI impl</td><td class="v1"></td><td class="v2"><span class="opc">$48</span>PHA impl</td><td class="v3"><span class="opc">$4C</span>JMP abs</td><td class="v4"><span class="opc">$50</span>BVC rel</td><td class="v5"></td><td class="v6"><span class="opc">$58</span>CLI impl</td><td class="v7"></td></tr>
<tr class="r1 r-odd"><th scope="row" class="a a-b">3</th><td class="v0"><span class="opc">$60</span>RTS impl</td><td class="v1"></td><td class="v2"><span class="opc">$68</span>PLA impl</td><td class="v3"><span class="opc">$6C</span>JMP ind</td><td class="v4"><span class="opc">$70</span>BVS rel</td><td class="v5"></td><td class="v6"><span class="opc">$78</span>SEI impl</td><td class="v7"></td></tr>
<tr class="r1 r-even"><th scope="row" class="a a-b">4</th><td class="v0"></td><td class="v1"><span class="opc">$84</span>STY zpg</td><td class="v2"><span class="opc">$88</span>DEY impl</td><td class="v3"><span class="opc">$8C</span>STY abs</td><td class="v4"><span class="opc">$90</span>BCC rel</td><td class="v5"><span class="opc">$94</span>STY zpg,X</td><td class="v6"><span class="opc">$98</span>TYA impl</td><td class="v7"></td></tr>
<tr class="r1 r-odd"><th scope="row" class="a a-b">5</th><td class="v0"><span class="opc">$A0</span>LDY  #</td><td class="v1"><span class="opc">$A4</span>LDY zpg</td><td class="v2"><span class="opc">$A8</span>TAY impl</td><td class="v3"><span class="opc">$AC</span>LDY abs</td><td class="v4"><span class="opc">$B0</span>BCS rel</td><td class="v5"><span class="opc">$B4</span>LDY zpg,X</td><td class="v6"><span class="opc">$B8</span>CLV impl</td><td class="v7"><span class="opc">$BC</span>LDY abs,X</td></tr>
<tr class="r1 r-even"><th scope="row" class="a a-b">6</th><td class="v0"><span class="opc">$C0</span>CPY  #</td><td class="v1"><span class="opc">$C4</span>CPY zpg</td><td class="v2"><span class="opc">$C8</span>INY impl</td><td class="v3"><span class="opc">$CC</span>CPY abs</td><td class="v4"><span class="opc">$D0</span>BNE rel</td><td class="v5"></td><td class="v6"><span class="opc">$D8</span>CLD impl</td><td class="v7"></td></tr>
<tr class="r1 r-odd g-last"><th scope="row" class="a a-b">7</th><td class="v0"><span class="opc">$E0</span>CPX  #</td><td class="v1"><span class="opc">$E4</span>CPX zpg</td><td class="v2"><span class="opc">$E8</span>INX impl</td><td class="v3"><span class="opc">$EC</span>CPX abs</td><td class="v4"><span class="opc">$F0</span>BEQ rel</td><td class="v5"></td><td class="v6"><span class="opc">$F8</span>SED impl</td><td class="v7"></td></tr>
<tr class="r1 r-even g-first"><td scope="rowgroup" rowspan="8" class="c c1">1</td><th scope="row" class="a a-b">0</th><td class="v0"><span class="opc">$01</span>ORA X,ind</td><td class="v1"><span class="opc">$05</span>ORA zpg</td><td class="v2"><span class="opc">$09</span>ORA  #</td><td class="v3"><span class="opc">$0D</span>ORA abs</td><td class="v4"><span class="opc">$11</span>ORA ind,Y</td><td class="v5"><span class="opc">$15</span>ORA zpg,X</td><td class="v6"><span class="opc">$19</span>ORA abs,Y</td><td class="v7"><span class="opc">$1D</span>ORA abs,X</td></tr>
<tr class="r1 r-odd"><th scope="row" class="a a-b">1</th><td class="v0"><span class="opc">$21</span>AND X,ind</td><td class="v1"><span class="opc">$25</span>AND zpg</td><td class="v2"><span class="opc">$29</span>AND  #</td><td class="v3"><span class="opc">$2D</span>AND abs</td><td class="v4"><span class="opc">$31</span>AND ind,Y</td><td class="v5"><span class="opc">$35</span>AND zpg,X</td><td class="v6"><span class="opc">$39</span>AND abs,Y</td><td class="v7"><span class="opc">$3D</span>AND abs,X</td></tr>
<tr class="r1 r-even"><th scope="row" class="a a-b">2</th><td class="v0"><span class="opc">$41</span>EOR X,ind</td><td class="v1"><span class="opc">$45</span>EOR zpg</td><td class="v2"><span class="opc">$49</span>EOR  #</td><td class="v3"><span class="opc">$4D</span>EOR abs</td><td class="v4"><span class="opc">$51</span>EOR ind,Y</td><td class="v5"><span class="opc">$55</span>EOR zpg,X</td><td class="v6"><span class="opc">$59</span>EOR abs,Y</td><td class="v7"><span class="opc">$5D</span>EOR abs,X</td></tr>
<tr class="r1 r-odd"><th scope="row" class="a a-b">3</th><td class="v0"><span class="opc">$61</span>ADC X,ind</td><td class="v1"><span class="opc">$65</span>ADC zpg</td><td class="v2"><span class="opc">$69</span>ADC  #</td><td class="v3"><span class="opc">$6D</span>ADC abs</td><td class="v4"><span class="opc">$71</span>ADC ind,Y</td><td class="v5"><span class="opc">$75</span>ADC zpg,X</td><td class="v6"><span class="opc">$79</span>ADC abs,Y</td><td class="v7"><span class="opc">$7D</span>ADC abs,X</td></tr>
<tr class="r1 r-even"><th scope="row" class="a a-b">4</th><td class="v0"><span class="opc">$81</span>STA X,ind</td><td class="v1"><span class="opc">$85</span>STA zpg</td><td class="v2"></td><td class="v3"><span class="opc">$8D</span>STA abs</td><td class="v4"><span class="opc">$91</span>STA ind,Y</td><td class="v5"><span class="opc">$95</span>STA zpg,X</td><td class="v6"><span class="opc">$99</span>STA abs,Y</td><td class="v7"><span class="opc">$9D</span>STA abs,X</td></tr>
<tr class="r1 r-odd"><th scope="row" class="a a-b">5</th><td class="v0"><span class="opc">$A1</span>LDA X,ind</td><td class="v1"><span class="opc">$A5</span>LDA zpg</td><td class="v2"><span class="opc">$A9</span>LDA  #</td><td class="v3"><span class="opc">$AD</span>LDA abs</td><td class="v4"><span class="opc">$B1</span>LDA ind,Y</td><td class="v5"><span class="opc">$B5</span>LDA zpg,X</td><td class="v6"><span class="opc">$B9</span>LDA abs,Y</td><td class="v7"><span class="opc">$BD</span>LDA abs,X</td></tr>
<tr class="r1 r-even"><th scope="row" class="a a-b">6</th><td class="v0"><span class="opc">$C1</span>CMP X,ind</td><td class="v1"><span class="opc">$C5</span>CMP zpg</td><td class="v2"><span class="opc">$C9</span>CMP  #</td><td class="v3"><span class="opc">$CD</span>CMP abs</td><td class="v4"><span class="opc">$D1</span>CMP ind,Y</td><td class="v5"><span class="opc">$D5</span>CMP zpg,X</td><td class="v6"><span class="opc">$D9</span>CMP abs,Y</td><td class="v7"><span class="opc">$DD</span>CMP abs,X</td></tr>
<tr class="r1 r-odd g-last"><th scope="row" class="a a-b">7</th><td class="v0"><span class="opc">$E1</span>SBC X,ind</td><td class="v1"><span class="opc">$E5</span>SBC zpg</td><td class="v2"><span class="opc">$E9</span>SBC  #</td><td class="v3"><span class="opc">$ED</span>SBC abs</td><td class="v4"><span class="opc">$F1</span>SBC ind,Y</td><td class="v5"><span class="opc">$F5</span>SBC zpg,X</td><td class="v6"><span class="opc">$F9</span>SBC abs,Y</td><td class="v7"><span class="opc">$FD</span>SBC abs,X</td></tr>
<tr class="r1 r-even g-first"><td scope="rowgroup" rowspan="8" class="c c2">2</td><th scope="row" class="a a-b">0</th><td class="v0"></td><td class="v1"><span class="opc">$06</span>ASL zpg</td><td class="v2"><span class="opc">$0A</span>ASL  A</td><td class="v3"><span class="opc">$0E</span>ASL abs</td><td class="v4"></td><td class="v5"><span class="opc">$16</span>ASL zpg,X</td><td class="v6"></td><td class="v7"><span class="opc">$1E</span>ASL abs,X</td></tr>
<tr class="r1 r-odd"><th scope="row" class="a a-b">1</th><td class="v0"></td><td class="v1"><span class="opc">$26</span>ROL zpg</td><td class="v2"><span class="opc">$2A</span>ROL  A</td><td class="v3"><span class="opc">$2E</span>ROL abs</td><td class="v4"></td><td class="v5"><span class="opc">$36</span>ROL zpg,X</td><td class="v6"></td><td class="v7"><span class="opc">$3E</span>ROL abs,X</td></tr>
<tr class="r1 r-even"><th scope="row" class="a a-b">2</th><td class="v0"></td><td class="v1"><span class="opc">$46</span>LSR zpg</td><td class="v2"><span class="opc">$4A</span>LSR  A</td><td class="v3"><span class="opc">$4E</span>LSR abs</td><td class="v4"></td><td class="v5"><span class="opc">$56</span>LSR zpg,X</td><td class="v6"></td><td class="v7"><span class="opc">$5E</span>LSR abs,X</td></tr>
<tr class="r1 r-odd"><th scope="row" class="a a-b">3</th><td class="v0"></td><td class="v1"><span class="opc">$66</span>ROR zpg</td><td class="v2"><span class="opc">$6A</span>ROR  A</td><td class="v3"><span class="opc">$6E</span>ROR abs</td><td class="v4"></td><td class="v5"><span class="opc">$76</span>ROR zpg,X</td><td class="v6"></td><td class="v7"><span class="opc">$7E</span>ROR abs,X</td></tr>
<tr class="r1 r-even"><th scope="row" class="a a-b">4</th><td class="v0"></td><td class="v1"><span class="opc">$86</span>STX zpg</td><td class="v2"><span class="opc">$8A</span>TXA impl</td><td class="v3"><span class="opc">$8E</span>STX abs</td><td class="v4"></td><td class="v5"><span class="opc">$96</span>STX zpg,Y</td><td class="v6"><span class="opc">$9A</span>TXS impl</td><td class="v7"></td></tr>
<tr class="r1 r-odd"><th scope="row" class="a a-b">5</th><td class="v0"><span class="opc">$A2</span>LDX  #</td><td class="v1"><span class="opc">$A6</span>LDX zpg</td><td class="v2"><span class="opc">$AA</span>TAX impl</td><td class="v3"><span class="opc">$AE</span>LDX abs</td><td class="v4"></td><td class="v5"><span class="opc">$B6</span>LDX zpg,Y</td><td class="v6"><span class="opc">$BA</span>TSX impl</td><td class="v7"><span class="opc">$BE</span>LDX abs,Y</td></tr>
<tr class="r1 r-even"><th scope="row" class="a a-b">6</th><td class="v0"></td><td class="v1"><span class="opc">$C6</span>DEC zpg</td><td class="v2"><span class="opc">$CA</span>DEX impl</td><td class="v3"><span class="opc">$CE</span>DEC abs</td><td class="v4"></td><td class="v5"><span class="opc">$D6</span>DEC zpg,X</td><td class="v6"></td><td class="v7"><span class="opc">$DE</span>DEC abs,X</td></tr>
<tr class="r1 r-odd g-last"><th scope="row" class="a a-b">7</th><td class="v0"></td><td class="v1"><span class="opc">$E6</span>INC zpg</td><td class="v2"><span class="opc">$EA</span>NOP impl</td><td class="v3"><span class="opc">$EE</span>INC abs</td><td class="v4"></td><td class="v5"><span class="opc">$F6</span>INC zpg,X</td><td class="v6"></td><td class="v7"><span class="opc">$FE</span>INC abs,X</td></tr>
<!--
<tr class="r1 r-even g-first"><td scope="rowgroup" rowspan="8" class="c c3">3</td><th scope="row" class="a a-b">0</th><td class="v0"></td><td class="v1"></td><td class="v2"></td><td class="v3"></td><td class="v4"></td><td class="v5"></td><td class="v6"></td><td class="v7"></td></tr>
<tr class="r1 r-odd"><th scope="row" class="a a-b">1</th><td class="v0"></td><td class="v1"></td><td class="v2"></td><td class="v3"></td><td class="v4"></td><td class="v5"></td><td class="v6"></td><td class="v7"></td></tr>
<tr class="r1 r-even"><th scope="row" class="a a-b">2</th><td class="v0"></td><td class="v1"></td><td class="v2"></td><td class="v3"></td><td class="v4"></td><td class="v5"></td><td class="v6"></td><td class="v7"></td></tr>
<tr class="r1 r-odd"><th scope="row" class="a a-b">3</th><td class="v0"></td><td class="v1"></td><td class="v2"></td><td class="v3"></td><td class="v4"></td><td class="v5"></td><td class="v6"></td><td class="v7"></td></tr>
<tr class="r1 r-even"><th scope="row" class="a a-b">4</th><td class="v0"></td><td class="v1"></td><td class="v2"></td><td class="v3"></td><td class="v4"></td><td class="v5"></td><td class="v6"></td><td class="v7"></td></tr>
<tr class="r1 r-odd"><th scope="row" class="a a-b">5</th><td class="v0"></td><td class="v1"></td><td class="v2"></td><td class="v3"></td><td class="v4"></td><td class="v5"></td><td class="v6"></td><td class="v7"></td></tr>
<tr class="r1 r-even"><th scope="row" class="a a-b">6</th><td class="v0"></td><td class="v1"></td><td class="v2"></td><td class="v3"></td><td class="v4"></td><td class="v5"></td><td class="v6"></td><td class="v7"></td></tr>
<tr class="r1 r-odd g-last"><th scope="row" class="a a-b">7</th><td class="v0"></td><td class="v1"></td><td class="v2"></td><td class="v3"></td><td class="v4"></td><td class="v5"></td><td class="v6"></td><td class="v7"></td></tr>
-->
</tbody>
</table>
</div>
<p style="margin: -1.2em 0 2.4em 0;"><em>Note: The operand of instructions like &quot;ASL A&quot; is essentially implied, as well.<br />
However, for consistency, they are here listed in the usual &quot;CMD A&quot; notation,<br />
instead of &quot;CMD impl&quot;. Mind that the two notations are interchangeable for any<br />
instructions involving the accumulator.</em></p> 

<p class="explanation">A rotated view, rows as combinations of <em>c</em> and <em>b,</em> and columns as <em>a</em>:</p>

<div class="instrlayout-wrapper">
<table class="instrlayout" aria-label="table representing a complex view on the instruction layout according to components a, b, c.">
<colgroup>
	<col class="bits-c"/>
	<col class="bits-b"/>
	<col span="8" class="bits-a"/>
</colgroup>
<thead>
<tr><th scope="col" rowspan="2">c</th><th scope="col" rowspan="2" title="3 bits">b</th><th scope="colgroup" colspan="8">a</th></tr>
<tr class="bn a"><th scope="col">0</th><th scope="col">1</th><th scope="col">2</th><th scope="col">3</th><th scope="col">4</th><th scope="col">5</th><th scope="col">6</th><th scope="col">7</th></tr>
</thead>
<tbody>
<tr class="r1 r-even g-first"><th scope="rowgroup" rowspan="8" class="c c0">0</th><th scope="row" class="b a-b">0</th><td class="v0"><span class="opc">$00</span>BRK impl</td><td class="v1"><span class="opc">$20</span>JSR abs</td><td class="v2"><span class="opc">$40</span>RTI impl</td><td class="v3"><span class="opc">$60</span>RTS impl</td><td class="v4"></td><td class="v5"><span class="opc">$A0</span>LDY  #</td><td class="v6"><span class="opc">$C0</span>CPY  #</td><td class="v7"><span class="opc">$E0</span>CPX  #</td></tr>
<tr class="r1 r-odd"><th scope="row" class="b a-b">1</th><td class="v0"></td><td class="v1"><span class="opc">$24</span>BIT zpg</td><td class="v2"></td><td class="v3"></td><td class="v4"><span class="opc">$84</span>STY zpg</td><td class="v5"><span class="opc">$A4</span>LDY zpg</td><td class="v6"><span class="opc">$C4</span>CPY zpg</td><td class="v7"><span class="opc">$E4</span>CPX zpg</td></tr>
<tr class="r1 r-even"><th scope="row" class="b a-b">2</th><td class="v0"><span class="opc">$08</span>PHP impl</td><td class="v1"><span class="opc">$28</span>PLP impl</td><td class="v2"><span class="opc">$48</span>PHA impl</td><td class="v3"><span class="opc">$68</span>PLA impl</td><td class="v4"><span class="opc">$88</span>DEY impl</td><td class="v5"><span class="opc">$A8</span>TAY impl</td><td class="v6"><span class="opc">$C8</span>INY impl</td><td class="v7"><span class="opc">$E8</span>INX impl</td></tr>
<tr class="r1 r-odd"><th scope="row" class="b a-b">3</th><td class="v0"></td><td class="v1"><span class="opc">$2C</span>BIT abs</td><td class="v2"><span class="opc">$4C</span>JMP abs</td><td class="v3"><span class="opc">$6C</span>JMP ind</td><td class="v4"><span class="opc">$8C</span>STY abs</td><td class="v5"><span class="opc">$AC</span>LDY abs</td><td class="v6"><span class="opc">$CC</span>CPY abs</td><td class="v7"><span class="opc">$EC</span>CPX abs</td></tr>
<tr class="r1 r-even"><th scope="row" class="b a-b">4</th><td class="v0"><span class="opc">$10</span>BPL rel</td><td class="v1"><span class="opc">$30</span>BMI rel</td><td class="v2"><span class="opc">$50</span>BVC rel</td><td class="v3"><span class="opc">$70</span>BVS rel</td><td class="v4"><span class="opc">$90</span>BCC rel</td><td class="v5"><span class="opc">$B0</span>BCS rel</td><td class="v6"><span class="opc">$D0</span>BNE rel</td><td class="v7"><span class="opc">$F0</span>BEQ rel</td></tr>
<tr class="r1 r-odd"><th scope="row" class="b a-b">5</th><td class="v0"></td><td class="v1"></td><td class="v2"></td><td class="v3"></td><td class="v4"><span class="opc">$94</span>STY zpg,X</td><td class="v5"><span class="opc">$B4</span>LDY zpg,X</td><td class="v6"></td><td class="v7"></td></tr>
<tr class="r1 r-even"><th scope="row" class="b a-b">6</th><td class="v0"><span class="opc">$18</span>CLC impl</td><td class="v1"><span class="opc">$38</span>SEC impl</td><td class="v2"><span class="opc">$58</span>CLI impl</td><td class="v3"><span class="opc">$78</span>SEI impl</td><td class="v4"><span class="opc">$98</span>TYA impl</td><td class="v5"><span class="opc">$B8</span>CLV impl</td><td class="v6"><span class="opc">$D8</span>CLD impl</td><td class="v7"><span class="opc">$F8</span>SED impl</td></tr>
<tr class="r1 r-odd g-last"><th scope="row" class="b a-b">7</th><td class="v0"></td><td class="v1"></td><td class="v2"></td><td class="v3"></td><td class="v4"></td><td class="v5"><span class="opc">$BC</span>LDY abs,X</td><td class="v6"></td><td class="v7"></td></tr>
<tr class="r1 r-even g-first"><th scope="rowgroup" rowspan="8" class="c c1">1</th><th scope="row" class="b a-b">0</th><td class="v0"><span class="opc">$01</span>ORA X,ind</td><td class="v1"><span class="opc">$21</span>AND X,ind</td><td class="v2"><span class="opc">$41</span>EOR X,ind</td><td class="v3"><span class="opc">$61</span>ADC X,ind</td><td class="v4"><span class="opc">$81</span>STA X,ind</td><td class="v5"><span class="opc">$A1</span>LDA X,ind</td><td class="v6"><span class="opc">$C1</span>CMP X,ind</td><td class="v7"><span class="opc">$E1</span>SBC X,ind</td></tr>
<tr class="r1 r-odd"><th scope="row" class="b a-b">1</th><td class="v0"><span class="opc">$05</span>ORA zpg</td><td class="v1"><span class="opc">$25</span>AND zpg</td><td class="v2"><span class="opc">$45</span>EOR zpg</td><td class="v3"><span class="opc">$65</span>ADC zpg</td><td class="v4"><span class="opc">$85</span>STA zpg</td><td class="v5"><span class="opc">$A5</span>LDA zpg</td><td class="v6"><span class="opc">$C5</span>CMP zpg</td><td class="v7"><span class="opc">$E5</span>SBC zpg</td></tr>
<tr class="r1 r-even"><th scope="row" class="b a-b">2</th><td class="v0"><span class="opc">$09</span>ORA  #</td><td class="v1"><span class="opc">$29</span>AND  #</td><td class="v2"><span class="opc">$49</span>EOR  #</td><td class="v3"><span class="opc">$69</span>ADC  #</td><td class="v4"></td><td class="v5"><span class="opc">$A9</span>LDA  #</td><td class="v6"><span class="opc">$C9</span>CMP  #</td><td class="v7"><span class="opc">$E9</span>SBC  #</td></tr>
<tr class="r1 r-odd"><th scope="row" class="b a-b">3</th><td class="v0"><span class="opc">$0D</span>ORA abs</td><td class="v1"><span class="opc">$2D</span>AND abs</td><td class="v2"><span class="opc">$4D</span>EOR abs</td><td class="v3"><span class="opc">$6D</span>ADC abs</td><td class="v4"><span class="opc">$8D</span>STA abs</td><td class="v5"><span class="opc">$AD</span>LDA abs</td><td class="v6"><span class="opc">$CD</span>CMP abs</td><td class="v7"><span class="opc">$ED</span>SBC abs</td></tr>
<tr class="r1 r-even"><th scope="row" class="b a-b">4</th><td class="v0"><span class="opc">$11</span>ORA ind,Y</td><td class="v1"><span class="opc">$31</span>AND ind,Y</td><td class="v2"><span class="opc">$51</span>EOR ind,Y</td><td class="v3"><span class="opc">$71</span>ADC ind,Y</td><td class="v4"><span class="opc">$91</span>STA ind,Y</td><td class="v5"><span class="opc">$B1</span>LDA ind,Y</td><td class="v6"><span class="opc">$D1</span>CMP ind,Y</td><td class="v7"><span class="opc">$F1</span>SBC ind,Y</td></tr>
<tr class="r1 r-odd"><th scope="row" class="b a-b">5</th><td class="v0"><span class="opc">$15</span>ORA zpg,X</td><td class="v1"><span class="opc">$35</span>AND zpg,X</td><td class="v2"><span class="opc">$55</span>EOR zpg,X</td><td class="v3"><span class="opc">$75</span>ADC zpg,X</td><td class="v4"><span class="opc">$95</span>STA zpg,X</td><td class="v5"><span class="opc">$B5</span>LDA zpg,X</td><td class="v6"><span class="opc">$D5</span>CMP zpg,X</td><td class="v7"><span class="opc">$F5</span>SBC zpg,X</td></tr>
<tr class="r1 r-even"><th scope="row" class="b a-b">6</th><td class="v0"><span class="opc">$19</span>ORA abs,Y</td><td class="v1"><span class="opc">$39</span>AND abs,Y</td><td class="v2"><span class="opc">$59</span>EOR abs,Y</td><td class="v3"><span class="opc">$79</span>ADC abs,Y</td><td class="v4"><span class="opc">$99</span>STA abs,Y</td><td class="v5"><span class="opc">$B9</span>LDA abs,Y</td><td class="v6"><span class="opc">$D9</span>CMP abs,Y</td><td class="v7"><span class="opc">$F9</span>SBC abs,Y</td></tr>
<tr class="r1 r-odd g-last"><th scope="row" class="b a-b">7</th><td class="v0"><span class="opc">$1D</span>ORA abs,X</td><td class="v1"><span class="opc">$3D</span>AND abs,X</td><td class="v2"><span class="opc">$5D</span>EOR abs,X</td><td class="v3"><span class="opc">$7D</span>ADC abs,X</td><td class="v4"><span class="opc">$9D</span>STA abs,X</td><td class="v5"><span class="opc">$BD</span>LDA abs,X</td><td class="v6"><span class="opc">$DD</span>CMP abs,X</td><td class="v7"><span class="opc">$FD</span>SBC abs,X</td></tr>
<tr class="r1 r-even g-first"><th scope="rowgroup" rowspan="8" class="c c2">2</th><th scope="row" class="b a-b">0</th><td class="v0"></td><td class="v1"></td><td class="v2"></td><td class="v3"></td><td class="v4"></td><td class="v5"><span class="opc">$A2</span>LDX  #</td><td class="v6"></td><td class="v7"></td></tr>
<tr class="r1 r-odd"><th scope="row" class="b a-b">1</th><td class="v0"><span class="opc">$06</span>ASL zpg</td><td class="v1"><span class="opc">$26</span>ROL zpg</td><td class="v2"><span class="opc">$46</span>LSR zpg</td><td class="v3"><span class="opc">$66</span>ROR zpg</td><td class="v4"><span class="opc">$86</span>STX zpg</td><td class="v5"><span class="opc">$A6</span>LDX zpg</td><td class="v6"><span class="opc">$C6</span>DEC zpg</td><td class="v7"><span class="opc">$E6</span>INC zpg</td></tr>
<tr class="r1 r-even"><th scope="row" class="b a-b">2</th><td class="v0"><span class="opc">$0A</span>ASL  A</td><td class="v1"><span class="opc">$2A</span>ROL  A</td><td class="v2"><span class="opc">$4A</span>LSR  A</td><td class="v3"><span class="opc">$6A</span>ROR  A</td><td class="v4"><span class="opc">$8A</span>TXA impl</td><td class="v5"><span class="opc">$AA</span>TAX impl</td><td class="v6"><span class="opc">$CA</span>DEX impl</td><td class="v7"><span class="opc">$EA</span>NOP impl</td></tr>
<tr class="r1 r-odd"><th scope="row" class="b a-b">3</th><td class="v0"><span class="opc">$0E</span>ASL abs</td><td class="v1"><span class="opc">$2E</span>ROL abs</td><td class="v2"><span class="opc">$4E</span>LSR abs</td><td class="v3"><span class="opc">$6E</span>ROR abs</td><td class="v4"><span class="opc">$8E</span>STX abs</td><td class="v5"><span class="opc">$AE</span>LDX abs</td><td class="v6"><span class="opc">$CE</span>DEC abs</td><td class="v7"><span class="opc">$EE</span>INC abs</td></tr>
<tr class="r1 r-even"><th scope="row" class="b a-b">4</th><td class="v0"></td><td class="v1"></td><td class="v2"></td><td class="v3"></td><td class="v4"></td><td class="v5"></td><td class="v6"></td><td class="v7"></td></tr>
<tr class="r1 r-odd"><th scope="row" class="b a-b">5</th><td class="v0"><span class="opc">$16</span>ASL zpg,X</td><td class="v1"><span class="opc">$36</span>ROL zpg,X</td><td class="v2"><span class="opc">$56</span>LSR zpg,X</td><td class="v3"><span class="opc">$76</span>ROR zpg,X</td><td class="v4"><span class="opc">$96</span>STX zpg,Y</td><td class="v5"><span class="opc">$B6</span>LDX zpg,Y</td><td class="v6"><span class="opc">$D6</span>DEC zpg,X</td><td class="v7"><span class="opc">$F6</span>INC zpg,X</td></tr>
<tr class="r1 r-even"><th scope="row" class="b a-b">6</th><td class="v0"></td><td class="v1"></td><td class="v2"></td><td class="v3"></td><td class="v4"><span class="opc">$9A</span>TXS impl</td><td class="v5"><span class="opc">$BA</span>TSX impl</td><td class="v6"></td><td class="v7"></td></tr>
<tr class="r1 r-odd g-last"><th scope="row" class="b a-b">7</th><td class="v0"><span class="opc">$1E</span>ASL abs,X</td><td class="v1"><span class="opc">$3E</span>ROL abs,X</td><td class="v2"><span class="opc">$5E</span>LSR abs,X</td><td class="v3"><span class="opc">$7E</span>ROR abs,X</td><td class="v4"></td><td class="v5"><span class="opc">$BE</span>LDX abs,Y</td><td class="v6"><span class="opc">$DE</span>DEC abs,X</td><td class="v7"><span class="opc">$FE</span>INC abs,X</td></tr>
<!--
<tr class="r1 r-even g-first"><th scope="rowgroup" rowspan="8" class="c c3">3</th><th scope="row" class="b a-b">0</th><td class="v0"></td><td class="v1"></td><td class="v2"></td><td class="v3"></td><td class="v4"></td><td class="v5"></td><td class="v6"></td><td class="v7"></td></tr>
<tr class="r1 r-odd"><th scope="row" class="b a-b">1</th><td class="v0"></td><td class="v1"></td><td class="v2"></td><td class="v3"></td><td class="v4"></td><td class="v5"></td><td class="v6"></td><td class="v7"></td></tr>
<tr class="r1 r-even"><th scope="row" class="b a-b">2</th><td class="v0"></td><td class="v1"></td><td class="v2"></td><td class="v3"></td><td class="v4"></td><td class="v5"></td><td class="v6"></td><td class="v7"></td></tr>
<tr class="r1 r-odd"><th scope="row" class="b a-b">3</th><td class="v0"></td><td class="v1"></td><td class="v2"></td><td class="v3"></td><td class="v4"></td><td class="v5"></td><td class="v6"></td><td class="v7"></td></tr>
<tr class="r1 r-even"><th scope="row" class="b a-b">4</th><td class="v0"></td><td class="v1"></td><td class="v2"></td><td class="v3"></td><td class="v4"></td><td class="v5"></td><td class="v6"></td><td class="v7"></td></tr>
<tr class="r1 r-odd"><th scope="row" class="b a-b">5</th><td class="v0"></td><td class="v1"></td><td class="v2"></td><td class="v3"></td><td class="v4"></td><td class="v5"></td><td class="v6"></td><td class="v7"></td></tr>
<tr class="r1 r-even"><th scope="row" class="b a-b">6</th><td class="v0"></td><td class="v1"></td><td class="v2"></td><td class="v3"></td><td class="v4"></td><td class="v5"></td><td class="v6"></td><td class="v7"></td></tr>
<tr class="r1 r-odd g-last"><th scope="row" class="b a-b">7</th><td class="v0"></td><td class="v1"></td><td class="v2"></td><td class="v3"></td><td class="v4"></td><td class="v5"></td><td class="v6"></td><td class="v7"></td></tr>
-->
</tbody>
</table>
</div>

<div class="explanation">
<p>Finally, a more complex view, the instruction set listed by rows as<br />
combinations of <em>a</em> and <em>c,</em> and <em>b</em> in columns:</p>
<p>Address modes are either a property of <em>b</em> (even columns) or combinations<br />
of <em>b</em> and <em>c</em> (odd columns with aspecific row-index modulus 3; i.e., every<br />
third row in a given column). In those latter columns, first and third<br />
rows (<em>c</em> = 0 and <em>c</em> = 2) refer to the same kind of general operation.</p>
<p>Load, store and transfer instructions as well as comparisons are typically<br />
found in the lower half of the table, while most of the arithmetical and<br />
logical operations as well as stack and jump instructions are found in the<br />
upper half. (However, mind the exception of SBC as a &quot;mirror&quot; of ADC.)</p>
</div>

<div class="instrlayout-wrapper">
<table class="instrlayout" aria-label="table representing a complex view on the instruction layout according to components a, b, c.">
<colgroup>
	<col class="bits-a"/>
	<col class="bits-c"/>
	<col span="8" class="bits-b"/>
</colgroup>
<thead>
<tr><th scope="col"  rowspan="2">a</th><th scope="col" rowspan="2" title="2 bits">c</th><th scope="colgroup" colspan="8">b</th></tr>
<tr class="bn b"><th scope="col">0</th><th scope="col">1</th><th scope="col">2</th><th scope="col">3</th><th scope="col">4</th><th scope="col">5</th><th scope="col">6</th><th scope="col">7</th></tr>
</thead>
<tbody>
<tr class="r0 g-first r-even"><th scope="rowgroup" rowspan="3" class="a a-b">0</th><th scope="row" class="c c0">0</th><td class="v0"><span class="opc">$00</span>BRK impl</td><td class="v1"></td><td class="v2"><span class="opc">$08</span>PHP impl</td><td class="v3"></td><td class="v4"><span class="opc">$10</span>BPL rel</td><td class="v5"></td><td class="v6"><span class="opc">$18</span>CLC impl</td><td class="v7"></td></tr>
<tr class="r1"><th scope="row" class="c c1">1</th><td class="v0"><span class="opc">$01</span>ORA X,ind</td><td class="v1"><span class="opc">$05</span>ORA zpg</td><td class="v2"><span class="opc">$09</span>ORA  #</td><td class="v3"><span class="opc">$0D</span>ORA abs</td><td class="v4"><span class="opc">$11</span>ORA ind,Y</td><td class="v5"><span class="opc">$15</span>ORA zpg,X</td><td class="v6"><span class="opc">$19</span>ORA abs,Y</td><td class="v7"><span class="opc">$1D</span>ORA abs,X</td></tr>
<tr class="r2"><th scope="row" class="c c2">2</th><td class="v0"></td><td class="v1"><span class="opc">$06</span>ASL zpg</td><td class="v2"><span class="opc">$0A</span>ASL  A</td><td class="v3"><span class="opc">$0E</span>ASL abs</td><td class="v4"></td><td class="v5"><span class="opc">$16</span>ASL zpg,X</td><td class="v6"></td><td class="v7"><span class="opc">$1E</span>ASL abs,X</td></tr>
<tr class="r0 g-first r-odd"><th scope="rowgroup" rowspan="3" class="a a-b">1</th><th scope="row" class="c c0">0</th><td class="v0"><span class="opc">$20</span>JSR abs</td><td class="v1"><span class="opc">$24</span>BIT zpg</td><td class="v2"><span class="opc">$28</span>PLP impl</td><td class="v3"><span class="opc">$2C</span>BIT abs</td><td class="v4"><span class="opc">$30</span>BMI rel</td><td class="v5"></td><td class="v6"><span class="opc">$38</span>SEC impl</td><td class="v7"></td></tr>
<tr class="r1"><th scope="row" class="c c1">1</th><td class="v0"><span class="opc">$21</span>AND X,ind</td><td class="v1"><span class="opc">$25</span>AND zpg</td><td class="v2"><span class="opc">$29</span>AND  #</td><td class="v3"><span class="opc">$2D</span>AND abs</td><td class="v4"><span class="opc">$31</span>AND ind,Y</td><td class="v5"><span class="opc">$35</span>AND zpg,X</td><td class="v6"><span class="opc">$39</span>AND abs,Y</td><td class="v7"><span class="opc">$3D</span>AND abs,X</td></tr>
<tr class="r2"><th scope="row" class="c c2">2</th><td class="v0"></td><td class="v1"><span class="opc">$26</span>ROL zpg</td><td class="v2"><span class="opc">$2A</span>ROL  A</td><td class="v3"><span class="opc">$2E</span>ROL abs</td><td class="v4"></td><td class="v5"><span class="opc">$36</span>ROL zpg,X</td><td class="v6"></td><td class="v7"><span class="opc">$3E</span>ROL abs,X</td></tr>
<tr class="r0 g-first r-even"><th scope="rowgroup" rowspan="3" class="a a-b">2</th><th scope="row" class="c c0">0</th><td class="v0"><span class="opc">$40</span>RTI impl</td><td class="v1"></td><td class="v2"><span class="opc">$48</span>PHA impl</td><td class="v3"><span class="opc">$4C</span>JMP abs</td><td class="v4"><span class="opc">$50</span>BVC rel</td><td class="v5"></td><td class="v6"><span class="opc">$58</span>CLI impl</td><td class="v7"></td></tr>
<tr class="r1"><th scope="row" class="c c1">1</th><td class="v0"><span class="opc">$41</span>EOR X,ind</td><td class="v1"><span class="opc">$45</span>EOR zpg</td><td class="v2"><span class="opc">$49</span>EOR  #</td><td class="v3"><span class="opc">$4D</span>EOR abs</td><td class="v4"><span class="opc">$51</span>EOR ind,Y</td><td class="v5"><span class="opc">$55</span>EOR zpg,X</td><td class="v6"><span class="opc">$59</span>EOR abs,Y</td><td class="v7"><span class="opc">$5D</span>EOR abs,X</td></tr>
<tr class="r2"><th scope="row" class="c c2">2</th><td class="v0"></td><td class="v1"><span class="opc">$46</span>LSR zpg</td><td class="v2"><span class="opc">$4A</span>LSR  A</td><td class="v3"><span class="opc">$4E</span>LSR abs</td><td class="v4"></td><td class="v5"><span class="opc">$56</span>LSR zpg,X</td><td class="v6"></td><td class="v7"><span class="opc">$5E</span>LSR abs,X</td></tr>
<tr class="r0 g-first r-odd"><th scope="rowgroup" rowspan="3" class="a a-b">3</th><th scope="row" class="c c0">0</th><td class="v0"><span class="opc">$60</span>RTS impl</td><td class="v1"></td><td class="v2"><span class="opc">$68</span>PLA impl</td><td class="v3"><span class="opc">$6C</span>JMP ind</td><td class="v4"><span class="opc">$70</span>BVS rel</td><td class="v5"></td><td class="v6"><span class="opc">$78</span>SEI impl</td><td class="v7"></td></tr>
<tr class="r1"><th scope="row" class="c c1">1</th><td class="v0"><span class="opc">$61</span>ADC X,ind</td><td class="v1"><span class="opc">$65</span>ADC zpg</td><td class="v2"><span class="opc">$69</span>ADC  #</td><td class="v3"><span class="opc">$6D</span>ADC abs</td><td class="v4"><span class="opc">$71</span>ADC ind,Y</td><td class="v5"><span class="opc">$75</span>ADC zpg,X</td><td class="v6"><span class="opc">$79</span>ADC abs,Y</td><td class="v7"><span class="opc">$7D</span>ADC abs,X</td></tr>
<tr class="r2 t-half-top"><th scope="row" class="c c2">2</th><td class="v0"></td><td class="v1"><span class="opc">$66</span>ROR zpg</td><td class="v2"><span class="opc">$6A</span>ROR  A</td><td class="v3"><span class="opc">$6E</span>ROR abs</td><td class="v4"></td><td class="v5"><span class="opc">$76</span>ROR zpg,X</td><td class="v6"></td><td class="v7"><span class="opc">$7E</span>ROR abs,X</td></tr>
<tr class="r0 g-first r-even t-half-bottom"><th scope="rowgroup" rowspan="3" class="a a-b">4</th><th scope="row" class="c c0">0</th><td class="v0"></td><td class="v1"><span class="opc">$84</span>STY zpg</td><td class="v2"><span class="opc">$88</span>DEY impl</td><td class="v3"><span class="opc">$8C</span>STY abs</td><td class="v4"><span class="opc">$90</span>BCC rel</td><td class="v5"><span class="opc">$94</span>STY zpg,X</td><td class="v6"><span class="opc">$98</span>TYA impl</td><td class="v7"></td></tr>
<tr class="r1"><th scope="row" class="c c1">1</th><td class="v0"><span class="opc">$81</span>STA X,ind</td><td class="v1"><span class="opc">$85</span>STA zpg</td><td class="v2"></td><td class="v3"><span class="opc">$8D</span>STA abs</td><td class="v4"><span class="opc">$91</span>STA ind,Y</td><td class="v5"><span class="opc">$95</span>STA zpg,X</td><td class="v6"><span class="opc">$99</span>STA abs,Y</td><td class="v7"><span class="opc">$9D</span>STA abs,X</td></tr>
<tr class="r2"><th scope="row" class="c c2">2</th><td class="v0"></td><td class="v1"><span class="opc">$86</span>STX zpg</td><td class="v2"><span class="opc">$8A</span>TXA impl</td><td class="v3"><span class="opc">$8E</span>STX abs</td><td class="v4"></td><td class="v5"><span class="opc">$96</span>STX zpg,Y</td><td class="v6"><span class="opc">$9A</span>TXS impl</td><td class="v7"></td></tr>
<tr class="r0 g-first r-odd"><th scope="rowgroup" rowspan="3" class="a a-b">5</th><th scope="row" class="c c0">0</th><td class="v0"><span class="opc">$A0</span>LDY  #</td><td class="v1"><span class="opc">$A4</span>LDY zpg</td><td class="v2"><span class="opc">$A8</span>TAY impl</td><td class="v3"><span class="opc">$AC</span>LDY abs</td><td class="v4"><span class="opc">$B0</span>BCS rel</td><td class="v5"><span class="opc">$B4</span>LDY zpg,X</td><td class="v6"><span class="opc">$B8</span>CLV impl</td><td class="v7"><span class="opc">$BC</span>LDY abs,X</td></tr>
<tr class="r1"><th scope="row" class="c c1">1</th><td class="v0"><span class="opc">$A1</span>LDA X,ind</td><td class="v1"><span class="opc">$A5</span>LDA zpg</td><td class="v2"><span class="opc">$A9</span>LDA  #</td><td class="v3"><span class="opc">$AD</span>LDA abs</td><td class="v4"><span class="opc">$B1</span>LDA ind,Y</td><td class="v5"><span class="opc">$B5</span>LDA zpg,X</td><td class="v6"><span class="opc">$B9</span>LDA abs,Y</td><td class="v7"><span class="opc">$BD</span>LDA abs,X</td></tr>
<tr class="r2"><th scope="row" class="c c2">2</th><td class="v0"><span class="opc">$A2</span>LDX  #</td><td class="v1"><span class="opc">$A6</span>LDX zpg</td><td class="v2"><span class="opc">$AA</span>TAX impl</td><td class="v3"><span class="opc">$AE</span>LDX abs</td><td class="v4"></td><td class="v5"><span class="opc">$B6</span>LDX zpg,Y</td><td class="v6"><span class="opc">$BA</span>TSX impl</td><td class="v7"><span class="opc">$BE</span>LDX abs,Y</td></tr>
<tr class="r0 g-first r-even"><th scope="rowgroup" rowspan="3" class="a a-b">6</th><th scope="row" class="c c0">0</th><td class="v0"><span class="opc">$C0</span>CPY  #</td><td class="v1"><span class="opc">$C4</span>CPY zpg</td><td class="v2"><span class="opc">$C8</span>INY impl</td><td class="v3"><span class="opc">$CC</span>CPY abs</td><td class="v4"><span class="opc">$D0</span>BNE rel</td><td class="v5"></td><td class="v6"><span class="opc">$D8</span>CLD impl</td><td class="v7"></td></tr>
<tr class="r1"><th scope="row" class="c c1">1</th><td class="v0"><span class="opc">$C1</span>CMP X,ind</td><td class="v1"><span class="opc">$C5</span>CMP zpg</td><td class="v2"><span class="opc">$C9</span>CMP  #</td><td class="v3"><span class="opc">$CD</span>CMP abs</td><td class="v4"><span class="opc">$D1</span>CMP ind,Y</td><td class="v5"><span class="opc">$D5</span>CMP zpg,X</td><td class="v6"><span class="opc">$D9</span>CMP abs,Y</td><td class="v7"><span class="opc">$DD</span>CMP abs,X</td></tr>
<tr class="r2"><th scope="row" class="c c2">2</th><td class="v0"></td><td class="v1"><span class="opc">$C6</span>DEC zpg</td><td class="v2"><span class="opc">$CA</span>DEX impl</td><td class="v3"><span class="opc">$CE</span>DEC abs</td><td class="v4"></td><td class="v5"><span class="opc">$D6</span>DEC zpg,X</td><td class="v6"></td><td class="v7"><span class="opc">$DE</span>DEC abs,X</td></tr>
<tr class="r0 g-first r-odd"><th scope="rowgroup" rowspan="3" class="a a-b">7</th><th scope="row" class="c c0">0</th><td class="v0"><span class="opc">$E0</span>CPX  #</td><td class="v1"><span class="opc">$E4</span>CPX zpg</td><td class="v2"><span class="opc">$E8</span>INX impl</td><td class="v3"><span class="opc">$EC</span>CPX abs</td><td class="v4"><span class="opc">$F0</span>BEQ rel</td><td class="v5"></td><td class="v6"><span class="opc">$F8</span>SED impl</td><td class="v7"></td></tr>
<tr class="r1"><th scope="row" class="c c1">1</th><td class="v0"><span class="opc">$E1</span>SBC X,ind</td><td class="v1"><span class="opc">$E5</span>SBC zpg</td><td class="v2"><span class="opc">$E9</span>SBC  #</td><td class="v3"><span class="opc">$ED</span>SBC abs</td><td class="v4"><span class="opc">$F1</span>SBC ind,Y</td><td class="v5"><span class="opc">$F5</span>SBC zpg,X</td><td class="v6"><span class="opc">$F9</span>SBC abs,Y</td><td class="v7"><span class="opc">$FD</span>SBC abs,X</td></tr>
<tr class="r2"><th scope="row" class="c c2">2</th><td class="v0"></td><td class="v1"><span class="opc">$E6</span>INC zpg</td><td class="v2"><span class="opc">$EA</span>NOP impl</td><td class="v3"><span class="opc">$EE</span>INC abs</td><td class="v4"></td><td class="v5"><span class="opc">$F6</span>INC zpg,X</td><td class="v6"></td><td class="v7"><span class="opc">$FE</span>INC abs,X</td></tr>
</tbody>
</table>
</div>

<h2 id="family">APENDIX D: The 65xx-Family:</h2>
<table id="mpus" aria-label="annotated table of processor types">
<thead>
	<tr><th>Type</th><th>Features, Comments</th></tr>
<thead>
<tbody>
	<tr><td>6502</td><td>NMOS, 16 bit address bus, 8 bit data bus</td></tr>
	<tr><td>6502A</td><td>accelerated version of 6502</td></tr>
	<tr><td>6502C</td><td>accelerated version of 6502, additional halt pin, CMOS</td></tr>
	<tr><td>65C02</td><td>16 bit version, additional instructions and address modes</td></tr>
	<tr><td>6503, 6505, 6506</td><td>12 bit address bus [4 KiB]</td></tr>
	<tr><td>6504</td><td>13 bit address bus [8 KiB]</td></tr>
	<tr><td>6507</td><td>13 bit address bus [8 KiB], no interrupts</td></tr>
	<tr><td>6509</td><td>20 bit address bus [1 MiB] by bankswitching</td></tr>
	<tr><td>6510</td><td>as 6502 with additional 6 bit I/O-port</td></tr>
	<tr><td>6511</td><td>integrated micro controler with I/O-port, serial interface, and RAM (Rockwell)</td></tr>
	<tr><td>65F11</td><td>as 6511, integrated FORTH interpreter</td></tr>
	<tr><td>7501</td><td>as 6502, HMOS</td></tr>
	<tr><td>8500</td><td>as 6510, CMOS</td></tr>
	<tr><td>8502</td><td>as 6510 with switchable 2 MHz option, 7 bit I/O-port</td></tr>
	<tr><td>65816 (65C816)</td><td>16 bit registers and ALU, 24 bit address bus [16 MiB], up to 24 MHz (Western Design Center)</td></tr>
	<tr><td>65802 (65C802)</td><td>as 65816, pin compatible to 6502, 64 KiB address bus, up to 16 MHz</td></tr>
</tbody>
</table>

<h2>Site Notes</h2>
<h3>Disclaimer</h3>
<p>Errors excepted. The information is provided for free and AS IS, therefore without any warranty;<br />without even the implied warranty of merchantability or fitness for a particular purpose.</p>

<h3>See also</h3>
<ul class="links" aria-label="related applications">
<li><a href="index.html" target="virtual6502" onclick="if (this.blur) this.blur()">Virtual 6502</a> (6502/6510 emulator)</li>
<li><a href="assembler.html" target="assembler6502" onclick="if (this.blur) this.blur()">6502 Assembler</a></li>
<li><a href="disassembler.html" target="dissasembler6502" onclick="if (this.blur) this.blur()">6502 Disassembler</a></li>
</ul>

<h3>External Links</h3>
<ul class="links" aria-label="related external links">
<li><a href="http://6502.org/">6502.org</a> &mdash; the 6502 microprocessor resource</li>
<li><a href="http://www.visual6502.org/">visual6502.org</a> &mdash; visual transistor-level simulation of the 6502 CPU</lli>
<li><a href="https://www.westerndesigncenter.com/wdc/">The Western Design Center, Inc.</a> &mdash; designers of the 6502 (still thriving)</li>
</ul>

<p style="margin-top: 3em;">Presented by <a href="/6502/" target="_blank">virtual 6502</a>, <a href="https://masswerk.at/" target="_blank">mass:werk</a>.</p>
</body>
</html>
