<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2018.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="38" Path="/home/aandreev/pro/Stand-for-Calorimeter-Crystal/SoC/v1.6_Deser/v1.5_Deser.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="9feece63b0404aa4911211a3664af09e"/>
    <Option Name="Part" Val="xc7z020clg400-1"/>
    <Option Name="CompiledLibDir" Val="$PPRDIR/../../../../questa_compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PPRDIR/../../../../questa_compile_simlib"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirXcelium" Val="$PCACHEDIR/compile_simlib/xcelium"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="TargetSimulator" Val="Questa"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="SourceMgmtMode" Val="DisplayOnly"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="work"/>
    <Option Name="ProjectType" Val="Default"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo/ps_top_reg_interface_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo/ps_pl_connector_new_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo/pl_ps_connector_1.3"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo/pl_ps_connector_1.2"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo/pl_ps_connector_1.1"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo/pl_ps_connector_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo/pl_ps_connector_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo/pl_ps_connector_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo/ps_pl_connector_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo/PLPSIO_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo/pl_ps_io_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo/pl_DataReg_ip_1.0"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="TRUE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSAVendor" Val="xilinx"/>
    <Option Name="DSANumComputeUnits" Val="16"/>
    <Option Name="WTXSimLaunchSim" Val="4"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="815"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="75"/>
    <Option Name="WTModelSimExportSim" Val="75"/>
    <Option Name="WTQuestaExportSim" Val="75"/>
    <Option Name="WTIesExportSim" Val="75"/>
    <Option Name="WTVcsExportSim" Val="75"/>
    <Option Name="WTRivieraExportSim" Val="75"/>
    <Option Name="WTActivehdlExportSim" Val="75"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="64"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
    <Option Name="MEMEnableMemoryMapGeneration" Val="TRUE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/ip/pll.xcix">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/pll/pll.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/ps_topp/ps_topp.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="ps_topp.bd" FileRelPathName="ip/ps_topp_ps_top_reg_interface_0_1/ps_topp_ps_top_reg_interface_0_1.xci">
          <Proxy FileSetName="ps_topp_ps_top_reg_interface_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ps_topp.bd" FileRelPathName="ip/ps_topp_axi_bram_ctrl_0_0/ps_topp_axi_bram_ctrl_0_0.xci">
          <Proxy FileSetName="ps_topp_axi_bram_ctrl_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ps_topp.bd" FileRelPathName="ip/ps_topp_processing_system7_0_0/ps_topp_processing_system7_0_0.xci">
          <Proxy FileSetName="ps_topp_processing_system7_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ps_topp.bd" FileRelPathName="ip/ps_topp_axi_bram_ctrl_1_0/ps_topp_axi_bram_ctrl_1_0.xci">
          <Proxy FileSetName="ps_topp_axi_bram_ctrl_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ps_topp.bd" FileRelPathName="ip/ps_topp_xbar_0/ps_topp_xbar_0.xci">
          <Proxy FileSetName="ps_topp_xbar_0"/>
        </CompFileExtendedInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/new_types.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../v1.4/crystand_hw1_0_fw1_0.srcs/sources_1/new/new_types.vhd"/>
          <Attr Name="ImportTime" Val="1598344822"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/Spectra_memory.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/Spectrum_creator.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/Spectra_controller.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/threshold_comparator.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/reg_map.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../v1.4/crystand_hw1_0_fw1_0.srcs/sources_1/new/reg_map.vhd"/>
          <Attr Name="ImportTime" Val="1598344822"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/reg_file.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/import/main/AdcClock.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../v1.4/crystand_hw1_0_fw1_0.srcs/sources_1/imports/sources_1/import/main/AdcClock.vhd"/>
          <Attr Name="ImportTime" Val="1598344822"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/import/main/AdcData.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../v1.4/crystand_hw1_0_fw1_0.srcs/sources_1/imports/sources_1/import/main/AdcData.vhd"/>
          <Attr Name="ImportTime" Val="1598344822"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/import/main/DoubleNibbleDetect.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../v1.4/crystand_hw1_0_fw1_0.srcs/sources_1/imports/sources_1/import/main/DoubleNibbleDetect.vhd"/>
          <Attr Name="ImportTime" Val="1598344822"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/import/main/Fdcr.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../v1.4/crystand_hw1_0_fw1_0.srcs/sources_1/imports/sources_1/import/main/Fdcr.vhd"/>
          <Attr Name="ImportTime" Val="1598344822"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/import/main/GenPulse.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../v1.4/crystand_hw1_0_fw1_0.srcs/sources_1/imports/sources_1/import/main/GenPulse.vhd"/>
          <Attr Name="ImportTime" Val="1598344822"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/import/main/AdcFrame.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../v1.4/crystand_hw1_0_fw1_0.srcs/sources_1/imports/sources_1/import/main/AdcFrame.vhd"/>
          <Attr Name="ImportTime" Val="1598344822"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/Memory.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/adc_deser.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../v1.4/crystand_hw1_0_fw1_0.srcs/sources_1/new/adc_deser.vhd"/>
          <Attr Name="ImportTime" Val="1598344822"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/buffers_block.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../v1.4/crystand_hw1_0_fw1_0.srcs/sources_1/new/buffers_block.vhd"/>
          <Attr Name="ImportTime" Val="1598344822"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/infrastructure_top.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../v1.4/crystand_hw1_0_fw1_0.srcs/sources_1/new/infrastructure_top.vhd"/>
          <Attr Name="ImportTime" Val="1598344822"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/trigg_system.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../v1.4/crystand_hw1_0_fw1_0.srcs/sources_1/new/trigg_system.vhd"/>
          <Attr Name="ImportTime" Val="1598344822"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/shaper_controller.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../v1.4/crystand_hw1_0_fw1_0.srcs/sources_1/new/shaper_controller.vhd"/>
          <Attr Name="ImportTime" Val="1598344822"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/new/pl_top.vhd">
        <FileInfo>
          <Attr Name="Library" Val="work"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../backup/v1.0/adc_stand_hw10_fw10.srcs/sources_1/new/pl_top.vhd"/>
          <Attr Name="ImportTime" Val="1509355557"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/hdl/crystand_top.vhd">
        <FileInfo>
          <Attr Name="Library" Val="work"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../v1.4/crystand_hw1_0_fw1_0.srcs/sources_1/imports/hdl/crystand_top.vhd"/>
          <Attr Name="ImportTime" Val="1598344822"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="crystand_top"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/new/top.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../v1.4/crystand_hw1_0_fw1_0.srcs/constrs_1/new/top.xdc"/>
          <Attr Name="ImportTime" Val="1598344821"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/top.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sim_1/imports/new/tb_adc.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../v1.1/crystand_hw1_0_fw1_0.srcs/sim_1/imports/new/tb_adc.vhd"/>
          <Attr Name="ImportTime" Val="1562554753"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/new/tb_pl_top.vhd">
        <FileInfo>
          <Attr Name="Library" Val="work"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../v1.4/crystand_hw1_0_fw1_0.srcs/sim_1/new/tb_pl_top.vhd"/>
          <Attr Name="ImportTime" Val="1598344821"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/behav/adc1.txt">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../v1.1/crystand_hw1_0_fw1_0.sim/sim_1/behav/adc1.txt"/>
          <Attr Name="ImportTime" Val="1559028238"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/behav/adc2.txt">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../v1.1/crystand_hw1_0_fw1_0.sim/sim_1/behav/adc2.txt"/>
          <Attr Name="ImportTime" Val="1559805049"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/behav/adc3.txt">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../v1.1/crystand_hw1_0_fw1_0.sim/sim_1/behav/adc3.txt"/>
          <Attr Name="ImportTime" Val="1559805088"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/behav/adc4.txt">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../v1.1/crystand_hw1_0_fw1_0.sim/sim_1/behav/adc4.txt"/>
          <Attr Name="ImportTime" Val="1559806654"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="tb_pl_top"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="c_counter_binary_ch" Type="BlockSrcs" RelSrcDir="$PSRCDIR/c_counter_binary_ch">
      <File Path="$PSRCDIR/sources_1/ip/c_counter_binary_ch.xcix">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../v1.4/crystand_hw1_0_fw1_0.srcs/sources_1/ip/c_counter_binary_ch.xcix"/>
          <Attr Name="ImportTime" Val="1598344821"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/c_counter_binary_ch/c_counter_binary_ch.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../v1.4/crystand_hw1_0_fw1_0.srcs/sources_1/ip/c_counter_binary_ch/c_counter_binary_ch.xci"/>
          <Attr Name="ImportTime" Val="1559895898"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="c_counter_binary_ch"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ps_topp_processing_system7_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ps_topp_processing_system7_0_0">
      <Config>
        <Option Name="TopModule" Val="ps_topp_processing_system7_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ps_topp_axi_bram_ctrl_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ps_topp_axi_bram_ctrl_0_0">
      <Config>
        <Option Name="TopModule" Val="ps_topp_axi_bram_ctrl_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ps_topp_axi_bram_ctrl_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ps_topp_axi_bram_ctrl_1_0">
      <Config>
        <Option Name="TopModule" Val="ps_topp_axi_bram_ctrl_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ps_topp_xbar_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ps_topp_xbar_0">
      <Config>
        <Option Name="TopModule" Val="ps_topp_xbar_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ps_topp_ps_top_reg_interface_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ps_topp_ps_top_reg_interface_0_1">
      <Config>
        <Option Name="TopModule" Val="ps_topp_ps_top_reg_interface_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="Xcelium">
      <Option Name="Description" Val="Xcelium Parallel Simulator"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z020clg400-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="c_counter_binary_ch_synth_1" Type="Ft3:Synth" SrcSet="c_counter_binary_ch" Part="xc7z020clg400-1" ConstrsSet="c_counter_binary_ch" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/c_counter_binary_ch_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ps_topp_processing_system7_0_0_synth_1" Type="Ft3:Synth" SrcSet="ps_topp_processing_system7_0_0" Part="xc7z020clg400-1" ConstrsSet="ps_topp_processing_system7_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ps_topp_processing_system7_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ps_topp_axi_bram_ctrl_0_0_synth_1" Type="Ft3:Synth" SrcSet="ps_topp_axi_bram_ctrl_0_0" Part="xc7z020clg400-1" ConstrsSet="ps_topp_axi_bram_ctrl_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ps_topp_axi_bram_ctrl_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ps_topp_axi_bram_ctrl_1_0_synth_1" Type="Ft3:Synth" SrcSet="ps_topp_axi_bram_ctrl_1_0" Part="xc7z020clg400-1" ConstrsSet="ps_topp_axi_bram_ctrl_1_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ps_topp_axi_bram_ctrl_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ps_topp_xbar_0_synth_1" Type="Ft3:Synth" SrcSet="ps_topp_xbar_0" Part="xc7z020clg400-1" ConstrsSet="ps_topp_xbar_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ps_topp_xbar_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ps_topp_ps_top_reg_interface_0_1_synth_1" Type="Ft3:Synth" SrcSet="ps_topp_ps_top_reg_interface_0_1" Part="xc7z020clg400-1" ConstrsSet="ps_topp_ps_top_reg_interface_0_1" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ps_topp_ps_top_reg_interface_0_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="constrs_1" Description="Similar to Performance_ExplorePostRoutePhysOpt, but enables logic optimization step (opt_design) with the ExploreWithRemap directive." WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" GenFullBitstream="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Performance_ExploreWithRemap" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design">
          <Option Id="Directive">6</Option>
        </Step>
        <Step Id="power_opt_design"/>
        <Step Id="place_design">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design" EnableStepBool="1">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="route_design">
          <Option Id="Directive">1</Option>
          <Option Id="MoreOptsStr"><![CDATA[-tns_cleanup]]></Option>
        </Step>
        <Step Id="post_route_phys_opt_design" EnableStepBool="1">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="c_counter_binary_ch_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="c_counter_binary_ch" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="c_counter_binary_ch_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ps_topp_processing_system7_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="ps_topp_processing_system7_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ps_topp_processing_system7_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ps_topp_axi_bram_ctrl_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="ps_topp_axi_bram_ctrl_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ps_topp_axi_bram_ctrl_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ps_topp_axi_bram_ctrl_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="ps_topp_axi_bram_ctrl_1_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ps_topp_axi_bram_ctrl_1_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ps_topp_xbar_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="ps_topp_xbar_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ps_topp_xbar_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ps_topp_ps_top_reg_interface_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="ps_topp_ps_top_reg_interface_0_1" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ps_topp_ps_top_reg_interface_0_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
  <Board/>
</Project>
