#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jun 16 22:38:40 2019
# Process ID: 22240
# Current directory: C:/Users/69009/Desktop/2/VE270/LAB/4/LAB4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18140 C:\Users\69009\Desktop\2\VE270\LAB\4\LAB4\LAB4.xpr
# Log file: C:/Users/69009/Desktop/2/VE270/LAB/4/LAB4/vivado.log
# Journal file: C:/Users/69009/Desktop/2/VE270/LAB/4/LAB4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/69009/Desktop/2/VE270/LAB/4/LAB4/LAB4.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/69009/Desktop/2/VE270/LAB/lab4/LAB4' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/SJTU/XILINX/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 755.555 ; gain = 130.398
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Sun Jun 16 23:12:55 2019] Launched synth_1...
Run output will be captured here: C:/Users/69009/Desktop/2/VE270/LAB/4/LAB4/LAB4.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Jun 16 23:14:32 2019] Launched impl_1...
Run output will be captured here: C:/Users/69009/Desktop/2/VE270/LAB/4/LAB4/LAB4.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
[Sun Jun 16 23:15:32 2019] Launched impl_1...
Run output will be captured here: C:/Users/69009/Desktop/2/VE270/LAB/4/LAB4/LAB4.runs/impl_1/runme.log
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.418 . Memory (MB): peak = 1015.996 ; gain = 0.340
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.419 . Memory (MB): peak = 1015.996 ; gain = 0.340
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1016.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1162.988 ; gain = 395.402
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
place_ports {Q1[6]} W7
place_ports {Q1[5]} W6
place_ports {Q1[4]} U8
place_ports {Q1[3]} V8
place_ports {Q1[2]} U5
place_ports {Q1[1]} V5
place_ports {Q1[0]} U7
place_ports {Q[3]} V19
place_ports {Q[2]} U19
place_ports {Q[1]} E19
place_ports {Q[0]} U16
file mkdir C:/Users/69009/Desktop/2/VE270/LAB/4/LAB4/LAB4.srcs/constrs_1/new
close [ open C:/Users/69009/Desktop/2/VE270/LAB/4/LAB4/LAB4.srcs/constrs_1/new/1.xdc w ]
add_files -fileset constrs_1 C:/Users/69009/Desktop/2/VE270/LAB/4/LAB4/LAB4.srcs/constrs_1/new/1.xdc
set_property target_constrs_file C:/Users/69009/Desktop/2/VE270/LAB/4/LAB4/LAB4.srcs/constrs_1/new/1.xdc [current_fileset -constrset]
save_constraints -force
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1640.766 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jun 16 23:24:46 2019] Launched synth_1...
Run output will be captured here: C:/Users/69009/Desktop/2/VE270/LAB/4/LAB4/LAB4.runs/synth_1/runme.log
[Sun Jun 16 23:24:46 2019] Launched impl_1...
Run output will be captured here: C:/Users/69009/Desktop/2/VE270/LAB/4/LAB4/LAB4.runs/impl_1/runme.log
open_hw
reset_run impl_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 16 23:26:14 2019...
