head	1.1;
access;
symbols
	binutils-2_24-branch:1.1.0.4
	binutils-2_24-branchpoint:1.1
	binutils-2_23_2:1.1.2.1
	binutils-2_23_1:1.1.2.1
	binutils-2_23:1.1.2.1
	binutils-2_23-branch:1.1.0.2
	binutils_latest_snapshot:1.1;
locks; strict;
comment	@# @;


1.1
date	2012.08.13.14.52.46;	author nickc;	state Exp;
branches
	1.1.2.1;
next	;

1.1.2.1
date	2012.08.16.09.21.47;	author nickc;	state Exp;
branches;
next	;


desc
@@


1.1
log
@Add support for 64-bit ARM architecture: AArch64
@
text
@#objdump: -dr

.*:     file format .*

Disassembly of section \.text:

0000000000000000 <.*>:
   0:	d4a001e1 	dcps1	#0xf
   4:	d4a00001 	dcps1
   8:	d4a00001 	dcps1
   c:	d4a003e2 	dcps2	#0x1f
  10:	d4a00002 	dcps2
  14:	d4a00002 	dcps2
  18:	d4a007e3 	dcps3	#0x3f
  1c:	d4a00003 	dcps3
  20:	d4a00003 	dcps3
  24:	d65f00e0 	ret	x7
  28:	d65f03c0 	ret
  2c:	d65f03c0 	ret
  30:	d503305f 	clrex	#0x0
  34:	d503395f 	clrex	#0x9
  38:	d5033f5f 	clrex
  3c:	d5033f5f 	clrex
  40:	d508001f 	sys	#0, C0, C0, #0
  44:	10000000 	adr	x0, 0 <sym>
			44: R_AARCH64_ADR_PREL_LO21	sym
  48:	f9400001 	ldr	x1, \[x0\]
			48: R_AARCH64_LDST64_ABS_LO12_NC	sym
  4c:	f9400001 	ldr	x1, \[x0\]
			4c: R_AARCH64_LDST64_ABS_LO12_NC	sym
  50:	f9000001 	str	x1, \[x0\]
			50: R_AARCH64_LDST64_ABS_LO12_NC	sym
  54:	f9000001 	str	x1, \[x0\]
			54: R_AARCH64_LDST64_ABS_LO12_NC	sym
@


1.1.2.1
log
@Add support for 64-bit ARM architecture: aarch64
@
text
@@

