Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May 20 16:50:26 2023
| Host         : Bill running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cpu_control_sets_placed.rpt
| Design       : cpu
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    44 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |           12 |
| No           | No                    | Yes                    |              37 |           17 |
| No           | Yes                   | No                     |              26 |            8 |
| Yes          | No                    | No                     |              31 |            8 |
| Yes          | No                    | Yes                    |              55 |           15 |
| Yes          | Yes                   | No                     |             996 |          536 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------------+------------------+------------------+----------------+
|   Clock Signal   |           Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+----------------------------------+------------------+------------------+----------------+
|  clock_IBUF_BUFG |                                  |                  |                1 |              1 |
|  cf/xlnx_opt_    |                                  |                  |                1 |              2 |
| ~cf/xlnx_opt_    |                                  |                  |                3 |              3 |
| ~cf/xlnx_opt_    | ifetch/PC[31]_i_1_n_0            | rst_IBUF         |                1 |              4 |
|  cf/xlnx_opt_    |                                  | rst_IBUF         |                3 |              5 |
|  RegWrite_BUFG   |                                  |                  |                2 |              5 |
|  cf/xlnx_opt_    | ifetch/E[1]                      | rst_IBUF         |                4 |              7 |
| ~sst/scan_cnt[3] |                                  |                  |                5 |             12 |
| ~cf/xlnx_opt_    | ifetch/switchrdata_reg[0][0]     | rst_IBUF         |                2 |             16 |
| ~cf/xlnx_opt_    |                                  | rst_IBUF         |                8 |             26 |
| ~cf/xlnx_opt_    | ifetch/link_addr[31]_i_1_n_0     |                  |                8 |             31 |
|  cf/xlnx_opt_    | idecode/register[14][31]_i_1_n_0 | rst_IBUF         |               14 |             32 |
|  cf/xlnx_opt_    | idecode/register[1][31]_i_1_n_0  | rst_IBUF         |               18 |             32 |
|  cf/xlnx_opt_    | idecode/register                 | rst_IBUF         |               23 |             32 |
|  cf/xlnx_opt_    | idecode/register[21][31]_i_1_n_0 | rst_IBUF         |               17 |             32 |
|  cf/xlnx_opt_    | idecode/register[17][31]_i_1_n_0 | rst_IBUF         |               14 |             32 |
|  cf/xlnx_opt_    | idecode/register[18][31]_i_1_n_0 | rst_IBUF         |               16 |             32 |
|  cf/xlnx_opt_    | idecode/register[29][31]_i_1_n_0 | rst_IBUF         |               21 |             32 |
|  cf/xlnx_opt_    | idecode/register[25][31]_i_1_n_0 | rst_IBUF         |               18 |             32 |
|  cf/xlnx_opt_    | idecode/register[22][31]_i_1_n_0 | rst_IBUF         |               21 |             32 |
|  cf/xlnx_opt_    | idecode/register[2][31]_i_1_n_0  | rst_IBUF         |               17 |             32 |
|  cf/xlnx_opt_    | idecode/register[24][31]_i_1_n_0 | rst_IBUF         |               16 |             32 |
|  cf/xlnx_opt_    | idecode/register[13][31]_i_1_n_0 | rst_IBUF         |               14 |             32 |
|  cf/xlnx_opt_    | idecode/register[12][31]_i_1_n_0 | rst_IBUF         |               16 |             32 |
|  cf/xlnx_opt_    | idecode/register[16][31]_i_1_n_0 | rst_IBUF         |               11 |             32 |
|  cf/xlnx_opt_    | idecode/register[30][31]_i_1_n_0 | rst_IBUF         |               20 |             32 |
|  cf/xlnx_opt_    | idecode/register[23][31]_i_1_n_0 | rst_IBUF         |               22 |             32 |
|  cf/xlnx_opt_    | idecode/register[26][31]_i_1_n_0 | rst_IBUF         |               22 |             32 |
|  cf/xlnx_opt_    | idecode/register[3][31]_i_1_n_0  | rst_IBUF         |               14 |             32 |
|  cf/xlnx_opt_    | idecode/register[5][31]_i_1_n_0  | rst_IBUF         |               19 |             32 |
|  cf/xlnx_opt_    | idecode/register[6][31]_i_1_n_0  | rst_IBUF         |               24 |             32 |
|  cf/xlnx_opt_    | idecode/register[9][31]_i_1_n_0  | rst_IBUF         |               20 |             32 |
|  cf/xlnx_opt_    | idecode/register[7][31]_i_1_n_0  | rst_IBUF         |               18 |             32 |
|  cf/xlnx_opt_    | ifetch/E[0]                      | rst_IBUF         |                9 |             32 |
|  cf/xlnx_opt_    | idecode/register[8][31]_i_1_n_0  | rst_IBUF         |               17 |             32 |
|  cf/xlnx_opt_    | idecode/register[27][31]_i_1_n_0 | rst_IBUF         |               19 |             32 |
|  cf/xlnx_opt_    | idecode/register[11][31]_i_1_n_0 | rst_IBUF         |               13 |             32 |
|  cf/xlnx_opt_    | idecode/register[19][31]_i_1_n_0 | rst_IBUF         |               16 |             32 |
|  cf/xlnx_opt_    | idecode/register[4][31]_i_1_n_0  | rst_IBUF         |               14 |             32 |
|  cf/xlnx_opt_    | idecode/register[15][31]_i_1_n_0 | rst_IBUF         |               18 |             32 |
|  cf/xlnx_opt_    | idecode/register[20][31]_i_1_n_0 | rst_IBUF         |               17 |             32 |
|  cf/xlnx_opt_    | idecode/register[28][31]_i_1_n_0 | rst_IBUF         |               14 |             32 |
|  cf/xlnx_opt_    | idecode/register[10][31]_i_1_n_0 | rst_IBUF         |               12 |             32 |
|  clock_IBUF_BUFG |                                  | rst_IBUF         |               14 |             32 |
+------------------+----------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     1 |
| 5      |                     2 |
| 7      |                     1 |
| 12     |                     1 |
| 16+    |                    36 |
+--------+-----------------------+


