

================================================================
== Vitis HLS Report for 'axi_interfaces'
================================================================
* Date:           Tue Oct 11 19:54:43 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        axi_interfaces_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.140 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
    |   min   |   max   |    min    |    max    | min | max |                   Type                   |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |        4|        5|  40.000 ns|  50.000 ns|    4|    4|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- For_Loop  |        4|        4|         2|          1|          1|     4|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_0, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_1, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_2, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_3, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_4, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_5, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_6, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_7, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_0, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_1, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_2, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_3, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_4, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_5, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_6, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_7, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%br_ln64 = br void %rewind_header" [axi_interfaces.c:64]   --->   Operation 20 'br' 'br_ln64' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.14>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %entry, i1 0, void %for.inc.split, i1 1, void %for.end"   --->   Operation 21 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%add_7162_rewind = phi i32 0, void %entry, i32 %add_ln66_7, void %for.inc.split, i32 0, void %for.end" [axi_interfaces.c:66]   --->   Operation 22 'phi' 'add_7162_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%add_6144_rewind = phi i32 0, void %entry, i32 %add_ln66_6, void %for.inc.split, i32 0, void %for.end" [axi_interfaces.c:66]   --->   Operation 23 'phi' 'add_6144_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%add_5126_rewind = phi i32 0, void %entry, i32 %add_ln66_5, void %for.inc.split, i32 0, void %for.end" [axi_interfaces.c:66]   --->   Operation 24 'phi' 'add_5126_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%add_4108_rewind = phi i32 0, void %entry, i32 %add_ln66_4, void %for.inc.split, i32 0, void %for.end" [axi_interfaces.c:66]   --->   Operation 25 'phi' 'add_4108_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%add_3810_rewind = phi i32 0, void %entry, i32 %add_ln66_3, void %for.inc.split, i32 0, void %for.end" [axi_interfaces.c:66]   --->   Operation 26 'phi' 'add_3810_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%add_2612_rewind = phi i32 0, void %entry, i32 %add_ln66_2, void %for.inc.split, i32 0, void %for.end" [axi_interfaces.c:66]   --->   Operation 27 'phi' 'add_2612_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%add_1414_rewind = phi i32 0, void %entry, i32 %add_ln66_1, void %for.inc.split, i32 0, void %for.end" [axi_interfaces.c:66]   --->   Operation 28 'phi' 'add_1414_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%add216_rewind = phi i32 0, void %entry, i32 %add_ln66, void %for.inc.split, i32 0, void %for.end" [axi_interfaces.c:66]   --->   Operation 29 'phi' 'add216_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i1 = phi i5 0, void %entry, i5 %trunc_ln64, void %for.inc.split, i5 0, void %for.end" [axi_interfaces.c:64]   --->   Operation 30 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.58ns)   --->   "%br_ln0 = br i1 %do_init, void %for.inc.split, void %rewind_init"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%spectopmodule_ln57 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [axi_interfaces.c:57]   --->   Operation 32 'spectopmodule' 'spectopmodule_ln57' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_0"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_1"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_2"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_3"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_4"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_5"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_6"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_7"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_0"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_1"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_2"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_3"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_4"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_5"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_6"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_7"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%acc_0_load = load i32 %acc_0" [axi_interfaces.c:66]   --->   Operation 49 'load' 'acc_0_load' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%acc_1_load = load i32 %acc_1" [axi_interfaces.c:66]   --->   Operation 50 'load' 'acc_1_load' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%acc_2_load = load i32 %acc_2" [axi_interfaces.c:66]   --->   Operation 51 'load' 'acc_2_load' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%acc_3_load = load i32 %acc_3" [axi_interfaces.c:66]   --->   Operation 52 'load' 'acc_3_load' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%acc_4_load = load i32 %acc_4" [axi_interfaces.c:66]   --->   Operation 53 'load' 'acc_4_load' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%acc_5_load = load i32 %acc_5" [axi_interfaces.c:66]   --->   Operation 54 'load' 'acc_5_load' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%acc_6_load = load i32 %acc_6" [axi_interfaces.c:66]   --->   Operation 55 'load' 'acc_6_load' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%acc_7_load = load i32 %acc_7" [axi_interfaces.c:66]   --->   Operation 56 'load' 'acc_7_load' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.58ns)   --->   "%br_ln64 = br void %for.inc.split" [axi_interfaces.c:64]   --->   Operation 57 'br' 'br_ln64' <Predicate = (do_init)> <Delay = 1.58>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%add216 = phi i32 %acc_0_load, void %rewind_init, i32 %add216_rewind, void %rewind_header" [axi_interfaces.c:66]   --->   Operation 58 'phi' 'add216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%add_1414 = phi i32 %acc_1_load, void %rewind_init, i32 %add_1414_rewind, void %rewind_header" [axi_interfaces.c:66]   --->   Operation 59 'phi' 'add_1414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%add_2612 = phi i32 %acc_2_load, void %rewind_init, i32 %add_2612_rewind, void %rewind_header" [axi_interfaces.c:66]   --->   Operation 60 'phi' 'add_2612' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%add_3810 = phi i32 %acc_3_load, void %rewind_init, i32 %add_3810_rewind, void %rewind_header" [axi_interfaces.c:66]   --->   Operation 61 'phi' 'add_3810' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%add_4108 = phi i32 %acc_4_load, void %rewind_init, i32 %add_4108_rewind, void %rewind_header" [axi_interfaces.c:66]   --->   Operation 62 'phi' 'add_4108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%add_5126 = phi i32 %acc_5_load, void %rewind_init, i32 %add_5126_rewind, void %rewind_header" [axi_interfaces.c:66]   --->   Operation 63 'phi' 'add_5126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%add_6144 = phi i32 %acc_6_load, void %rewind_init, i32 %add_6144_rewind, void %rewind_header" [axi_interfaces.c:66]   --->   Operation 64 'phi' 'add_6144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%add_7162 = phi i32 %acc_7_load, void %rewind_init, i32 %add_7162_rewind, void %rewind_header" [axi_interfaces.c:66]   --->   Operation 65 'phi' 'add_7162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%i1_cast = zext i5 %i1" [axi_interfaces.c:64]   --->   Operation 66 'zext' 'i1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%d_i_0_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %d_i_0" [axi_interfaces.c:66]   --->   Operation 67 'read' 'd_i_0_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i16 %d_i_0_read" [axi_interfaces.c:66]   --->   Operation 68 'sext' 'sext_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i32 %add216" [axi_interfaces.c:66]   --->   Operation 69 'trunc' 'trunc_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (2.55ns)   --->   "%add_ln66 = add i32 %sext_ln66, i32 %add216" [axi_interfaces.c:66]   --->   Operation 70 'add' 'add_ln66' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (2.07ns)   --->   "%add_ln67 = add i16 %d_i_0_read, i16 %trunc_ln66" [axi_interfaces.c:67]   --->   Operation 71 'add' 'add_ln67' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [2/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_0, i16 %add_ln67" [axi_interfaces.c:67]   --->   Operation 72 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%d_i_1_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %d_i_1" [axi_interfaces.c:66]   --->   Operation 73 'read' 'd_i_1_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln66_1 = sext i16 %d_i_1_read" [axi_interfaces.c:66]   --->   Operation 74 'sext' 'sext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln66_1 = trunc i32 %add_1414" [axi_interfaces.c:66]   --->   Operation 75 'trunc' 'trunc_ln66_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (2.55ns)   --->   "%add_ln66_1 = add i32 %sext_ln66_1, i32 %add_1414" [axi_interfaces.c:66]   --->   Operation 76 'add' 'add_ln66_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (2.07ns)   --->   "%add_ln67_1 = add i16 %d_i_1_read, i16 %trunc_ln66_1" [axi_interfaces.c:67]   --->   Operation 77 'add' 'add_ln67_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [2/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_1, i16 %add_ln67_1" [axi_interfaces.c:67]   --->   Operation 78 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%d_i_2_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %d_i_2" [axi_interfaces.c:66]   --->   Operation 79 'read' 'd_i_2_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln66_2 = sext i16 %d_i_2_read" [axi_interfaces.c:66]   --->   Operation 80 'sext' 'sext_ln66_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln66_2 = trunc i32 %add_2612" [axi_interfaces.c:66]   --->   Operation 81 'trunc' 'trunc_ln66_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (2.55ns)   --->   "%add_ln66_2 = add i32 %sext_ln66_2, i32 %add_2612" [axi_interfaces.c:66]   --->   Operation 82 'add' 'add_ln66_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (2.07ns)   --->   "%add_ln67_2 = add i16 %d_i_2_read, i16 %trunc_ln66_2" [axi_interfaces.c:67]   --->   Operation 83 'add' 'add_ln67_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [2/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_2, i16 %add_ln67_2" [axi_interfaces.c:67]   --->   Operation 84 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%d_i_3_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %d_i_3" [axi_interfaces.c:66]   --->   Operation 85 'read' 'd_i_3_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln66_3 = sext i16 %d_i_3_read" [axi_interfaces.c:66]   --->   Operation 86 'sext' 'sext_ln66_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln66_3 = trunc i32 %add_3810" [axi_interfaces.c:66]   --->   Operation 87 'trunc' 'trunc_ln66_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (2.55ns)   --->   "%add_ln66_3 = add i32 %sext_ln66_3, i32 %add_3810" [axi_interfaces.c:66]   --->   Operation 88 'add' 'add_ln66_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (2.07ns)   --->   "%add_ln67_3 = add i16 %d_i_3_read, i16 %trunc_ln66_3" [axi_interfaces.c:67]   --->   Operation 89 'add' 'add_ln67_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [2/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_3, i16 %add_ln67_3" [axi_interfaces.c:67]   --->   Operation 90 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%d_i_4_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %d_i_4" [axi_interfaces.c:66]   --->   Operation 91 'read' 'd_i_4_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln66_4 = sext i16 %d_i_4_read" [axi_interfaces.c:66]   --->   Operation 92 'sext' 'sext_ln66_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln66_4 = trunc i32 %add_4108" [axi_interfaces.c:66]   --->   Operation 93 'trunc' 'trunc_ln66_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (2.55ns)   --->   "%add_ln66_4 = add i32 %sext_ln66_4, i32 %add_4108" [axi_interfaces.c:66]   --->   Operation 94 'add' 'add_ln66_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (2.07ns)   --->   "%add_ln67_4 = add i16 %d_i_4_read, i16 %trunc_ln66_4" [axi_interfaces.c:67]   --->   Operation 95 'add' 'add_ln67_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [2/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_4, i16 %add_ln67_4" [axi_interfaces.c:67]   --->   Operation 96 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%d_i_5_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %d_i_5" [axi_interfaces.c:66]   --->   Operation 97 'read' 'd_i_5_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln66_5 = sext i16 %d_i_5_read" [axi_interfaces.c:66]   --->   Operation 98 'sext' 'sext_ln66_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln66_5 = trunc i32 %add_5126" [axi_interfaces.c:66]   --->   Operation 99 'trunc' 'trunc_ln66_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (2.55ns)   --->   "%add_ln66_5 = add i32 %sext_ln66_5, i32 %add_5126" [axi_interfaces.c:66]   --->   Operation 100 'add' 'add_ln66_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (2.07ns)   --->   "%add_ln67_5 = add i16 %d_i_5_read, i16 %trunc_ln66_5" [axi_interfaces.c:67]   --->   Operation 101 'add' 'add_ln67_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [2/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_5, i16 %add_ln67_5" [axi_interfaces.c:67]   --->   Operation 102 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%d_i_6_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %d_i_6" [axi_interfaces.c:66]   --->   Operation 103 'read' 'd_i_6_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln66_6 = sext i16 %d_i_6_read" [axi_interfaces.c:66]   --->   Operation 104 'sext' 'sext_ln66_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln66_6 = trunc i32 %add_6144" [axi_interfaces.c:66]   --->   Operation 105 'trunc' 'trunc_ln66_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (2.55ns)   --->   "%add_ln66_6 = add i32 %sext_ln66_6, i32 %add_6144" [axi_interfaces.c:66]   --->   Operation 106 'add' 'add_ln66_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (2.07ns)   --->   "%add_ln67_6 = add i16 %d_i_6_read, i16 %trunc_ln66_6" [axi_interfaces.c:67]   --->   Operation 107 'add' 'add_ln67_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [2/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_6, i16 %add_ln67_6" [axi_interfaces.c:67]   --->   Operation 108 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%d_i_7_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %d_i_7" [axi_interfaces.c:66]   --->   Operation 109 'read' 'd_i_7_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln66_7 = sext i16 %d_i_7_read" [axi_interfaces.c:66]   --->   Operation 110 'sext' 'sext_ln66_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln66_7 = trunc i32 %add_7162" [axi_interfaces.c:66]   --->   Operation 111 'trunc' 'trunc_ln66_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (2.55ns)   --->   "%add_ln66_7 = add i32 %sext_ln66_7, i32 %add_7162" [axi_interfaces.c:66]   --->   Operation 112 'add' 'add_ln66_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (2.07ns)   --->   "%add_ln67_7 = add i16 %d_i_7_read, i16 %trunc_ln66_7" [axi_interfaces.c:67]   --->   Operation 113 'add' 'add_ln67_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [2/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_7, i16 %add_ln67_7" [axi_interfaces.c:67]   --->   Operation 114 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 115 [1/1] (1.78ns)   --->   "%i = add i6 %i1_cast, i6 8" [axi_interfaces.c:64]   --->   Operation 115 'add' 'i' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i6 %i" [axi_interfaces.c:64]   --->   Operation 116 'trunc' 'trunc_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i, i32 5" [axi_interfaces.c:64]   --->   Operation 117 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %tmp, void %rewind_header, void %for.end" [axi_interfaces.c:64]   --->   Operation 118 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%store_ln66 = store i32 %add_ln66, i32 %acc_0" [axi_interfaces.c:66]   --->   Operation 119 'store' 'store_ln66' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%store_ln66 = store i32 %add_ln66_1, i32 %acc_1" [axi_interfaces.c:66]   --->   Operation 120 'store' 'store_ln66' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%store_ln66 = store i32 %add_ln66_2, i32 %acc_2" [axi_interfaces.c:66]   --->   Operation 121 'store' 'store_ln66' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln66 = store i32 %add_ln66_3, i32 %acc_3" [axi_interfaces.c:66]   --->   Operation 122 'store' 'store_ln66' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%store_ln66 = store i32 %add_ln66_4, i32 %acc_4" [axi_interfaces.c:66]   --->   Operation 123 'store' 'store_ln66' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln66 = store i32 %add_ln66_5, i32 %acc_5" [axi_interfaces.c:66]   --->   Operation 124 'store' 'store_ln66' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%store_ln66 = store i32 %add_ln66_6, i32 %acc_6" [axi_interfaces.c:66]   --->   Operation 125 'store' 'store_ln66' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%store_ln66 = store i32 %add_ln66_7, i32 %acc_7" [axi_interfaces.c:66]   --->   Operation 126 'store' 'store_ln66' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln69 = br void %rewind_header" [axi_interfaces.c:69]   --->   Operation 127 'br' 'br_ln69' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 128 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [C:/Users/User/Documents/HLS/LabA/lab4/axi_interfaces_prj/solution1/directives.tcl:7]   --->   Operation 129 'specpipeline' 'specpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [axi_interfaces.c:58]   --->   Operation 130 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_0, i16 %add_ln67" [axi_interfaces.c:67]   --->   Operation 131 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 132 [1/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_1, i16 %add_ln67_1" [axi_interfaces.c:67]   --->   Operation 132 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 133 [1/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_2, i16 %add_ln67_2" [axi_interfaces.c:67]   --->   Operation 133 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 134 [1/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_3, i16 %add_ln67_3" [axi_interfaces.c:67]   --->   Operation 134 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 135 [1/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_4, i16 %add_ln67_4" [axi_interfaces.c:67]   --->   Operation 135 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 136 [1/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_5, i16 %add_ln67_5" [axi_interfaces.c:67]   --->   Operation 136 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 137 [1/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_6, i16 %add_ln67_6" [axi_interfaces.c:67]   --->   Operation 137 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 138 [1/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_7, i16 %add_ln67_7" [axi_interfaces.c:67]   --->   Operation 138 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%return_ln69 = return void @_ssdm_op_Return" [axi_interfaces.c:69]   --->   Operation 139 'return' 'return_ln69' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('do_init') [43]  (1.59 ns)

 <State 2>: 4.14ns
The critical path consists of the following:
	'phi' operation ('do_init') [43]  (0 ns)
	multiplexor before 'phi' operation ('add216', axi_interfaces.c:66) with incoming values : ('acc_0_load', axi_interfaces.c:66) ('add_ln66', axi_interfaces.c:66) [82]  (1.59 ns)
	'phi' operation ('add216', axi_interfaces.c:66) with incoming values : ('acc_0_load', axi_interfaces.c:66) ('add_ln66', axi_interfaces.c:66) [82]  (0 ns)
	'add' operation ('add_ln66', axi_interfaces.c:66) [97]  (2.55 ns)
	'store' operation ('store_ln66', axi_interfaces.c:66) of variable 'add_ln66', axi_interfaces.c:66 on static variable 'acc_0' [147]  (0 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
