Simulator report for Antirrebote
Fri Nov 22 17:55:55 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 100.0 us     ;
; Simulation Netlist Size     ; 192 nodes    ;
; Simulation Coverage         ;      54.11 % ;
; Total Number of Transitions ; 80401        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                                     ; Default Value ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                                  ; Timing        ;
; Start time                                                                                 ; 0 ns                                                                        ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                                         ;               ;
; Vector input source                                                                        ; F:/Users/Administrador/Documents/GitHub/partekeko/output_files/Waveform.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                          ; On            ;
; Check outputs                                                                              ; Off                                                                         ; Off           ;
; Report simulation coverage                                                                 ; On                                                                          ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                          ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                          ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                          ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                                         ; Off           ;
; Detect glitches                                                                            ; Off                                                                         ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                                         ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                                         ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                                         ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                                         ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                          ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                                  ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                                         ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                                         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                                        ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport                                                                   ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport                                                                   ; Transport     ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      54.11 % ;
; Total nodes checked                                 ; 192          ;
; Total output ports checked                          ; 207          ;
; Total output ports with complete 1/0-value coverage ; 112          ;
; Total output ports with no 1/0-value coverage       ; 95           ;
; Total output ports with no 1-value coverage         ; 95           ;
; Total output ports with no 0-value coverage         ; 95           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                           ; Output Port Name                                                                                                         ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+
; |Antirreboteesquema|ledchek0                                                                                        ; |Antirreboteesquema|ledchek0                                                                                             ; pin_out          ;
; |Antirreboteesquema|clock                                                                                           ; |Antirreboteesquema|clock                                                                                                ; out              ;
; |Antirreboteesquema|sensor                                                                                          ; |Antirreboteesquema|sensor                                                                                               ; out              ;
; |Antirreboteesquema|ledchek1                                                                                        ; |Antirreboteesquema|ledchek1                                                                                             ; pin_out          ;
; |Antirreboteesquema|Z                                                                                               ; |Antirreboteesquema|Z                                                                                                    ; pin_out          ;
; |Antirreboteesquema|LEDSENSOR                                                                                       ; |Antirreboteesquema|LEDSENSOR                                                                                            ; pin_out          ;
; |Antirreboteesquema|pll:inst3|altpll:altpll_component|pll_altpll:auto_generated|cycloneiii_pll:pll1                 ; |Antirreboteesquema|pll:inst3|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                         ; clk              ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita0 ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita0      ; combout          ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita0 ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita1 ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita1      ; combout          ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita1 ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita2 ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita2      ; combout          ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[1] ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[1]      ; regout           ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[0] ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[0]      ; regout           ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|aeb_int~0            ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|aeb_int~0                 ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|ageb                 ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|ageb                      ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|estado~0                                                                       ; |Antirreboteesquema|Antirrebote:inst|estado~0                                                                            ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|estado.FP                                                                      ; |Antirreboteesquema|Antirrebote:inst|estado.FP                                                                           ; regout           ;
; |Antirreboteesquema|Antirrebote:inst|estado.FN                                                                      ; |Antirreboteesquema|Antirrebote:inst|estado.FN                                                                           ; regout           ;
; |Antirreboteesquema|Antirrebote:inst|estado.B                                                                       ; |Antirreboteesquema|Antirrebote:inst|estado.B                                                                            ; regout           ;
; |Antirreboteesquema|Antirrebote:inst|ledchek0                                                                       ; |Antirreboteesquema|Antirrebote:inst|ledchek0                                                                            ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|estado.A                                                                       ; |Antirreboteesquema|Antirrebote:inst|estado.A                                                                            ; regout           ;
; |Antirreboteesquema|Antirrebote:inst|ledchek1                                                                       ; |Antirreboteesquema|Antirrebote:inst|ledchek1                                                                            ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|Z                                                                              ; |Antirreboteesquema|Antirrebote:inst|Z                                                                                   ; out              ;
; |Antirreboteesquema|Antirrebote:inst|estado~1                                                                       ; |Antirreboteesquema|Antirrebote:inst|estado~1                                                                            ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|estado~4                                                                       ; |Antirreboteesquema|Antirrebote:inst|estado~4                                                                            ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|estado~6                                                                       ; |Antirreboteesquema|Antirrebote:inst|estado~6                                                                            ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|Selector0~0                                                                    ; |Antirreboteesquema|Antirrebote:inst|Selector0~0                                                                         ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|Selector0~1                                                                    ; |Antirreboteesquema|Antirrebote:inst|Selector0~1                                                                         ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|estado~10                                                                      ; |Antirreboteesquema|Antirrebote:inst|estado~10                                                                           ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|Selector0~2                                                                    ; |Antirreboteesquema|Antirrebote:inst|Selector0~2                                                                         ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|Selector0~3                                                                    ; |Antirreboteesquema|Antirrebote:inst|Selector0~3                                                                         ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|Selector0~4                                                                    ; |Antirreboteesquema|Antirrebote:inst|Selector0~4                                                                         ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|Selector1~0                                                                    ; |Antirreboteesquema|Antirrebote:inst|Selector1~0                                                                         ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|Selector1~1                                                                    ; |Antirreboteesquema|Antirrebote:inst|Selector1~1                                                                         ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|Selector1~2                                                                    ; |Antirreboteesquema|Antirrebote:inst|Selector1~2                                                                         ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|Selector2~0                                                                    ; |Antirreboteesquema|Antirrebote:inst|Selector2~0                                                                         ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|Selector2~1                                                                    ; |Antirreboteesquema|Antirrebote:inst|Selector2~1                                                                         ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|Selector2~2                                                                    ; |Antirreboteesquema|Antirrebote:inst|Selector2~2                                                                         ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|Selector3~0                                                                    ; |Antirreboteesquema|Antirrebote:inst|Selector3~0                                                                         ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|Selector3~1                                                                    ; |Antirreboteesquema|Antirrebote:inst|Selector3~1                                                                         ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|Selector3~2                                                                    ; |Antirreboteesquema|Antirrebote:inst|Selector3~2                                                                         ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|Selector4~0                                                                    ; |Antirreboteesquema|Antirrebote:inst|Selector4~0                                                                         ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|Selector4~1                                                                    ; |Antirreboteesquema|Antirrebote:inst|Selector4~1                                                                         ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|Selector4~2                                                                    ; |Antirreboteesquema|Antirrebote:inst|Selector4~2                                                                         ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|Selector4~3                                                                    ; |Antirreboteesquema|Antirrebote:inst|Selector4~3                                                                         ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|Selector4~4                                                                    ; |Antirreboteesquema|Antirrebote:inst|Selector4~4                                                                         ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|Selector5~0                                                                    ; |Antirreboteesquema|Antirrebote:inst|Selector5~0                                                                         ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|Selector5~1                                                                    ; |Antirreboteesquema|Antirrebote:inst|Selector5~1                                                                         ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|Selector5~2                                                                    ; |Antirreboteesquema|Antirrebote:inst|Selector5~2                                                                         ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|_~1                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|_~1                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|_~2                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|_~2                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|_~3                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|_~3                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|_~4                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|_~4                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|_~5                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|_~5                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|_~6                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|_~6                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|_~7                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|_~7                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|_~8                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|_~8                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|_~9                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|_~9                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|_~10                                       ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|_~10                                            ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|_~11                                       ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|_~11                                            ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|_~12                                       ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|_~12                                            ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|_~13                                       ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|_~13                                            ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|_~14                                       ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|_~14                                            ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|_~15                                       ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|_~15                                            ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|_~16                                       ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|_~16                                            ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|_~17                                       ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|_~17                                            ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|result_node[0]~1                           ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|result_node[0]~1                                ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|result_node[0]                             ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|result_node[0]                                  ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~1                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~1                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~3                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~3                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~6                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~6                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~7                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~7                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~8                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~8                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~9                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~9                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~11                                       ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~11                                            ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~14                                       ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~14                                            ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~15                                       ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~15                                            ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~16                                       ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~16                                            ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~17                                       ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~17                                            ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|result_node[0]~1                           ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|result_node[0]~1                                ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|result_node[0]                             ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|result_node[0]                                  ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~1                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~1                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~3                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~3                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~5                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~5                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~6                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~6                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~7                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~7                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~8                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~8                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~9                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~9                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~11                                       ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~11                                            ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~13                                       ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~13                                            ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~14                                       ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~14                                            ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~15                                       ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~15                                            ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~16                                       ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~16                                            ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|result_node[0]~1                           ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|result_node[0]~1                                ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|result_node[0]                             ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|result_node[0]                                  ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~0                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~0                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~1                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~1                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~3                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~3                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~5                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~5                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~6                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~6                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~7                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~7                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~8                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~8                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]~0                           ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]~0                                ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~9                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~9                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~11                                       ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~11                                            ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~13                                       ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~13                                            ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~14                                       ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~14                                            ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~15                                       ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~15                                            ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~16                                       ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~16                                            ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~17                                       ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~17                                            ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]                             ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]                                  ; out0             ;
+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                            ; Output Port Name                                                                                                          ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+
; |Antirreboteesquema|inicio                                                                                           ; |Antirreboteesquema|inicio                                                                                                ; out              ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita2  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita2~COUT  ; cout             ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita3  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita3       ; combout          ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita3  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita3~COUT  ; cout             ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita4  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita4       ; combout          ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita4  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita4~COUT  ; cout             ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita5  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita5       ; combout          ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita5  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita5~COUT  ; cout             ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita6  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita6       ; combout          ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita6  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita6~COUT  ; cout             ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita7  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita7       ; combout          ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita7  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita7~COUT  ; cout             ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita8  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita8       ; combout          ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita8  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita8~COUT  ; cout             ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita9  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita9       ; combout          ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita9  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita9~COUT  ; cout             ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita10 ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita10      ; combout          ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita10 ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita10~COUT ; cout             ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita11 ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita11      ; combout          ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita11 ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita11~COUT ; cout             ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita12 ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita12      ; combout          ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita12 ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita12~COUT ; cout             ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita13 ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita13      ; combout          ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita13 ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita13~COUT ; cout             ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita14 ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita14      ; combout          ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita14 ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita14~COUT ; cout             ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita15 ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita15      ; combout          ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[15] ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[15]      ; regout           ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[14] ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[14]      ; regout           ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[13] ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[13]      ; regout           ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[12] ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[12]      ; regout           ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[11] ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[11]      ; regout           ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[10] ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[10]      ; regout           ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[9]  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[9]       ; regout           ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[8]  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[8]       ; regout           ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[7]  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[7]       ; regout           ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[6]  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[6]       ; regout           ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[5]  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[5]       ; regout           ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[4]  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[4]       ; regout           ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[3]  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[3]       ; regout           ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[2]  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[2]       ; regout           ;
; |Antirreboteesquema|Antirrebote:inst|estado~2                                                                        ; |Antirreboteesquema|Antirrebote:inst|estado~2                                                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|estado~14                                                                       ; |Antirreboteesquema|Antirrebote:inst|estado~14                                                                            ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|Selector3~3                                                                     ; |Antirreboteesquema|Antirrebote:inst|Selector3~3                                                                          ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~0                ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~0                     ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~1                ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~1                     ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~2                ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~2                     ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~3                ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~3                     ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~4                ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~4                     ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~5                ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~5                     ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~6                ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~6                     ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~7                ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~7                     ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~8                ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~8                     ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~9                ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~9                     ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~10               ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~10                    ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~11               ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~11                    ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~12               ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~12                    ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~13               ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~13                    ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~14               ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~14                    ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~15               ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~15                    ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~16               ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~16                    ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~17               ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~17                    ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~18               ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~18                    ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~19               ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~19                    ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~20               ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~20                    ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~21               ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~21                    ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~22               ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~22                    ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~23               ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~23                    ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~24               ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~24                    ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~25               ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~25                    ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~26               ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~26                    ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~27               ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~27                    ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~28               ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~28                    ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|_~0                                         ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|_~0                                              ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|result_node[0]~0                            ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|result_node[0]~0                                 ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~0                                         ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~0                                              ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~2                                         ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~2                                              ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~4                                         ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~4                                              ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~5                                         ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~5                                              ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|result_node[0]~0                            ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|result_node[0]~0                                 ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~10                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~10                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~12                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~12                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~13                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~13                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~0                                         ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~0                                              ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~2                                         ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~2                                              ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~4                                         ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~4                                              ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|result_node[0]~0                            ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|result_node[0]~0                                 ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~10                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~10                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~12                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~12                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~17                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~17                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~2                                         ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~2                                              ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~4                                         ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~4                                              ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~10                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~10                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~12                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~12                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]~1                            ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]~1                                 ; out0             ;
+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                            ; Output Port Name                                                                                                          ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+
; |Antirreboteesquema|inicio                                                                                           ; |Antirreboteesquema|inicio                                                                                                ; out              ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita2  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita2~COUT  ; cout             ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita3  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita3       ; combout          ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita3  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita3~COUT  ; cout             ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita4  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita4       ; combout          ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita4  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita4~COUT  ; cout             ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita5  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita5       ; combout          ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita5  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita5~COUT  ; cout             ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita6  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita6       ; combout          ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita6  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita6~COUT  ; cout             ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita7  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita7       ; combout          ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita7  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita7~COUT  ; cout             ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita8  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita8       ; combout          ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita8  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita8~COUT  ; cout             ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita9  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita9       ; combout          ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita9  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita9~COUT  ; cout             ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita10 ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita10      ; combout          ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita10 ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita10~COUT ; cout             ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita11 ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita11      ; combout          ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita11 ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita11~COUT ; cout             ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita12 ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita12      ; combout          ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita12 ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita12~COUT ; cout             ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita13 ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita13      ; combout          ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita13 ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita13~COUT ; cout             ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita14 ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita14      ; combout          ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita14 ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita14~COUT ; cout             ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita15 ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_comb_bita15      ; combout          ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[15] ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[15]      ; regout           ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[14] ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[14]      ; regout           ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[13] ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[13]      ; regout           ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[12] ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[12]      ; regout           ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[11] ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[11]      ; regout           ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[10] ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[10]      ; regout           ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[9]  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[9]       ; regout           ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[8]  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[8]       ; regout           ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[7]  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[7]       ; regout           ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[6]  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[6]       ; regout           ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[5]  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[5]       ; regout           ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[4]  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[4]       ; regout           ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[3]  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[3]       ; regout           ;
; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[2]  ; |Antirreboteesquema|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_dsi:auto_generated|counter_reg_bit[2]       ; regout           ;
; |Antirreboteesquema|Antirrebote:inst|estado~2                                                                        ; |Antirreboteesquema|Antirrebote:inst|estado~2                                                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|estado~14                                                                       ; |Antirreboteesquema|Antirrebote:inst|estado~14                                                                            ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|Selector3~3                                                                     ; |Antirreboteesquema|Antirrebote:inst|Selector3~3                                                                          ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~0                ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~0                     ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~1                ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~1                     ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~2                ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~2                     ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~3                ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~3                     ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~4                ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~4                     ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~5                ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~5                     ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~6                ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~6                     ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~7                ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~7                     ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~8                ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~8                     ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~9                ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~9                     ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~10               ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~10                    ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~11               ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~11                    ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~12               ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~12                    ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~13               ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~13                    ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~14               ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~14                    ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~15               ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~15                    ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~16               ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~16                    ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~17               ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~17                    ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~18               ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~18                    ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~19               ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~19                    ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~20               ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~20                    ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~21               ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~21                    ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~22               ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~22                    ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~23               ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~23                    ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~24               ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~24                    ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~25               ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~25                    ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~26               ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~26                    ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~27               ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~27                    ; out0             ;
; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~28               ; |Antirreboteesquema|comparador:inst2|lpm_compare:LPM_COMPARE_component|cmpr_jfj:auto_generated|op_1~28                    ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|_~0                                         ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|_~0                                              ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|result_node[0]~0                            ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux3|mux_7qc:auto_generated|result_node[0]~0                                 ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~0                                         ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~0                                              ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~2                                         ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~2                                              ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~4                                         ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~4                                              ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~5                                         ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~5                                              ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|result_node[0]~0                            ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|result_node[0]~0                                 ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~10                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~10                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~12                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~12                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~13                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux2|mux_7qc:auto_generated|_~13                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~0                                         ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~0                                              ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~2                                         ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~2                                              ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~4                                         ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~4                                              ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|result_node[0]~0                            ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|result_node[0]~0                                 ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~10                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~10                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~12                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~12                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~17                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux1|mux_7qc:auto_generated|_~17                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~2                                         ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~2                                              ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~4                                         ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~4                                              ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~10                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~10                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~12                                        ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|_~12                                             ; out0             ;
; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]~1                            ; |Antirreboteesquema|Antirrebote:inst|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]~1                                 ; out0             ;
+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Nov 22 17:55:43 2024
Info: Command: quartus_sim --simulation_results_format=VWF Antirrebote -c Antirrebote
Info (324025): Using vector source file "F:/Users/Administrador/Documents/GitHub/partekeko/output_files/Waveform.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (311000): System task:  Note : Cyclone III PLL locked to incoming clock
Info (311000): System task: Time: 90000  Instance: inst3|altpll_component|auto_generated|pll1
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      54.11 %
Info (328052): Number of transitions in simulation is 80401
Info (324045): Vector file Antirrebote.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4440 megabytes
    Info: Processing ended: Fri Nov 22 17:55:55 2024
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:12


