// Seed: 1856913920
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    output reg id_3,
    input logic id_4,
    output id_5,
    input id_6,
    input logic id_7,
    input id_8,
    input id_9,
    input id_10,
    input id_11,
    input id_12,
    output logic id_13
);
  always @(posedge id_10, negedge 1) begin
    if (1) begin
      SystemTFIdentifier();
      id_3 <= id_8 ? id_9 : 1'b0 & 1 == id_2;
    end
  end
endmodule
