LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY MULTI_COMPONENT IS 
	port(
			X,Y :IN STD_LOGIC_VECTOR(1 DOWNTO 0);
			Z : OUT STD_LOGIC_VECTOR(3 DOWNTO 0)
	);
END MULTI_COMPONENT;

ARCHITECTURE Behavior OF MULTI_COMPONENT IS
SIGNAL M : STD_LOGIC_VECTOr(3 DOWNTO 0);
SIGNAL Cout : OUT STD_LOGIC
BEGIN
	M(0) <= A(0) AND B(0);
	M(1) <= A(0) AND B(1);
	M(2) <= A(1) AND B(0);
	M(3) <= A(1) AND B(1);
	
Z(0) <= M(0);
FADD1: FULLADDER PORT MAP(M(1),M(2),0,Z(1),Cout);
FADD2: FULLADDER PORT MAP(M(3),Cout,0,Z(2),Z(3));

END Behavior;
