# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do multiprocessor_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib top
# vmap top top
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap top top 
# Modifying modelsim.ini
# vlog -vlog01compat -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:06 on Sep 03,2024
# vlog -reportprogress 300 -vlog01compat -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 13:23:06 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:06 on Sep 03,2024
# vlog -reportprogress 300 -vlog01compat -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 13:23:06 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:06 on Sep 03,2024
# vlog -reportprogress 300 -vlog01compat -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0.v 
# -- Compiling module top_mm_interconnect_0
# 
# Top level modules:
# 	top_mm_interconnect_0
# End time: 13:23:06 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:06 on Sep 03,2024
# vlog -reportprogress 300 -vlog01compat -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module top_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	top_mm_interconnect_0_avalon_st_adapter
# End time: 13:23:06 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/top_timer_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:06 on Sep 03,2024
# vlog -reportprogress 300 -vlog01compat -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/top_timer_0.v 
# -- Compiling module top_timer_0
# 
# Top level modules:
# 	top_timer_0
# End time: 13:23:06 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/top_sysid_qsys.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:06 on Sep 03,2024
# vlog -reportprogress 300 -vlog01compat -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/top_sysid_qsys.v 
# -- Compiling module top_sysid_qsys
# 
# Top level modules:
# 	top_sysid_qsys
# End time: 13:23:06 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/top_sys_sdram_pll_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:06 on Sep 03,2024
# vlog -reportprogress 300 -vlog01compat -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/top_sys_sdram_pll_0.v 
# -- Compiling module top_sys_sdram_pll_0
# 
# Top level modules:
# 	top_sys_sdram_pll_0
# End time: 13:23:06 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:07 on Sep 03,2024
# vlog -reportprogress 300 -vlog01compat -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 
# -- Compiling module altera_up_avalon_reset_from_locked_signal
# 
# Top level modules:
# 	altera_up_avalon_reset_from_locked_signal
# End time: 13:23:07 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_up_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:07 on Sep 03,2024
# vlog -reportprogress 300 -vlog01compat -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_up_altpll.v 
# -- Compiling module altera_up_altpll
# 
# Top level modules:
# 	altera_up_altpll
# End time: 13:23:07 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/top_switches.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:07 on Sep 03,2024
# vlog -reportprogress 300 -vlog01compat -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/top_switches.v 
# -- Compiling module top_switches
# 
# Top level modules:
# 	top_switches
# End time: 13:23:07 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/top_sdram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:07 on Sep 03,2024
# vlog -reportprogress 300 -vlog01compat -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/top_sdram.v 
# -- Compiling module top_sdram_input_efifo_module
# -- Compiling module top_sdram
# 
# Top level modules:
# 	top_sdram
# End time: 13:23:07 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mutex.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:07 on Sep 03,2024
# vlog -reportprogress 300 -vlog01compat -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mutex.v 
# -- Compiling module top_mutex
# 
# Top level modules:
# 	top_mutex
# End time: 13:23:07 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/top_jtag_uart0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:07 on Sep 03,2024
# vlog -reportprogress 300 -vlog01compat -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/top_jtag_uart0.v 
# -- Compiling module top_jtag_uart0_sim_scfifo_w
# -- Compiling module top_jtag_uart0_scfifo_w
# -- Compiling module top_jtag_uart0_sim_scfifo_r
# -- Compiling module top_jtag_uart0_scfifo_r
# -- Compiling module top_jtag_uart0
# 
# Top level modules:
# 	top_jtag_uart0
# End time: 13:23:07 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/top_cpu_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:07 on Sep 03,2024
# vlog -reportprogress 300 -vlog01compat -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/top_cpu_1.v 
# -- Compiling module top_cpu_1
# 
# Top level modules:
# 	top_cpu_1
# End time: 13:23:07 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/top_cpu_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:07 on Sep 03,2024
# vlog -reportprogress 300 -vlog01compat -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/top_cpu_0.v 
# -- Compiling module top_cpu_0
# 
# Top level modules:
# 	top_cpu_0
# End time: 13:23:07 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/top_irq_mapper_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:07 on Sep 03,2024
# vlog -reportprogress 300 -sv -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/top_irq_mapper_001.sv 
# -- Compiling module top_irq_mapper_001
# 
# Top level modules:
# 	top_irq_mapper_001
# End time: 13:23:07 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/top_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:07 on Sep 03,2024
# vlog -reportprogress 300 -sv -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/top_irq_mapper.sv 
# -- Compiling module top_irq_mapper
# 
# Top level modules:
# 	top_irq_mapper
# End time: 13:23:07 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:07 on Sep 03,2024
# vlog -reportprogress 300 -sv -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module top_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	top_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 13:23:07 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_rsp_mux_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:07 on Sep 03,2024
# vlog -reportprogress 300 -sv -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_rsp_mux_002.sv 
# -- Compiling module top_mm_interconnect_0_rsp_mux_002
# 
# Top level modules:
# 	top_mm_interconnect_0_rsp_mux_002
# End time: 13:23:07 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:07 on Sep 03,2024
# vlog -reportprogress 300 -sv -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 13:23:08 on Sep 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:08 on Sep 03,2024
# vlog -reportprogress 300 -sv -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module top_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	top_mm_interconnect_0_rsp_mux
# End time: 13:23:08 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_rsp_demux_006.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:08 on Sep 03,2024
# vlog -reportprogress 300 -sv -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_rsp_demux_006.sv 
# -- Compiling module top_mm_interconnect_0_rsp_demux_006
# 
# Top level modules:
# 	top_mm_interconnect_0_rsp_demux_006
# End time: 13:23:08 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_rsp_demux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:08 on Sep 03,2024
# vlog -reportprogress 300 -sv -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_rsp_demux_001.sv 
# -- Compiling module top_mm_interconnect_0_rsp_demux_001
# 
# Top level modules:
# 	top_mm_interconnect_0_rsp_demux_001
# End time: 13:23:08 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:08 on Sep 03,2024
# vlog -reportprogress 300 -sv -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module top_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	top_mm_interconnect_0_rsp_demux
# End time: 13:23:08 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_006.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:08 on Sep 03,2024
# vlog -reportprogress 300 -sv -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_006.sv 
# -- Compiling module top_mm_interconnect_0_cmd_mux_006
# 
# Top level modules:
# 	top_mm_interconnect_0_cmd_mux_006
# End time: 13:23:08 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:08 on Sep 03,2024
# vlog -reportprogress 300 -sv -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_001.sv 
# -- Compiling module top_mm_interconnect_0_cmd_mux_001
# 
# Top level modules:
# 	top_mm_interconnect_0_cmd_mux_001
# End time: 13:23:08 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:08 on Sep 03,2024
# vlog -reportprogress 300 -sv -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module top_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	top_mm_interconnect_0_cmd_mux
# End time: 13:23:08 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_cmd_demux_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:08 on Sep 03,2024
# vlog -reportprogress 300 -sv -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_cmd_demux_002.sv 
# -- Compiling module top_mm_interconnect_0_cmd_demux_002
# 
# Top level modules:
# 	top_mm_interconnect_0_cmd_demux_002
# End time: 13:23:08 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:08 on Sep 03,2024
# vlog -reportprogress 300 -sv -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module top_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	top_mm_interconnect_0_cmd_demux
# End time: 13:23:08 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_traffic_limiter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:08 on Sep 03,2024
# vlog -reportprogress 300 -sv -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_traffic_limiter.sv 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 13:23:08 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# vlog -vlog01compat -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:08 on Sep 03,2024
# vlog -reportprogress 300 -vlog01compat -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 13:23:08 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_router_012.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:08 on Sep 03,2024
# vlog -reportprogress 300 -sv -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_router_012.sv 
# -- Compiling module top_mm_interconnect_0_router_012_default_decode
# -- Compiling module top_mm_interconnect_0_router_012
# 
# Top level modules:
# 	top_mm_interconnect_0_router_012
# End time: 13:23:09 on Sep 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_router_011.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:09 on Sep 03,2024
# vlog -reportprogress 300 -sv -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_router_011.sv 
# -- Compiling module top_mm_interconnect_0_router_011_default_decode
# -- Compiling module top_mm_interconnect_0_router_011
# 
# Top level modules:
# 	top_mm_interconnect_0_router_011
# End time: 13:23:09 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_router_010.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:09 on Sep 03,2024
# vlog -reportprogress 300 -sv -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_router_010.sv 
# -- Compiling module top_mm_interconnect_0_router_010_default_decode
# -- Compiling module top_mm_interconnect_0_router_010
# 
# Top level modules:
# 	top_mm_interconnect_0_router_010
# End time: 13:23:09 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_router_006.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:09 on Sep 03,2024
# vlog -reportprogress 300 -sv -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_router_006.sv 
# -- Compiling module top_mm_interconnect_0_router_006_default_decode
# -- Compiling module top_mm_interconnect_0_router_006
# 
# Top level modules:
# 	top_mm_interconnect_0_router_006
# End time: 13:23:09 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_router_005.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:09 on Sep 03,2024
# vlog -reportprogress 300 -sv -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_router_005.sv 
# -- Compiling module top_mm_interconnect_0_router_005_default_decode
# -- Compiling module top_mm_interconnect_0_router_005
# 
# Top level modules:
# 	top_mm_interconnect_0_router_005
# End time: 13:23:09 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_router_004.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:09 on Sep 03,2024
# vlog -reportprogress 300 -sv -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_router_004.sv 
# -- Compiling module top_mm_interconnect_0_router_004_default_decode
# -- Compiling module top_mm_interconnect_0_router_004
# 
# Top level modules:
# 	top_mm_interconnect_0_router_004
# End time: 13:23:09 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_router_003.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:09 on Sep 03,2024
# vlog -reportprogress 300 -sv -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_router_003.sv 
# -- Compiling module top_mm_interconnect_0_router_003_default_decode
# -- Compiling module top_mm_interconnect_0_router_003
# 
# Top level modules:
# 	top_mm_interconnect_0_router_003
# End time: 13:23:09 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:09 on Sep 03,2024
# vlog -reportprogress 300 -sv -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_router_002.sv 
# -- Compiling module top_mm_interconnect_0_router_002_default_decode
# -- Compiling module top_mm_interconnect_0_router_002
# 
# Top level modules:
# 	top_mm_interconnect_0_router_002
# End time: 13:23:09 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:09 on Sep 03,2024
# vlog -reportprogress 300 -sv -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_router_001.sv 
# -- Compiling module top_mm_interconnect_0_router_001_default_decode
# -- Compiling module top_mm_interconnect_0_router_001
# 
# Top level modules:
# 	top_mm_interconnect_0_router_001
# End time: 13:23:09 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:09 on Sep 03,2024
# vlog -reportprogress 300 -sv -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/top_mm_interconnect_0_router.sv 
# -- Compiling module top_mm_interconnect_0_router_default_decode
# -- Compiling module top_mm_interconnect_0_router
# 
# Top level modules:
# 	top_mm_interconnect_0_router
# End time: 13:23:09 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:09 on Sep 03,2024
# vlog -reportprogress 300 -sv -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 13:23:09 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:09 on Sep 03,2024
# vlog -reportprogress 300 -sv -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 13:23:10 on Sep 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:10 on Sep 03,2024
# vlog -reportprogress 300 -sv -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 13:23:10 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:10 on Sep 03,2024
# vlog -reportprogress 300 -sv -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 13:23:10 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work top +incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules {C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:10 on Sep 03,2024
# vlog -reportprogress 300 -sv -work top "+incdir+C:/COMPSYS700PROJECT/top/synthesis/submodules" C:/COMPSYS700PROJECT/top/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 13:23:10 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work top {C:/COMPSYS700PROJECT/top/synthesis/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:10 on Sep 03,2024
# vcom -reportprogress 300 -93 -work top C:/COMPSYS700PROJECT/top/synthesis/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# End time: 13:23:10 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work top {C:/COMPSYS700PROJECT/top/synthesis/top_rst_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:10 on Sep 03,2024
# vcom -reportprogress 300 -93 -work top C:/COMPSYS700PROJECT/top/synthesis/top_rst_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top_rst_controller
# -- Compiling architecture rtl of top_rst_controller
# End time: 13:23:10 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work top {C:/COMPSYS700PROJECT/top/synthesis/top_rst_controller_002.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:10 on Sep 03,2024
# vcom -reportprogress 300 -93 -work top C:/COMPSYS700PROJECT/top/synthesis/top_rst_controller_002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top_rst_controller_002
# -- Compiling architecture rtl of top_rst_controller_002
# End time: 13:23:10 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/COMPSYS700PROJECT/top/top_inst.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:10 on Sep 03,2024
# vcom -reportprogress 300 -93 -work work C:/COMPSYS700PROJECT/top/top_inst.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_inst
# -- Compiling architecture Structure of top_inst
# ** Error: C:/COMPSYS700PROJECT/top/top_inst.vhd(53): (vcom-1436) Actual expression (prefix expression) of formal "reset_reset" is not globally static.
# ** Error: C:/COMPSYS700PROJECT/top/top_inst.vhd(48): (vcom-1193) Formal "sdram_wire_dqm" length is 4; number of individual associations is 2.
# ** Error: C:/COMPSYS700PROJECT/top/top_inst.vhd(57): VHDL Compiler exiting
# End time: 13:23:10 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./multiprocessor_run_msim_rtl_vhdl.do line 59
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/COMPSYS700PROJECT/top/top_inst.vhd}"
vsim work.top_inst
# vsim work.top_inst 
# Start time: 13:23:15 on Sep 03,2024
# Loading std.standard
# ** Error: (vsim-3173) Entity 'C:/COMPSYS700PROJECT/simulation/modelsim/rtl_work.top_inst' has no architecture.
# Error loading design
# End time: 13:23:15 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.top_inst
# vsim work.top_inst 
# Start time: 13:23:15 on Sep 03,2024
# Loading std.standard
# ** Error: (vsim-3173) Entity 'C:/COMPSYS700PROJECT/simulation/modelsim/rtl_work.top_inst' has no architecture.
# Error loading design
# End time: 13:23:16 on Sep 03,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -93 -work work C:/COMPSYS700PROJECT/top/top_inst.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:20 on Sep 03,2024
# vcom -reportprogress 300 -93 -work work C:/COMPSYS700PROJECT/top/top_inst.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_inst
# -- Compiling architecture Structure of top_inst
# ** Error: C:/COMPSYS700PROJECT/top/top_inst.vhd(53): (vcom-1436) Actual expression (prefix expression) of formal "reset_reset" is not globally static.
# ** Error: C:/COMPSYS700PROJECT/top/top_inst.vhd(48): (vcom-1193) Formal "sdram_wire_dqm" length is 4; number of individual associations is 2.
# ** Error: C:/COMPSYS700PROJECT/top/top_inst.vhd(57): VHDL Compiler exiting
# End time: 13:23:20 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -93 -work work C:/COMPSYS700PROJECT/top/top_inst.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:24:23 on Sep 03,2024
# vcom -reportprogress 300 -93 -work work C:/COMPSYS700PROJECT/top/top_inst.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_inst
# -- Compiling architecture Structure of top_inst
# ** Error: C:/COMPSYS700PROJECT/top/top_inst.vhd(53): (vcom-1436) Actual expression (prefix expression) of formal "reset_reset" is not globally static.
# ** Error: C:/COMPSYS700PROJECT/top/top_inst.vhd(48): (vcom-1193) Formal "sdram_wire_dqm" length is 4; number of individual associations is 2.
# ** Error: C:/COMPSYS700PROJECT/top/top_inst.vhd(57): VHDL Compiler exiting
# End time: 13:24:23 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -93 -work work C:/COMPSYS700PROJECT/top/top_inst.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:25:00 on Sep 03,2024
# vcom -reportprogress 300 -93 -work work C:/COMPSYS700PROJECT/top/top_inst.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_inst
# -- Compiling architecture Structure of top_inst
# ** Error: C:/COMPSYS700PROJECT/top/top_inst.vhd(53): (vcom-1436) Actual expression (prefix expression) of formal "reset_reset" is not globally static.
# ** Error: C:/COMPSYS700PROJECT/top/top_inst.vhd(48): (vcom-1193) Formal "sdram_wire_dqm" length is 4; number of individual associations is 2.
# ** Error: C:/COMPSYS700PROJECT/top/top_inst.vhd(57): VHDL Compiler exiting
# End time: 13:25:00 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -93 -work work C:/COMPSYS700PROJECT/top/top_inst.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:25:32 on Sep 03,2024
# vcom -reportprogress 300 -93 -work work C:/COMPSYS700PROJECT/top/top_inst.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_inst
# -- Compiling architecture Structure of top_inst
# ** Error: C:/COMPSYS700PROJECT/top/top_inst.vhd(53): (vcom-1436) Actual expression (prefix expression) of formal "reset_reset" is not globally static.
# ** Error: C:/COMPSYS700PROJECT/top/top_inst.vhd(57): VHDL Compiler exiting
# End time: 13:25:32 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
