verilog work /home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v
vhdl work /home/travis/build/stefanor/HDMI2USB-litex-firmware/gateware/rgmii_if.vhd
verilog work top.v
