 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 03:20:30 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: dut_run (input port clocked by clk)
  Endpoint: dim_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  input external delay                   0.6580     0.6580 f
  dut_run (in)                           0.0583     0.7163 f
  U676/ZN (NAND3_X2)                     0.1154     0.8318 r
  U675/ZN (NAND2_X2)                     0.0667     0.8985 f
  U674/ZN (NAND2_X2)                     0.1310     1.0295 r
  U733/ZN (NAND2_X2)                     0.0821     1.1116 f
  U732/ZN (NAND2_X2)                     0.1232     1.2348 r
  U1261/Z (MUX2_X2)                      0.7541     1.9889 f
  dim_reg[1]/D (DFFR_X2)                 0.0000     1.9889 f
  data arrival time                                 1.9889

  clock clk (rise edge)                  2.4700     2.4700
  clock network delay (ideal)            0.0000     2.4700
  clock uncertainty                     -0.0500     2.4200
  dim_reg[1]/CK (DFFR_X2)                0.0000     2.4200 r
  library setup time                    -0.4307     1.9893
  data required time                                1.9893
  -----------------------------------------------------------
  data required time                                1.9893
  data arrival time                                -1.9889
  -----------------------------------------------------------
  slack (MET)                                       0.0004


1
