<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\EthernetBRIDGE\impl\gwsynthesis\EthernetBRIDGE.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\EthernetBRIDGE\src\pinout_test_board.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.10</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18EQ144C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun May 14 04:43:01 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1248</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1851</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>31</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>phy_rx_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>phy_rx_clk_ibuf/I </td>
</tr>
<tr>
<td>phy_tx_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>phy_tx_clk_ibuf/I </td>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>rx_stat_valid</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_s0/Q </td>
</tr>
<tr>
<td>phy_mdc_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>phy_rx_clk</td>
<td>100.000(MHz)</td>
<td>239.447(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>phy_tx_clk</td>
<td>100.000(MHz)</td>
<td>160.286(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>255.081(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>phy_mdc_d</td>
<td>100.000(MHz)</td>
<td>229.783(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of rx_stat_valid!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>phy_rx_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>phy_rx_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>phy_tx_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>phy_tx_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rx_stat_valid</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rx_stat_valid</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>phy_mdc_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>phy_mdc_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.761</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6/CE</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.204</td>
</tr>
<tr>
<td>2</td>
<td>3.761</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8/CE</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.204</td>
</tr>
<tr>
<td>3</td>
<td>3.761</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_preamble_s14/CE</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.204</td>
</tr>
<tr>
<td>4</td>
<td>3.761</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_idle_s16/CE</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.204</td>
</tr>
<tr>
<td>5</td>
<td>3.781</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_jam_s4/CE</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.184</td>
</tr>
<tr>
<td>6</td>
<td>3.781</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_data_s12/CE</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.184</td>
</tr>
<tr>
<td>7</td>
<td>3.781</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/CE</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.184</td>
</tr>
<tr>
<td>8</td>
<td>3.789</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_back_off_s0/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.176</td>
</tr>
<tr>
<td>9</td>
<td>3.816</td>
<td>frm_len_5_s0/Q</td>
<td>controller/tx_data_o_3_s2/D</td>
<td>rx_stat_valid:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>-0.654</td>
<td>6.768</td>
</tr>
<tr>
<td>10</td>
<td>3.837</td>
<td>frm_len_5_s0/Q</td>
<td>controller/tx_data_o_4_s2/D</td>
<td>rx_stat_valid:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>-0.654</td>
<td>6.747</td>
</tr>
<tr>
<td>11</td>
<td>3.849</td>
<td>frm_len_5_s0/Q</td>
<td>controller/pointer_13_s0/D</td>
<td>rx_stat_valid:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>-0.654</td>
<td>6.736</td>
</tr>
<tr>
<td>12</td>
<td>3.903</td>
<td>frm_len_5_s0/Q</td>
<td>controller/pointer_15_s0/D</td>
<td>rx_stat_valid:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>-0.654</td>
<td>6.681</td>
</tr>
<tr>
<td>13</td>
<td>3.907</td>
<td>frm_len_5_s0/Q</td>
<td>controller/tx_data_o_6_s2/D</td>
<td>rx_stat_valid:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>-0.654</td>
<td>6.677</td>
</tr>
<tr>
<td>14</td>
<td>3.928</td>
<td>frm_len_5_s0/Q</td>
<td>controller/tx_data_o_5_s2/D</td>
<td>rx_stat_valid:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>-0.654</td>
<td>6.656</td>
</tr>
<tr>
<td>15</td>
<td>3.934</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s0/CE</td>
<td>phy_mdc_d:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-1.972</td>
<td>2.969</td>
</tr>
<tr>
<td>16</td>
<td>3.936</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s2/CE</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.029</td>
</tr>
<tr>
<td>17</td>
<td>4.014</td>
<td>frm_len_5_s0/Q</td>
<td>controller/last_byte_s4/CE</td>
<td>rx_stat_valid:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>-0.654</td>
<td>6.571</td>
</tr>
<tr>
<td>18</td>
<td>4.065</td>
<td>frm_len_5_s0/Q</td>
<td>controller/tx_data_o_1_s2/D</td>
<td>rx_stat_valid:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>-0.654</td>
<td>6.520</td>
</tr>
<tr>
<td>19</td>
<td>4.082</td>
<td>frm_len_5_s0/Q</td>
<td>controller/pointer_14_s0/D</td>
<td>rx_stat_valid:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>-0.654</td>
<td>6.503</td>
</tr>
<tr>
<td>20</td>
<td>4.085</td>
<td>frm_len_5_s0/Q</td>
<td>controller/pointer_8_s0/D</td>
<td>rx_stat_valid:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>-0.654</td>
<td>6.499</td>
</tr>
<tr>
<td>21</td>
<td>4.114</td>
<td>frm_len_5_s0/Q</td>
<td>controller/tx_data_o_0_s2/D</td>
<td>rx_stat_valid:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>-0.654</td>
<td>6.470</td>
</tr>
<tr>
<td>22</td>
<td>4.163</td>
<td>frm_len_5_s0/Q</td>
<td>controller/pointer_4_s0/D</td>
<td>rx_stat_valid:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>-0.654</td>
<td>6.422</td>
</tr>
<tr>
<td>23</td>
<td>4.164</td>
<td>frm_len_5_s0/Q</td>
<td>controller/nextByte_s2/CE</td>
<td>rx_stat_valid:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>-0.654</td>
<td>6.420</td>
</tr>
<tr>
<td>24</td>
<td>4.176</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp_s0/CE</td>
<td>phy_mdc_d:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-1.972</td>
<td>2.726</td>
</tr>
<tr>
<td>25</td>
<td>4.190</td>
<td>frm_len_5_s0/Q</td>
<td>controller/pointer_0_s0/D</td>
<td>rx_stat_valid:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>-0.654</td>
<td>6.394</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-1.390</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n54_s3/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/D</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.579</td>
<td>0.234</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.376</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_2d_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.579</td>
<td>1.249</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.376</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.579</td>
<td>1.249</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-0.376</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_d_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.579</td>
<td>1.249</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-0.330</td>
<td>configurator/wren_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q1_s0/D</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.985</td>
<td>0.700</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-0.321</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_1_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.579</td>
<td>1.304</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-0.319</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_4_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.579</td>
<td>1.306</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-0.319</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_5_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.579</td>
<td>1.306</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-0.319</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_6_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.579</td>
<td>1.306</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-0.315</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_0_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.579</td>
<td>1.310</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-0.315</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_2_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.579</td>
<td>1.310</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-0.315</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_3_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.579</td>
<td>1.310</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-0.315</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q2_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.579</td>
<td>1.310</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-0.315</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q1_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.579</td>
<td>1.310</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-0.315</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q1_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.579</td>
<td>1.310</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-0.309</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q2_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.579</td>
<td>1.316</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-0.309</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q2_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.579</td>
<td>1.316</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-0.309</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q1_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.579</td>
<td>1.316</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-0.242</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.579</td>
<td>1.383</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-0.242</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_d_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.579</td>
<td>1.383</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-0.242</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_2d_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.579</td>
<td>1.383</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-0.242</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_7_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.579</td>
<td>1.383</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-0.242</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_0_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.579</td>
<td>1.383</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-0.242</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_1_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.579</td>
<td>1.383</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-0.242</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/I0</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_2_s0/CE</td>
<td>phy_mdc_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.579</td>
<td>1.383</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.305</td>
<td>4.305</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/EndBusy_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.305</td>
<td>4.305</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q2_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.305</td>
<td>4.305</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q3_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.305</td>
<td>4.305</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.305</td>
<td>4.305</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.305</td>
<td>4.305</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_4_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.305</td>
<td>4.305</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q3_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.305</td>
<td>4.305</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_5_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.305</td>
<td>4.305</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.305</td>
<td>4.305</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R30C26[1][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/Q</td>
</tr>
<tr>
<td>3.317</td>
<td>1.649</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s40/I2</td>
</tr>
<tr>
<td>3.834</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C37[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s40/F</td>
</tr>
<tr>
<td>4.730</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35/I2</td>
</tr>
<tr>
<td>5.285</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C32[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35/F</td>
</tr>
<tr>
<td>5.945</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/I0</td>
</tr>
<tr>
<td>6.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C27[2][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/F</td>
</tr>
<tr>
<td>6.815</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>7.277</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R33C25[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>7.640</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[1][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C26[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.987, 32.028%; route: 3.985, 64.232%; tC2Q: 0.232, 3.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R30C26[1][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/Q</td>
</tr>
<tr>
<td>3.317</td>
<td>1.649</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s40/I2</td>
</tr>
<tr>
<td>3.834</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C37[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s40/F</td>
</tr>
<tr>
<td>4.730</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35/I2</td>
</tr>
<tr>
<td>5.285</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C32[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35/F</td>
</tr>
<tr>
<td>5.945</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/I0</td>
</tr>
<tr>
<td>6.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C27[2][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/F</td>
</tr>
<tr>
<td>6.815</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>7.277</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R33C25[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>7.640</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.987, 32.028%; route: 3.985, 64.232%; tC2Q: 0.232, 3.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_preamble_s14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R30C26[1][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/Q</td>
</tr>
<tr>
<td>3.317</td>
<td>1.649</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s40/I2</td>
</tr>
<tr>
<td>3.834</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C37[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s40/F</td>
</tr>
<tr>
<td>4.730</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35/I2</td>
</tr>
<tr>
<td>5.285</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C32[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35/F</td>
</tr>
<tr>
<td>5.945</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/I0</td>
</tr>
<tr>
<td>6.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C27[2][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/F</td>
</tr>
<tr>
<td>6.815</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>7.277</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R33C25[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>7.640</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_preamble_s14/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_preamble_s14/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C26[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_preamble_s14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.987, 32.028%; route: 3.985, 64.232%; tC2Q: 0.232, 3.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_idle_s16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R30C26[1][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/Q</td>
</tr>
<tr>
<td>3.317</td>
<td>1.649</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s40/I2</td>
</tr>
<tr>
<td>3.834</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C37[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s40/F</td>
</tr>
<tr>
<td>4.730</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35/I2</td>
</tr>
<tr>
<td>5.285</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C32[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35/F</td>
</tr>
<tr>
<td>5.945</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/I0</td>
</tr>
<tr>
<td>6.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C27[2][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/F</td>
</tr>
<tr>
<td>6.815</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>7.277</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R33C25[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>7.640</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_idle_s16/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_idle_s16/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C26[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_idle_s16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.987, 32.028%; route: 3.985, 64.232%; tC2Q: 0.232, 3.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.781</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_jam_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R30C26[1][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/Q</td>
</tr>
<tr>
<td>3.317</td>
<td>1.649</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s40/I2</td>
</tr>
<tr>
<td>3.834</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C37[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s40/F</td>
</tr>
<tr>
<td>4.730</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35/I2</td>
</tr>
<tr>
<td>5.285</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C32[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35/F</td>
</tr>
<tr>
<td>5.945</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/I0</td>
</tr>
<tr>
<td>6.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C27[2][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/F</td>
</tr>
<tr>
<td>6.815</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>7.277</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R33C25[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>7.620</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_jam_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_jam_s4/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C25[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_jam_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.987, 32.133%; route: 3.965, 64.115%; tC2Q: 0.232, 3.752%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.781</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_data_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R30C26[1][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/Q</td>
</tr>
<tr>
<td>3.317</td>
<td>1.649</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s40/I2</td>
</tr>
<tr>
<td>3.834</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C37[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s40/F</td>
</tr>
<tr>
<td>4.730</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35/I2</td>
</tr>
<tr>
<td>5.285</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C32[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35/F</td>
</tr>
<tr>
<td>5.945</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/I0</td>
</tr>
<tr>
<td>6.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C27[2][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/F</td>
</tr>
<tr>
<td>6.815</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>7.277</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R33C25[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>7.620</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_data_s12/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_data_s12/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C25[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_data_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.987, 32.133%; route: 3.965, 64.115%; tC2Q: 0.232, 3.752%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.781</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R30C26[1][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/Q</td>
</tr>
<tr>
<td>3.317</td>
<td>1.649</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s40/I2</td>
</tr>
<tr>
<td>3.834</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C37[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s40/F</td>
</tr>
<tr>
<td>4.730</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35/I2</td>
</tr>
<tr>
<td>5.285</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C32[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35/F</td>
</tr>
<tr>
<td>5.945</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/I0</td>
</tr>
<tr>
<td>6.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C27[2][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/F</td>
</tr>
<tr>
<td>6.815</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>7.277</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R33C25[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>7.620</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[2][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C25[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.987, 32.133%; route: 3.965, 64.115%; tC2Q: 0.232, 3.752%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_back_off_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R30C26[1][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/Q</td>
</tr>
<tr>
<td>3.317</td>
<td>1.649</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s40/I2</td>
</tr>
<tr>
<td>3.834</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C37[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s40/F</td>
</tr>
<tr>
<td>4.730</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35/I2</td>
</tr>
<tr>
<td>5.285</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C32[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35/F</td>
</tr>
<tr>
<td>5.945</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/I0</td>
</tr>
<tr>
<td>6.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C27[2][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/F</td>
</tr>
<tr>
<td>7.042</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C25[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_back_off_s18/I1</td>
</tr>
<tr>
<td>7.612</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C25[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_back_off_s18/F</td>
</tr>
<tr>
<td>7.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_back_off_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_back_off_s0/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C25[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_back_off_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.095, 33.922%; route: 3.849, 62.321%; tC2Q: 0.232, 3.757%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>frm_len_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/tx_data_o_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_stat_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_stat_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R20C32[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_s0/Q</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>frm_len_5_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C24[1][B]</td>
<td style=" font-weight:bold;">frm_len_5_s0/Q</td>
</tr>
<tr>
<td>1.948</td>
<td>0.935</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>controller/last_byte_s22/I3</td>
</tr>
<tr>
<td>2.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s22/F</td>
</tr>
<tr>
<td>3.151</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td>controller/n288_s38/I2</td>
</tr>
<tr>
<td>3.721</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td style=" background: #97FFFF;">controller/n288_s38/F</td>
</tr>
<tr>
<td>3.893</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21[0][B]</td>
<td>controller/n288_s53/I0</td>
</tr>
<tr>
<td>4.448</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C21[0][B]</td>
<td style=" background: #97FFFF;">controller/n288_s53/F</td>
</tr>
<tr>
<td>4.850</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[3][A]</td>
<td>controller/last_byte_s11/I0</td>
</tr>
<tr>
<td>5.221</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C21[3][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s11/F</td>
</tr>
<tr>
<td>5.914</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[2][A]</td>
<td>controller/last_byte_s8/I0</td>
</tr>
<tr>
<td>6.285</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R27C23[2][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s8/F</td>
</tr>
<tr>
<td>6.980</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[2][A]</td>
<td>controller/n300_s9/I0</td>
</tr>
<tr>
<td>7.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C22[2][A]</td>
<td style=" background: #97FFFF;">controller/n300_s9/F</td>
</tr>
<tr>
<td>7.550</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[2][A]</td>
<td style=" font-weight:bold;">controller/tx_data_o_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[2][A]</td>
<td>controller/tx_data_o_3_s2/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/tx_data_o_3_s2</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C22[2][A]</td>
<td>controller/tx_data_o_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.954, 43.646%; route: 3.582, 52.926%; tC2Q: 0.232, 3.428%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>frm_len_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/tx_data_o_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_stat_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_stat_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R20C32[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_s0/Q</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>frm_len_5_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C24[1][B]</td>
<td style=" font-weight:bold;">frm_len_5_s0/Q</td>
</tr>
<tr>
<td>1.948</td>
<td>0.935</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>controller/last_byte_s22/I3</td>
</tr>
<tr>
<td>2.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s22/F</td>
</tr>
<tr>
<td>3.151</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td>controller/n288_s38/I2</td>
</tr>
<tr>
<td>3.721</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td style=" background: #97FFFF;">controller/n288_s38/F</td>
</tr>
<tr>
<td>3.893</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21[0][B]</td>
<td>controller/n288_s53/I0</td>
</tr>
<tr>
<td>4.448</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C21[0][B]</td>
<td style=" background: #97FFFF;">controller/n288_s53/F</td>
</tr>
<tr>
<td>4.850</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[3][A]</td>
<td>controller/last_byte_s11/I0</td>
</tr>
<tr>
<td>5.221</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C21[3][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s11/F</td>
</tr>
<tr>
<td>5.914</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[2][A]</td>
<td>controller/last_byte_s8/I0</td>
</tr>
<tr>
<td>6.285</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R27C23[2][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s8/F</td>
</tr>
<tr>
<td>6.980</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[1][A]</td>
<td>controller/n297_s9/I0</td>
</tr>
<tr>
<td>7.529</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C22[1][A]</td>
<td style=" background: #97FFFF;">controller/n297_s9/F</td>
</tr>
<tr>
<td>7.529</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[1][A]</td>
<td style=" font-weight:bold;">controller/tx_data_o_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[1][A]</td>
<td>controller/tx_data_o_4_s2/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/tx_data_o_4_s2</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C22[1][A]</td>
<td>controller/tx_data_o_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.933, 43.471%; route: 3.582, 53.091%; tC2Q: 0.232, 3.439%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>frm_len_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pointer_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_stat_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_stat_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R20C32[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_s0/Q</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>frm_len_5_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C24[1][B]</td>
<td style=" font-weight:bold;">frm_len_5_s0/Q</td>
</tr>
<tr>
<td>1.948</td>
<td>0.935</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>controller/last_byte_s22/I3</td>
</tr>
<tr>
<td>2.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s22/F</td>
</tr>
<tr>
<td>3.151</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td>controller/n288_s38/I2</td>
</tr>
<tr>
<td>3.721</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td style=" background: #97FFFF;">controller/n288_s38/F</td>
</tr>
<tr>
<td>3.893</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21[0][B]</td>
<td>controller/n288_s53/I0</td>
</tr>
<tr>
<td>4.448</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C21[0][B]</td>
<td style=" background: #97FFFF;">controller/n288_s53/F</td>
</tr>
<tr>
<td>4.850</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[3][A]</td>
<td>controller/last_byte_s11/I0</td>
</tr>
<tr>
<td>5.221</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C21[3][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s11/F</td>
</tr>
<tr>
<td>5.914</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[2][A]</td>
<td>controller/last_byte_s8/I0</td>
</tr>
<tr>
<td>6.285</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R27C23[2][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s8/F</td>
</tr>
<tr>
<td>6.968</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td>controller/n270_s12/I1</td>
</tr>
<tr>
<td>7.517</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td style=" background: #97FFFF;">controller/n270_s12/F</td>
</tr>
<tr>
<td>7.517</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td style=" font-weight:bold;">controller/pointer_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td>controller/pointer_13_s0/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/pointer_13_s0</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C22[0][A]</td>
<td>controller/pointer_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.933, 43.545%; route: 3.571, 53.011%; tC2Q: 0.232, 3.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>frm_len_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pointer_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_stat_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_stat_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R20C32[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_s0/Q</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>frm_len_5_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C24[1][B]</td>
<td style=" font-weight:bold;">frm_len_5_s0/Q</td>
</tr>
<tr>
<td>1.948</td>
<td>0.935</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>controller/last_byte_s22/I3</td>
</tr>
<tr>
<td>2.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s22/F</td>
</tr>
<tr>
<td>3.175</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>controller/last_byte_s34/I1</td>
</tr>
<tr>
<td>3.546</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s34/F</td>
</tr>
<tr>
<td>3.965</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[2][B]</td>
<td>controller/n285_s17/I0</td>
</tr>
<tr>
<td>4.418</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C23[2][B]</td>
<td style=" background: #97FFFF;">controller/n285_s17/F</td>
</tr>
<tr>
<td>4.981</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[2][A]</td>
<td>controller/n285_s13/I2</td>
</tr>
<tr>
<td>5.352</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C23[2][A]</td>
<td style=" background: #97FFFF;">controller/n285_s13/F</td>
</tr>
<tr>
<td>5.753</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][B]</td>
<td>controller/n285_s10/I0</td>
</tr>
<tr>
<td>6.308</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C21[0][B]</td>
<td style=" background: #97FFFF;">controller/n285_s10/F</td>
</tr>
<tr>
<td>7.001</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td>controller/n268_s12/I0</td>
</tr>
<tr>
<td>7.463</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td style=" background: #97FFFF;">controller/n268_s12/F</td>
</tr>
<tr>
<td>7.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td style=" font-weight:bold;">controller/pointer_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td>controller/pointer_15_s0/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/pointer_15_s0</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C22[1][A]</td>
<td>controller/pointer_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.729, 40.846%; route: 3.720, 55.681%; tC2Q: 0.232, 3.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.907</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>frm_len_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/tx_data_o_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_stat_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_stat_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R20C32[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_s0/Q</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>frm_len_5_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C24[1][B]</td>
<td style=" font-weight:bold;">frm_len_5_s0/Q</td>
</tr>
<tr>
<td>1.948</td>
<td>0.935</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>controller/last_byte_s22/I3</td>
</tr>
<tr>
<td>2.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s22/F</td>
</tr>
<tr>
<td>3.151</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td>controller/n288_s38/I2</td>
</tr>
<tr>
<td>3.721</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td style=" background: #97FFFF;">controller/n288_s38/F</td>
</tr>
<tr>
<td>3.893</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21[0][B]</td>
<td>controller/n288_s53/I0</td>
</tr>
<tr>
<td>4.448</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C21[0][B]</td>
<td style=" background: #97FFFF;">controller/n288_s53/F</td>
</tr>
<tr>
<td>4.850</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[3][A]</td>
<td>controller/last_byte_s11/I0</td>
</tr>
<tr>
<td>5.221</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C21[3][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s11/F</td>
</tr>
<tr>
<td>5.914</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[2][A]</td>
<td>controller/last_byte_s8/I0</td>
</tr>
<tr>
<td>6.285</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R27C23[2][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s8/F</td>
</tr>
<tr>
<td>6.889</td>
<td>0.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[1][A]</td>
<td>controller/n291_s9/I0</td>
</tr>
<tr>
<td>7.459</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C23[1][A]</td>
<td style=" background: #97FFFF;">controller/n291_s9/F</td>
</tr>
<tr>
<td>7.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[1][A]</td>
<td style=" font-weight:bold;">controller/tx_data_o_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[1][A]</td>
<td>controller/tx_data_o_6_s2/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/tx_data_o_6_s2</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C23[1][A]</td>
<td>controller/tx_data_o_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.954, 44.239%; route: 3.491, 52.286%; tC2Q: 0.232, 3.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>frm_len_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/tx_data_o_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_stat_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_stat_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R20C32[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_s0/Q</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>frm_len_5_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C24[1][B]</td>
<td style=" font-weight:bold;">frm_len_5_s0/Q</td>
</tr>
<tr>
<td>1.948</td>
<td>0.935</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>controller/last_byte_s22/I3</td>
</tr>
<tr>
<td>2.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s22/F</td>
</tr>
<tr>
<td>3.151</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td>controller/n288_s38/I2</td>
</tr>
<tr>
<td>3.721</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td style=" background: #97FFFF;">controller/n288_s38/F</td>
</tr>
<tr>
<td>3.893</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21[0][B]</td>
<td>controller/n288_s53/I0</td>
</tr>
<tr>
<td>4.448</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C21[0][B]</td>
<td style=" background: #97FFFF;">controller/n288_s53/F</td>
</tr>
<tr>
<td>4.850</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[3][A]</td>
<td>controller/last_byte_s11/I0</td>
</tr>
<tr>
<td>5.221</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C21[3][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s11/F</td>
</tr>
<tr>
<td>5.914</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[2][A]</td>
<td>controller/last_byte_s8/I0</td>
</tr>
<tr>
<td>6.285</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R27C23[2][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s8/F</td>
</tr>
<tr>
<td>6.889</td>
<td>0.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[0][B]</td>
<td>controller/n294_s9/I0</td>
</tr>
<tr>
<td>7.438</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C23[0][B]</td>
<td style=" background: #97FFFF;">controller/n294_s9/F</td>
</tr>
<tr>
<td>7.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[0][B]</td>
<td style=" font-weight:bold;">controller/tx_data_o_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[0][B]</td>
<td>controller/tx_data_o_5_s2/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/tx_data_o_5_s2</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C23[0][B]</td>
<td>controller/tx_data_o_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.933, 44.064%; route: 3.491, 52.451%; tC2Q: 0.232, 3.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.934</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>39</td>
<td>R34C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>6.109</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[3][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
</tr>
<tr>
<td>6.562</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R34C20[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/F</td>
</tr>
<tr>
<td>7.255</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C21[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s2/I2</td>
</tr>
<tr>
<td>7.825</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C21[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s2/F</td>
</tr>
<tr>
<td>7.969</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C21[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.972</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C21[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s0/CLK</td>
</tr>
<tr>
<td>11.937</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s0</td>
</tr>
<tr>
<td>11.902</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C21[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.972</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 34.459%; route: 0.836, 28.176%; tC2Q: 1.109, 37.365%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.604%; route: 1.290, 65.396%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R30C26[1][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/Q</td>
</tr>
<tr>
<td>3.317</td>
<td>1.649</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s40/I2</td>
</tr>
<tr>
<td>3.834</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C37[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s40/F</td>
</tr>
<tr>
<td>4.730</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35/I2</td>
</tr>
<tr>
<td>5.285</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C32[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35/F</td>
</tr>
<tr>
<td>5.945</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/I0</td>
</tr>
<tr>
<td>6.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C27[2][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/F</td>
</tr>
<tr>
<td>6.815</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>7.277</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R33C25[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>7.465</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C26[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C26[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s2/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C26[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.987, 32.957%; route: 3.810, 63.195%; tC2Q: 0.232, 3.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>frm_len_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/last_byte_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_stat_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_stat_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R20C32[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_s0/Q</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>frm_len_5_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C24[1][B]</td>
<td style=" font-weight:bold;">frm_len_5_s0/Q</td>
</tr>
<tr>
<td>1.948</td>
<td>0.935</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>controller/last_byte_s22/I3</td>
</tr>
<tr>
<td>2.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s22/F</td>
</tr>
<tr>
<td>3.151</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td>controller/n288_s38/I2</td>
</tr>
<tr>
<td>3.721</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td style=" background: #97FFFF;">controller/n288_s38/F</td>
</tr>
<tr>
<td>3.893</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21[0][B]</td>
<td>controller/n288_s53/I0</td>
</tr>
<tr>
<td>4.448</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C21[0][B]</td>
<td style=" background: #97FFFF;">controller/n288_s53/F</td>
</tr>
<tr>
<td>4.850</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[3][A]</td>
<td>controller/last_byte_s11/I0</td>
</tr>
<tr>
<td>5.221</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C21[3][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s11/F</td>
</tr>
<tr>
<td>5.914</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[2][A]</td>
<td>controller/last_byte_s8/I0</td>
</tr>
<tr>
<td>6.285</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R27C23[2][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s8/F</td>
</tr>
<tr>
<td>6.881</td>
<td>0.597</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td>controller/last_byte_s6/I2</td>
</tr>
<tr>
<td>7.208</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s6/F</td>
</tr>
<tr>
<td>7.352</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[0][B]</td>
<td style=" font-weight:bold;">controller/last_byte_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[0][B]</td>
<td>controller/last_byte_s4/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/last_byte_s4</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C22[0][B]</td>
<td>controller/last_byte_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.711, 41.259%; route: 3.628, 55.210%; tC2Q: 0.232, 3.531%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>frm_len_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/tx_data_o_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_stat_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_stat_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R20C32[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_s0/Q</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>frm_len_5_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C24[1][B]</td>
<td style=" font-weight:bold;">frm_len_5_s0/Q</td>
</tr>
<tr>
<td>1.948</td>
<td>0.935</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>controller/last_byte_s22/I3</td>
</tr>
<tr>
<td>2.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s22/F</td>
</tr>
<tr>
<td>3.151</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td>controller/n288_s38/I2</td>
</tr>
<tr>
<td>3.721</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td style=" background: #97FFFF;">controller/n288_s38/F</td>
</tr>
<tr>
<td>3.893</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21[0][B]</td>
<td>controller/n288_s53/I0</td>
</tr>
<tr>
<td>4.448</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C21[0][B]</td>
<td style=" background: #97FFFF;">controller/n288_s53/F</td>
</tr>
<tr>
<td>4.850</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[3][A]</td>
<td>controller/last_byte_s11/I0</td>
</tr>
<tr>
<td>5.221</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C21[3][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s11/F</td>
</tr>
<tr>
<td>5.914</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[2][A]</td>
<td>controller/last_byte_s8/I0</td>
</tr>
<tr>
<td>6.285</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R27C23[2][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s8/F</td>
</tr>
<tr>
<td>6.731</td>
<td>0.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[2][B]</td>
<td>controller/n306_s9/I0</td>
</tr>
<tr>
<td>7.301</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C22[2][B]</td>
<td style=" background: #97FFFF;">controller/n306_s9/F</td>
</tr>
<tr>
<td>7.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[2][B]</td>
<td style=" font-weight:bold;">controller/tx_data_o_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[2][B]</td>
<td>controller/tx_data_o_1_s2/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/tx_data_o_1_s2</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C22[2][B]</td>
<td>controller/tx_data_o_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.954, 45.309%; route: 3.334, 51.132%; tC2Q: 0.232, 3.558%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>frm_len_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pointer_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_stat_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_stat_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R20C32[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_s0/Q</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>frm_len_5_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C24[1][B]</td>
<td style=" font-weight:bold;">frm_len_5_s0/Q</td>
</tr>
<tr>
<td>1.948</td>
<td>0.935</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>controller/last_byte_s22/I3</td>
</tr>
<tr>
<td>2.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s22/F</td>
</tr>
<tr>
<td>3.175</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>controller/last_byte_s34/I1</td>
</tr>
<tr>
<td>3.546</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s34/F</td>
</tr>
<tr>
<td>3.965</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[2][B]</td>
<td>controller/n285_s17/I0</td>
</tr>
<tr>
<td>4.418</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C23[2][B]</td>
<td style=" background: #97FFFF;">controller/n285_s17/F</td>
</tr>
<tr>
<td>4.981</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[2][A]</td>
<td>controller/n285_s13/I2</td>
</tr>
<tr>
<td>5.352</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C23[2][A]</td>
<td style=" background: #97FFFF;">controller/n285_s13/F</td>
</tr>
<tr>
<td>5.603</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[1][B]</td>
<td>controller/n285_s12/I1</td>
</tr>
<tr>
<td>6.056</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R25C22[1][B]</td>
<td style=" background: #97FFFF;">controller/n285_s12/F</td>
</tr>
<tr>
<td>6.735</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[0][A]</td>
<td>controller/n269_s12/I1</td>
</tr>
<tr>
<td>7.284</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C21[0][A]</td>
<td style=" background: #97FFFF;">controller/n269_s12/F</td>
</tr>
<tr>
<td>7.284</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[0][A]</td>
<td style=" font-weight:bold;">controller/pointer_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[0][A]</td>
<td>controller/pointer_14_s0/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/pointer_14_s0</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C21[0][A]</td>
<td>controller/pointer_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.714, 41.737%; route: 3.557, 54.695%; tC2Q: 0.232, 3.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>frm_len_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pointer_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_stat_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_stat_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R20C32[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_s0/Q</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>frm_len_5_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C24[1][B]</td>
<td style=" font-weight:bold;">frm_len_5_s0/Q</td>
</tr>
<tr>
<td>1.948</td>
<td>0.935</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>controller/last_byte_s22/I3</td>
</tr>
<tr>
<td>2.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s22/F</td>
</tr>
<tr>
<td>3.151</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td>controller/n288_s38/I2</td>
</tr>
<tr>
<td>3.721</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td style=" background: #97FFFF;">controller/n288_s38/F</td>
</tr>
<tr>
<td>3.893</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21[0][B]</td>
<td>controller/n288_s53/I0</td>
</tr>
<tr>
<td>4.448</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C21[0][B]</td>
<td style=" background: #97FFFF;">controller/n288_s53/F</td>
</tr>
<tr>
<td>4.850</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[3][A]</td>
<td>controller/last_byte_s11/I0</td>
</tr>
<tr>
<td>5.221</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C21[3][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s11/F</td>
</tr>
<tr>
<td>5.914</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[2][A]</td>
<td>controller/last_byte_s8/I0</td>
</tr>
<tr>
<td>6.285</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R27C23[2][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s8/F</td>
</tr>
<tr>
<td>6.711</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td>controller/n275_s12/I1</td>
</tr>
<tr>
<td>7.281</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td style=" background: #97FFFF;">controller/n275_s12/F</td>
</tr>
<tr>
<td>7.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td style=" font-weight:bold;">controller/pointer_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td>controller/pointer_8_s0/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/pointer_8_s0</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C23[0][A]</td>
<td>controller/pointer_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.954, 45.452%; route: 3.313, 50.978%; tC2Q: 0.232, 3.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>frm_len_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/tx_data_o_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_stat_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_stat_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R20C32[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_s0/Q</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>frm_len_5_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C24[1][B]</td>
<td style=" font-weight:bold;">frm_len_5_s0/Q</td>
</tr>
<tr>
<td>1.948</td>
<td>0.935</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>controller/last_byte_s22/I3</td>
</tr>
<tr>
<td>2.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s22/F</td>
</tr>
<tr>
<td>3.151</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td>controller/n288_s38/I2</td>
</tr>
<tr>
<td>3.721</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td style=" background: #97FFFF;">controller/n288_s38/F</td>
</tr>
<tr>
<td>3.893</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21[0][B]</td>
<td>controller/n288_s53/I0</td>
</tr>
<tr>
<td>4.448</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C21[0][B]</td>
<td style=" background: #97FFFF;">controller/n288_s53/F</td>
</tr>
<tr>
<td>4.850</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[3][A]</td>
<td>controller/last_byte_s11/I0</td>
</tr>
<tr>
<td>5.221</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C21[3][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s11/F</td>
</tr>
<tr>
<td>5.914</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[2][A]</td>
<td>controller/last_byte_s8/I0</td>
</tr>
<tr>
<td>6.285</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R27C23[2][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s8/F</td>
</tr>
<tr>
<td>6.881</td>
<td>0.597</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[2][A]</td>
<td>controller/n309_s9/I0</td>
</tr>
<tr>
<td>7.252</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C23[2][A]</td>
<td style=" background: #97FFFF;">controller/n309_s9/F</td>
</tr>
<tr>
<td>7.252</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[2][A]</td>
<td style=" font-weight:bold;">controller/tx_data_o_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[2][A]</td>
<td>controller/tx_data_o_0_s2/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/tx_data_o_0_s2</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C23[2][A]</td>
<td>controller/tx_data_o_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.755, 42.578%; route: 3.483, 53.836%; tC2Q: 0.232, 3.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>frm_len_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pointer_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_stat_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_stat_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R20C32[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_s0/Q</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>frm_len_5_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C24[1][B]</td>
<td style=" font-weight:bold;">frm_len_5_s0/Q</td>
</tr>
<tr>
<td>1.948</td>
<td>0.935</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>controller/last_byte_s22/I3</td>
</tr>
<tr>
<td>2.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s22/F</td>
</tr>
<tr>
<td>3.151</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td>controller/n288_s38/I2</td>
</tr>
<tr>
<td>3.721</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td style=" background: #97FFFF;">controller/n288_s38/F</td>
</tr>
<tr>
<td>3.893</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21[0][B]</td>
<td>controller/n288_s53/I0</td>
</tr>
<tr>
<td>4.448</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C21[0][B]</td>
<td style=" background: #97FFFF;">controller/n288_s53/F</td>
</tr>
<tr>
<td>4.850</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[3][A]</td>
<td>controller/last_byte_s11/I0</td>
</tr>
<tr>
<td>5.221</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C21[3][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s11/F</td>
</tr>
<tr>
<td>5.481</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[0][B]</td>
<td>controller/n279_s15/I2</td>
</tr>
<tr>
<td>5.934</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C21[0][B]</td>
<td style=" background: #97FFFF;">controller/n279_s15/F</td>
</tr>
<tr>
<td>6.833</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][B]</td>
<td>controller/n279_s12/I3</td>
</tr>
<tr>
<td>7.204</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][B]</td>
<td style=" background: #97FFFF;">controller/n279_s12/F</td>
</tr>
<tr>
<td>7.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][B]</td>
<td style=" font-weight:bold;">controller/pointer_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[0][B]</td>
<td>controller/pointer_4_s0/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/pointer_4_s0</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C22[0][B]</td>
<td>controller/pointer_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.837, 44.178%; route: 3.353, 52.210%; tC2Q: 0.232, 3.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>frm_len_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/nextByte_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_stat_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_stat_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R20C32[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_s0/Q</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>frm_len_5_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C24[1][B]</td>
<td style=" font-weight:bold;">frm_len_5_s0/Q</td>
</tr>
<tr>
<td>1.948</td>
<td>0.935</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>controller/last_byte_s22/I3</td>
</tr>
<tr>
<td>2.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s22/F</td>
</tr>
<tr>
<td>3.175</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>controller/last_byte_s34/I1</td>
</tr>
<tr>
<td>3.546</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s34/F</td>
</tr>
<tr>
<td>3.965</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[2][B]</td>
<td>controller/n285_s17/I0</td>
</tr>
<tr>
<td>4.418</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C23[2][B]</td>
<td style=" background: #97FFFF;">controller/n285_s17/F</td>
</tr>
<tr>
<td>4.981</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[2][A]</td>
<td>controller/n285_s13/I2</td>
</tr>
<tr>
<td>5.352</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C23[2][A]</td>
<td style=" background: #97FFFF;">controller/n285_s13/F</td>
</tr>
<tr>
<td>5.603</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[1][B]</td>
<td>controller/n285_s12/I1</td>
</tr>
<tr>
<td>6.056</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R25C22[1][B]</td>
<td style=" background: #97FFFF;">controller/n285_s12/F</td>
</tr>
<tr>
<td>6.731</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[3][A]</td>
<td>controller/nextByte_s4/I3</td>
</tr>
<tr>
<td>7.058</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C20[3][A]</td>
<td style=" background: #97FFFF;">controller/nextByte_s4/F</td>
</tr>
<tr>
<td>7.202</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td style=" font-weight:bold;">controller/nextByte_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td>controller/nextByte_s2/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/nextByte_s2</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C20[0][A]</td>
<td>controller/nextByte_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.492, 38.815%; route: 3.696, 57.571%; tC2Q: 0.232, 3.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>39</td>
<td>R34C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>6.109</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[3][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
</tr>
<tr>
<td>6.562</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R34C20[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/F</td>
</tr>
<tr>
<td>7.012</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C21[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp_s2/I3</td>
</tr>
<tr>
<td>7.582</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C21[0][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp_s2/F</td>
</tr>
<tr>
<td>7.726</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C21[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.972</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C21[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp_s0/CLK</td>
</tr>
<tr>
<td>11.937</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp_s0</td>
</tr>
<tr>
<td>11.902</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C21[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.972</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 37.528%; route: 0.594, 21.780%; tC2Q: 1.109, 40.692%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.604%; route: 1.290, 65.396%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>frm_len_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pointer_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_stat_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_stat_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R20C32[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_s0/Q</td>
</tr>
<tr>
<td>0.782</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>frm_len_5_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C24[1][B]</td>
<td style=" font-weight:bold;">frm_len_5_s0/Q</td>
</tr>
<tr>
<td>1.948</td>
<td>0.935</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>controller/last_byte_s22/I3</td>
</tr>
<tr>
<td>2.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s22/F</td>
</tr>
<tr>
<td>3.175</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>controller/last_byte_s34/I1</td>
</tr>
<tr>
<td>3.546</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s34/F</td>
</tr>
<tr>
<td>3.965</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[2][B]</td>
<td>controller/n285_s17/I0</td>
</tr>
<tr>
<td>4.418</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C23[2][B]</td>
<td style=" background: #97FFFF;">controller/n285_s17/F</td>
</tr>
<tr>
<td>4.981</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[2][A]</td>
<td>controller/n285_s13/I2</td>
</tr>
<tr>
<td>5.352</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C23[2][A]</td>
<td style=" background: #97FFFF;">controller/n285_s13/F</td>
</tr>
<tr>
<td>5.753</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][B]</td>
<td>controller/n285_s10/I0</td>
</tr>
<tr>
<td>6.308</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C21[0][B]</td>
<td style=" background: #97FFFF;">controller/n285_s10/F</td>
</tr>
<tr>
<td>6.714</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>controller/n283_s12/I2</td>
</tr>
<tr>
<td>7.176</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td style=" background: #97FFFF;">controller/n283_s12/F</td>
</tr>
<tr>
<td>7.176</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td style=" font-weight:bold;">controller/pointer_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>controller/pointer_0_s0/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/pointer_0_s0</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>controller/pointer_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.729, 42.680%; route: 3.433, 53.692%; tC2Q: 0.232, 3.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n54_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R34C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n54_s3/I0</td>
</tr>
<tr>
<td>0.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n54_s3/F</td>
</tr>
<tr>
<td>0.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/CLK</td>
</tr>
<tr>
<td>1.614</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2</td>
</tr>
<tr>
<td>1.625</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 42.787%; route: 0.903, 57.213%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.249</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_2d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R34C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/I0</td>
</tr>
<tr>
<td>1.115</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/F</td>
</tr>
<tr>
<td>1.249</td>
<td>0.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_2d_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_2d_s0/CLK</td>
</tr>
<tr>
<td>1.614</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_2d_s0</td>
</tr>
<tr>
<td>1.625</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C22[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_2d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 30.757%; route: 0.133, 10.691%; tC2Q: 0.731, 58.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 42.787%; route: 0.903, 57.213%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.249</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R34C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/I0</td>
</tr>
<tr>
<td>1.115</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/F</td>
</tr>
<tr>
<td>1.249</td>
<td>0.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[1][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_s0/CLK</td>
</tr>
<tr>
<td>1.614</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_s0</td>
</tr>
<tr>
<td>1.625</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C22[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 30.757%; route: 0.133, 10.691%; tC2Q: 0.731, 58.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 42.787%; route: 0.903, 57.213%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.249</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R34C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/I0</td>
</tr>
<tr>
<td>1.115</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/F</td>
</tr>
<tr>
<td>1.249</td>
<td>0.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[2][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_d_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_d_s0/CLK</td>
</tr>
<tr>
<td>1.614</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_d_s0</td>
</tr>
<tr>
<td>1.625</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C22[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 30.757%; route: 0.133, 10.691%; tC2Q: 0.731, 58.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 42.787%; route: 0.903, 57.213%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.294</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>configurator/wren_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R34C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.594</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C21[1][A]</td>
<td>configurator/wren_s0/CLK</td>
</tr>
<tr>
<td>0.796</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C21[1][A]</td>
<td style=" font-weight:bold;">configurator/wren_s0/Q</td>
</tr>
<tr>
<td>1.294</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q1_s0/CLK</td>
</tr>
<tr>
<td>1.614</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q1_s0</td>
</tr>
<tr>
<td>1.625</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C23[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.985</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.594, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.498, 71.159%; tC2Q: 0.202, 28.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 42.787%; route: 0.903, 57.213%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R34C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[3][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
</tr>
<tr>
<td>1.041</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R34C20[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/F</td>
</tr>
<tr>
<td>1.304</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_1_s0/CLK</td>
</tr>
<tr>
<td>1.614</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_1_s0</td>
</tr>
<tr>
<td>1.625</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 23.775%; route: 0.263, 20.160%; tC2Q: 0.731, 56.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 42.787%; route: 0.903, 57.213%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R34C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[3][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
</tr>
<tr>
<td>1.041</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R34C20[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/F</td>
</tr>
<tr>
<td>1.306</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C20[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_4_s0/CLK</td>
</tr>
<tr>
<td>1.614</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_4_s0</td>
</tr>
<tr>
<td>1.625</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 23.741%; route: 0.265, 20.272%; tC2Q: 0.731, 55.986%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 42.787%; route: 0.903, 57.213%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R34C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[3][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
</tr>
<tr>
<td>1.041</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R34C20[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/F</td>
</tr>
<tr>
<td>1.306</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C20[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C20[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_5_s0/CLK</td>
</tr>
<tr>
<td>1.614</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_5_s0</td>
</tr>
<tr>
<td>1.625</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C20[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 23.741%; route: 0.265, 20.272%; tC2Q: 0.731, 55.986%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 42.787%; route: 0.903, 57.213%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R34C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[3][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
</tr>
<tr>
<td>1.041</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R34C20[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/F</td>
</tr>
<tr>
<td>1.306</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C20[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C20[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_6_s0/CLK</td>
</tr>
<tr>
<td>1.614</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_6_s0</td>
</tr>
<tr>
<td>1.625</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C20[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 23.741%; route: 0.265, 20.272%; tC2Q: 0.731, 55.986%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 42.787%; route: 0.903, 57.213%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R34C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[3][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
</tr>
<tr>
<td>1.041</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R34C20[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/F</td>
</tr>
<tr>
<td>1.310</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_0_s0/CLK</td>
</tr>
<tr>
<td>1.614</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_0_s0</td>
</tr>
<tr>
<td>1.625</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C22[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 23.666%; route: 0.269, 20.526%; tC2Q: 0.731, 55.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 42.787%; route: 0.903, 57.213%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R34C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[3][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
</tr>
<tr>
<td>1.041</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R34C20[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/F</td>
</tr>
<tr>
<td>1.310</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.614</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_2_s0</td>
</tr>
<tr>
<td>1.625</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C22[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 23.666%; route: 0.269, 20.526%; tC2Q: 0.731, 55.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 42.787%; route: 0.903, 57.213%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R34C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[3][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
</tr>
<tr>
<td>1.041</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R34C20[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/F</td>
</tr>
<tr>
<td>1.310</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_3_s0/CLK</td>
</tr>
<tr>
<td>1.614</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_3_s0</td>
</tr>
<tr>
<td>1.625</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C22[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 23.666%; route: 0.269, 20.526%; tC2Q: 0.731, 55.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 42.787%; route: 0.903, 57.213%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R34C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[3][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
</tr>
<tr>
<td>1.041</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R34C20[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/F</td>
</tr>
<tr>
<td>1.310</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[1][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q2_s0/CLK</td>
</tr>
<tr>
<td>1.614</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q2_s0</td>
</tr>
<tr>
<td>1.625</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C22[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 23.666%; route: 0.269, 20.526%; tC2Q: 0.731, 55.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 42.787%; route: 0.903, 57.213%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R34C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[3][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
</tr>
<tr>
<td>1.041</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R34C20[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/F</td>
</tr>
<tr>
<td>1.310</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[2][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q1_s0/CLK</td>
</tr>
<tr>
<td>1.614</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q1_s0</td>
</tr>
<tr>
<td>1.625</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C22[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 23.666%; route: 0.269, 20.526%; tC2Q: 0.731, 55.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 42.787%; route: 0.903, 57.213%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R34C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[3][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
</tr>
<tr>
<td>1.041</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R34C20[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/F</td>
</tr>
<tr>
<td>1.310</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[2][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q1_s0/CLK</td>
</tr>
<tr>
<td>1.614</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q1_s0</td>
</tr>
<tr>
<td>1.625</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C22[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 23.666%; route: 0.269, 20.526%; tC2Q: 0.731, 55.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 42.787%; route: 0.903, 57.213%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.309</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R34C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[3][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
</tr>
<tr>
<td>1.041</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R34C20[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/F</td>
</tr>
<tr>
<td>1.316</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C21[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C21[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q2_s0/CLK</td>
</tr>
<tr>
<td>1.614</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q2_s0</td>
</tr>
<tr>
<td>1.625</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C21[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 23.558%; route: 0.275, 20.888%; tC2Q: 0.731, 55.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 42.787%; route: 0.903, 57.213%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.309</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R34C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[3][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
</tr>
<tr>
<td>1.041</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R34C20[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/F</td>
</tr>
<tr>
<td>1.316</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C21[1][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C21[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q2_s0/CLK</td>
</tr>
<tr>
<td>1.614</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q2_s0</td>
</tr>
<tr>
<td>1.625</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C21[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 23.558%; route: 0.275, 20.888%; tC2Q: 0.731, 55.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 42.787%; route: 0.903, 57.213%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.309</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R34C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[3][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
</tr>
<tr>
<td>1.041</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R34C20[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/F</td>
</tr>
<tr>
<td>1.316</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C21[2][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C21[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q1_s0/CLK</td>
</tr>
<tr>
<td>1.614</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q1_s0</td>
</tr>
<tr>
<td>1.625</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C21[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 23.558%; route: 0.275, 20.888%; tC2Q: 0.731, 55.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 42.787%; route: 0.903, 57.213%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R34C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/I0</td>
</tr>
<tr>
<td>1.115</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/F</td>
</tr>
<tr>
<td>1.383</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[2][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_s0/CLK</td>
</tr>
<tr>
<td>1.614</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_s0</td>
</tr>
<tr>
<td>1.625</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C23[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 27.771%; route: 0.268, 19.360%; tC2Q: 0.731, 52.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 42.787%; route: 0.903, 57.213%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R34C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/I0</td>
</tr>
<tr>
<td>1.115</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/F</td>
</tr>
<tr>
<td>1.383</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_d_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_d_s0/CLK</td>
</tr>
<tr>
<td>1.614</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_d_s0</td>
</tr>
<tr>
<td>1.625</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C23[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 27.771%; route: 0.268, 19.360%; tC2Q: 0.731, 52.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 42.787%; route: 0.903, 57.213%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_2d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R34C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/I0</td>
</tr>
<tr>
<td>1.115</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/F</td>
</tr>
<tr>
<td>1.383</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[1][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_2d_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_2d_s0/CLK</td>
</tr>
<tr>
<td>1.614</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_2d_s0</td>
</tr>
<tr>
<td>1.625</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C23[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_2d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 27.771%; route: 0.268, 19.360%; tC2Q: 0.731, 52.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 42.787%; route: 0.903, 57.213%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R34C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/I0</td>
</tr>
<tr>
<td>1.115</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/F</td>
</tr>
<tr>
<td>1.383</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_7_s0/CLK</td>
</tr>
<tr>
<td>1.614</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_7_s0</td>
</tr>
<tr>
<td>1.625</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C23[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 27.771%; route: 0.268, 19.360%; tC2Q: 0.731, 52.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 42.787%; route: 0.903, 57.213%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R34C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/I0</td>
</tr>
<tr>
<td>1.115</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/F</td>
</tr>
<tr>
<td>1.383</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_0_s0/CLK</td>
</tr>
<tr>
<td>1.614</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_0_s0</td>
</tr>
<tr>
<td>1.625</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C24[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 27.771%; route: 0.268, 19.360%; tC2Q: 0.731, 52.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 42.787%; route: 0.903, 57.213%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R34C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/I0</td>
</tr>
<tr>
<td>1.115</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/F</td>
</tr>
<tr>
<td>1.383</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_1_s0/CLK</td>
</tr>
<tr>
<td>1.614</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_1_s0</td>
</tr>
<tr>
<td>1.625</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C24[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 27.771%; route: 0.268, 19.360%; tC2Q: 0.731, 52.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 42.787%; route: 0.903, 57.213%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R34C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/I0</td>
</tr>
<tr>
<td>1.115</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0/F</td>
</tr>
<tr>
<td>1.383</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_2_s0/CLK</td>
</tr>
<tr>
<td>1.614</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_2_s0</td>
</tr>
<tr>
<td>1.625</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C24[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 27.771%; route: 0.268, 19.360%; tC2Q: 0.731, 52.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 42.787%; route: 0.903, 57.213%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.305</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.305</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/EndBusy_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.274</td>
<td>1.587</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/EndBusy_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/EndBusy_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.305</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.305</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.274</td>
<td>1.587</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q2_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.305</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.305</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.274</td>
<td>1.587</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q3_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.305</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.305</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.274</td>
<td>1.587</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.305</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.305</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.274</td>
<td>1.587</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.305</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.305</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.274</td>
<td>1.587</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_4_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.305</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.305</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.274</td>
<td>1.587</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q3_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.305</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.305</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.274</td>
<td>1.587</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_5_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.305</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.305</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.274</td>
<td>1.587</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.305</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.305</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.274</td>
<td>1.587</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>346</td>
<td>phy_tx_clk_d</td>
<td>3.761</td>
<td>0.897</td>
</tr>
<tr>
<td>242</td>
<td>phy_rx_clk_d</td>
<td>5.755</td>
<td>0.924</td>
</tr>
<tr>
<td>83</td>
<td>clk_tx_ena_int</td>
<td>4.112</td>
<td>1.478</td>
</tr>
<tr>
<td>75</td>
<td>hd_state_enable</td>
<td>7.367</td>
<td>1.342</td>
</tr>
<tr>
<td>72</td>
<td>tx_pause_source_addr_reg1_0_9</td>
<td>7.944</td>
<td>1.219</td>
</tr>
<tr>
<td>72</td>
<td>tx_pause_source_addr_reg1_0_10</td>
<td>7.912</td>
<td>1.251</td>
</tr>
<tr>
<td>64</td>
<td>tx_pause_val_latch_15_8</td>
<td>7.455</td>
<td>1.217</td>
</tr>
<tr>
<td>50</td>
<td>clk_d</td>
<td>6.080</td>
<td>1.587</td>
</tr>
<tr>
<td>43</td>
<td>c_state.s_ifg</td>
<td>5.512</td>
<td>1.051</td>
</tr>
<tr>
<td>39</td>
<td>phy_mdc_d</td>
<td>3.934</td>
<td>1.109</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R30C25</td>
<td>88.89%</td>
</tr>
<tr>
<td>R34C34</td>
<td>84.72%</td>
</tr>
<tr>
<td>R33C22</td>
<td>83.33%</td>
</tr>
<tr>
<td>R34C29</td>
<td>83.33%</td>
</tr>
<tr>
<td>R31C35</td>
<td>81.94%</td>
</tr>
<tr>
<td>R34C30</td>
<td>81.94%</td>
</tr>
<tr>
<td>R34C31</td>
<td>81.94%</td>
</tr>
<tr>
<td>R29C27</td>
<td>80.56%</td>
</tr>
<tr>
<td>R22C26</td>
<td>79.17%</td>
</tr>
<tr>
<td>R22C29</td>
<td>79.17%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
