--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml calc.twx calc.ncd -o calc.twr calc.pcf -ucf
Basys2_Lab4.ucf

Design file:              calc.ncd
Physical constraint file: calc.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
btn0        |    2.403(R)|    0.285(R)|clk_BUFGP         |   0.000|
btn2        |    1.276(R)|    0.380(R)|clk_BUFGP         |   0.000|
sw<0>       |    4.444(R)|   -0.330(R)|clk_BUFGP         |   0.000|
sw<1>       |    7.536(R)|    0.679(R)|clk_BUFGP         |   0.000|
sw<2>       |    7.112(R)|   -0.226(R)|clk_BUFGP         |   0.000|
sw<3>       |    7.296(R)|   -0.991(R)|clk_BUFGP         |   0.000|
sw<4>       |    7.589(R)|    0.390(R)|clk_BUFGP         |   0.000|
sw<5>       |    8.307(R)|    0.457(R)|clk_BUFGP         |   0.000|
sw<6>       |    6.772(R)|    0.274(R)|clk_BUFGP         |   0.000|
sw<7>       |    6.560(R)|    0.540(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock btn1 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
seg<0>      |   17.516(R)|btn1_IBUF         |   0.000|
seg<1>      |   18.075(R)|btn1_IBUF         |   0.000|
seg<2>      |   17.791(R)|btn1_IBUF         |   0.000|
seg<3>      |   17.453(R)|btn1_IBUF         |   0.000|
seg<4>      |   17.584(R)|btn1_IBUF         |   0.000|
seg<5>      |   17.800(R)|btn1_IBUF         |   0.000|
seg<6>      |   17.641(R)|btn1_IBUF         |   0.000|
------------+------------+------------------+--------+

Clock btn3 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
seg<0>      |   13.624(R)|btn3_IBUF         |   0.000|
seg<1>      |   14.189(R)|btn3_IBUF         |   0.000|
seg<2>      |   13.287(R)|btn3_IBUF         |   0.000|
seg<3>      |   13.434(R)|btn3_IBUF         |   0.000|
seg<4>      |   13.525(R)|btn3_IBUF         |   0.000|
seg<5>      |   13.296(R)|btn3_IBUF         |   0.000|
seg<6>      |   13.612(R)|btn3_IBUF         |   0.000|
------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
seg<0>      |   35.869(R)|clk_BUFGP         |   0.000|
seg<1>      |   36.434(R)|clk_BUFGP         |   0.000|
seg<2>      |   35.711(R)|clk_BUFGP         |   0.000|
seg<3>      |   35.679(R)|clk_BUFGP         |   0.000|
seg<4>      |   35.770(R)|clk_BUFGP         |   0.000|
seg<5>      |   35.720(R)|clk_BUFGP         |   0.000|
seg<6>      |   35.857(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock btn1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn1           |    1.283|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock btn3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn3           |    1.973|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn1           |    2.386|    2.386|         |         |
btn3           |    5.823|    5.823|         |         |
clk            |    5.041|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jun 14 10:44:22 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



