static void F_1 ( struct V_1 * V_2 , T_1 clock )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_4 ;\r\nstruct V_5 * V_6 = V_4 -> V_7 ;\r\nstruct V_8 V_9 = F_2 ( clock ) ;\r\nstruct V_10 * V_10 = F_3 ( V_2 ) ;\r\nstruct V_11 * V_12 = V_10 -> V_13 ;\r\nT_1 V_14 = V_12 -> V_15 -> V_14 ;\r\nF_4 ( V_16 + V_14 , F_5 ( V_9 . V_17 ) ) ;\r\nF_4 ( V_18 + V_14 , V_9 . V_19 ) ;\r\nF_4 ( V_20 + V_14 , F_6 ( V_9 . V_21 ) ) ;\r\nF_4 ( V_22 + V_14 , V_9 . V_23 ) ;\r\nF_4 ( V_24 + V_14 , F_7 ( V_9 . V_25 ) ) ;\r\nF_4 ( V_26 + V_14 , V_9 . V_27 ) ;\r\n}\r\nstatic void F_8 ( struct V_1 * V_2 ,\r\nstruct V_28 * V_29 )\r\n{\r\nstruct V_5 * V_6 = V_2 -> V_4 -> V_7 ;\r\nstruct V_30 * V_31 ;\r\nstruct V_32 * V_32 = NULL ;\r\nT_2 V_33 = 0 ;\r\nF_9 (connector, &encoder->dev->mode_config.connector_list, head) {\r\nif ( V_31 -> V_2 == V_2 ) {\r\nV_32 = F_10 ( V_31 ) ;\r\nbreak;\r\n}\r\n}\r\nif ( ! V_32 ) {\r\nF_11 ( L_1 ) ;\r\nreturn;\r\n}\r\nif ( V_29 -> V_34 & V_35 ) {\r\nif ( V_31 -> V_36 [ 1 ] )\r\nV_33 = F_12 ( V_31 -> V_37 [ 1 ] ) |\r\nF_13 ( V_31 -> V_38 [ 1 ] ) ;\r\nelse\r\nV_33 = F_12 ( 255 ) | F_13 ( 255 ) ;\r\n} else {\r\nif ( V_31 -> V_36 [ 0 ] )\r\nV_33 = F_12 ( V_31 -> V_37 [ 0 ] ) |\r\nF_13 ( V_31 -> V_38 [ 0 ] ) ;\r\nelse\r\nV_33 = F_12 ( 255 ) | F_13 ( 255 ) ;\r\n}\r\nF_4 ( V_39 , V_33 ) ;\r\n}\r\nstatic void F_14 ( struct V_1 * V_2 )\r\n{\r\nstruct V_5 * V_6 = V_2 -> V_4 -> V_7 ;\r\nstruct V_30 * V_31 ;\r\nstruct V_32 * V_32 = NULL ;\r\nT_2 V_33 ;\r\nT_3 * V_40 ;\r\nint V_41 ;\r\nF_9 (connector, &encoder->dev->mode_config.connector_list, head) {\r\nif ( V_31 -> V_2 == V_2 ) {\r\nV_32 = F_10 ( V_31 ) ;\r\nbreak;\r\n}\r\n}\r\nif ( ! V_32 ) {\r\nF_11 ( L_1 ) ;\r\nreturn;\r\n}\r\nV_41 = F_15 ( V_32 -> V_42 , & V_40 ) ;\r\nif ( V_41 <= 0 ) {\r\nF_11 ( L_2 , V_41 ) ;\r\nreturn;\r\n}\r\nV_33 = F_16 ( V_43 ) ;\r\nV_33 &= ~ ( V_44 | V_45 ) ;\r\nV_33 |= V_46 ;\r\nif ( V_41 )\r\nV_33 |= F_17 ( V_40 [ 0 ] ) ;\r\nelse\r\nV_33 |= F_17 ( 5 ) ;\r\nF_4 ( V_43 , V_33 ) ;\r\nF_18 ( V_40 ) ;\r\n}\r\nstatic void F_19 ( struct V_1 * V_2 )\r\n{\r\nstruct V_5 * V_6 = V_2 -> V_4 -> V_7 ;\r\nstruct V_30 * V_31 ;\r\nstruct V_32 * V_32 = NULL ;\r\nstruct V_47 * V_48 ;\r\nint V_49 , V_41 ;\r\nstatic const T_4 V_50 [] [ 2 ] = {\r\n{ V_51 , V_52 } ,\r\n{ V_53 , V_54 } ,\r\n{ V_55 , V_56 } ,\r\n{ V_57 , V_58 } ,\r\n{ V_59 , V_60 } ,\r\n{ V_61 , V_62 } ,\r\n{ V_63 , V_64 } ,\r\n{ V_65 , V_66 } ,\r\n{ V_67 , V_68 } ,\r\n{ V_69 , V_70 } ,\r\n{ V_71 , V_72 } ,\r\n{ V_73 , V_74 } ,\r\n} ;\r\nF_9 (connector, &encoder->dev->mode_config.connector_list, head) {\r\nif ( V_31 -> V_2 == V_2 ) {\r\nV_32 = F_10 ( V_31 ) ;\r\nbreak;\r\n}\r\n}\r\nif ( ! V_32 ) {\r\nF_11 ( L_1 ) ;\r\nreturn;\r\n}\r\nV_41 = F_20 ( V_32 -> V_42 , & V_48 ) ;\r\nif ( V_41 <= 0 ) {\r\nF_11 ( L_3 , V_41 ) ;\r\nreturn;\r\n}\r\nF_21 ( ! V_48 ) ;\r\nfor ( V_49 = 0 ; V_49 < F_22 ( V_50 ) ; V_49 ++ ) {\r\nT_2 V_75 = 0 ;\r\nT_3 V_76 = 0 ;\r\nint V_77 = - 1 ;\r\nint V_78 ;\r\nfor ( V_78 = 0 ; V_78 < V_41 ; V_78 ++ ) {\r\nstruct V_47 * V_79 = & V_48 [ V_78 ] ;\r\nif ( V_79 -> V_80 == V_50 [ V_49 ] [ 1 ] ) {\r\nif ( V_79 -> V_81 > V_77 ) {\r\nV_75 = F_23 ( V_79 -> V_81 ) |\r\nF_24 ( V_79 -> V_82 ) |\r\nF_25 ( V_79 -> V_83 ) ;\r\nV_77 = V_79 -> V_81 ;\r\n}\r\nif ( V_79 -> V_80 == V_52 )\r\nV_76 |= V_79 -> V_83 ;\r\nelse\r\nbreak;\r\n}\r\n}\r\nV_75 |= F_26 ( V_76 ) ;\r\nF_4 ( V_50 [ V_49 ] [ 0 ] , V_75 ) ;\r\n}\r\nF_18 ( V_48 ) ;\r\n}\r\nstatic void F_27 ( struct V_1 * V_2 ,\r\nvoid * V_84 , T_5 V_85 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_4 ;\r\nstruct V_5 * V_6 = V_4 -> V_7 ;\r\nstruct V_10 * V_10 = F_3 ( V_2 ) ;\r\nstruct V_11 * V_12 = V_10 -> V_13 ;\r\nT_1 V_14 = V_12 -> V_15 -> V_14 ;\r\nT_6 * V_86 = V_84 + 3 ;\r\nT_6 * V_87 = V_84 ;\r\nF_4 ( V_88 + V_14 ,\r\nV_86 [ 0x0 ] | ( V_86 [ 0x1 ] << 8 ) | ( V_86 [ 0x2 ] << 16 ) | ( V_86 [ 0x3 ] << 24 ) ) ;\r\nF_4 ( V_89 + V_14 ,\r\nV_86 [ 0x4 ] | ( V_86 [ 0x5 ] << 8 ) | ( V_86 [ 0x6 ] << 16 ) | ( V_86 [ 0x7 ] << 24 ) ) ;\r\nF_4 ( V_90 + V_14 ,\r\nV_86 [ 0x8 ] | ( V_86 [ 0x9 ] << 8 ) | ( V_86 [ 0xA ] << 16 ) | ( V_86 [ 0xB ] << 24 ) ) ;\r\nF_4 ( V_91 + V_14 ,\r\nV_86 [ 0xC ] | ( V_86 [ 0xD ] << 8 ) | ( V_87 [ 1 ] << 24 ) ) ;\r\n}\r\nstatic void F_28 ( struct V_1 * V_2 , T_2 clock )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_4 ;\r\nstruct V_5 * V_6 = V_4 -> V_7 ;\r\nstruct V_10 * V_10 = F_3 ( V_2 ) ;\r\nstruct V_11 * V_12 = V_10 -> V_13 ;\r\nstruct V_92 * V_92 = F_29 ( V_2 -> V_93 ) ;\r\nT_2 V_94 = 24000 ;\r\nT_2 V_95 = clock / V_94 ;\r\nT_2 V_96 ;\r\nT_2 V_97 = clock ;\r\nT_2 V_98 ;\r\nT_2 V_99 ;\r\nif ( ! V_12 || ! V_12 -> V_15 )\r\nreturn;\r\nif ( F_30 ( V_6 ) ) {\r\nV_96 = 24 * 1000 ;\r\n} else {\r\nif ( V_95 >= 8 ) {\r\nV_96 = 192 * 1000 ;\r\nV_98 = 3 ;\r\n} else if ( V_95 >= 4 ) {\r\nV_96 = 96 * 1000 ;\r\nV_98 = 2 ;\r\n} else if ( V_95 >= 2 ) {\r\nV_96 = 48 * 1000 ;\r\nV_98 = 1 ;\r\n} else {\r\nV_96 = 24 * 1000 ;\r\nV_98 = 0 ;\r\n}\r\nV_99 = F_16 ( V_100 ) & ~ V_101 ;\r\nV_99 |= F_31 ( V_98 ) ;\r\nF_4 ( V_100 , V_99 ) ;\r\n}\r\nF_4 ( V_102 , F_32 ( V_92 -> V_103 ) ) ;\r\nF_4 ( V_104 , V_96 ) ;\r\nF_4 ( V_105 , V_97 ) ;\r\n}\r\nvoid F_33 ( struct V_1 * V_2 , struct V_28 * V_29 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_4 ;\r\nstruct V_5 * V_6 = V_4 -> V_7 ;\r\nstruct V_10 * V_10 = F_3 ( V_2 ) ;\r\nstruct V_11 * V_12 = V_10 -> V_13 ;\r\nT_3 V_84 [ V_106 + V_107 ] ;\r\nstruct V_108 V_86 ;\r\nT_1 V_14 ;\r\nT_7 V_109 ;\r\nif ( ! V_12 || ! V_12 -> V_15 )\r\nreturn;\r\nif ( ! V_12 -> V_15 -> V_110 )\r\nreturn;\r\nV_14 = V_12 -> V_15 -> V_14 ;\r\nif ( F_30 ( V_6 ) ) {\r\nV_12 -> V_15 -> V_111 = F_34 ( V_6 ) ;\r\nF_35 ( V_6 , V_12 -> V_15 -> V_111 , false ) ;\r\n} else {\r\nV_12 -> V_15 -> V_111 = F_36 ( V_6 ) ;\r\nF_37 ( V_6 , V_12 -> V_15 -> V_111 , false ) ;\r\n}\r\nF_28 ( V_2 , V_29 -> clock ) ;\r\nF_4 ( V_112 + V_14 ,\r\nV_113 ) ;\r\nF_4 ( V_114 + V_14 , 0x1000 ) ;\r\nF_4 ( V_112 + V_14 ,\r\nV_113 |\r\nV_115 |\r\nV_116 ) ;\r\nF_4 ( V_117 + V_14 ,\r\nV_118 |\r\nV_119 ) ;\r\nF_4 ( V_120 + V_14 ,\r\nV_121 ) ;\r\nF_4 ( V_122 + V_14 ,\r\nF_38 ( 2 ) ) ;\r\nF_4 ( V_123 + V_14 , 0 ) ;\r\nF_4 ( V_124 + V_14 ,\r\nF_39 ( 1 ) |\r\nF_40 ( 3 ) ) ;\r\nF_4 ( V_125 + V_14 ,\r\nV_126 ) ;\r\nF_4 ( V_127 + V_14 ,\r\nV_128 |\r\nV_129 ) ;\r\nF_1 ( V_2 , V_29 -> clock ) ;\r\nF_4 ( V_130 + V_14 ,\r\nF_41 ( 1 ) ) ;\r\nF_4 ( V_131 + V_14 ,\r\nF_42 ( 2 ) ) ;\r\nF_4 ( V_132 + V_14 ,\r\nF_43 ( 3 ) |\r\nF_44 ( 4 ) |\r\nF_45 ( 5 ) |\r\nF_46 ( 6 ) |\r\nF_47 ( 7 ) |\r\nF_48 ( 8 ) ) ;\r\nif ( F_30 ( V_6 ) ) {\r\nF_49 ( V_2 ) ;\r\n} else {\r\nF_14 ( V_2 ) ;\r\n}\r\nF_4 ( V_133 + V_14 ,\r\nF_50 ( 0xff ) ) ;\r\nif ( F_30 ( V_6 ) ) {\r\nF_51 ( V_2 ) ;\r\nF_52 ( V_2 ) ;\r\nF_53 ( V_2 , V_29 ) ;\r\n} else {\r\nF_19 ( V_2 ) ;\r\nF_8 ( V_2 , V_29 ) ;\r\n}\r\nV_109 = F_54 ( & V_86 , V_29 ) ;\r\nif ( V_109 < 0 ) {\r\nF_11 ( L_4 , V_109 ) ;\r\nreturn;\r\n}\r\nV_109 = F_55 ( & V_86 , V_84 , sizeof( V_84 ) ) ;\r\nif ( V_109 < 0 ) {\r\nF_11 ( L_5 , V_109 ) ;\r\nreturn;\r\n}\r\nF_27 ( V_2 , V_84 , sizeof( V_84 ) ) ;\r\nF_56 ( V_117 + V_14 ,\r\nV_134 |\r\nV_135 ) ;\r\nF_57 ( V_122 + V_14 ,\r\nF_58 ( 2 ) ,\r\n~ V_136 ) ;\r\nF_56 ( V_125 + V_14 ,\r\nV_137 ) ;\r\nF_4 ( V_138 + V_14 , 0x00FFFFFF ) ;\r\nF_4 ( V_139 + V_14 , 0x007FFFFF ) ;\r\nF_4 ( V_140 + V_14 , 0x00000001 ) ;\r\nF_4 ( V_141 + V_14 , 0x00000001 ) ;\r\nif ( F_30 ( V_6 ) )\r\nF_35 ( V_6 , V_12 -> V_15 -> V_111 , true ) ;\r\nelse\r\nF_37 ( V_6 , V_12 -> V_15 -> V_111 , true ) ;\r\n}\r\nvoid F_59 ( struct V_1 * V_2 , bool V_142 )\r\n{\r\nstruct V_10 * V_10 = F_3 ( V_2 ) ;\r\nstruct V_11 * V_12 = V_10 -> V_13 ;\r\nif ( ! V_12 || ! V_12 -> V_15 )\r\nreturn;\r\nif ( V_142 && V_12 -> V_15 -> V_110 )\r\nreturn;\r\nif ( ! V_142 && ! V_12 -> V_15 -> V_110 )\r\nreturn;\r\nV_12 -> V_15 -> V_110 = V_142 ;\r\nF_60 ( L_6 ,\r\nV_142 ? L_7 : L_8 , V_12 -> V_15 -> V_14 , V_10 -> V_143 ) ;\r\n}
