<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6E00/ip/hpm_qeiv2_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM6E00_2ip_2hpm__qeiv2__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_qeiv2_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2025 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_QEIV2_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_QEIV2_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span>    __RW uint32_t CR;                          <span class="comment">/* 0x0: Control register */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span>    __RW uint32_t PHCFG;                       <span class="comment">/* 0x4: Phase configure register */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span>    __RW uint32_t WDGCFG;                      <span class="comment">/* 0x8: Watchdog configure register */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span>    __RW uint32_t PHIDX;                       <span class="comment">/* 0xC: Phase index register */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span>    __RW uint32_t TRGOEN;                      <span class="comment">/* 0x10: Tigger output enable register */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span>    __RW uint32_t READEN;                      <span class="comment">/* 0x14: Read event enable register */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span>    __RW uint32_t ZCMP;                        <span class="comment">/* 0x18: Z comparator */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span>    __RW uint32_t PHCMP;                       <span class="comment">/* 0x1C: Phase comparator */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span>    __RW uint32_t SPDCMP;                      <span class="comment">/* 0x20: Speed comparator */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span>    __RW uint32_t DMAEN;                       <span class="comment">/* 0x24: DMA request enable register */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span>    __RW uint32_t SR;                          <span class="comment">/* 0x28: Status register */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span>    __RW uint32_t IRQEN;                       <span class="comment">/* 0x2C: Interrupt request register */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span>        __RW uint32_t Z;                       <span class="comment">/* 0x30: Z counter */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>        __R  uint32_t PH;                      <span class="comment">/* 0x34: Phase counter */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>        __RW uint32_t SPD;                     <span class="comment">/* 0x38: Speed counter */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>        __R  uint32_t TMR;                     <span class="comment">/* 0x3C: Timer counter */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="structQEIV2__Type.html#aad7df7e502ff98ad7ff7bb4caeb107b1">   30</a></span>    } COUNT[4];</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>    __R  uint8_t  RESERVED0[16];               <span class="comment">/* 0x70 - 0x7F: Reserved */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>    __RW uint32_t ZCMP2;                       <span class="comment">/* 0x80: Z comparator */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>    __RW uint32_t PHCMP2;                      <span class="comment">/* 0x84: Phase comparator */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>    __RW uint32_t SPDCMP2;                     <span class="comment">/* 0x88: Speed comparator */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>    __RW uint32_t MATCH_CFG;                   <span class="comment">/* 0x8C:  */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>    __RW uint32_t FILT_CFG[6];                 <span class="comment">/* 0x90 - 0xA4: A signal filter config */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>    __R  uint8_t  RESERVED1[88];               <span class="comment">/* 0xA8 - 0xFF: Reserved */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>    __RW uint32_t QEI_CFG;                     <span class="comment">/* 0x100: qei config register */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>    __R  uint8_t  RESERVED2[12];               <span class="comment">/* 0x104 - 0x10F: Reserved */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>    __RW uint32_t PULSE0_NUM;                  <span class="comment">/* 0x110: pulse0_num */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>    __RW uint32_t PULSE1_NUM;                  <span class="comment">/* 0x114: pulse1_num */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>    __R  uint32_t CYCLE0_CNT;                  <span class="comment">/* 0x118: cycle0_cnt */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>    __R  uint32_t CYCLE0PULSE_CNT;             <span class="comment">/* 0x11C: cycle0pulse_cnt */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>    __R  uint32_t CYCLE1_CNT;                  <span class="comment">/* 0x120: cycle1_cnt */</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>    __R  uint32_t CYCLE1PULSE_CNT;             <span class="comment">/* 0x124: cycle1pulse_cnt */</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>    __R  uint32_t CYCLE0_SNAP0;                <span class="comment">/* 0x128: cycle0_snap0 */</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>    __R  uint32_t CYCLE0_SNAP1;                <span class="comment">/* 0x12C: cycle0_snap1 */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>    __R  uint32_t CYCLE1_SNAP0;                <span class="comment">/* 0x130: cycle1_snap0 */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>    __R  uint32_t CYCLE1_SNAP1;                <span class="comment">/* 0x134: cycle1_snap1 */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>    __R  uint8_t  RESERVED3[8];                <span class="comment">/* 0x138 - 0x13F: Reserved */</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>    __RW uint32_t CYCLE0_NUM;                  <span class="comment">/* 0x140: cycle0_num */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>    __RW uint32_t CYCLE1_NUM;                  <span class="comment">/* 0x144: cycle1_num */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>    __R  uint32_t PULSE0_CNT;                  <span class="comment">/* 0x148: pulse0_cnt */</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>    __R  uint32_t PULSE0CYCLE_CNT;             <span class="comment">/* 0x14C: pulse0cycle_cnt */</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>    __R  uint32_t PULSE1_CNT;                  <span class="comment">/* 0x150: pulse1_cnt */</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>    __R  uint32_t PULSE1CYCLE_CNT;             <span class="comment">/* 0x154: pulse1cycle_cnt */</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>    __R  uint32_t PULSE0_SNAP0;                <span class="comment">/* 0x158: pulse0_snap0 */</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>    __R  uint32_t PULSE0CYCLE_SNAP0;           <span class="comment">/* 0x15C: pulse0cycle_snap0 */</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>    __R  uint32_t PULSE0_SNAP1;                <span class="comment">/* 0x160: pulse0_snap1 */</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>    __R  uint32_t PULSE0CYCLE_SNAP1;           <span class="comment">/* 0x164: pulse0cycle_snap1 */</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>    __R  uint32_t PULSE1_SNAP0;                <span class="comment">/* 0x168: pulse1_snap0 */</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>    __R  uint32_t PULSE1CYCLE_SNAP0;           <span class="comment">/* 0x16C: pulse1cycle_snap0 */</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>    __R  uint32_t PULSE1_SNAP1;                <span class="comment">/* 0x170: pulse1_snap1 */</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>    __R  uint32_t PULSE1CYCLE_SNAP1;           <span class="comment">/* 0x174: pulse1cycle_snap1 */</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>    __R  uint8_t  RESERVED4[104];              <span class="comment">/* 0x178 - 0x1DF: Reserved */</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="structQEIV2__Type.html#a398701d43df1eb1e9cf8b66a173f8e22">   66</a></span>    __R  uint32_t <a class="code hl_variable" href="structQEIV2__Type.html#a398701d43df1eb1e9cf8b66a173f8e22">TIMESTAMP</a>;                   <span class="comment">/* 0x1E0: timestamp */</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>    __R  uint8_t  <a class="code hl_variable" href="structQEIV2__Type.html#a2375f33ae759c9ef86e59876a34a7c36">RESERVED5</a>[12];               <span class="comment">/* 0x1E4 - 0x1EF: Reserved */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="structQEIV2__Type.html#a425d8490f6de235c0f7c80246f0b6165">   68</a></span>    __RW uint32_t <a class="code hl_variable" href="structQEIV2__Type.html#a425d8490f6de235c0f7c80246f0b6165">ADC_THRESHOLD</a>;               <span class="comment">/* 0x1F0: adc_threshold */</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>    __R  uint8_t  <a class="code hl_variable" href="structQEIV2__Type.html#af3413706f1371d1d4009cce8ed3db59c">RESERVED6</a>[12];               <span class="comment">/* 0x1F4 - 0x1FF: Reserved */</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>    __RW uint32_t <a class="code hl_variable" href="structQEIV2__Type.html#ade4263f987198472055c378943ad9a47">ADCX_CFG0</a>;                   <span class="comment">/* 0x200: adcx_cfg0 */</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>    __RW uint32_t <a class="code hl_variable" href="structQEIV2__Type.html#a54a3872b51b8e004137062fbc6a761ea">ADCX_CFG1</a>;                   <span class="comment">/* 0x204: adcx_cfg1 */</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>    __RW uint32_t <a class="code hl_variable" href="structQEIV2__Type.html#a047dc6527c596f394ead31d0fd69a3a4">ADCX_CFG2</a>;                   <span class="comment">/* 0x208: adcx_cfg2 */</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>    __R  uint8_t  <a class="code hl_variable" href="structQEIV2__Type.html#a6566b01816a91c4893cfc7174d72f700">RESERVED7</a>[4];                <span class="comment">/* 0x20C - 0x20F: Reserved */</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>    __RW uint32_t <a class="code hl_variable" href="structQEIV2__Type.html#adb549d3487bdebdf005bbf6f06e1367b">ADCY_CFG0</a>;                   <span class="comment">/* 0x210: adcy_cfg0 */</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>    __RW uint32_t <a class="code hl_variable" href="structQEIV2__Type.html#a6cacf4b616010b4dd0cbc519d20a298d">ADCY_CFG1</a>;                   <span class="comment">/* 0x214: adcy_cfg1 */</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>    __RW uint32_t <a class="code hl_variable" href="structQEIV2__Type.html#a7d96f352bc87af7ee7884c5d79a3e307">ADCY_CFG2</a>;                   <span class="comment">/* 0x218: adcy_cfg2 */</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>    __R  uint8_t  <a class="code hl_variable" href="structQEIV2__Type.html#a2f24419d377ca1c82e0f12246c751b6b">RESERVED8</a>[4];                <span class="comment">/* 0x21C - 0x21F: Reserved */</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>    __RW uint32_t <a class="code hl_variable" href="structQEIV2__Type.html#a90daacd4b8797b64f9006c6526abe22a">CAL_CFG</a>;                     <span class="comment">/* 0x220: cal_cfg */</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>    __R  uint8_t  <a class="code hl_variable" href="structQEIV2__Type.html#a38d5d5fc4d748a0e8b2b3486d7d77763">RESERVED9</a>[12];               <span class="comment">/* 0x224 - 0x22F: Reserved */</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>    __RW uint32_t <a class="code hl_variable" href="structQEIV2__Type.html#a337b5b931bd184ae405d3499595c765e">PHASE_PARAM</a>;                 <span class="comment">/* 0x230: phase_param */</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>    __R  uint8_t  <a class="code hl_variable" href="structQEIV2__Type.html#a0d0924e5940ab5789b33d04b19c8bc5e">RESERVED10</a>[4];               <span class="comment">/* 0x234 - 0x237: Reserved */</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>    __RW uint32_t <a class="code hl_variable" href="structQEIV2__Type.html#a569fa9c2f251cc52597a7c4deda0693d">POS_THRESHOLD</a>;               <span class="comment">/* 0x238: pos_threshold */</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="structQEIV2__Type.html#a63dafdc48444aff63dc149fc96e7f76a">   83</a></span>    __R  uint8_t  <a class="code hl_variable" href="structQEIV2__Type.html#a63dafdc48444aff63dc149fc96e7f76a">RESERVED11</a>[4];               <span class="comment">/* 0x23C - 0x23F: Reserved */</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>    __RW uint32_t <a class="code hl_variable" href="structQEIV2__Type.html#a8cdf6c2b2ecd8866d4ce0ea0d10d607a">UVW_POS</a>[6];                  <span class="comment">/* 0x240 - 0x254: uvw_pos0 */</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>    __RW uint32_t <a class="code hl_variable" href="structQEIV2__Type.html#a84b361a4f06c0f1e23ee0e2f4024e448">UVW_POS_CFG</a>[6];              <span class="comment">/* 0x258 - 0x26C: uvw_pos0_cfg */</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="structQEIV2__Type.html#ad7f7c5cce52c684d13cf5b4cd451d091">   86</a></span>    __R  uint8_t  <a class="code hl_variable" href="structQEIV2__Type.html#ad7f7c5cce52c684d13cf5b4cd451d091">RESERVED12</a>[16];              <span class="comment">/* 0x270 - 0x27F: Reserved */</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>    __RW uint32_t <a class="code hl_variable" href="structQEIV2__Type.html#a326ace66e5715add7f0db478f2e8f25d">PHASE_CNT</a>;                   <span class="comment">/* 0x280: phase_cnt */</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>    __W  uint32_t <a class="code hl_variable" href="structQEIV2__Type.html#aa56634dd2b66d84eb6abcbcfe301c03a">PHASE_UPDATE</a>;                <span class="comment">/* 0x284: phase_update */</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>    __RW uint32_t <a class="code hl_variable" href="structQEIV2__Type.html#a88e953c77410248e35a48b2aaa3085fd">POSITION</a>;                    <span class="comment">/* 0x288: position */</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>    __W  uint32_t <a class="code hl_variable" href="structQEIV2__Type.html#a419dbc66182c650b67c0e93b41188066">POSITION_UPDATE</a>;             <span class="comment">/* 0x28C: position_update */</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>    __R  uint32_t <a class="code hl_variable" href="structQEIV2__Type.html#a2fbc6dbb1bd68f32313d6381b2a5466e">ANGLE</a>;                       <span class="comment">/* 0x290: angle */</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>    __RW uint32_t <a class="code hl_variable" href="structQEIV2__Type.html#ab65db94f66f06c00bcf48c9c694fd91c">POS_TIMEOUT</a>;                 <span class="comment">/* 0x294: pos_timeout */</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>} <a class="code hl_struct" href="structQEIV2__Type.html">QEIV2_Type</a>;</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span> </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment">/* Bitfield definition for register: CR */</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">/*</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment"> * READ (WO)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment"> *</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment"> * 1- load phcnt, zcnt, spdcnt and tmrcnt into their read registers. Hardware auto-clear; read as 0</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment"> */</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#afab0f7ea9060b17a069cca2546a5991c">  102</a></span><span class="preprocessor">#define QEIV2_CR_READ_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ade86d74634852a1d46dcc835735846df">  103</a></span><span class="preprocessor">#define QEIV2_CR_READ_SHIFT (31U)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a976b7d6e665ac22c455fde0e7ac8d3a0">  104</a></span><span class="preprocessor">#define QEIV2_CR_READ_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_CR_READ_SHIFT) &amp; QEIV2_CR_READ_MASK)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a5857f0abb4e208c6c6dc38df368405a7">  105</a></span><span class="preprocessor">#define QEIV2_CR_READ_GET(x) (((uint32_t)(x) &amp; QEIV2_CR_READ_MASK) &gt;&gt; QEIV2_CR_READ_SHIFT)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">/*</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment"> * ZCNTCFG (RW)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment"> *</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment"> * 1- zcnt will increment when phcnt upcount to phmax, decrement when phcnt downcount to 0</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment"> * 0- zcnt will increment or decrement when Z input assert</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment"> */</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a8bdfe0cf36b4eae4fd62a7dd29af88a7">  113</a></span><span class="preprocessor">#define QEIV2_CR_ZCNTCFG_MASK (0x400000UL)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a3789dbf95f465f0ca0df63fb8b5b13a7">  114</a></span><span class="preprocessor">#define QEIV2_CR_ZCNTCFG_SHIFT (22U)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a1862284a789b8655381804cb8ffb376d">  115</a></span><span class="preprocessor">#define QEIV2_CR_ZCNTCFG_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_CR_ZCNTCFG_SHIFT) &amp; QEIV2_CR_ZCNTCFG_MASK)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a5b53c8c38cdaa364f2c98a5910b38500">  116</a></span><span class="preprocessor">#define QEIV2_CR_ZCNTCFG_GET(x) (((uint32_t)(x) &amp; QEIV2_CR_ZCNTCFG_MASK) &gt;&gt; QEIV2_CR_ZCNTCFG_SHIFT)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">/*</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment"> * PHCALIZ (RW)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment"> *</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment"> * 1- phcnt will set to phidx when Z input assert(for abz digital signsl)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment"> */</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aa69dd225213b72318e3991edcbbc86eb">  123</a></span><span class="preprocessor">#define QEIV2_CR_PHCALIZ_MASK (0x200000UL)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ada5ba589b839e5b0f553faf6a07b91d1">  124</a></span><span class="preprocessor">#define QEIV2_CR_PHCALIZ_SHIFT (21U)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ab67645778eb92e32a7dc1730a8bb607e">  125</a></span><span class="preprocessor">#define QEIV2_CR_PHCALIZ_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_CR_PHCALIZ_SHIFT) &amp; QEIV2_CR_PHCALIZ_MASK)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a69db38fc949a9fee1f48e50fdadce1e8">  126</a></span><span class="preprocessor">#define QEIV2_CR_PHCALIZ_GET(x) (((uint32_t)(x) &amp; QEIV2_CR_PHCALIZ_MASK) &gt;&gt; QEIV2_CR_PHCALIZ_SHIFT)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">/*</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment"> * Z_ONLY_EN (RW)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment"> *</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment"> * 1- phcnt will set to phidx when Z input assert(for xy analog signal and digital z, also need set phcaliz)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment"> */</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a5c14f841667df1880b4f428dc75ae228">  133</a></span><span class="preprocessor">#define QEIV2_CR_Z_ONLY_EN_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a570e2c9c5f2277d10476bde452a072c8">  134</a></span><span class="preprocessor">#define QEIV2_CR_Z_ONLY_EN_SHIFT (20U)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a339f50080ad16d73d2bddc049a3994dd">  135</a></span><span class="preprocessor">#define QEIV2_CR_Z_ONLY_EN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_CR_Z_ONLY_EN_SHIFT) &amp; QEIV2_CR_Z_ONLY_EN_MASK)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a96735500bccaf81fc410aa0a1adc09f4">  136</a></span><span class="preprocessor">#define QEIV2_CR_Z_ONLY_EN_GET(x) (((uint32_t)(x) &amp; QEIV2_CR_Z_ONLY_EN_MASK) &gt;&gt; QEIV2_CR_Z_ONLY_EN_SHIFT)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span> </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">/*</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment"> * H2FDIR0 (RW)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment"> *</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment"> */</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af919cd4063f10a0759477db2be63596d">  142</a></span><span class="preprocessor">#define QEIV2_CR_H2FDIR0_MASK (0x80000UL)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a97891d1d668e0b1d746f6b81498a39a7">  143</a></span><span class="preprocessor">#define QEIV2_CR_H2FDIR0_SHIFT (19U)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aeb2a68ae1a87d676bc9836daed8dcf7a">  144</a></span><span class="preprocessor">#define QEIV2_CR_H2FDIR0_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_CR_H2FDIR0_SHIFT) &amp; QEIV2_CR_H2FDIR0_MASK)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ab5719a32986ba30820cd109aad007369">  145</a></span><span class="preprocessor">#define QEIV2_CR_H2FDIR0_GET(x) (((uint32_t)(x) &amp; QEIV2_CR_H2FDIR0_MASK) &gt;&gt; QEIV2_CR_H2FDIR0_SHIFT)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span> </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">/*</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment"> * H2FDIR1 (RW)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment"> *</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment"> */</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a36681e6ce43476820a19f23018d25d74">  151</a></span><span class="preprocessor">#define QEIV2_CR_H2FDIR1_MASK (0x40000UL)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a059ca5165e7ecf0f647833b80a0e0097">  152</a></span><span class="preprocessor">#define QEIV2_CR_H2FDIR1_SHIFT (18U)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ace126e2e2622e5e1a443c56256e57151">  153</a></span><span class="preprocessor">#define QEIV2_CR_H2FDIR1_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_CR_H2FDIR1_SHIFT) &amp; QEIV2_CR_H2FDIR1_MASK)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a4809001bd38bd3eb320e8218d31226d3">  154</a></span><span class="preprocessor">#define QEIV2_CR_H2FDIR1_GET(x) (((uint32_t)(x) &amp; QEIV2_CR_H2FDIR1_MASK) &gt;&gt; QEIV2_CR_H2FDIR1_SHIFT)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">/*</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment"> * H2RDIR0 (RW)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment"> *</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment"> */</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#acc3fa41553fc9d546de45fc2d7cc7764">  160</a></span><span class="preprocessor">#define QEIV2_CR_H2RDIR0_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a2aed8ff30110908dd6419b408848c5de">  161</a></span><span class="preprocessor">#define QEIV2_CR_H2RDIR0_SHIFT (17U)</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a4f04e71fdc9fd5d073152de37a2c6ab6">  162</a></span><span class="preprocessor">#define QEIV2_CR_H2RDIR0_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_CR_H2RDIR0_SHIFT) &amp; QEIV2_CR_H2RDIR0_MASK)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a837200e61387fd84d85990a6422ab004">  163</a></span><span class="preprocessor">#define QEIV2_CR_H2RDIR0_GET(x) (((uint32_t)(x) &amp; QEIV2_CR_H2RDIR0_MASK) &gt;&gt; QEIV2_CR_H2RDIR0_SHIFT)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span> </div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">/*</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment"> * H2RDIR1 (RW)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment"> *</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment"> */</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a440f7f9106cbf5c21a4cff395d194d67">  169</a></span><span class="preprocessor">#define QEIV2_CR_H2RDIR1_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ae8cebba60dae40717384fd05f2d16550">  170</a></span><span class="preprocessor">#define QEIV2_CR_H2RDIR1_SHIFT (16U)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a26329819a7896237ca1b8f089f7666bd">  171</a></span><span class="preprocessor">#define QEIV2_CR_H2RDIR1_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_CR_H2RDIR1_SHIFT) &amp; QEIV2_CR_H2RDIR1_MASK)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#afe21b070ec5503842805f010b6e1fc77">  172</a></span><span class="preprocessor">#define QEIV2_CR_H2RDIR1_GET(x) (((uint32_t)(x) &amp; QEIV2_CR_H2RDIR1_MASK) &gt;&gt; QEIV2_CR_H2RDIR1_SHIFT)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span> </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment">/*</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment"> * PAUSEPOS (RW)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment"> *</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment"> * 1- pause position output valid when PAUSE assert</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment"> */</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a13833fc55aafe06211f8a8a8d3b32f7d">  179</a></span><span class="preprocessor">#define QEIV2_CR_PAUSEPOS_MASK (0x8000U)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aac6d2b782bbcd322c7784fa96aae605b">  180</a></span><span class="preprocessor">#define QEIV2_CR_PAUSEPOS_SHIFT (15U)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a88f54663ddc7be7b5c1ae4ff5b0895bf">  181</a></span><span class="preprocessor">#define QEIV2_CR_PAUSEPOS_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_CR_PAUSEPOS_SHIFT) &amp; QEIV2_CR_PAUSEPOS_MASK)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a2d1f666f2333d37f070e9e14aa31e94c">  182</a></span><span class="preprocessor">#define QEIV2_CR_PAUSEPOS_GET(x) (((uint32_t)(x) &amp; QEIV2_CR_PAUSEPOS_MASK) &gt;&gt; QEIV2_CR_PAUSEPOS_SHIFT)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">/*</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment"> * PAUSESPD (RW)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment"> *</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment"> * 1- pause spdcnt when PAUSE assert</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment"> */</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a4408d64a5c2ee2d5af3ab742cf673652">  189</a></span><span class="preprocessor">#define QEIV2_CR_PAUSESPD_MASK (0x4000U)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ae56a5a55cea71ed8d45e04229fb78176">  190</a></span><span class="preprocessor">#define QEIV2_CR_PAUSESPD_SHIFT (14U)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a7f434909ef1dcde39f2241a1311ffa56">  191</a></span><span class="preprocessor">#define QEIV2_CR_PAUSESPD_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_CR_PAUSESPD_SHIFT) &amp; QEIV2_CR_PAUSESPD_MASK)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a24868bc186ab8244793ff8e3f8f1c9e3">  192</a></span><span class="preprocessor">#define QEIV2_CR_PAUSESPD_GET(x) (((uint32_t)(x) &amp; QEIV2_CR_PAUSESPD_MASK) &gt;&gt; QEIV2_CR_PAUSESPD_SHIFT)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span> </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">/*</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment"> * PAUSEPH (RW)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment"> *</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment"> * 1- pause phcnt when PAUSE assert</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment"> */</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a2302bb5156bff335b37bc22165d6ab97">  199</a></span><span class="preprocessor">#define QEIV2_CR_PAUSEPH_MASK (0x2000U)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a7906d8b59942cc72e68efda7e8d59264">  200</a></span><span class="preprocessor">#define QEIV2_CR_PAUSEPH_SHIFT (13U)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a42fb613ce23d679fd2d6deb1356db364">  201</a></span><span class="preprocessor">#define QEIV2_CR_PAUSEPH_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_CR_PAUSEPH_SHIFT) &amp; QEIV2_CR_PAUSEPH_MASK)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ae5fed22adbdf04cffbf4c7d3c74b3c89">  202</a></span><span class="preprocessor">#define QEIV2_CR_PAUSEPH_GET(x) (((uint32_t)(x) &amp; QEIV2_CR_PAUSEPH_MASK) &gt;&gt; QEIV2_CR_PAUSEPH_SHIFT)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment">/*</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment"> * PAUSEZ (RW)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment"> *</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment"> * 1- pause zcnt when PAUSE assert</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"> */</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a0fad89a5e119ad6f5d30c8fbc7baa2fa">  209</a></span><span class="preprocessor">#define QEIV2_CR_PAUSEZ_MASK (0x1000U)</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af51e09a03759476c6a9e880a4c742b52">  210</a></span><span class="preprocessor">#define QEIV2_CR_PAUSEZ_SHIFT (12U)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#acb7320b1b25a99a099aad20aecf35ebb">  211</a></span><span class="preprocessor">#define QEIV2_CR_PAUSEZ_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_CR_PAUSEZ_SHIFT) &amp; QEIV2_CR_PAUSEZ_MASK)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a51009f1b272a1ee363931c9cead0d130">  212</a></span><span class="preprocessor">#define QEIV2_CR_PAUSEZ_GET(x) (((uint32_t)(x) &amp; QEIV2_CR_PAUSEZ_MASK) &gt;&gt; QEIV2_CR_PAUSEZ_SHIFT)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">/*</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment"> * HFDIR0 (RW)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment"> *</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment"> * 1- HOMEF will set at H rising edge when dir == 1 (negative rotation direction)</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"> */</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a939a59c3d11b0115aad771b117aaed09">  219</a></span><span class="preprocessor">#define QEIV2_CR_HFDIR0_MASK (0x800U)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aae2d8925d731c63a49994edd7e4302f6">  220</a></span><span class="preprocessor">#define QEIV2_CR_HFDIR0_SHIFT (11U)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a668f0fe617d505ac9e957cd6e4da4cd6">  221</a></span><span class="preprocessor">#define QEIV2_CR_HFDIR0_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_CR_HFDIR0_SHIFT) &amp; QEIV2_CR_HFDIR0_MASK)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a376f7ee7886f9080ed748ce8b5f42ef7">  222</a></span><span class="preprocessor">#define QEIV2_CR_HFDIR0_GET(x) (((uint32_t)(x) &amp; QEIV2_CR_HFDIR0_MASK) &gt;&gt; QEIV2_CR_HFDIR0_SHIFT)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span> </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">/*</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment"> * HFDIR1 (RW)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment"> *</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment"> * 1- HOMEF will set at H rising edge when dir == 0 (positive rotation direction)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment"> */</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a2e3685e5522e13829ab952a54caeb9e8">  229</a></span><span class="preprocessor">#define QEIV2_CR_HFDIR1_MASK (0x400U)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a5402eee400c3f99ae59ef6038e3c1a11">  230</a></span><span class="preprocessor">#define QEIV2_CR_HFDIR1_SHIFT (10U)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aeab93d49f12a10eb45a16512ebdc5fa9">  231</a></span><span class="preprocessor">#define QEIV2_CR_HFDIR1_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_CR_HFDIR1_SHIFT) &amp; QEIV2_CR_HFDIR1_MASK)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aeea865dc708907daf8eeaa8ab02a25e7">  232</a></span><span class="preprocessor">#define QEIV2_CR_HFDIR1_GET(x) (((uint32_t)(x) &amp; QEIV2_CR_HFDIR1_MASK) &gt;&gt; QEIV2_CR_HFDIR1_SHIFT)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span> </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment">/*</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment"> * HRDIR0 (RW)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment"> *</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment"> * 1- HOMEF will set at H falling edge when dir == 1 (negative rotation direction)</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment"> */</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a6984784bf1ded2cee22031422e8af5e3">  239</a></span><span class="preprocessor">#define QEIV2_CR_HRDIR0_MASK (0x200U)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a31ad26faf8167a2e26fd1923c790ac42">  240</a></span><span class="preprocessor">#define QEIV2_CR_HRDIR0_SHIFT (9U)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a807f779572c8495f573f4c5be3e7169d">  241</a></span><span class="preprocessor">#define QEIV2_CR_HRDIR0_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_CR_HRDIR0_SHIFT) &amp; QEIV2_CR_HRDIR0_MASK)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a51d4b89867b5c6d9c3ad1702b2e30db7">  242</a></span><span class="preprocessor">#define QEIV2_CR_HRDIR0_GET(x) (((uint32_t)(x) &amp; QEIV2_CR_HRDIR0_MASK) &gt;&gt; QEIV2_CR_HRDIR0_SHIFT)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span> </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment">/*</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment"> * HRDIR1 (RW)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment"> *</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment"> * 1- HOMEF will set at H falling edge when dir == 1 (positive rotation direction)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment"> */</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a6fcafde55730ed053d178a963ca4a844">  249</a></span><span class="preprocessor">#define QEIV2_CR_HRDIR1_MASK (0x100U)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a3e6db78ca5ae8fec557d984c2ccc03fb">  250</a></span><span class="preprocessor">#define QEIV2_CR_HRDIR1_SHIFT (8U)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a7f4d0b66bcb91640fea1ef66514e54fb">  251</a></span><span class="preprocessor">#define QEIV2_CR_HRDIR1_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_CR_HRDIR1_SHIFT) &amp; QEIV2_CR_HRDIR1_MASK)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af87fd37ba60076e326ab89efb2f38c63">  252</a></span><span class="preprocessor">#define QEIV2_CR_HRDIR1_GET(x) (((uint32_t)(x) &amp; QEIV2_CR_HRDIR1_MASK) &gt;&gt; QEIV2_CR_HRDIR1_SHIFT)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span> </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment">/*</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment"> * FAULTPOS (RW)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment"> *</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment"> */</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a81e428552ef28cbd7d0396247aa12359">  258</a></span><span class="preprocessor">#define QEIV2_CR_FAULTPOS_MASK (0x40U)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aabd6066983c1e53245f4d409c33fa18f">  259</a></span><span class="preprocessor">#define QEIV2_CR_FAULTPOS_SHIFT (6U)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a9d810937943c4afad7e21da84d7b7dcc">  260</a></span><span class="preprocessor">#define QEIV2_CR_FAULTPOS_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_CR_FAULTPOS_SHIFT) &amp; QEIV2_CR_FAULTPOS_MASK)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a9ba81dc9888d0166dba16e031dc20892">  261</a></span><span class="preprocessor">#define QEIV2_CR_FAULTPOS_GET(x) (((uint32_t)(x) &amp; QEIV2_CR_FAULTPOS_MASK) &gt;&gt; QEIV2_CR_FAULTPOS_SHIFT)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span> </div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment">/*</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment"> * SNAPEN (RW)</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment"> *</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment"> * 1- load phcnt, zcnt, spdcnt and tmrcnt into their snap registers when snapi input assert</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment"> */</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aa298dc91fb551b4c55b9019477cfe068">  268</a></span><span class="preprocessor">#define QEIV2_CR_SNAPEN_MASK (0x20U)</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#add1e9bb037444629fa61fc46ca93a5ba">  269</a></span><span class="preprocessor">#define QEIV2_CR_SNAPEN_SHIFT (5U)</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ac1f59d5006259b45ab970fcabb3b5184">  270</a></span><span class="preprocessor">#define QEIV2_CR_SNAPEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_CR_SNAPEN_SHIFT) &amp; QEIV2_CR_SNAPEN_MASK)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a057bc76291a29d5ce09b44249b920373">  271</a></span><span class="preprocessor">#define QEIV2_CR_SNAPEN_GET(x) (((uint32_t)(x) &amp; QEIV2_CR_SNAPEN_MASK) &gt;&gt; QEIV2_CR_SNAPEN_SHIFT)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span> </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment">/*</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment"> * RSTCNT (RW)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment"> *</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment"> * 1- reset zcnt, spdcnt and tmrcnt to 0. reset phcnt to phidx</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment"> */</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a9ace0adfd599a98e8fca4938f36a7186">  278</a></span><span class="preprocessor">#define QEIV2_CR_RSTCNT_MASK (0x10U)</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aacb7b4c660badde835eda0063fd8267e">  279</a></span><span class="preprocessor">#define QEIV2_CR_RSTCNT_SHIFT (4U)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a06543c70757cb29becd9a5fb7ae81494">  280</a></span><span class="preprocessor">#define QEIV2_CR_RSTCNT_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_CR_RSTCNT_SHIFT) &amp; QEIV2_CR_RSTCNT_MASK)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aa200fc8bb1a841af52b3b404b3d26684">  281</a></span><span class="preprocessor">#define QEIV2_CR_RSTCNT_GET(x) (((uint32_t)(x) &amp; QEIV2_CR_RSTCNT_MASK) &gt;&gt; QEIV2_CR_RSTCNT_SHIFT)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span> </div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment">/*</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment"> * RD_SEL (RW)</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment"> *</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment"> * define the width/counter value(affect width_match, width_match2, width_cur, timer_cur, width_read, timer_read,</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment"> * width_snap0,width_snap1, timer_snap0, timer_snap1)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment"> * 0 : same as hpm1000/500/500s;</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment"> * 1: use width for position; use timer for angle</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment"> */</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af81a1815d7701629fc39a8ca8bbb1f89">  291</a></span><span class="preprocessor">#define QEIV2_CR_RD_SEL_MASK (0x8U)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a21afd0b491977560aa810126eefaa8f8">  292</a></span><span class="preprocessor">#define QEIV2_CR_RD_SEL_SHIFT (3U)</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a9589d70b67e49f87835ba48f6c7b82be">  293</a></span><span class="preprocessor">#define QEIV2_CR_RD_SEL_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_CR_RD_SEL_SHIFT) &amp; QEIV2_CR_RD_SEL_MASK)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#adacefa48ce196e7a5dfe955d40dc05ff">  294</a></span><span class="preprocessor">#define QEIV2_CR_RD_SEL_GET(x) (((uint32_t)(x) &amp; QEIV2_CR_RD_SEL_MASK) &gt;&gt; QEIV2_CR_RD_SEL_SHIFT)</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span> </div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment">/*</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment"> * ENCTYP (RW)</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment"> *</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment"> * 000-abz; 001-pd; 010-ud; 011-UVW(hal)</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment"> * 100-single A; 101-single sin;  110: sin&amp;cos</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment"> */</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a63fb3b9fd8bc75c93af1440e480bbb14">  302</a></span><span class="preprocessor">#define QEIV2_CR_ENCTYP_MASK (0x7U)</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a70dde64fe87ec1d6677517b1d29ce0b6">  303</a></span><span class="preprocessor">#define QEIV2_CR_ENCTYP_SHIFT (0U)</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a70a8740ad5c8208a147b5af2725ed747">  304</a></span><span class="preprocessor">#define QEIV2_CR_ENCTYP_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_CR_ENCTYP_SHIFT) &amp; QEIV2_CR_ENCTYP_MASK)</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#acec11e571ea1a0eb656544e3d44482a2">  305</a></span><span class="preprocessor">#define QEIV2_CR_ENCTYP_GET(x) (((uint32_t)(x) &amp; QEIV2_CR_ENCTYP_MASK) &gt;&gt; QEIV2_CR_ENCTYP_SHIFT)</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span> </div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment">/* Bitfield definition for register: PHCFG */</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment">/*</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment"> * PHMAX (RW)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment"> *</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment"> * maximum phcnt number, phcnt will rollover to 0 when it upcount to phmax</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment"> */</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a843796f188cd9b895014d2bc85a0b136">  313</a></span><span class="preprocessor">#define QEIV2_PHCFG_PHMAX_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a3db4ee5505f063bc6cc487cd6a02f885">  314</a></span><span class="preprocessor">#define QEIV2_PHCFG_PHMAX_SHIFT (0U)</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a9a676f4634bbf52d924901c620d36182">  315</a></span><span class="preprocessor">#define QEIV2_PHCFG_PHMAX_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_PHCFG_PHMAX_SHIFT) &amp; QEIV2_PHCFG_PHMAX_MASK)</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ad7bfc05ce7b97f83f08f99ecc76dc2d4">  316</a></span><span class="preprocessor">#define QEIV2_PHCFG_PHMAX_GET(x) (((uint32_t)(x) &amp; QEIV2_PHCFG_PHMAX_MASK) &gt;&gt; QEIV2_PHCFG_PHMAX_SHIFT)</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span> </div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment">/* Bitfield definition for register: WDGCFG */</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment">/*</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment"> * WDGEN (RW)</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment"> *</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment"> * 1- enable wdog counter</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment"> */</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a025087259eeb65c4f8e3d9a26aa995d7">  324</a></span><span class="preprocessor">#define QEIV2_WDGCFG_WDGEN_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a56e32e28dd72582459649caa7e9618c6">  325</a></span><span class="preprocessor">#define QEIV2_WDGCFG_WDGEN_SHIFT (31U)</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ac7b7cbe57beb1d550a8c0f255d5639be">  326</a></span><span class="preprocessor">#define QEIV2_WDGCFG_WDGEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_WDGCFG_WDGEN_SHIFT) &amp; QEIV2_WDGCFG_WDGEN_MASK)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ace223b2e6af9769d44bf012d1e1a624b">  327</a></span><span class="preprocessor">#define QEIV2_WDGCFG_WDGEN_GET(x) (((uint32_t)(x) &amp; QEIV2_WDGCFG_WDGEN_MASK) &gt;&gt; QEIV2_WDGCFG_WDGEN_SHIFT)</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span> </div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment">/*</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment"> * WDOG_CFG (RW)</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment"> *</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment"> * define as stop if phase_cnt change is less than it</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment"> * if 0, then each change of phase_cnt will clear wdog counter;</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment"> * if 2, then phase_cnt change larger than 2 will clear wdog counter</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment"> */</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ab2e3ab1ef11f202611e9c789ac37aff7">  336</a></span><span class="preprocessor">#define QEIV2_WDGCFG_WDOG_CFG_MASK (0x70000000UL)</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a67c9e3b69cc7ae299161294b08221d33">  337</a></span><span class="preprocessor">#define QEIV2_WDGCFG_WDOG_CFG_SHIFT (28U)</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aa1afb40d0cb6b3a5c84fd25dfcbaaaba">  338</a></span><span class="preprocessor">#define QEIV2_WDGCFG_WDOG_CFG_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_WDGCFG_WDOG_CFG_SHIFT) &amp; QEIV2_WDGCFG_WDOG_CFG_MASK)</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#acb8a7d9ecf00acc47be604e09d757af6">  339</a></span><span class="preprocessor">#define QEIV2_WDGCFG_WDOG_CFG_GET(x) (((uint32_t)(x) &amp; QEIV2_WDGCFG_WDOG_CFG_MASK) &gt;&gt; QEIV2_WDGCFG_WDOG_CFG_SHIFT)</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span> </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment">/*</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment"> * WDGTO (RW)</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment"> *</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment"> * watch dog timeout value</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment"> */</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ad480674e1909bec5c2b0294fbe9d51af">  346</a></span><span class="preprocessor">#define QEIV2_WDGCFG_WDGTO_MASK (0xFFFFFFFUL)</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af5182e87e208f901464574ab4c9b76bd">  347</a></span><span class="preprocessor">#define QEIV2_WDGCFG_WDGTO_SHIFT (0U)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a4c034627056af984d744228518cbe461">  348</a></span><span class="preprocessor">#define QEIV2_WDGCFG_WDGTO_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_WDGCFG_WDGTO_SHIFT) &amp; QEIV2_WDGCFG_WDGTO_MASK)</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a17b80e7c1fba51bd886ee7227d114991">  349</a></span><span class="preprocessor">#define QEIV2_WDGCFG_WDGTO_GET(x) (((uint32_t)(x) &amp; QEIV2_WDGCFG_WDGTO_MASK) &gt;&gt; QEIV2_WDGCFG_WDGTO_SHIFT)</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span> </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment">/* Bitfield definition for register: PHIDX */</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment">/*</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment"> * PHIDX (RW)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment"> *</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment"> * phcnt reset value, phcnt will reset to phidx when phcaliz set to 1</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment"> */</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a0a5d42f01eb16f647c1f84a55ac80b2d">  357</a></span><span class="preprocessor">#define QEIV2_PHIDX_PHIDX_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ad524b2a0df6f1fbf88faca7a6b4f3fda">  358</a></span><span class="preprocessor">#define QEIV2_PHIDX_PHIDX_SHIFT (0U)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aea593c5fbbf1d09b192ab67236074b06">  359</a></span><span class="preprocessor">#define QEIV2_PHIDX_PHIDX_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_PHIDX_PHIDX_SHIFT) &amp; QEIV2_PHIDX_PHIDX_MASK)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a16d51753a1f7f04d7f66beb294f21906">  360</a></span><span class="preprocessor">#define QEIV2_PHIDX_PHIDX_GET(x) (((uint32_t)(x) &amp; QEIV2_PHIDX_PHIDX_MASK) &gt;&gt; QEIV2_PHIDX_PHIDX_SHIFT)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span> </div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment">/* Bitfield definition for register: TRGOEN */</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment">/*</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment"> * WDGFEN (RW)</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment"> *</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment"> * 1- enable trigger output when wdg flag set</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment"> */</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a7e36a519418301d382b31718b18c2ebc">  368</a></span><span class="preprocessor">#define QEIV2_TRGOEN_WDGFEN_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a2e3bd7332f7238e073955d412baec937">  369</a></span><span class="preprocessor">#define QEIV2_TRGOEN_WDGFEN_SHIFT (31U)</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a3a75647befaf0485ecaf24499cfff74c">  370</a></span><span class="preprocessor">#define QEIV2_TRGOEN_WDGFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_TRGOEN_WDGFEN_SHIFT) &amp; QEIV2_TRGOEN_WDGFEN_MASK)</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a76eedb089479c1fdf807a1910b42f9c3">  371</a></span><span class="preprocessor">#define QEIV2_TRGOEN_WDGFEN_GET(x) (((uint32_t)(x) &amp; QEIV2_TRGOEN_WDGFEN_MASK) &gt;&gt; QEIV2_TRGOEN_WDGFEN_SHIFT)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span> </div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment">/*</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment"> * HOMEFEN (RW)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment"> *</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment"> * 1- enable trigger output when homef flag set</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment"> */</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a4c7c4820672b10f9a1a337bbb9452c18">  378</a></span><span class="preprocessor">#define QEIV2_TRGOEN_HOMEFEN_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ac4e7b18d22fe0414ca699c59f96dd8e9">  379</a></span><span class="preprocessor">#define QEIV2_TRGOEN_HOMEFEN_SHIFT (30U)</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af77aa0a84eb9244b3b1e25d4a000a88c">  380</a></span><span class="preprocessor">#define QEIV2_TRGOEN_HOMEFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_TRGOEN_HOMEFEN_SHIFT) &amp; QEIV2_TRGOEN_HOMEFEN_MASK)</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a42ace1186ae11b6416ff28d7db33ac02">  381</a></span><span class="preprocessor">#define QEIV2_TRGOEN_HOMEFEN_GET(x) (((uint32_t)(x) &amp; QEIV2_TRGOEN_HOMEFEN_MASK) &gt;&gt; QEIV2_TRGOEN_HOMEFEN_SHIFT)</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span> </div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment">/*</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment"> * POSCMPFEN (RW)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment"> *</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment"> * 1- enable trigger output when poscmpf flag set</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment"> */</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a64001096c6a0ddf5c04efeaec63faf1c">  388</a></span><span class="preprocessor">#define QEIV2_TRGOEN_POSCMPFEN_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a505843f06c6e912c8d64b7c4db3200aa">  389</a></span><span class="preprocessor">#define QEIV2_TRGOEN_POSCMPFEN_SHIFT (29U)</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ad65f1d76a83a7fe27704d8ca484856d3">  390</a></span><span class="preprocessor">#define QEIV2_TRGOEN_POSCMPFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_TRGOEN_POSCMPFEN_SHIFT) &amp; QEIV2_TRGOEN_POSCMPFEN_MASK)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a43535470bf8e509eb3fa4c42a3d16290">  391</a></span><span class="preprocessor">#define QEIV2_TRGOEN_POSCMPFEN_GET(x) (((uint32_t)(x) &amp; QEIV2_TRGOEN_POSCMPFEN_MASK) &gt;&gt; QEIV2_TRGOEN_POSCMPFEN_SHIFT)</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span> </div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment">/*</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment"> * ZPHFEN (RW)</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment"> *</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment"> * 1- enable trigger output when zphf flag set</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment"> */</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a3c6ffebb9cb0dab05c211893e698f579">  398</a></span><span class="preprocessor">#define QEIV2_TRGOEN_ZPHFEN_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a7ff5ab1638a32d03f478a7996b554c14">  399</a></span><span class="preprocessor">#define QEIV2_TRGOEN_ZPHFEN_SHIFT (28U)</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aeabe2fffba1cfcb12c455241b3098d5e">  400</a></span><span class="preprocessor">#define QEIV2_TRGOEN_ZPHFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_TRGOEN_ZPHFEN_SHIFT) &amp; QEIV2_TRGOEN_ZPHFEN_MASK)</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a4bf024ff03d8aa09fd5dec44d1444515">  401</a></span><span class="preprocessor">#define QEIV2_TRGOEN_ZPHFEN_GET(x) (((uint32_t)(x) &amp; QEIV2_TRGOEN_ZPHFEN_MASK) &gt;&gt; QEIV2_TRGOEN_ZPHFEN_SHIFT)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span> </div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment">/*</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment"> * ZMISSFEN (RW)</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment"> *</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment"> */</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a331033884f0c9949cde77828ee8a76e2">  407</a></span><span class="preprocessor">#define QEIV2_TRGOEN_ZMISSFEN_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a38a1b93714c35b3d83aa15ebc1ef5a4e">  408</a></span><span class="preprocessor">#define QEIV2_TRGOEN_ZMISSFEN_SHIFT (27U)</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ab3e37b047fb5e6b8c619d7ba32ee6031">  409</a></span><span class="preprocessor">#define QEIV2_TRGOEN_ZMISSFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_TRGOEN_ZMISSFEN_SHIFT) &amp; QEIV2_TRGOEN_ZMISSFEN_MASK)</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a210513489272856542a083dff73e1048">  410</a></span><span class="preprocessor">#define QEIV2_TRGOEN_ZMISSFEN_GET(x) (((uint32_t)(x) &amp; QEIV2_TRGOEN_ZMISSFEN_MASK) &gt;&gt; QEIV2_TRGOEN_ZMISSFEN_SHIFT)</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span> </div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment">/*</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment"> * WIDTHTMFEN (RW)</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment"> *</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment"> */</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a3340f530f4371065b42053c4a0ca96b5">  416</a></span><span class="preprocessor">#define QEIV2_TRGOEN_WIDTHTMFEN_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a49298e6a2235598dc3f0e4d9f9842f63">  417</a></span><span class="preprocessor">#define QEIV2_TRGOEN_WIDTHTMFEN_SHIFT (26U)</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a814fd7181d12b2bdc5f858b91c130974">  418</a></span><span class="preprocessor">#define QEIV2_TRGOEN_WIDTHTMFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_TRGOEN_WIDTHTMFEN_SHIFT) &amp; QEIV2_TRGOEN_WIDTHTMFEN_MASK)</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a3caba8070185873d9c68e8f7edf23e50">  419</a></span><span class="preprocessor">#define QEIV2_TRGOEN_WIDTHTMFEN_GET(x) (((uint32_t)(x) &amp; QEIV2_TRGOEN_WIDTHTMFEN_MASK) &gt;&gt; QEIV2_TRGOEN_WIDTHTMFEN_SHIFT)</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span> </div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment">/*</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment"> * POS2CMPFEN (RW)</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment"> *</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment"> */</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a9ebab57e61b5e2fd4c9be4e7e5b759ea">  425</a></span><span class="preprocessor">#define QEIV2_TRGOEN_POS2CMPFEN_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a701ac8535b26cea2ef97c9054ef30cda">  426</a></span><span class="preprocessor">#define QEIV2_TRGOEN_POS2CMPFEN_SHIFT (25U)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af33d2d5996e087e997fd30081d2733f1">  427</a></span><span class="preprocessor">#define QEIV2_TRGOEN_POS2CMPFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_TRGOEN_POS2CMPFEN_SHIFT) &amp; QEIV2_TRGOEN_POS2CMPFEN_MASK)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ae273ebd557ba8ec35385504f7baa9676">  428</a></span><span class="preprocessor">#define QEIV2_TRGOEN_POS2CMPFEN_GET(x) (((uint32_t)(x) &amp; QEIV2_TRGOEN_POS2CMPFEN_MASK) &gt;&gt; QEIV2_TRGOEN_POS2CMPFEN_SHIFT)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span> </div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment">/*</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment"> * DIRCHGFEN (RW)</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment"> *</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment"> */</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a23e9ebe88fb4dd6fb4b24951aae69c52">  434</a></span><span class="preprocessor">#define QEIV2_TRGOEN_DIRCHGFEN_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ab27ea024d0048630663505fefefd48d1">  435</a></span><span class="preprocessor">#define QEIV2_TRGOEN_DIRCHGFEN_SHIFT (24U)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a983828a370b2d132159af3c45d31733a">  436</a></span><span class="preprocessor">#define QEIV2_TRGOEN_DIRCHGFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_TRGOEN_DIRCHGFEN_SHIFT) &amp; QEIV2_TRGOEN_DIRCHGFEN_MASK)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a30c28e9cfa735d720e9f89fcec8dd269">  437</a></span><span class="preprocessor">#define QEIV2_TRGOEN_DIRCHGFEN_GET(x) (((uint32_t)(x) &amp; QEIV2_TRGOEN_DIRCHGFEN_MASK) &gt;&gt; QEIV2_TRGOEN_DIRCHGFEN_SHIFT)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span> </div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment">/*</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment"> * CYCLE0FEN (RW)</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment"> *</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment"> */</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a689582ee234f6f5cb7e2746d6acc214e">  443</a></span><span class="preprocessor">#define QEIV2_TRGOEN_CYCLE0FEN_MASK (0x800000UL)</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#addd04bb9e317865173b03027cbf7904a">  444</a></span><span class="preprocessor">#define QEIV2_TRGOEN_CYCLE0FEN_SHIFT (23U)</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a001c848c0b26cd9ea5ba9e040555696f">  445</a></span><span class="preprocessor">#define QEIV2_TRGOEN_CYCLE0FEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_TRGOEN_CYCLE0FEN_SHIFT) &amp; QEIV2_TRGOEN_CYCLE0FEN_MASK)</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a9981ab45b9e02c420de1db27f570da45">  446</a></span><span class="preprocessor">#define QEIV2_TRGOEN_CYCLE0FEN_GET(x) (((uint32_t)(x) &amp; QEIV2_TRGOEN_CYCLE0FEN_MASK) &gt;&gt; QEIV2_TRGOEN_CYCLE0FEN_SHIFT)</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span> </div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment">/*</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment"> * CYCLE1FEN (RW)</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment"> *</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment"> */</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a200771dc00911260f7dc69b9a5a8f7bf">  452</a></span><span class="preprocessor">#define QEIV2_TRGOEN_CYCLE1FEN_MASK (0x400000UL)</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aa2ed2ef17218aac65eef9b730952e167">  453</a></span><span class="preprocessor">#define QEIV2_TRGOEN_CYCLE1FEN_SHIFT (22U)</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a447b503680cdc2100e67b454fb04794f">  454</a></span><span class="preprocessor">#define QEIV2_TRGOEN_CYCLE1FEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_TRGOEN_CYCLE1FEN_SHIFT) &amp; QEIV2_TRGOEN_CYCLE1FEN_MASK)</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a410f20874b42656d9e651193c70a0f5c">  455</a></span><span class="preprocessor">#define QEIV2_TRGOEN_CYCLE1FEN_GET(x) (((uint32_t)(x) &amp; QEIV2_TRGOEN_CYCLE1FEN_MASK) &gt;&gt; QEIV2_TRGOEN_CYCLE1FEN_SHIFT)</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span> </div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment">/*</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment"> * PULSE0FEN (RW)</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment"> *</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment"> */</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aa113975056d5a45fab1ddd2f3de50dbf">  461</a></span><span class="preprocessor">#define QEIV2_TRGOEN_PULSE0FEN_MASK (0x200000UL)</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a6c7c46abb865d71104cca2560c5a7e91">  462</a></span><span class="preprocessor">#define QEIV2_TRGOEN_PULSE0FEN_SHIFT (21U)</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a3d4fbb89136e9b61179a010fa0c1adb8">  463</a></span><span class="preprocessor">#define QEIV2_TRGOEN_PULSE0FEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_TRGOEN_PULSE0FEN_SHIFT) &amp; QEIV2_TRGOEN_PULSE0FEN_MASK)</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a77e469b87edba628ed6587e786991322">  464</a></span><span class="preprocessor">#define QEIV2_TRGOEN_PULSE0FEN_GET(x) (((uint32_t)(x) &amp; QEIV2_TRGOEN_PULSE0FEN_MASK) &gt;&gt; QEIV2_TRGOEN_PULSE0FEN_SHIFT)</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span> </div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment">/*</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment"> * PULSE1FEN (RW)</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment"> *</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment"> */</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a2e224416ab195543c980b89efd300c2d">  470</a></span><span class="preprocessor">#define QEIV2_TRGOEN_PULSE1FEN_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ad85121a1d1d35e3e12c04996d448fec5">  471</a></span><span class="preprocessor">#define QEIV2_TRGOEN_PULSE1FEN_SHIFT (20U)</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a6679bbf37e79d4b3fffb7139a1e7ed5c">  472</a></span><span class="preprocessor">#define QEIV2_TRGOEN_PULSE1FEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_TRGOEN_PULSE1FEN_SHIFT) &amp; QEIV2_TRGOEN_PULSE1FEN_MASK)</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a86ca9811cfcd8dedb82d5f2743ed7f66">  473</a></span><span class="preprocessor">#define QEIV2_TRGOEN_PULSE1FEN_GET(x) (((uint32_t)(x) &amp; QEIV2_TRGOEN_PULSE1FEN_MASK) &gt;&gt; QEIV2_TRGOEN_PULSE1FEN_SHIFT)</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span> </div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="comment">/*</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="comment"> * HOME2FEN (RW)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment"> *</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment"> */</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a409d165b924b670d5ecc017765b2294b">  479</a></span><span class="preprocessor">#define QEIV2_TRGOEN_HOME2FEN_MASK (0x80000UL)</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a1a41aa257838ab6af43f9a9788db86fe">  480</a></span><span class="preprocessor">#define QEIV2_TRGOEN_HOME2FEN_SHIFT (19U)</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a45016ad5678d81bc366eb4d63902041f">  481</a></span><span class="preprocessor">#define QEIV2_TRGOEN_HOME2FEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_TRGOEN_HOME2FEN_SHIFT) &amp; QEIV2_TRGOEN_HOME2FEN_MASK)</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ac164c07a80c0b5e34f477787eb800e3c">  482</a></span><span class="preprocessor">#define QEIV2_TRGOEN_HOME2FEN_GET(x) (((uint32_t)(x) &amp; QEIV2_TRGOEN_HOME2FEN_MASK) &gt;&gt; QEIV2_TRGOEN_HOME2FEN_SHIFT)</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span> </div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment">/*</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment"> * FAULTFEN (RW)</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment"> *</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment"> */</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a435b417ce3cd1a4bc182ddcc8adfb70e">  488</a></span><span class="preprocessor">#define QEIV2_TRGOEN_FAULTFEN_MASK (0x40000UL)</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a96d2634dfcb3de3abab1b5772c809229">  489</a></span><span class="preprocessor">#define QEIV2_TRGOEN_FAULTFEN_SHIFT (18U)</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ae3f61781c5c8009d1c188c883b08f4c3">  490</a></span><span class="preprocessor">#define QEIV2_TRGOEN_FAULTFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_TRGOEN_FAULTFEN_SHIFT) &amp; QEIV2_TRGOEN_FAULTFEN_MASK)</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af7e19c18d7830d72d5131c9c9b990b55">  491</a></span><span class="preprocessor">#define QEIV2_TRGOEN_FAULTFEN_GET(x) (((uint32_t)(x) &amp; QEIV2_TRGOEN_FAULTFEN_MASK) &gt;&gt; QEIV2_TRGOEN_FAULTFEN_SHIFT)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span> </div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment">/* Bitfield definition for register: READEN */</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment">/*</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment"> * WDGFEN (RW)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment"> *</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment"> * 1- load counters to their read registers when wdg flag set</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment"> */</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aa515555cef6af84e4700b8dfa2610676">  499</a></span><span class="preprocessor">#define QEIV2_READEN_WDGFEN_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ad5486a6738340794d8c4d3615296aa4a">  500</a></span><span class="preprocessor">#define QEIV2_READEN_WDGFEN_SHIFT (31U)</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ab6e3fcd5be48b3365ec80e33a9330ea1">  501</a></span><span class="preprocessor">#define QEIV2_READEN_WDGFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_READEN_WDGFEN_SHIFT) &amp; QEIV2_READEN_WDGFEN_MASK)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ae05cc46d0fd7f5f4ed292b2b14ad81a9">  502</a></span><span class="preprocessor">#define QEIV2_READEN_WDGFEN_GET(x) (((uint32_t)(x) &amp; QEIV2_READEN_WDGFEN_MASK) &gt;&gt; QEIV2_READEN_WDGFEN_SHIFT)</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span> </div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="comment">/*</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="comment"> * HOMEFEN (RW)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment"> *</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment"> * 1- load counters to their read registers when homef flag set</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment"> */</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a68c65ca54e591e6dda27122abb2c2604">  509</a></span><span class="preprocessor">#define QEIV2_READEN_HOMEFEN_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a3d09b7e77e1555bfb288480dd833d810">  510</a></span><span class="preprocessor">#define QEIV2_READEN_HOMEFEN_SHIFT (30U)</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aa0cf7998e1b0468eb4555b243fb9fca3">  511</a></span><span class="preprocessor">#define QEIV2_READEN_HOMEFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_READEN_HOMEFEN_SHIFT) &amp; QEIV2_READEN_HOMEFEN_MASK)</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a5283a6fa19e9dceaab3c49aba7e032a7">  512</a></span><span class="preprocessor">#define QEIV2_READEN_HOMEFEN_GET(x) (((uint32_t)(x) &amp; QEIV2_READEN_HOMEFEN_MASK) &gt;&gt; QEIV2_READEN_HOMEFEN_SHIFT)</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span> </div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment">/*</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment"> * POSCMPFEN (RW)</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment"> *</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment"> * 1- load counters to their read registers when poscmpf flag set</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment"> */</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a54840b6833e9cd1f8a8ec4746af325c7">  519</a></span><span class="preprocessor">#define QEIV2_READEN_POSCMPFEN_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a10d2516f33cc1a3375155efaff8cf879">  520</a></span><span class="preprocessor">#define QEIV2_READEN_POSCMPFEN_SHIFT (29U)</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#acacfe70599bdc8316e48d79ef4195dc9">  521</a></span><span class="preprocessor">#define QEIV2_READEN_POSCMPFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_READEN_POSCMPFEN_SHIFT) &amp; QEIV2_READEN_POSCMPFEN_MASK)</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a7eb52ad4e195ae8dd51f4474af769bc7">  522</a></span><span class="preprocessor">#define QEIV2_READEN_POSCMPFEN_GET(x) (((uint32_t)(x) &amp; QEIV2_READEN_POSCMPFEN_MASK) &gt;&gt; QEIV2_READEN_POSCMPFEN_SHIFT)</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span> </div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment">/*</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment"> * ZPHFEN (RW)</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment"> *</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment"> * 1- load counters to their read registers when zphf flag set</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment"> */</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a7c170b21a42dd36f255b89f2923cf7f6">  529</a></span><span class="preprocessor">#define QEIV2_READEN_ZPHFEN_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a71ea155e2f7ebda16645a74c995c6bcf">  530</a></span><span class="preprocessor">#define QEIV2_READEN_ZPHFEN_SHIFT (28U)</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aba160e9a212e9fb84048874f7256c979">  531</a></span><span class="preprocessor">#define QEIV2_READEN_ZPHFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_READEN_ZPHFEN_SHIFT) &amp; QEIV2_READEN_ZPHFEN_MASK)</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aae341a205c3f55119e92734fc3c5bd81">  532</a></span><span class="preprocessor">#define QEIV2_READEN_ZPHFEN_GET(x) (((uint32_t)(x) &amp; QEIV2_READEN_ZPHFEN_MASK) &gt;&gt; QEIV2_READEN_ZPHFEN_SHIFT)</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span> </div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment">/*</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment"> * ZMISSFEN (RW)</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment"> *</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment"> */</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a9aea21e88823e157cbee563a5d9f6c18">  538</a></span><span class="preprocessor">#define QEIV2_READEN_ZMISSFEN_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aa8c370193869fc59e09fc361ecc9ee82">  539</a></span><span class="preprocessor">#define QEIV2_READEN_ZMISSFEN_SHIFT (27U)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a2fca10b38f371867025bae686cd7b853">  540</a></span><span class="preprocessor">#define QEIV2_READEN_ZMISSFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_READEN_ZMISSFEN_SHIFT) &amp; QEIV2_READEN_ZMISSFEN_MASK)</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af21c3cdb7db639437f03b89b7ac880c4">  541</a></span><span class="preprocessor">#define QEIV2_READEN_ZMISSFEN_GET(x) (((uint32_t)(x) &amp; QEIV2_READEN_ZMISSFEN_MASK) &gt;&gt; QEIV2_READEN_ZMISSFEN_SHIFT)</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span> </div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment">/*</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment"> * WIDTHTMFEN (RW)</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment"> *</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment"> */</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a1ce083f067771795d8afcce624172aa4">  547</a></span><span class="preprocessor">#define QEIV2_READEN_WIDTHTMFEN_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af5774b9aabf406f8837127377d15bbf7">  548</a></span><span class="preprocessor">#define QEIV2_READEN_WIDTHTMFEN_SHIFT (26U)</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a8d9216c4fb17429e486f3825288ba4fa">  549</a></span><span class="preprocessor">#define QEIV2_READEN_WIDTHTMFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_READEN_WIDTHTMFEN_SHIFT) &amp; QEIV2_READEN_WIDTHTMFEN_MASK)</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a0b9f75b5583ab6ee74faea759238743a">  550</a></span><span class="preprocessor">#define QEIV2_READEN_WIDTHTMFEN_GET(x) (((uint32_t)(x) &amp; QEIV2_READEN_WIDTHTMFEN_MASK) &gt;&gt; QEIV2_READEN_WIDTHTMFEN_SHIFT)</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span> </div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment">/*</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment"> * POS2CMPFEN (RW)</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment"> *</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment"> */</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a0ec98be50bd78a1dd247a548cd5d0fc6">  556</a></span><span class="preprocessor">#define QEIV2_READEN_POS2CMPFEN_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a5ed36eaabf1456fbe2a738e72ebb6233">  557</a></span><span class="preprocessor">#define QEIV2_READEN_POS2CMPFEN_SHIFT (25U)</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a0c388a6a7b3600a640b68654299f9c2a">  558</a></span><span class="preprocessor">#define QEIV2_READEN_POS2CMPFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_READEN_POS2CMPFEN_SHIFT) &amp; QEIV2_READEN_POS2CMPFEN_MASK)</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a607804dc78facc31bfbefc63311d7fdf">  559</a></span><span class="preprocessor">#define QEIV2_READEN_POS2CMPFEN_GET(x) (((uint32_t)(x) &amp; QEIV2_READEN_POS2CMPFEN_MASK) &gt;&gt; QEIV2_READEN_POS2CMPFEN_SHIFT)</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span> </div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment">/*</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment"> * DIRCHGFEN (RW)</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment"> *</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment"> */</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aca2e4fa39ae2c50c41b6ed73d5c3b67b">  565</a></span><span class="preprocessor">#define QEIV2_READEN_DIRCHGFEN_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a6352fbe664e68d0b2749223bb2836076">  566</a></span><span class="preprocessor">#define QEIV2_READEN_DIRCHGFEN_SHIFT (24U)</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ac2c2ff5b74c31763a69bdb95e85a6832">  567</a></span><span class="preprocessor">#define QEIV2_READEN_DIRCHGFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_READEN_DIRCHGFEN_SHIFT) &amp; QEIV2_READEN_DIRCHGFEN_MASK)</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ae799c108788e228c71b79af3ed36f0db">  568</a></span><span class="preprocessor">#define QEIV2_READEN_DIRCHGFEN_GET(x) (((uint32_t)(x) &amp; QEIV2_READEN_DIRCHGFEN_MASK) &gt;&gt; QEIV2_READEN_DIRCHGFEN_SHIFT)</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span> </div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment">/*</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment"> * CYCLE0FEN (RW)</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment"> *</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment"> */</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aed83d81d16b48b5b8877c82392ab0175">  574</a></span><span class="preprocessor">#define QEIV2_READEN_CYCLE0FEN_MASK (0x800000UL)</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#add5982c95b47d0ab112ba7ad63061cb4">  575</a></span><span class="preprocessor">#define QEIV2_READEN_CYCLE0FEN_SHIFT (23U)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aa5493cabfd1530be53df769fac83be60">  576</a></span><span class="preprocessor">#define QEIV2_READEN_CYCLE0FEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_READEN_CYCLE0FEN_SHIFT) &amp; QEIV2_READEN_CYCLE0FEN_MASK)</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a0b2f26173d9c963f25668d97f716ec39">  577</a></span><span class="preprocessor">#define QEIV2_READEN_CYCLE0FEN_GET(x) (((uint32_t)(x) &amp; QEIV2_READEN_CYCLE0FEN_MASK) &gt;&gt; QEIV2_READEN_CYCLE0FEN_SHIFT)</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span> </div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment">/*</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment"> * CYCLE1FEN (RW)</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment"> *</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment"> */</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ab4f74811c6791f1969557ea106e7bbe8">  583</a></span><span class="preprocessor">#define QEIV2_READEN_CYCLE1FEN_MASK (0x400000UL)</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a86e9c29fd08cd87bf0f186dd10efd3f0">  584</a></span><span class="preprocessor">#define QEIV2_READEN_CYCLE1FEN_SHIFT (22U)</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a25b7daf7e12934374b26a982e176ceef">  585</a></span><span class="preprocessor">#define QEIV2_READEN_CYCLE1FEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_READEN_CYCLE1FEN_SHIFT) &amp; QEIV2_READEN_CYCLE1FEN_MASK)</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aff54d8c5a78d4cb10d9b8684eabc859a">  586</a></span><span class="preprocessor">#define QEIV2_READEN_CYCLE1FEN_GET(x) (((uint32_t)(x) &amp; QEIV2_READEN_CYCLE1FEN_MASK) &gt;&gt; QEIV2_READEN_CYCLE1FEN_SHIFT)</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span> </div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment">/*</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment"> * PULSE0FEN (RW)</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment"> *</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="comment"> */</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a63a70c2029615bb51ec9b5a852d7eeaf">  592</a></span><span class="preprocessor">#define QEIV2_READEN_PULSE0FEN_MASK (0x200000UL)</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a66d7e0013b17c80160cc908c79f74ea3">  593</a></span><span class="preprocessor">#define QEIV2_READEN_PULSE0FEN_SHIFT (21U)</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a0f70cd4f6d916936dce066d5aa06e084">  594</a></span><span class="preprocessor">#define QEIV2_READEN_PULSE0FEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_READEN_PULSE0FEN_SHIFT) &amp; QEIV2_READEN_PULSE0FEN_MASK)</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#afb659390c78b01d0c64a230ceb316ed7">  595</a></span><span class="preprocessor">#define QEIV2_READEN_PULSE0FEN_GET(x) (((uint32_t)(x) &amp; QEIV2_READEN_PULSE0FEN_MASK) &gt;&gt; QEIV2_READEN_PULSE0FEN_SHIFT)</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span> </div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment">/*</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment"> * PULSE1FEN (RW)</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="comment"> *</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment"> */</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a750bf300312f179230fd2d31a5edc458">  601</a></span><span class="preprocessor">#define QEIV2_READEN_PULSE1FEN_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ad5b112de4452aa3bfc2824375dae33fc">  602</a></span><span class="preprocessor">#define QEIV2_READEN_PULSE1FEN_SHIFT (20U)</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a53ce40b1e7c3d428c4ffe0e8f2510ca4">  603</a></span><span class="preprocessor">#define QEIV2_READEN_PULSE1FEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_READEN_PULSE1FEN_SHIFT) &amp; QEIV2_READEN_PULSE1FEN_MASK)</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a703b98bde188babd83d7a00195fbc96a">  604</a></span><span class="preprocessor">#define QEIV2_READEN_PULSE1FEN_GET(x) (((uint32_t)(x) &amp; QEIV2_READEN_PULSE1FEN_MASK) &gt;&gt; QEIV2_READEN_PULSE1FEN_SHIFT)</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span> </div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment">/*</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment"> * HOME2FEN (RW)</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment"> *</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment"> */</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ae7fcc34a6b2677fe314592530fc8b497">  610</a></span><span class="preprocessor">#define QEIV2_READEN_HOME2FEN_MASK (0x80000UL)</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a287aeaf7d5f55e0de4d2791c29ff6bab">  611</a></span><span class="preprocessor">#define QEIV2_READEN_HOME2FEN_SHIFT (19U)</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a4ce75806064c35a0fea6e6a42fd941df">  612</a></span><span class="preprocessor">#define QEIV2_READEN_HOME2FEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_READEN_HOME2FEN_SHIFT) &amp; QEIV2_READEN_HOME2FEN_MASK)</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a8c5247d9e9f87a27eec4e7f3512eca1a">  613</a></span><span class="preprocessor">#define QEIV2_READEN_HOME2FEN_GET(x) (((uint32_t)(x) &amp; QEIV2_READEN_HOME2FEN_MASK) &gt;&gt; QEIV2_READEN_HOME2FEN_SHIFT)</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span> </div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment">/*</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment"> * FAULTFEN (RW)</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment"> *</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="comment"> */</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af9ded0fbd5aa75428b1157db4e3d96f5">  619</a></span><span class="preprocessor">#define QEIV2_READEN_FAULTFEN_MASK (0x40000UL)</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a9dcc764ab295fc1d7b86c4eb8ca3358e">  620</a></span><span class="preprocessor">#define QEIV2_READEN_FAULTFEN_SHIFT (18U)</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af9af95d31f7c492d2991d23b60d328f1">  621</a></span><span class="preprocessor">#define QEIV2_READEN_FAULTFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_READEN_FAULTFEN_SHIFT) &amp; QEIV2_READEN_FAULTFEN_MASK)</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ae7d42edac29fe0efef96eafde1113cca">  622</a></span><span class="preprocessor">#define QEIV2_READEN_FAULTFEN_GET(x) (((uint32_t)(x) &amp; QEIV2_READEN_FAULTFEN_MASK) &gt;&gt; QEIV2_READEN_FAULTFEN_SHIFT)</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span> </div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment">/* Bitfield definition for register: ZCMP */</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment">/*</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment"> * ZCMP (RW)</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment"> *</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment"> * zcnt postion compare value</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment"> */</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a2468f6934f211c81e8843c6e9831ec64">  630</a></span><span class="preprocessor">#define QEIV2_ZCMP_ZCMP_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ac9a7c474ab09418ad3028fa30d8e76d9">  631</a></span><span class="preprocessor">#define QEIV2_ZCMP_ZCMP_SHIFT (0U)</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aba30f072ec04fe50dcb9e6e576de605f">  632</a></span><span class="preprocessor">#define QEIV2_ZCMP_ZCMP_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_ZCMP_ZCMP_SHIFT) &amp; QEIV2_ZCMP_ZCMP_MASK)</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af58d4a8b116948a5526ba4937676838d">  633</a></span><span class="preprocessor">#define QEIV2_ZCMP_ZCMP_GET(x) (((uint32_t)(x) &amp; QEIV2_ZCMP_ZCMP_MASK) &gt;&gt; QEIV2_ZCMP_ZCMP_SHIFT)</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span> </div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment">/* Bitfield definition for register: PHCMP */</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment">/*</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment"> * PHCMP (RW)</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment"> *</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment"> * phcnt position compare value</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment"> */</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a8df1e0227dd50b1a2a01a84ea3e5c30c">  641</a></span><span class="preprocessor">#define QEIV2_PHCMP_PHCMP_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a5b535717867de99f2278668e43523958">  642</a></span><span class="preprocessor">#define QEIV2_PHCMP_PHCMP_SHIFT (0U)</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a6ba64b106a5dbacb059fc92ed4a37554">  643</a></span><span class="preprocessor">#define QEIV2_PHCMP_PHCMP_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_PHCMP_PHCMP_SHIFT) &amp; QEIV2_PHCMP_PHCMP_MASK)</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#afb8403792b0affdc448bf058c1b3282f">  644</a></span><span class="preprocessor">#define QEIV2_PHCMP_PHCMP_GET(x) (((uint32_t)(x) &amp; QEIV2_PHCMP_PHCMP_MASK) &gt;&gt; QEIV2_PHCMP_PHCMP_SHIFT)</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span> </div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="comment">/* Bitfield definition for register: SPDCMP */</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="comment">/*</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="comment"> * SPDCMP (RW)</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="comment"> *</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment"> * spdcnt position compare value</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment"> */</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ad9d1d9a5a08f4472a6b065cbbd591b68">  652</a></span><span class="preprocessor">#define QEIV2_SPDCMP_SPDCMP_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a7e2d4088729651ea8f5e803e9849441b">  653</a></span><span class="preprocessor">#define QEIV2_SPDCMP_SPDCMP_SHIFT (0U)</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a75c0b702fd0e0e62defe2b4eb0e6d8fe">  654</a></span><span class="preprocessor">#define QEIV2_SPDCMP_SPDCMP_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_SPDCMP_SPDCMP_SHIFT) &amp; QEIV2_SPDCMP_SPDCMP_MASK)</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aedd36672f36a4dd1e23150c52dc46448">  655</a></span><span class="preprocessor">#define QEIV2_SPDCMP_SPDCMP_GET(x) (((uint32_t)(x) &amp; QEIV2_SPDCMP_SPDCMP_MASK) &gt;&gt; QEIV2_SPDCMP_SPDCMP_SHIFT)</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span> </div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment">/* Bitfield definition for register: DMAEN */</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment">/*</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment"> * WDGFEN (RW)</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="comment"> *</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="comment"> * 1- generate dma request when wdg flag set</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="comment"> */</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ad5f608dfc3fd4a24a831b6471133d558">  663</a></span><span class="preprocessor">#define QEIV2_DMAEN_WDGFEN_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ab55ceb92750eaaaeae4aa31cb51910af">  664</a></span><span class="preprocessor">#define QEIV2_DMAEN_WDGFEN_SHIFT (31U)</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a3514e3f4185c170bfee3fb495116d768">  665</a></span><span class="preprocessor">#define QEIV2_DMAEN_WDGFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_DMAEN_WDGFEN_SHIFT) &amp; QEIV2_DMAEN_WDGFEN_MASK)</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ad9ac80e2a264413bfca653c2e39a79d6">  666</a></span><span class="preprocessor">#define QEIV2_DMAEN_WDGFEN_GET(x) (((uint32_t)(x) &amp; QEIV2_DMAEN_WDGFEN_MASK) &gt;&gt; QEIV2_DMAEN_WDGFEN_SHIFT)</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span> </div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment">/*</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment"> * HOMEFEN (RW)</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment"> *</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment"> * 1- generate dma request when homef flag set</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="comment"> */</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a808d3829eb0162a5acce010f07ddb4f8">  673</a></span><span class="preprocessor">#define QEIV2_DMAEN_HOMEFEN_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aab4de103a470e45e6665c8c5f9ed289c">  674</a></span><span class="preprocessor">#define QEIV2_DMAEN_HOMEFEN_SHIFT (30U)</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a92cd7e2cfefa037dbd36fd2b1122db00">  675</a></span><span class="preprocessor">#define QEIV2_DMAEN_HOMEFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_DMAEN_HOMEFEN_SHIFT) &amp; QEIV2_DMAEN_HOMEFEN_MASK)</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a939b8d8a80c0a6b9cb64f6b8300ba684">  676</a></span><span class="preprocessor">#define QEIV2_DMAEN_HOMEFEN_GET(x) (((uint32_t)(x) &amp; QEIV2_DMAEN_HOMEFEN_MASK) &gt;&gt; QEIV2_DMAEN_HOMEFEN_SHIFT)</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span> </div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment">/*</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment"> * POSCMPFEN (RW)</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="comment"> *</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment"> * 1- generate dma request when poscmpf flag set</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment"> */</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a6a100dd7d9a7c3484da2275a89441987">  683</a></span><span class="preprocessor">#define QEIV2_DMAEN_POSCMPFEN_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#adb54aa17e4a5c3c296a1aadd87e2b404">  684</a></span><span class="preprocessor">#define QEIV2_DMAEN_POSCMPFEN_SHIFT (29U)</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ae27e6090d6592ae6b4aea9f07fe026ca">  685</a></span><span class="preprocessor">#define QEIV2_DMAEN_POSCMPFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_DMAEN_POSCMPFEN_SHIFT) &amp; QEIV2_DMAEN_POSCMPFEN_MASK)</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ae6d44a06941d417f46c754c0e1fe9c65">  686</a></span><span class="preprocessor">#define QEIV2_DMAEN_POSCMPFEN_GET(x) (((uint32_t)(x) &amp; QEIV2_DMAEN_POSCMPFEN_MASK) &gt;&gt; QEIV2_DMAEN_POSCMPFEN_SHIFT)</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span> </div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment">/*</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment"> * ZPHFEN (RW)</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment"> *</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment"> * 1- generate dma request when zphf flag set</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment"> */</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a8d1f4e6483070f69f4cb64850c0e33ee">  693</a></span><span class="preprocessor">#define QEIV2_DMAEN_ZPHFEN_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ab5ee0699e505fd57dd5df5afe35a12f7">  694</a></span><span class="preprocessor">#define QEIV2_DMAEN_ZPHFEN_SHIFT (28U)</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a8b87bed3ce974020a2b8ff966436b1ac">  695</a></span><span class="preprocessor">#define QEIV2_DMAEN_ZPHFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_DMAEN_ZPHFEN_SHIFT) &amp; QEIV2_DMAEN_ZPHFEN_MASK)</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a882b3563ebbfc1217b24bc4c9e16e304">  696</a></span><span class="preprocessor">#define QEIV2_DMAEN_ZPHFEN_GET(x) (((uint32_t)(x) &amp; QEIV2_DMAEN_ZPHFEN_MASK) &gt;&gt; QEIV2_DMAEN_ZPHFEN_SHIFT)</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span> </div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment">/*</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="comment"> * ZMISSFEN (RW)</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="comment"> *</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="comment"> */</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#afed61e333072376e238f5fae4ce7e6fb">  702</a></span><span class="preprocessor">#define QEIV2_DMAEN_ZMISSFEN_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a67a00ba0e69426ba1ec8bd2ffb6affec">  703</a></span><span class="preprocessor">#define QEIV2_DMAEN_ZMISSFEN_SHIFT (27U)</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a80329eb44bac47e34c9a5351d50842a7">  704</a></span><span class="preprocessor">#define QEIV2_DMAEN_ZMISSFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_DMAEN_ZMISSFEN_SHIFT) &amp; QEIV2_DMAEN_ZMISSFEN_MASK)</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a588919ae177b71cf8977ad17473dbbae">  705</a></span><span class="preprocessor">#define QEIV2_DMAEN_ZMISSFEN_GET(x) (((uint32_t)(x) &amp; QEIV2_DMAEN_ZMISSFEN_MASK) &gt;&gt; QEIV2_DMAEN_ZMISSFEN_SHIFT)</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span> </div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="comment">/*</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="comment"> * WIDTHTMFEN (RW)</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="comment"> *</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="comment"> */</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a0f1616179ac035028f13ee2095534dff">  711</a></span><span class="preprocessor">#define QEIV2_DMAEN_WIDTHTMFEN_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a15a003259317422b21f2aedaf5e199a6">  712</a></span><span class="preprocessor">#define QEIV2_DMAEN_WIDTHTMFEN_SHIFT (26U)</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ac22e2b08cb88c7ef752ebfdeeb1ed359">  713</a></span><span class="preprocessor">#define QEIV2_DMAEN_WIDTHTMFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_DMAEN_WIDTHTMFEN_SHIFT) &amp; QEIV2_DMAEN_WIDTHTMFEN_MASK)</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a056c8cc7f19086e7a867fa5c9ad9cee8">  714</a></span><span class="preprocessor">#define QEIV2_DMAEN_WIDTHTMFEN_GET(x) (((uint32_t)(x) &amp; QEIV2_DMAEN_WIDTHTMFEN_MASK) &gt;&gt; QEIV2_DMAEN_WIDTHTMFEN_SHIFT)</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span> </div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment">/*</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="comment"> * POS2CMPFEN (RW)</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="comment"> *</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="comment"> */</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aa3aa5fc54de936c99a139f6e61627497">  720</a></span><span class="preprocessor">#define QEIV2_DMAEN_POS2CMPFEN_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ab2324b282ea230f15ecb78f4dd4a8e42">  721</a></span><span class="preprocessor">#define QEIV2_DMAEN_POS2CMPFEN_SHIFT (25U)</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ac85547492c49e44dd990ad89408293e2">  722</a></span><span class="preprocessor">#define QEIV2_DMAEN_POS2CMPFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_DMAEN_POS2CMPFEN_SHIFT) &amp; QEIV2_DMAEN_POS2CMPFEN_MASK)</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aec7f8fe30a859cbf3e371ac484ed28c4">  723</a></span><span class="preprocessor">#define QEIV2_DMAEN_POS2CMPFEN_GET(x) (((uint32_t)(x) &amp; QEIV2_DMAEN_POS2CMPFEN_MASK) &gt;&gt; QEIV2_DMAEN_POS2CMPFEN_SHIFT)</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span> </div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment">/*</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment"> * DIRCHGFEN (RW)</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment"> *</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="comment"> */</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a732e2514aca5a01fcb97818bc1a5c2fc">  729</a></span><span class="preprocessor">#define QEIV2_DMAEN_DIRCHGFEN_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a25f9ee0277a985d75a425c4bab9067fa">  730</a></span><span class="preprocessor">#define QEIV2_DMAEN_DIRCHGFEN_SHIFT (24U)</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a90288252894320a11c8244c76a244659">  731</a></span><span class="preprocessor">#define QEIV2_DMAEN_DIRCHGFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_DMAEN_DIRCHGFEN_SHIFT) &amp; QEIV2_DMAEN_DIRCHGFEN_MASK)</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#acee72b25291f180a7a079b772fd372d0">  732</a></span><span class="preprocessor">#define QEIV2_DMAEN_DIRCHGFEN_GET(x) (((uint32_t)(x) &amp; QEIV2_DMAEN_DIRCHGFEN_MASK) &gt;&gt; QEIV2_DMAEN_DIRCHGFEN_SHIFT)</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span> </div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="comment">/*</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="comment"> * CYCLE0FEN (RW)</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment"> *</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment"> */</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af597104ebff41eb16a4b0f7ca6a51700">  738</a></span><span class="preprocessor">#define QEIV2_DMAEN_CYCLE0FEN_MASK (0x800000UL)</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a51fa3c4188022ab836f425f5d0d5dd1c">  739</a></span><span class="preprocessor">#define QEIV2_DMAEN_CYCLE0FEN_SHIFT (23U)</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#abaa969b996dce07000abf3f98a39fee4">  740</a></span><span class="preprocessor">#define QEIV2_DMAEN_CYCLE0FEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_DMAEN_CYCLE0FEN_SHIFT) &amp; QEIV2_DMAEN_CYCLE0FEN_MASK)</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#acf369b966e7baadd5e42404c0ce843b5">  741</a></span><span class="preprocessor">#define QEIV2_DMAEN_CYCLE0FEN_GET(x) (((uint32_t)(x) &amp; QEIV2_DMAEN_CYCLE0FEN_MASK) &gt;&gt; QEIV2_DMAEN_CYCLE0FEN_SHIFT)</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span> </div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="comment">/*</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="comment"> * CYCLE1FEN (RW)</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="comment"> *</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="comment"> */</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a80c68cc10bdc8dd3a5ce5c46a237a389">  747</a></span><span class="preprocessor">#define QEIV2_DMAEN_CYCLE1FEN_MASK (0x400000UL)</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a7379123d9bf81e5ab8511562c59549a4">  748</a></span><span class="preprocessor">#define QEIV2_DMAEN_CYCLE1FEN_SHIFT (22U)</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a7277247beb338bcfe9b77c4feadca742">  749</a></span><span class="preprocessor">#define QEIV2_DMAEN_CYCLE1FEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_DMAEN_CYCLE1FEN_SHIFT) &amp; QEIV2_DMAEN_CYCLE1FEN_MASK)</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aba338407bd296a5bbad0b4672d459819">  750</a></span><span class="preprocessor">#define QEIV2_DMAEN_CYCLE1FEN_GET(x) (((uint32_t)(x) &amp; QEIV2_DMAEN_CYCLE1FEN_MASK) &gt;&gt; QEIV2_DMAEN_CYCLE1FEN_SHIFT)</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span> </div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="comment">/*</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="comment"> * PULSE0FEN (RW)</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="comment"> *</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="comment"> */</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a8992fb068aeef867b990072692b18dec">  756</a></span><span class="preprocessor">#define QEIV2_DMAEN_PULSE0FEN_MASK (0x200000UL)</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a1457e413f2628fa4a1c27023bb11fa7d">  757</a></span><span class="preprocessor">#define QEIV2_DMAEN_PULSE0FEN_SHIFT (21U)</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a481caf290e9bf77488d907d8b94315b5">  758</a></span><span class="preprocessor">#define QEIV2_DMAEN_PULSE0FEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_DMAEN_PULSE0FEN_SHIFT) &amp; QEIV2_DMAEN_PULSE0FEN_MASK)</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aadc3ebb8c3e2a24663df2d50b94cb49f">  759</a></span><span class="preprocessor">#define QEIV2_DMAEN_PULSE0FEN_GET(x) (((uint32_t)(x) &amp; QEIV2_DMAEN_PULSE0FEN_MASK) &gt;&gt; QEIV2_DMAEN_PULSE0FEN_SHIFT)</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span> </div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="comment">/*</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="comment"> * PULSE1FEN (RW)</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment"> *</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="comment"> */</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a2abc9285e1e2316913da14f1965fbb13">  765</a></span><span class="preprocessor">#define QEIV2_DMAEN_PULSE1FEN_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ade31f8b6056a6cae709ceea3c97b8b30">  766</a></span><span class="preprocessor">#define QEIV2_DMAEN_PULSE1FEN_SHIFT (20U)</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a024c83cb20029d95447c993a28542be0">  767</a></span><span class="preprocessor">#define QEIV2_DMAEN_PULSE1FEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_DMAEN_PULSE1FEN_SHIFT) &amp; QEIV2_DMAEN_PULSE1FEN_MASK)</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a2b2d72b378ead0c94ee39144653d375b">  768</a></span><span class="preprocessor">#define QEIV2_DMAEN_PULSE1FEN_GET(x) (((uint32_t)(x) &amp; QEIV2_DMAEN_PULSE1FEN_MASK) &gt;&gt; QEIV2_DMAEN_PULSE1FEN_SHIFT)</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span> </div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="comment">/*</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="comment"> * HOME2FEN (RW)</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="comment"> *</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment"> */</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a407d275dcfac84507e5e8ad21b2427aa">  774</a></span><span class="preprocessor">#define QEIV2_DMAEN_HOME2FEN_MASK (0x80000UL)</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a1c5dd1a6979ba8d2c3daffa567908a8b">  775</a></span><span class="preprocessor">#define QEIV2_DMAEN_HOME2FEN_SHIFT (19U)</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a2300fa05cb9841bb5702710a515f84c7">  776</a></span><span class="preprocessor">#define QEIV2_DMAEN_HOME2FEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_DMAEN_HOME2FEN_SHIFT) &amp; QEIV2_DMAEN_HOME2FEN_MASK)</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a216fbeebea749d32afbf90676104f0f8">  777</a></span><span class="preprocessor">#define QEIV2_DMAEN_HOME2FEN_GET(x) (((uint32_t)(x) &amp; QEIV2_DMAEN_HOME2FEN_MASK) &gt;&gt; QEIV2_DMAEN_HOME2FEN_SHIFT)</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span> </div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="comment">/*</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="comment"> * FAULTFEN (RW)</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment"> *</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment"> */</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aa4de3456e80bc8f822c39f85bf534fc0">  783</a></span><span class="preprocessor">#define QEIV2_DMAEN_FAULTFEN_MASK (0x40000UL)</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a3977b20e41d657835ffa046165c98a3e">  784</a></span><span class="preprocessor">#define QEIV2_DMAEN_FAULTFEN_SHIFT (18U)</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a7862ff4c560cb7e2492e644e80e6cfe8">  785</a></span><span class="preprocessor">#define QEIV2_DMAEN_FAULTFEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_DMAEN_FAULTFEN_SHIFT) &amp; QEIV2_DMAEN_FAULTFEN_MASK)</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aa7b757e047685625e2531ebf1d215070">  786</a></span><span class="preprocessor">#define QEIV2_DMAEN_FAULTFEN_GET(x) (((uint32_t)(x) &amp; QEIV2_DMAEN_FAULTFEN_MASK) &gt;&gt; QEIV2_DMAEN_FAULTFEN_SHIFT)</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span> </div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="comment">/* Bitfield definition for register: SR */</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment">/*</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment"> * WDGF (RW)</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="comment"> *</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment"> * watchdog flag</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="comment"> */</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a32d7ccbfddd9e043273ed6356d401018">  794</a></span><span class="preprocessor">#define QEIV2_SR_WDGF_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a5a1150d4412ea1e43f310410e325116b">  795</a></span><span class="preprocessor">#define QEIV2_SR_WDGF_SHIFT (31U)</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a3ce004e7e1d0a6659bf5e27b4c71d44a">  796</a></span><span class="preprocessor">#define QEIV2_SR_WDGF_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_SR_WDGF_SHIFT) &amp; QEIV2_SR_WDGF_MASK)</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a4542b3af8868cbcdbc848a2f4c745547">  797</a></span><span class="preprocessor">#define QEIV2_SR_WDGF_GET(x) (((uint32_t)(x) &amp; QEIV2_SR_WDGF_MASK) &gt;&gt; QEIV2_SR_WDGF_SHIFT)</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span> </div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="comment">/*</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="comment"> * HOMEF (RW)</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="comment"> *</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="comment"> * home flag</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="comment"> */</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a53f4a4a4e2a2a934285c900f65f76963">  804</a></span><span class="preprocessor">#define QEIV2_SR_HOMEF_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a3a4acc5361a7f4082147e713f37649b4">  805</a></span><span class="preprocessor">#define QEIV2_SR_HOMEF_SHIFT (30U)</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a7227ba8005426882978352bc5609804c">  806</a></span><span class="preprocessor">#define QEIV2_SR_HOMEF_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_SR_HOMEF_SHIFT) &amp; QEIV2_SR_HOMEF_MASK)</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a64361b6825dfc83158d0dbb8fc9253be">  807</a></span><span class="preprocessor">#define QEIV2_SR_HOMEF_GET(x) (((uint32_t)(x) &amp; QEIV2_SR_HOMEF_MASK) &gt;&gt; QEIV2_SR_HOMEF_SHIFT)</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span> </div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="comment">/*</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span><span class="comment"> * POSCMPF (RW)</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="comment"> *</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="comment"> * postion compare match flag</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="comment"> */</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ab97576ab2311c0d95887a28385c7448f">  814</a></span><span class="preprocessor">#define QEIV2_SR_POSCMPF_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aed009f57db2756973ff58a11f3f87ba9">  815</a></span><span class="preprocessor">#define QEIV2_SR_POSCMPF_SHIFT (29U)</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a16111ac8be69a2cd1fa4c9ee3cd694c7">  816</a></span><span class="preprocessor">#define QEIV2_SR_POSCMPF_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_SR_POSCMPF_SHIFT) &amp; QEIV2_SR_POSCMPF_MASK)</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aa721f885e4d80eee7e0e402b5227e4bc">  817</a></span><span class="preprocessor">#define QEIV2_SR_POSCMPF_GET(x) (((uint32_t)(x) &amp; QEIV2_SR_POSCMPF_MASK) &gt;&gt; QEIV2_SR_POSCMPF_SHIFT)</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span> </div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="comment">/*</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="comment"> * ZPHF (RW)</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="comment"> *</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="comment"> * z input flag</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="comment"> */</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#afa1c199c4ce1196f298321b47ebce8dc">  824</a></span><span class="preprocessor">#define QEIV2_SR_ZPHF_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a86e8c8031806935d54811fa66ef30b2f">  825</a></span><span class="preprocessor">#define QEIV2_SR_ZPHF_SHIFT (28U)</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a85487ef4652566414cb8352721c360df">  826</a></span><span class="preprocessor">#define QEIV2_SR_ZPHF_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_SR_ZPHF_SHIFT) &amp; QEIV2_SR_ZPHF_MASK)</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a9a0e4f1820000b698cdfdc1d7f3a381d">  827</a></span><span class="preprocessor">#define QEIV2_SR_ZPHF_GET(x) (((uint32_t)(x) &amp; QEIV2_SR_ZPHF_MASK) &gt;&gt; QEIV2_SR_ZPHF_SHIFT)</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span> </div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="comment">/*</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="comment"> * ZMISSF (RW)</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="comment"> *</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="comment"> */</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a0470f78d47fc898a35bc4092aa7eea91">  833</a></span><span class="preprocessor">#define QEIV2_SR_ZMISSF_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a957a4e5483e2ddf815aaac5701530013">  834</a></span><span class="preprocessor">#define QEIV2_SR_ZMISSF_SHIFT (27U)</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a1acc8d390546fc3bc9f0900052176a98">  835</a></span><span class="preprocessor">#define QEIV2_SR_ZMISSF_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_SR_ZMISSF_SHIFT) &amp; QEIV2_SR_ZMISSF_MASK)</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a230829b00bdee591ad9bbae7c4dc8c03">  836</a></span><span class="preprocessor">#define QEIV2_SR_ZMISSF_GET(x) (((uint32_t)(x) &amp; QEIV2_SR_ZMISSF_MASK) &gt;&gt; QEIV2_SR_ZMISSF_SHIFT)</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span> </div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="comment">/*</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="comment"> * WIDTHTMF (RW)</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span><span class="comment"> *</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span><span class="comment"> */</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ae76b540f17c721c0639e541ca541f1dc">  842</a></span><span class="preprocessor">#define QEIV2_SR_WIDTHTMF_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a6fac307fa857fa95707d7c3e05a1092f">  843</a></span><span class="preprocessor">#define QEIV2_SR_WIDTHTMF_SHIFT (26U)</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a67ac8587e48a67c8d9ac75cdf2d64aad">  844</a></span><span class="preprocessor">#define QEIV2_SR_WIDTHTMF_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_SR_WIDTHTMF_SHIFT) &amp; QEIV2_SR_WIDTHTMF_MASK)</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a182bbe96eac2437eb1de5423b11bd424">  845</a></span><span class="preprocessor">#define QEIV2_SR_WIDTHTMF_GET(x) (((uint32_t)(x) &amp; QEIV2_SR_WIDTHTMF_MASK) &gt;&gt; QEIV2_SR_WIDTHTMF_SHIFT)</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span> </div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="comment">/*</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="comment"> * POS2CMPF (RW)</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="comment"> *</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="comment"> */</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ad961f507d0d945944629d170e40d22a0">  851</a></span><span class="preprocessor">#define QEIV2_SR_POS2CMPF_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a5121996b66fda349a45369462e2d12a6">  852</a></span><span class="preprocessor">#define QEIV2_SR_POS2CMPF_SHIFT (25U)</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af4063080ea29173091db805a712ea860">  853</a></span><span class="preprocessor">#define QEIV2_SR_POS2CMPF_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_SR_POS2CMPF_SHIFT) &amp; QEIV2_SR_POS2CMPF_MASK)</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a864ab4240b832965c4fbdce6ba090e88">  854</a></span><span class="preprocessor">#define QEIV2_SR_POS2CMPF_GET(x) (((uint32_t)(x) &amp; QEIV2_SR_POS2CMPF_MASK) &gt;&gt; QEIV2_SR_POS2CMPF_SHIFT)</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span> </div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="comment">/*</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="comment"> * DIRCHGF (RW)</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="comment"> *</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="comment"> */</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a8e05e0e80d59bf0aca412ad8722defe9">  860</a></span><span class="preprocessor">#define QEIV2_SR_DIRCHGF_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#afa2ac4dd3f7375e699f0dcb7341d173f">  861</a></span><span class="preprocessor">#define QEIV2_SR_DIRCHGF_SHIFT (24U)</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a6800f4093e9037b208f92e61f8ac6e4a">  862</a></span><span class="preprocessor">#define QEIV2_SR_DIRCHGF_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_SR_DIRCHGF_SHIFT) &amp; QEIV2_SR_DIRCHGF_MASK)</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ac05043eef211252d0c3a4905d364fc98">  863</a></span><span class="preprocessor">#define QEIV2_SR_DIRCHGF_GET(x) (((uint32_t)(x) &amp; QEIV2_SR_DIRCHGF_MASK) &gt;&gt; QEIV2_SR_DIRCHGF_SHIFT)</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span> </div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span><span class="comment">/*</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><span class="comment"> * CYCLE0F (RW)</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span><span class="comment"> *</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="comment"> */</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aefff6817c34095ce050dc007b22dcb28">  869</a></span><span class="preprocessor">#define QEIV2_SR_CYCLE0F_MASK (0x800000UL)</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a4c713a94e7d54442b006f05a1f3116fc">  870</a></span><span class="preprocessor">#define QEIV2_SR_CYCLE0F_SHIFT (23U)</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a91d1b12695dce82025bf930ebcd0cbf5">  871</a></span><span class="preprocessor">#define QEIV2_SR_CYCLE0F_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_SR_CYCLE0F_SHIFT) &amp; QEIV2_SR_CYCLE0F_MASK)</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ae5369d452eb82bd429581c549073d118">  872</a></span><span class="preprocessor">#define QEIV2_SR_CYCLE0F_GET(x) (((uint32_t)(x) &amp; QEIV2_SR_CYCLE0F_MASK) &gt;&gt; QEIV2_SR_CYCLE0F_SHIFT)</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span> </div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="comment">/*</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span><span class="comment"> * CYCLE1F (RW)</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span><span class="comment"> *</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="comment"> */</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a0679b3bed3699879bcc80026a2dcb69a">  878</a></span><span class="preprocessor">#define QEIV2_SR_CYCLE1F_MASK (0x400000UL)</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ac11010e44b14e5be54dc322c6d2c4e5d">  879</a></span><span class="preprocessor">#define QEIV2_SR_CYCLE1F_SHIFT (22U)</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a026cce774e1114f39038103b62ee43b9">  880</a></span><span class="preprocessor">#define QEIV2_SR_CYCLE1F_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_SR_CYCLE1F_SHIFT) &amp; QEIV2_SR_CYCLE1F_MASK)</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a48be6e7991e355f55c454ff9db332281">  881</a></span><span class="preprocessor">#define QEIV2_SR_CYCLE1F_GET(x) (((uint32_t)(x) &amp; QEIV2_SR_CYCLE1F_MASK) &gt;&gt; QEIV2_SR_CYCLE1F_SHIFT)</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span> </div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="comment">/*</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment"> * PULSE0F (RW)</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="comment"> *</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="comment"> */</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a33b0927610d5ab42b2f60dc1d8817441">  887</a></span><span class="preprocessor">#define QEIV2_SR_PULSE0F_MASK (0x200000UL)</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a41f75c2db7e0b51e847efe04c442b225">  888</a></span><span class="preprocessor">#define QEIV2_SR_PULSE0F_SHIFT (21U)</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af972ca1540a89e7c43dfcbbf7bdce1cf">  889</a></span><span class="preprocessor">#define QEIV2_SR_PULSE0F_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_SR_PULSE0F_SHIFT) &amp; QEIV2_SR_PULSE0F_MASK)</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a0daa5d9d22f66aa7f208c9e5ccdba23f">  890</a></span><span class="preprocessor">#define QEIV2_SR_PULSE0F_GET(x) (((uint32_t)(x) &amp; QEIV2_SR_PULSE0F_MASK) &gt;&gt; QEIV2_SR_PULSE0F_SHIFT)</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span> </div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="comment">/*</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="comment"> * PULSE1F (RW)</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="comment"> *</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="comment"> */</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#abb0a3eba113a2dd2f2010cc4899eb900">  896</a></span><span class="preprocessor">#define QEIV2_SR_PULSE1F_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a46aade4dd922ffae6142395f121d2c1a">  897</a></span><span class="preprocessor">#define QEIV2_SR_PULSE1F_SHIFT (20U)</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af1e4b6f573a6e07fea2115ba99c84daa">  898</a></span><span class="preprocessor">#define QEIV2_SR_PULSE1F_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_SR_PULSE1F_SHIFT) &amp; QEIV2_SR_PULSE1F_MASK)</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ac162c54bf01862b3d43bda9dc79c8199">  899</a></span><span class="preprocessor">#define QEIV2_SR_PULSE1F_GET(x) (((uint32_t)(x) &amp; QEIV2_SR_PULSE1F_MASK) &gt;&gt; QEIV2_SR_PULSE1F_SHIFT)</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span> </div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="comment">/*</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="comment"> * HOME2F (RW)</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="comment"> *</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="comment"> */</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#acff85232f8d91f4a0e96c3a4cefa9eca">  905</a></span><span class="preprocessor">#define QEIV2_SR_HOME2F_MASK (0x80000UL)</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af9755c094b52af023643380316a9b685">  906</a></span><span class="preprocessor">#define QEIV2_SR_HOME2F_SHIFT (19U)</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a31d121cbeb3e7f4ac8f226ca49af1365">  907</a></span><span class="preprocessor">#define QEIV2_SR_HOME2F_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_SR_HOME2F_SHIFT) &amp; QEIV2_SR_HOME2F_MASK)</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aec32ab00dade42db0ce1209b91490d3a">  908</a></span><span class="preprocessor">#define QEIV2_SR_HOME2F_GET(x) (((uint32_t)(x) &amp; QEIV2_SR_HOME2F_MASK) &gt;&gt; QEIV2_SR_HOME2F_SHIFT)</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span> </div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="comment">/*</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="comment"> * FAULTF (RW)</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="comment"> *</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span><span class="comment"> */</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a8f6a90e2a9accc46a8b50c6d3395d290">  914</a></span><span class="preprocessor">#define QEIV2_SR_FAULTF_MASK (0x40000UL)</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a6ea3b77c47593bd546ebdfeea677956e">  915</a></span><span class="preprocessor">#define QEIV2_SR_FAULTF_SHIFT (18U)</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a55dd42e01e1f83a2986072608e11b5e4">  916</a></span><span class="preprocessor">#define QEIV2_SR_FAULTF_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_SR_FAULTF_SHIFT) &amp; QEIV2_SR_FAULTF_MASK)</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af9efa9f7a29eac38e45f2326de229858">  917</a></span><span class="preprocessor">#define QEIV2_SR_FAULTF_GET(x) (((uint32_t)(x) &amp; QEIV2_SR_FAULTF_MASK) &gt;&gt; QEIV2_SR_FAULTF_SHIFT)</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span> </div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="comment">/* Bitfield definition for register: IRQEN */</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="comment">/*</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="comment"> * WDGIE (RW)</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="comment"> *</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="comment"> * 1- generate interrupt when wdg flag set</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="comment"> */</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a4daa4effc1ddceadee3015f63d09d304">  925</a></span><span class="preprocessor">#define QEIV2_IRQEN_WDGIE_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aef1ea9cf7ef794b2b53cb8567b454769">  926</a></span><span class="preprocessor">#define QEIV2_IRQEN_WDGIE_SHIFT (31U)</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a1362cba9e87761ff26618c04d68d9ffe">  927</a></span><span class="preprocessor">#define QEIV2_IRQEN_WDGIE_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_IRQEN_WDGIE_SHIFT) &amp; QEIV2_IRQEN_WDGIE_MASK)</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#afc47d7c7f8d5082fa8fbadf1512b8e7e">  928</a></span><span class="preprocessor">#define QEIV2_IRQEN_WDGIE_GET(x) (((uint32_t)(x) &amp; QEIV2_IRQEN_WDGIE_MASK) &gt;&gt; QEIV2_IRQEN_WDGIE_SHIFT)</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span> </div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="comment">/*</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="comment"> * HOMEIE (RW)</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="comment"> *</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="comment"> * 1- generate interrupt when homef flag set</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="comment"> */</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a24f345202d7c9b78254a6619aa1e889c">  935</a></span><span class="preprocessor">#define QEIV2_IRQEN_HOMEIE_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a7789572b0ae14d64ca281c16b6cf64c8">  936</a></span><span class="preprocessor">#define QEIV2_IRQEN_HOMEIE_SHIFT (30U)</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a3863d27f853574270a175e5251530b01">  937</a></span><span class="preprocessor">#define QEIV2_IRQEN_HOMEIE_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_IRQEN_HOMEIE_SHIFT) &amp; QEIV2_IRQEN_HOMEIE_MASK)</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af5da9ed39c8a170baa3b3c062272afa7">  938</a></span><span class="preprocessor">#define QEIV2_IRQEN_HOMEIE_GET(x) (((uint32_t)(x) &amp; QEIV2_IRQEN_HOMEIE_MASK) &gt;&gt; QEIV2_IRQEN_HOMEIE_SHIFT)</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span> </div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="comment">/*</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><span class="comment"> * POSCMPIE (RW)</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="comment"> *</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span><span class="comment"> * 1- generate interrupt when poscmpf flag set</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="comment"> */</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#abdda532987dab0d1bff1916b4006002b">  945</a></span><span class="preprocessor">#define QEIV2_IRQEN_POSCMPIE_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a287c99aebd9785eec46392b19bc3c11a">  946</a></span><span class="preprocessor">#define QEIV2_IRQEN_POSCMPIE_SHIFT (29U)</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a6210ee7df4ec6c9d8d14efd2eec8ab38">  947</a></span><span class="preprocessor">#define QEIV2_IRQEN_POSCMPIE_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_IRQEN_POSCMPIE_SHIFT) &amp; QEIV2_IRQEN_POSCMPIE_MASK)</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a5869085a88fe4a766151cae8c03ca38d">  948</a></span><span class="preprocessor">#define QEIV2_IRQEN_POSCMPIE_GET(x) (((uint32_t)(x) &amp; QEIV2_IRQEN_POSCMPIE_MASK) &gt;&gt; QEIV2_IRQEN_POSCMPIE_SHIFT)</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span> </div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="comment">/*</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="comment"> * ZPHIE (RW)</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="comment"> *</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="comment"> * 1- generate interrupt when zphf flag set</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span><span class="comment"> */</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af834248f93871906c313a1d6409ac94d">  955</a></span><span class="preprocessor">#define QEIV2_IRQEN_ZPHIE_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a481002e1d3b6dce285c0f160ef8c0acf">  956</a></span><span class="preprocessor">#define QEIV2_IRQEN_ZPHIE_SHIFT (28U)</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a5ecdb7aeb29fcc832ded20e0c67d5013">  957</a></span><span class="preprocessor">#define QEIV2_IRQEN_ZPHIE_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_IRQEN_ZPHIE_SHIFT) &amp; QEIV2_IRQEN_ZPHIE_MASK)</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#afa2b58557ac5e9bfaa6d28b0ebec44f6">  958</a></span><span class="preprocessor">#define QEIV2_IRQEN_ZPHIE_GET(x) (((uint32_t)(x) &amp; QEIV2_IRQEN_ZPHIE_MASK) &gt;&gt; QEIV2_IRQEN_ZPHIE_SHIFT)</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span> </div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="comment">/*</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="comment"> * ZMISSE (RW)</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="comment"> *</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="comment"> */</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ac6c4ae64bb984d6e7d08f13d5aeb53cc">  964</a></span><span class="preprocessor">#define QEIV2_IRQEN_ZMISSE_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a2b48fb644fd96d87e1389010e7048915">  965</a></span><span class="preprocessor">#define QEIV2_IRQEN_ZMISSE_SHIFT (27U)</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a93a9240dcf41c6dbbff6e7cb3aba0cbe">  966</a></span><span class="preprocessor">#define QEIV2_IRQEN_ZMISSE_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_IRQEN_ZMISSE_SHIFT) &amp; QEIV2_IRQEN_ZMISSE_MASK)</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a99f8d5aa85ec4e4bc2d0d675a72e2536">  967</a></span><span class="preprocessor">#define QEIV2_IRQEN_ZMISSE_GET(x) (((uint32_t)(x) &amp; QEIV2_IRQEN_ZMISSE_MASK) &gt;&gt; QEIV2_IRQEN_ZMISSE_SHIFT)</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span> </div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="comment">/*</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="comment"> * WIDTHTME (RW)</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="comment"> *</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="comment"> */</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ac45eef65db9db8bdd850764d7b5c2fcd">  973</a></span><span class="preprocessor">#define QEIV2_IRQEN_WIDTHTME_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aa86f8e87563d3b786b3b4a27c25db313">  974</a></span><span class="preprocessor">#define QEIV2_IRQEN_WIDTHTME_SHIFT (26U)</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af133c2a1a62cdf1611cd7ab924e43e90">  975</a></span><span class="preprocessor">#define QEIV2_IRQEN_WIDTHTME_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_IRQEN_WIDTHTME_SHIFT) &amp; QEIV2_IRQEN_WIDTHTME_MASK)</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a93b50fe8114fe7ab6d0dec4f0db95817">  976</a></span><span class="preprocessor">#define QEIV2_IRQEN_WIDTHTME_GET(x) (((uint32_t)(x) &amp; QEIV2_IRQEN_WIDTHTME_MASK) &gt;&gt; QEIV2_IRQEN_WIDTHTME_SHIFT)</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span> </div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="comment">/*</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="comment"> * POS2CMPE (RW)</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="comment"> *</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span><span class="comment"> */</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a46cca9714e38a7b135c64111e6e90c78">  982</a></span><span class="preprocessor">#define QEIV2_IRQEN_POS2CMPE_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af24eeabfeb014c6cc4ed1dfb3323cb90">  983</a></span><span class="preprocessor">#define QEIV2_IRQEN_POS2CMPE_SHIFT (25U)</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a0fe9097736c25b417ad6a713830421c2">  984</a></span><span class="preprocessor">#define QEIV2_IRQEN_POS2CMPE_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_IRQEN_POS2CMPE_SHIFT) &amp; QEIV2_IRQEN_POS2CMPE_MASK)</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ac2b432f1ffc7bcba16f001c486ec7571">  985</a></span><span class="preprocessor">#define QEIV2_IRQEN_POS2CMPE_GET(x) (((uint32_t)(x) &amp; QEIV2_IRQEN_POS2CMPE_MASK) &gt;&gt; QEIV2_IRQEN_POS2CMPE_SHIFT)</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span> </div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="comment">/*</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="comment"> * DIRCHGE (RW)</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="comment"> *</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="comment"> */</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a4a66603c786e4146f7ca46be047e5029">  991</a></span><span class="preprocessor">#define QEIV2_IRQEN_DIRCHGE_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a9870b2ece352967c03a00f9915fb48e0">  992</a></span><span class="preprocessor">#define QEIV2_IRQEN_DIRCHGE_SHIFT (24U)</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af6d81e71dfe9cd91533ffbc3b933a845">  993</a></span><span class="preprocessor">#define QEIV2_IRQEN_DIRCHGE_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_IRQEN_DIRCHGE_SHIFT) &amp; QEIV2_IRQEN_DIRCHGE_MASK)</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ae093a586547655bf7258a6dd9f7c8235">  994</a></span><span class="preprocessor">#define QEIV2_IRQEN_DIRCHGE_GET(x) (((uint32_t)(x) &amp; QEIV2_IRQEN_DIRCHGE_MASK) &gt;&gt; QEIV2_IRQEN_DIRCHGE_SHIFT)</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span> </div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="comment">/*</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="comment"> * CYCLE0E (RW)</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="comment"> *</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><span class="comment"> */</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a458ff1b950f04ce71884db2e5fc3de9e"> 1000</a></span><span class="preprocessor">#define QEIV2_IRQEN_CYCLE0E_MASK (0x800000UL)</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a1398ca55df07a83c40fa16c83314ba54"> 1001</a></span><span class="preprocessor">#define QEIV2_IRQEN_CYCLE0E_SHIFT (23U)</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a927f715a2de816043c4e56c9a7a9c27c"> 1002</a></span><span class="preprocessor">#define QEIV2_IRQEN_CYCLE0E_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_IRQEN_CYCLE0E_SHIFT) &amp; QEIV2_IRQEN_CYCLE0E_MASK)</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a7560079d140ae590342316b915035a44"> 1003</a></span><span class="preprocessor">#define QEIV2_IRQEN_CYCLE0E_GET(x) (((uint32_t)(x) &amp; QEIV2_IRQEN_CYCLE0E_MASK) &gt;&gt; QEIV2_IRQEN_CYCLE0E_SHIFT)</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span> </div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="comment">/*</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="comment"> * CYCLE1E (RW)</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="comment"> *</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="comment"> */</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ae9e74254368703a6f7336cd826c737d8"> 1009</a></span><span class="preprocessor">#define QEIV2_IRQEN_CYCLE1E_MASK (0x400000UL)</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af4f1937d00b0fdbfe6fa831237326975"> 1010</a></span><span class="preprocessor">#define QEIV2_IRQEN_CYCLE1E_SHIFT (22U)</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a3117b6a6011c04974f4e1e3454834e5d"> 1011</a></span><span class="preprocessor">#define QEIV2_IRQEN_CYCLE1E_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_IRQEN_CYCLE1E_SHIFT) &amp; QEIV2_IRQEN_CYCLE1E_MASK)</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a86077c1046dfeca1c58e0ecccd19b8be"> 1012</a></span><span class="preprocessor">#define QEIV2_IRQEN_CYCLE1E_GET(x) (((uint32_t)(x) &amp; QEIV2_IRQEN_CYCLE1E_MASK) &gt;&gt; QEIV2_IRQEN_CYCLE1E_SHIFT)</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span> </div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="comment">/*</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="comment"> * PULSE0E (RW)</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="comment"> *</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="comment"> */</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ae30d24e1e125dd4936592384d48e1045"> 1018</a></span><span class="preprocessor">#define QEIV2_IRQEN_PULSE0E_MASK (0x200000UL)</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aca9d1d2a7973175a4443180902026133"> 1019</a></span><span class="preprocessor">#define QEIV2_IRQEN_PULSE0E_SHIFT (21U)</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a00de2319389a68bc16d4b120e4a7e7ba"> 1020</a></span><span class="preprocessor">#define QEIV2_IRQEN_PULSE0E_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_IRQEN_PULSE0E_SHIFT) &amp; QEIV2_IRQEN_PULSE0E_MASK)</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a6d3f10611da451222b2b924c78c53fa0"> 1021</a></span><span class="preprocessor">#define QEIV2_IRQEN_PULSE0E_GET(x) (((uint32_t)(x) &amp; QEIV2_IRQEN_PULSE0E_MASK) &gt;&gt; QEIV2_IRQEN_PULSE0E_SHIFT)</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span> </div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="comment">/*</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="comment"> * PULSE1E (RW)</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="comment"> *</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="comment"> */</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a3fbd634640a268c61d88aa2d6ce8c1b4"> 1027</a></span><span class="preprocessor">#define QEIV2_IRQEN_PULSE1E_MASK (0x100000UL)</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ace2854c5ba3abfd42c8745c598815c2a"> 1028</a></span><span class="preprocessor">#define QEIV2_IRQEN_PULSE1E_SHIFT (20U)</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a33ccec5c833ae06fc1629ac7f63dd71e"> 1029</a></span><span class="preprocessor">#define QEIV2_IRQEN_PULSE1E_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_IRQEN_PULSE1E_SHIFT) &amp; QEIV2_IRQEN_PULSE1E_MASK)</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a99bacd6f48211e813328ba17c976ce9e"> 1030</a></span><span class="preprocessor">#define QEIV2_IRQEN_PULSE1E_GET(x) (((uint32_t)(x) &amp; QEIV2_IRQEN_PULSE1E_MASK) &gt;&gt; QEIV2_IRQEN_PULSE1E_SHIFT)</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span> </div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="comment">/*</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="comment"> * HOME2E (RW)</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="comment"> *</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="comment"> */</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a09a69bc20e0ceb865534fecb8805762b"> 1036</a></span><span class="preprocessor">#define QEIV2_IRQEN_HOME2E_MASK (0x80000UL)</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ad317031a060a7f1bdb113f698cd493e6"> 1037</a></span><span class="preprocessor">#define QEIV2_IRQEN_HOME2E_SHIFT (19U)</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a901a201b2f7a44a7a9a471955f719044"> 1038</a></span><span class="preprocessor">#define QEIV2_IRQEN_HOME2E_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_IRQEN_HOME2E_SHIFT) &amp; QEIV2_IRQEN_HOME2E_MASK)</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a25b942200017d4858bac9eb5fe3a3997"> 1039</a></span><span class="preprocessor">#define QEIV2_IRQEN_HOME2E_GET(x) (((uint32_t)(x) &amp; QEIV2_IRQEN_HOME2E_MASK) &gt;&gt; QEIV2_IRQEN_HOME2E_SHIFT)</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span> </div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="comment">/*</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="comment"> * FAULTE (RW)</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="comment"> *</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="comment"> */</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a2d0a2b4cf9deae5f66ad84e7145b5e22"> 1045</a></span><span class="preprocessor">#define QEIV2_IRQEN_FAULTE_MASK (0x40000UL)</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ab0ae413d554b85bd2c715ca8fc679f66"> 1046</a></span><span class="preprocessor">#define QEIV2_IRQEN_FAULTE_SHIFT (18U)</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a0446ae5c0566a97ca8a28f2182ec43a1"> 1047</a></span><span class="preprocessor">#define QEIV2_IRQEN_FAULTE_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_IRQEN_FAULTE_SHIFT) &amp; QEIV2_IRQEN_FAULTE_MASK)</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a20fa9c4fcfb9ea3d66244167b419700c"> 1048</a></span><span class="preprocessor">#define QEIV2_IRQEN_FAULTE_GET(x) (((uint32_t)(x) &amp; QEIV2_IRQEN_FAULTE_MASK) &gt;&gt; QEIV2_IRQEN_FAULTE_SHIFT)</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span> </div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="comment">/* Bitfield definition for register of struct array COUNT: Z */</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="comment">/*</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="comment"> * ZCNT (RW)</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="comment"> *</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="comment"> * zcnt value</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="comment"> */</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af681851876c0aaaa650a9e9b025c8275"> 1056</a></span><span class="preprocessor">#define QEIV2_COUNT_Z_ZCNT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#adc280c627b33aa428e67848e43668601"> 1057</a></span><span class="preprocessor">#define QEIV2_COUNT_Z_ZCNT_SHIFT (0U)</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ad2cc959d7d523e44f177801ddf26dc7b"> 1058</a></span><span class="preprocessor">#define QEIV2_COUNT_Z_ZCNT_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_COUNT_Z_ZCNT_SHIFT) &amp; QEIV2_COUNT_Z_ZCNT_MASK)</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a187d60fa930c6e473b145bc718ad10ab"> 1059</a></span><span class="preprocessor">#define QEIV2_COUNT_Z_ZCNT_GET(x) (((uint32_t)(x) &amp; QEIV2_COUNT_Z_ZCNT_MASK) &gt;&gt; QEIV2_COUNT_Z_ZCNT_SHIFT)</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span> </div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span><span class="comment">/* Bitfield definition for register of struct array COUNT: PH */</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span><span class="comment">/*</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><span class="comment"> * DIR (RO)</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span><span class="comment"> *</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="comment"> * 1- reverse rotation</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="comment"> * 0- forward rotation</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="comment"> */</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a6eb2335183e82108b250872057f9f9ee"> 1068</a></span><span class="preprocessor">#define QEIV2_COUNT_PH_DIR_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a178d7066f1687b0ae7b79b736e339598"> 1069</a></span><span class="preprocessor">#define QEIV2_COUNT_PH_DIR_SHIFT (30U)</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a1d2f62c1a306542eca539d7389a6c8c5"> 1070</a></span><span class="preprocessor">#define QEIV2_COUNT_PH_DIR_GET(x) (((uint32_t)(x) &amp; QEIV2_COUNT_PH_DIR_MASK) &gt;&gt; QEIV2_COUNT_PH_DIR_SHIFT)</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span> </div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span><span class="comment">/*</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span><span class="comment"> * ASTAT (RO)</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span><span class="comment"> *</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span><span class="comment"> * 1- a input is high</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span><span class="comment"> * 0- a input is low</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="comment"> */</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a53e13cc90010a3f26fe4e1d9768bd59f"> 1078</a></span><span class="preprocessor">#define QEIV2_COUNT_PH_ASTAT_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#afbe004099c1364a76510a0880fc11c2e"> 1079</a></span><span class="preprocessor">#define QEIV2_COUNT_PH_ASTAT_SHIFT (26U)</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a5dbfdc7d6160f7e4dc01d8f6eab4b572"> 1080</a></span><span class="preprocessor">#define QEIV2_COUNT_PH_ASTAT_GET(x) (((uint32_t)(x) &amp; QEIV2_COUNT_PH_ASTAT_MASK) &gt;&gt; QEIV2_COUNT_PH_ASTAT_SHIFT)</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span> </div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="comment">/*</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span><span class="comment"> * BSTAT (RO)</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="comment"> *</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="comment"> * 1- b input is high</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="comment"> * 0- b input is low</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="comment"> */</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ae7ab6a799ba33c0a4ff1a22541d6bda6"> 1088</a></span><span class="preprocessor">#define QEIV2_COUNT_PH_BSTAT_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a7e51941e4cb571e1963386a65ae00ce1"> 1089</a></span><span class="preprocessor">#define QEIV2_COUNT_PH_BSTAT_SHIFT (25U)</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a9053f1ff27b935fae9d59752f192f13d"> 1090</a></span><span class="preprocessor">#define QEIV2_COUNT_PH_BSTAT_GET(x) (((uint32_t)(x) &amp; QEIV2_COUNT_PH_BSTAT_MASK) &gt;&gt; QEIV2_COUNT_PH_BSTAT_SHIFT)</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span> </div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="comment">/*</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="comment"> * PHCNT (RO)</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="comment"> *</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><span class="comment"> * phcnt value</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span><span class="comment"> */</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a66ca7a4879eaceae28fa7f195a58346d"> 1097</a></span><span class="preprocessor">#define QEIV2_COUNT_PH_PHCNT_MASK (0x1FFFFFUL)</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a41e4673fd2cb96278073796fba52a1a8"> 1098</a></span><span class="preprocessor">#define QEIV2_COUNT_PH_PHCNT_SHIFT (0U)</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aa7b5f55bbab84042bf0c04c0557e1da3"> 1099</a></span><span class="preprocessor">#define QEIV2_COUNT_PH_PHCNT_GET(x) (((uint32_t)(x) &amp; QEIV2_COUNT_PH_PHCNT_MASK) &gt;&gt; QEIV2_COUNT_PH_PHCNT_SHIFT)</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span> </div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="comment">/* Bitfield definition for register of struct array COUNT: SPD */</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="comment">/*</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="comment"> * DIR (RO)</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="comment"> *</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span><span class="comment"> * 1- reverse rotation</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span><span class="comment"> * 0- forward rotation</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span><span class="comment"> */</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a14add2009fd2066edff2bb7d5267942b"> 1108</a></span><span class="preprocessor">#define QEIV2_COUNT_SPD_DIR_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a5664d9ee9088eac8526257daed84b96e"> 1109</a></span><span class="preprocessor">#define QEIV2_COUNT_SPD_DIR_SHIFT (31U)</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a0adab779164a15f176879734a9fb09e0"> 1110</a></span><span class="preprocessor">#define QEIV2_COUNT_SPD_DIR_GET(x) (((uint32_t)(x) &amp; QEIV2_COUNT_SPD_DIR_MASK) &gt;&gt; QEIV2_COUNT_SPD_DIR_SHIFT)</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span> </div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="comment">/*</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="comment"> * ASTAT (RO)</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="comment"> *</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span><span class="comment"> * 1- a input is high</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span><span class="comment"> * 0- a input is low</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span><span class="comment"> */</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#acf6dfb6c20b7f26a71a8f665c9540627"> 1118</a></span><span class="preprocessor">#define QEIV2_COUNT_SPD_ASTAT_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#accb07569fe3c2b216da681e51d91d8e0"> 1119</a></span><span class="preprocessor">#define QEIV2_COUNT_SPD_ASTAT_SHIFT (30U)</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aa2c3fc6faa2e0e82202d6e671edc8024"> 1120</a></span><span class="preprocessor">#define QEIV2_COUNT_SPD_ASTAT_GET(x) (((uint32_t)(x) &amp; QEIV2_COUNT_SPD_ASTAT_MASK) &gt;&gt; QEIV2_COUNT_SPD_ASTAT_SHIFT)</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span> </div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span><span class="comment">/*</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span><span class="comment"> * BSTAT (RW)</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span><span class="comment"> *</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span><span class="comment"> * 1- b input is high</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span><span class="comment"> * 0- b input is low</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span><span class="comment"> */</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a80853ae12ff178dd44fbfa67c23cf0dc"> 1128</a></span><span class="preprocessor">#define QEIV2_COUNT_SPD_BSTAT_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ae913026eb228ecc16b951e63c8d8e67a"> 1129</a></span><span class="preprocessor">#define QEIV2_COUNT_SPD_BSTAT_SHIFT (29U)</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a61557b80cfa2c8521ac4f32a013b3317"> 1130</a></span><span class="preprocessor">#define QEIV2_COUNT_SPD_BSTAT_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_COUNT_SPD_BSTAT_SHIFT) &amp; QEIV2_COUNT_SPD_BSTAT_MASK)</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a9aa0b0e60ab6266fb738596a3e005c64"> 1131</a></span><span class="preprocessor">#define QEIV2_COUNT_SPD_BSTAT_GET(x) (((uint32_t)(x) &amp; QEIV2_COUNT_SPD_BSTAT_MASK) &gt;&gt; QEIV2_COUNT_SPD_BSTAT_SHIFT)</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span> </div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span><span class="comment">/*</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span><span class="comment"> * SPDCNT (RO)</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><span class="comment"> *</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span><span class="comment"> * spdcnt value</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span><span class="comment"> */</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#afc8cdc69b89899055795d26cbb52a24e"> 1138</a></span><span class="preprocessor">#define QEIV2_COUNT_SPD_SPDCNT_MASK (0xFFFFFFFUL)</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a26c954430b2f11cbddc215d6d1c1f9b5"> 1139</a></span><span class="preprocessor">#define QEIV2_COUNT_SPD_SPDCNT_SHIFT (0U)</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a9364e0d979ef4963f4ae1e33c5942a65"> 1140</a></span><span class="preprocessor">#define QEIV2_COUNT_SPD_SPDCNT_GET(x) (((uint32_t)(x) &amp; QEIV2_COUNT_SPD_SPDCNT_MASK) &gt;&gt; QEIV2_COUNT_SPD_SPDCNT_SHIFT)</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span> </div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span><span class="comment">/* Bitfield definition for register of struct array COUNT: TMR */</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="comment">/*</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><span class="comment"> * TMRCNT (RO)</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span><span class="comment"> *</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span><span class="comment"> * 32 bit free run timer</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span><span class="comment"> */</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af9a3a4dc79e91e7b2ffe2bfc9c188122"> 1148</a></span><span class="preprocessor">#define QEIV2_COUNT_TMR_TMRCNT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aaeb77a7df471a628cb48968863e3b17b"> 1149</a></span><span class="preprocessor">#define QEIV2_COUNT_TMR_TMRCNT_SHIFT (0U)</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a7a462ccba9284f15bdf099c9e381cf3d"> 1150</a></span><span class="preprocessor">#define QEIV2_COUNT_TMR_TMRCNT_GET(x) (((uint32_t)(x) &amp; QEIV2_COUNT_TMR_TMRCNT_MASK) &gt;&gt; QEIV2_COUNT_TMR_TMRCNT_SHIFT)</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span> </div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="comment">/* Bitfield definition for register: ZCMP2 */</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="comment">/*</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span><span class="comment"> * ZCMP2 (RW)</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span><span class="comment"> *</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span><span class="comment"> */</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ab4f327aa52afe0c2d5b85f76a41f1bf9"> 1157</a></span><span class="preprocessor">#define QEIV2_ZCMP2_ZCMP2_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a9339c592fd882ef7d3548dd90cb617ba"> 1158</a></span><span class="preprocessor">#define QEIV2_ZCMP2_ZCMP2_SHIFT (0U)</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a10cd11b59a66a39e9469f219a96b0495"> 1159</a></span><span class="preprocessor">#define QEIV2_ZCMP2_ZCMP2_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_ZCMP2_ZCMP2_SHIFT) &amp; QEIV2_ZCMP2_ZCMP2_MASK)</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a143e3a996aa971baa2f32d05d314c44a"> 1160</a></span><span class="preprocessor">#define QEIV2_ZCMP2_ZCMP2_GET(x) (((uint32_t)(x) &amp; QEIV2_ZCMP2_ZCMP2_MASK) &gt;&gt; QEIV2_ZCMP2_ZCMP2_SHIFT)</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span> </div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span><span class="comment">/* Bitfield definition for register: PHCMP2 */</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span><span class="comment">/*</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><span class="comment"> * PHCMP2 (RW)</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span><span class="comment"> *</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span><span class="comment"> */</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a576fa69b18e981aa207e7a556f31bf0a"> 1167</a></span><span class="preprocessor">#define QEIV2_PHCMP2_PHCMP2_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a82807b4ca40aa4aae656b10c33f437ad"> 1168</a></span><span class="preprocessor">#define QEIV2_PHCMP2_PHCMP2_SHIFT (0U)</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aac2b3dcd7fe97d530513652d3e6c5b21"> 1169</a></span><span class="preprocessor">#define QEIV2_PHCMP2_PHCMP2_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_PHCMP2_PHCMP2_SHIFT) &amp; QEIV2_PHCMP2_PHCMP2_MASK)</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a334a7a5988bf9635319d956c16d94b00"> 1170</a></span><span class="preprocessor">#define QEIV2_PHCMP2_PHCMP2_GET(x) (((uint32_t)(x) &amp; QEIV2_PHCMP2_PHCMP2_MASK) &gt;&gt; QEIV2_PHCMP2_PHCMP2_SHIFT)</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span> </div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span><span class="comment">/* Bitfield definition for register: SPDCMP2 */</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span><span class="comment">/*</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="comment"> * SPDCMP2 (RW)</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="comment"> *</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="comment"> */</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a68974c55d1c860d9c4419031b78ff3a8"> 1177</a></span><span class="preprocessor">#define QEIV2_SPDCMP2_SPDCMP2_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a270af7c7461913cb4931c5c16ffc4a3c"> 1178</a></span><span class="preprocessor">#define QEIV2_SPDCMP2_SPDCMP2_SHIFT (0U)</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aa60d908203ad3bf762c1d7f52afd65c8"> 1179</a></span><span class="preprocessor">#define QEIV2_SPDCMP2_SPDCMP2_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_SPDCMP2_SPDCMP2_SHIFT) &amp; QEIV2_SPDCMP2_SPDCMP2_MASK)</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a8894add89e0ee8b163ad49f9ef73e098"> 1180</a></span><span class="preprocessor">#define QEIV2_SPDCMP2_SPDCMP2_GET(x) (((uint32_t)(x) &amp; QEIV2_SPDCMP2_SPDCMP2_MASK) &gt;&gt; QEIV2_SPDCMP2_SPDCMP2_SHIFT)</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span> </div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span><span class="comment">/* Bitfield definition for register: MATCH_CFG */</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="comment">/*</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span><span class="comment"> * ZCMPDIS (RW)</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span><span class="comment"> *</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span><span class="comment"> * 1- postion compare not include zcnt</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span><span class="comment"> */</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a0fd4a190c639943ff424b2b910e24671"> 1188</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_ZCMPDIS_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a74625aa1163cf316b6723f0538600fd3"> 1189</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_ZCMPDIS_SHIFT (31U)</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af96ae30905d8439b310b5f81e9eb41a3"> 1190</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_ZCMPDIS_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_MATCH_CFG_ZCMPDIS_SHIFT) &amp; QEIV2_MATCH_CFG_ZCMPDIS_MASK)</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a10d125508daa66e3dc131d6e59599611"> 1191</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_ZCMPDIS_GET(x) (((uint32_t)(x) &amp; QEIV2_MATCH_CFG_ZCMPDIS_MASK) &gt;&gt; QEIV2_MATCH_CFG_ZCMPDIS_SHIFT)</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span> </div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span><span class="comment">/*</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span><span class="comment"> * DIRCMPDIS (RW)</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span><span class="comment"> *</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span><span class="comment"> * 1- postion compare not include rotation direction</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span><span class="comment"> */</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af78be636da94a3506514af0dc6cdeb0b"> 1198</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_DIRCMPDIS_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a0ae2f460f57a71f4aa7b1b35d1049c79"> 1199</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_DIRCMPDIS_SHIFT (30U)</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a1d46cc73f017dad5e066a34a76a3423d"> 1200</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_DIRCMPDIS_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_MATCH_CFG_DIRCMPDIS_SHIFT) &amp; QEIV2_MATCH_CFG_DIRCMPDIS_MASK)</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a3850a5705110986323f2235081bddcd7"> 1201</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_DIRCMPDIS_GET(x) (((uint32_t)(x) &amp; QEIV2_MATCH_CFG_DIRCMPDIS_MASK) &gt;&gt; QEIV2_MATCH_CFG_DIRCMPDIS_SHIFT)</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span> </div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span><span class="comment">/*</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span><span class="comment"> * DIRCMP (RW)</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span><span class="comment"> *</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span><span class="comment"> * 0- position compare need positive rotation</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="comment"> * 1- position compare need negative rotation</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span><span class="comment"> */</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a38a06ec8e7676228e0f6b111facc2f67"> 1209</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_DIRCMP_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a9bd3573ab724809003965e844ccb5126"> 1210</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_DIRCMP_SHIFT (29U)</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a8f1e5f61b737577ea65a18a300d8136a"> 1211</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_DIRCMP_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_MATCH_CFG_DIRCMP_SHIFT) &amp; QEIV2_MATCH_CFG_DIRCMP_MASK)</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a6bf578ee080e445a4756e380e4f24c6f"> 1212</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_DIRCMP_GET(x) (((uint32_t)(x) &amp; QEIV2_MATCH_CFG_DIRCMP_MASK) &gt;&gt; QEIV2_MATCH_CFG_DIRCMP_SHIFT)</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span> </div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span><span class="comment">/*</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span><span class="comment"> * SPDCMPDIS (RW)</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span><span class="comment"> *</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span><span class="comment"> */</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ac39856827e7487e930717fc7fc6c7e5c"> 1218</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_SPDCMPDIS_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a1937def5554424a7f01e5d30a49943b1"> 1219</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_SPDCMPDIS_SHIFT (28U)</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aa191e60d68fb61a05c21b06cd59dedec"> 1220</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_SPDCMPDIS_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_MATCH_CFG_SPDCMPDIS_SHIFT) &amp; QEIV2_MATCH_CFG_SPDCMPDIS_MASK)</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a7f903b27e8f9333cdb1f1f902a45488a"> 1221</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_SPDCMPDIS_GET(x) (((uint32_t)(x) &amp; QEIV2_MATCH_CFG_SPDCMPDIS_MASK) &gt;&gt; QEIV2_MATCH_CFG_SPDCMPDIS_SHIFT)</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span> </div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span><span class="comment">/*</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span><span class="comment"> * PHASE_MATCH_DIS (RW)</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span><span class="comment"> *</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span><span class="comment"> */</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#afab3d0ddd04f11b966e3854cd0da6017"> 1227</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_PHASE_MATCH_DIS_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a851ea513b6d77f1bc6dcbd97ffefbb75"> 1228</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_PHASE_MATCH_DIS_SHIFT (27U)</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a0e3a692e3b10b9de7442b35896f73713"> 1229</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_PHASE_MATCH_DIS_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_MATCH_CFG_PHASE_MATCH_DIS_SHIFT) &amp; QEIV2_MATCH_CFG_PHASE_MATCH_DIS_MASK)</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a5fa9cf142b3ca7155c04a24edab616d6"> 1230</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_PHASE_MATCH_DIS_GET(x) (((uint32_t)(x) &amp; QEIV2_MATCH_CFG_PHASE_MATCH_DIS_MASK) &gt;&gt; QEIV2_MATCH_CFG_PHASE_MATCH_DIS_SHIFT)</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span> </div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span><span class="comment">/*</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="comment"> * POS_MATCH_DIR (RW)</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span><span class="comment"> *</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span><span class="comment"> */</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aed6c9b969e3438c77996337c3ac62670"> 1236</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_POS_MATCH_DIR_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a8804013e5eeb7c2a405e490e59824fe1"> 1237</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_POS_MATCH_DIR_SHIFT (26U)</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a73558502c678a27d4247a61cb56ecb3e"> 1238</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_POS_MATCH_DIR_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_MATCH_CFG_POS_MATCH_DIR_SHIFT) &amp; QEIV2_MATCH_CFG_POS_MATCH_DIR_MASK)</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a73c1042f1a6a902542220eb1f5a8fa2f"> 1239</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_POS_MATCH_DIR_GET(x) (((uint32_t)(x) &amp; QEIV2_MATCH_CFG_POS_MATCH_DIR_MASK) &gt;&gt; QEIV2_MATCH_CFG_POS_MATCH_DIR_SHIFT)</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span> </div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span><span class="comment">/*</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><span class="comment"> * POS_MATCH_OPT (RW)</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><span class="comment"> *</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span><span class="comment"> */</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#abf54b61bc5b5f15124c349753f6a50d2"> 1245</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_POS_MATCH_OPT_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a2a95a87dca4762205f9ae75fd41c5f1b"> 1246</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_POS_MATCH_OPT_SHIFT (25U)</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a7cbc5f2bd6483c63eed85347110e7df3"> 1247</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_POS_MATCH_OPT_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_MATCH_CFG_POS_MATCH_OPT_SHIFT) &amp; QEIV2_MATCH_CFG_POS_MATCH_OPT_MASK)</span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a6efc7159d3ecb5b3b3a3b175d9357b25"> 1248</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_POS_MATCH_OPT_GET(x) (((uint32_t)(x) &amp; QEIV2_MATCH_CFG_POS_MATCH_OPT_MASK) &gt;&gt; QEIV2_MATCH_CFG_POS_MATCH_OPT_SHIFT)</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span> </div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span><span class="comment">/*</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span><span class="comment"> * ZCMP2DIS (RW)</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="comment"> *</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span><span class="comment"> */</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a4662ed09335c40628f2b6af31dac9fce"> 1254</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_ZCMP2DIS_MASK (0x8000U)</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a9a8d1be9542a8ab48aaf33322cbd4053"> 1255</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_ZCMP2DIS_SHIFT (15U)</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a09e2837bc7df69c1f0c4bbd1e3b28235"> 1256</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_ZCMP2DIS_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_MATCH_CFG_ZCMP2DIS_SHIFT) &amp; QEIV2_MATCH_CFG_ZCMP2DIS_MASK)</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a047ba0620a0d02fc838e59998c86ab0f"> 1257</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_ZCMP2DIS_GET(x) (((uint32_t)(x) &amp; QEIV2_MATCH_CFG_ZCMP2DIS_MASK) &gt;&gt; QEIV2_MATCH_CFG_ZCMP2DIS_SHIFT)</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span> </div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span><span class="comment">/*</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span><span class="comment"> * DIRCMP2DIS (RW)</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="comment"> *</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="comment"> */</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a6ed2b222dc402c61c9b08b0fabbf1a5a"> 1263</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_DIRCMP2DIS_MASK (0x4000U)</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a2c749c442373668ae6f1d5a9f1ae5cc5"> 1264</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_DIRCMP2DIS_SHIFT (14U)</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a5e22c93fd5032d8d97d829c7f1be87f4"> 1265</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_DIRCMP2DIS_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_MATCH_CFG_DIRCMP2DIS_SHIFT) &amp; QEIV2_MATCH_CFG_DIRCMP2DIS_MASK)</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a6c4859f1ea9c6b57fabb2f5ba625b4d0"> 1266</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_DIRCMP2DIS_GET(x) (((uint32_t)(x) &amp; QEIV2_MATCH_CFG_DIRCMP2DIS_MASK) &gt;&gt; QEIV2_MATCH_CFG_DIRCMP2DIS_SHIFT)</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span> </div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span><span class="comment">/*</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="comment"> * DIRCMP2 (RW)</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span><span class="comment"> *</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><span class="comment"> */</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a46dfe243f4538f651d2c26a5eafd7624"> 1272</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_DIRCMP2_MASK (0x2000U)</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af64dae35fede9cce5ddf60bbc3d553eb"> 1273</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_DIRCMP2_SHIFT (13U)</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a9e90dfcee662bc3e10816dffc17c4738"> 1274</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_DIRCMP2_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_MATCH_CFG_DIRCMP2_SHIFT) &amp; QEIV2_MATCH_CFG_DIRCMP2_MASK)</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a56919a50d152a144c4e5756820626c68"> 1275</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_DIRCMP2_GET(x) (((uint32_t)(x) &amp; QEIV2_MATCH_CFG_DIRCMP2_MASK) &gt;&gt; QEIV2_MATCH_CFG_DIRCMP2_SHIFT)</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span> </div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span><span class="comment">/*</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span><span class="comment"> * SPDCMP2DIS (RW)</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span><span class="comment"> *</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span><span class="comment"> */</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ae078a4cce1177ec4eeabf3b94857f433"> 1281</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_SPDCMP2DIS_MASK (0x1000U)</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#afa8479ed3d46ea6871bb53255f530a47"> 1282</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_SPDCMP2DIS_SHIFT (12U)</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a71c0b49d9158e8697dff484989857008"> 1283</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_SPDCMP2DIS_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_MATCH_CFG_SPDCMP2DIS_SHIFT) &amp; QEIV2_MATCH_CFG_SPDCMP2DIS_MASK)</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a9c4f269d2ac18dcbdfff98b29d8aa383"> 1284</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_SPDCMP2DIS_GET(x) (((uint32_t)(x) &amp; QEIV2_MATCH_CFG_SPDCMP2DIS_MASK) &gt;&gt; QEIV2_MATCH_CFG_SPDCMP2DIS_SHIFT)</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span> </div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span><span class="comment">/*</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span><span class="comment"> * PHASE_MATCH_DIS2 (RW)</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span><span class="comment"> *</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span><span class="comment"> */</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a94d04cce3e3d998001d105b1b3ced5f6"> 1290</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_PHASE_MATCH_DIS2_MASK (0x800U)</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a263830b25779944ed5042f8655060083"> 1291</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_PHASE_MATCH_DIS2_SHIFT (11U)</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af857c884332f908cbc7b24f594d07ae2"> 1292</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_PHASE_MATCH_DIS2_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_MATCH_CFG_PHASE_MATCH_DIS2_SHIFT) &amp; QEIV2_MATCH_CFG_PHASE_MATCH_DIS2_MASK)</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ae7ebdf9500c6669f7b680027fdc477e8"> 1293</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_PHASE_MATCH_DIS2_GET(x) (((uint32_t)(x) &amp; QEIV2_MATCH_CFG_PHASE_MATCH_DIS2_MASK) &gt;&gt; QEIV2_MATCH_CFG_PHASE_MATCH_DIS2_SHIFT)</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span> </div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span><span class="comment">/*</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span><span class="comment"> * POS_MATCH2_DIR (RW)</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span><span class="comment"> *</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span><span class="comment"> */</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a6992e46c86cadce8513e816865dc98f0"> 1299</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_POS_MATCH2_DIR_MASK (0x400U)</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a6237a548f50c97e0c0428e6a42c931ae"> 1300</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_POS_MATCH2_DIR_SHIFT (10U)</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ab313697c88b372b2cd40004742f87403"> 1301</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_POS_MATCH2_DIR_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_MATCH_CFG_POS_MATCH2_DIR_SHIFT) &amp; QEIV2_MATCH_CFG_POS_MATCH2_DIR_MASK)</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#adde5cd23959bed41478ab448f29d11fd"> 1302</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_POS_MATCH2_DIR_GET(x) (((uint32_t)(x) &amp; QEIV2_MATCH_CFG_POS_MATCH2_DIR_MASK) &gt;&gt; QEIV2_MATCH_CFG_POS_MATCH2_DIR_SHIFT)</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span> </div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span><span class="comment">/*</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span><span class="comment"> * POS_MATCH2_OPT (RW)</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span><span class="comment"> *</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="comment"> */</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a2d52975970abb07fe8fde80d17b0c7ee"> 1308</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_POS_MATCH2_OPT_MASK (0x200U)</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ab571c8d172dc0276064612f806c7f3b9"> 1309</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_POS_MATCH2_OPT_SHIFT (9U)</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a6f208af46ba878a2c2f60c293519ee62"> 1310</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_POS_MATCH2_OPT_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_MATCH_CFG_POS_MATCH2_OPT_SHIFT) &amp; QEIV2_MATCH_CFG_POS_MATCH2_OPT_MASK)</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a269e993a8b325e189dd12c1f39ee3395"> 1311</a></span><span class="preprocessor">#define QEIV2_MATCH_CFG_POS_MATCH2_OPT_GET(x) (((uint32_t)(x) &amp; QEIV2_MATCH_CFG_POS_MATCH2_OPT_MASK) &gt;&gt; QEIV2_MATCH_CFG_POS_MATCH2_OPT_SHIFT)</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span> </div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span><span class="comment">/* Bitfield definition for register array: FILT_CFG */</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span><span class="comment">/*</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span><span class="comment"> * OUTINV (RW)</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span><span class="comment"> *</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span><span class="comment"> * 1- Filter will invert the output</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span><span class="comment"> * 0- Filter will not invert the output</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span><span class="comment"> */</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a5fce867a3fae8c7f4ee31d7d80e332d2"> 1320</a></span><span class="preprocessor">#define QEIV2_FILT_CFG_OUTINV_MASK (0x10000UL)</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a84c87eaf36e030fd4efcacee04692837"> 1321</a></span><span class="preprocessor">#define QEIV2_FILT_CFG_OUTINV_SHIFT (16U)</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a6cdf3419509b578f5eff00cb6f5d4ed1"> 1322</a></span><span class="preprocessor">#define QEIV2_FILT_CFG_OUTINV_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_FILT_CFG_OUTINV_SHIFT) &amp; QEIV2_FILT_CFG_OUTINV_MASK)</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a27f30bad0ca0e2223dee5e0817e12e5c"> 1323</a></span><span class="preprocessor">#define QEIV2_FILT_CFG_OUTINV_GET(x) (((uint32_t)(x) &amp; QEIV2_FILT_CFG_OUTINV_MASK) &gt;&gt; QEIV2_FILT_CFG_OUTINV_SHIFT)</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span> </div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span><span class="comment">/*</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><span class="comment"> * MODE (RW)</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span><span class="comment"> *</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span><span class="comment"> * This bitfields defines the filter mode</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span><span class="comment"> * 000-bypass;</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span><span class="comment"> * 100-rapid change mode;</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span><span class="comment"> * 101-delay filter mode;</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span><span class="comment"> * 110-stable low mode;</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span><span class="comment"> * 111-stable high mode</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span><span class="comment"> */</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a1f79206ea317d17607d30d95ca9842b5"> 1335</a></span><span class="preprocessor">#define QEIV2_FILT_CFG_MODE_MASK (0xE000U)</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a80c36cbb95d10a9e81274858a9c3e867"> 1336</a></span><span class="preprocessor">#define QEIV2_FILT_CFG_MODE_SHIFT (13U)</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a267f5d5ae267db88d52c0d0f4a8983ed"> 1337</a></span><span class="preprocessor">#define QEIV2_FILT_CFG_MODE_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_FILT_CFG_MODE_SHIFT) &amp; QEIV2_FILT_CFG_MODE_MASK)</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a6d57d0d89eba5afcb20dd78f44d7ba0e"> 1338</a></span><span class="preprocessor">#define QEIV2_FILT_CFG_MODE_GET(x) (((uint32_t)(x) &amp; QEIV2_FILT_CFG_MODE_MASK) &gt;&gt; QEIV2_FILT_CFG_MODE_SHIFT)</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span> </div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span><span class="comment">/*</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span><span class="comment"> * SYNCEN (RW)</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span><span class="comment"> *</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span><span class="comment"> * set to enable sychronization input signal with TRGM clock</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span><span class="comment"> */</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a9d95962838cf42c09460e924c0dc73cd"> 1345</a></span><span class="preprocessor">#define QEIV2_FILT_CFG_SYNCEN_MASK (0x1000U)</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a4a7fe2b248bc50ff55f27eaabc22a7a8"> 1346</a></span><span class="preprocessor">#define QEIV2_FILT_CFG_SYNCEN_SHIFT (12U)</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a4fc2ca4e2ec479d706009efabc751a59"> 1347</a></span><span class="preprocessor">#define QEIV2_FILT_CFG_SYNCEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_FILT_CFG_SYNCEN_SHIFT) &amp; QEIV2_FILT_CFG_SYNCEN_MASK)</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a50863e22702f9b2ce91350a0f96e771b"> 1348</a></span><span class="preprocessor">#define QEIV2_FILT_CFG_SYNCEN_GET(x) (((uint32_t)(x) &amp; QEIV2_FILT_CFG_SYNCEN_MASK) &gt;&gt; QEIV2_FILT_CFG_SYNCEN_SHIFT)</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span> </div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span><span class="comment">/*</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span><span class="comment"> * FILTLEN (RW)</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span><span class="comment"> *</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span><span class="comment"> * This bitfields defines the filter counter length.</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span><span class="comment"> */</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a22383b4bd55b32be00a8536094f9b04c"> 1355</a></span><span class="preprocessor">#define QEIV2_FILT_CFG_FILTLEN_MASK (0xFFFU)</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a04d60689bfc490f8998ee7a74f1c5e55"> 1356</a></span><span class="preprocessor">#define QEIV2_FILT_CFG_FILTLEN_SHIFT (0U)</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a9bcb755b2ac75fe1162e6b0f2755a3f4"> 1357</a></span><span class="preprocessor">#define QEIV2_FILT_CFG_FILTLEN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_FILT_CFG_FILTLEN_SHIFT) &amp; QEIV2_FILT_CFG_FILTLEN_MASK)</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a12008d75da2047565ab529fe4c059ce6"> 1358</a></span><span class="preprocessor">#define QEIV2_FILT_CFG_FILTLEN_GET(x) (((uint32_t)(x) &amp; QEIV2_FILT_CFG_FILTLEN_MASK) &gt;&gt; QEIV2_FILT_CFG_FILTLEN_SHIFT)</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span> </div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span><span class="comment">/* Bitfield definition for register: QEI_CFG */</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span><span class="comment">/*</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span><span class="comment"> * SW_PULSE0_RESTART (RW)</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span><span class="comment"> *</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span><span class="comment"> * set to restart cycle counter for configed pulse_num. HW auto clear</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span><span class="comment"> */</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a2dde19fc7759fcc2eaa8088dcd969430"> 1366</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_SW_PULSE0_RESTART_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ad1d81b2dde094dfdc867a35099923965"> 1367</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_SW_PULSE0_RESTART_SHIFT (31U)</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#adf10bc27f6393ceecc6e8a3781b93f4e"> 1368</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_SW_PULSE0_RESTART_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_QEI_CFG_SW_PULSE0_RESTART_SHIFT) &amp; QEIV2_QEI_CFG_SW_PULSE0_RESTART_MASK)</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a582f2d0f0fea77e98d7d5a32ee7f0015"> 1369</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_SW_PULSE0_RESTART_GET(x) (((uint32_t)(x) &amp; QEIV2_QEI_CFG_SW_PULSE0_RESTART_MASK) &gt;&gt; QEIV2_QEI_CFG_SW_PULSE0_RESTART_SHIFT)</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span> </div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span><span class="comment">/*</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span><span class="comment"> * SW_PULSE1_RESTART (RW)</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span><span class="comment"> *</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span><span class="comment"> */</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a7458a6fd33c5169f4bbf986e2f546b11"> 1375</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_SW_PULSE1_RESTART_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ab63adc70c200217ff4c417b02d4d8e13"> 1376</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_SW_PULSE1_RESTART_SHIFT (30U)</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a80abf54793b09922ba95b9f21da0b4df"> 1377</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_SW_PULSE1_RESTART_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_QEI_CFG_SW_PULSE1_RESTART_SHIFT) &amp; QEIV2_QEI_CFG_SW_PULSE1_RESTART_MASK)</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ae336bbc32b9658ec4d56a0c6cb2f68ba"> 1378</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_SW_PULSE1_RESTART_GET(x) (((uint32_t)(x) &amp; QEIV2_QEI_CFG_SW_PULSE1_RESTART_MASK) &gt;&gt; QEIV2_QEI_CFG_SW_PULSE1_RESTART_SHIFT)</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span> </div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span><span class="comment">/*</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span><span class="comment"> * SW_CYCLE0_RESTART (RW)</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span><span class="comment"> *</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span><span class="comment"> * set to restart pulse counter for configed cycle_num. HW auto clear</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span><span class="comment"> */</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a55006329f14f8c62e593d0524a6a01d1"> 1385</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_SW_CYCLE0_RESTART_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a0d183e39e4f047a6040bc929328a2916"> 1386</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_SW_CYCLE0_RESTART_SHIFT (29U)</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a97fff9db5476085338f9e025d5f3d482"> 1387</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_SW_CYCLE0_RESTART_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_QEI_CFG_SW_CYCLE0_RESTART_SHIFT) &amp; QEIV2_QEI_CFG_SW_CYCLE0_RESTART_MASK)</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a989d2456772096de581f97531902efef"> 1388</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_SW_CYCLE0_RESTART_GET(x) (((uint32_t)(x) &amp; QEIV2_QEI_CFG_SW_CYCLE0_RESTART_MASK) &gt;&gt; QEIV2_QEI_CFG_SW_CYCLE0_RESTART_SHIFT)</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span> </div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span><span class="comment">/*</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span><span class="comment"> * SW_CYCLE1_RESTART (RW)</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><span class="comment"> *</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span><span class="comment"> */</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a59291e08f7dc2a4ae627bb6407a473ee"> 1394</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_SW_CYCLE1_RESTART_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aa2269b8dd65c86d8aa76beda09261bed"> 1395</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_SW_CYCLE1_RESTART_SHIFT (28U)</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#abdec03a4128baf8ce05416ad10c74a82"> 1396</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_SW_CYCLE1_RESTART_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_QEI_CFG_SW_CYCLE1_RESTART_SHIFT) &amp; QEIV2_QEI_CFG_SW_CYCLE1_RESTART_MASK)</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a2fee6236717ed8acd04db64831bfb099"> 1397</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_SW_CYCLE1_RESTART_GET(x) (((uint32_t)(x) &amp; QEIV2_QEI_CFG_SW_CYCLE1_RESTART_MASK) &gt;&gt; QEIV2_QEI_CFG_SW_CYCLE1_RESTART_SHIFT)</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span> </div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span><span class="comment">/*</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span><span class="comment"> * PULSE0_ONESHOT (RW)</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span><span class="comment"> *</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span><span class="comment"> * set to use oneshot mode for configed pulse_num</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span><span class="comment"> */</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a0c2e7032c30bc46c92ec4a1961f39291"> 1404</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_PULSE0_ONESHOT_MASK (0x80000UL)</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ac331463e188a45367b5804c29c8d4591"> 1405</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_PULSE0_ONESHOT_SHIFT (19U)</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a7f44c3b23dbe2b6bac995fc7861e026a"> 1406</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_PULSE0_ONESHOT_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_QEI_CFG_PULSE0_ONESHOT_SHIFT) &amp; QEIV2_QEI_CFG_PULSE0_ONESHOT_MASK)</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ab95c5723748cebd7af5c9b891a57dba1"> 1407</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_PULSE0_ONESHOT_GET(x) (((uint32_t)(x) &amp; QEIV2_QEI_CFG_PULSE0_ONESHOT_MASK) &gt;&gt; QEIV2_QEI_CFG_PULSE0_ONESHOT_SHIFT)</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span> </div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span><span class="comment">/*</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span><span class="comment"> * PULSE1_ONESHOT (RW)</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span><span class="comment"> *</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span><span class="comment"> */</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#afa0fa486be409937143c172fa4825a8e"> 1413</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_PULSE1_ONESHOT_MASK (0x40000UL)</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#abe9cc59a918f5cea129e2acc9165d47c"> 1414</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_PULSE1_ONESHOT_SHIFT (18U)</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a7353b977f2b1fc5c5d434dfdded091de"> 1415</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_PULSE1_ONESHOT_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_QEI_CFG_PULSE1_ONESHOT_SHIFT) &amp; QEIV2_QEI_CFG_PULSE1_ONESHOT_MASK)</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a7ddbff5cb2c7843d6923c92a0758d1ff"> 1416</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_PULSE1_ONESHOT_GET(x) (((uint32_t)(x) &amp; QEIV2_QEI_CFG_PULSE1_ONESHOT_MASK) &gt;&gt; QEIV2_QEI_CFG_PULSE1_ONESHOT_SHIFT)</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span> </div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span><span class="comment">/*</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span><span class="comment"> * CYCLE0_ONESHOT (RW)</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span><span class="comment"> *</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span><span class="comment"> * set to use oneshot mode for configed cycle_num</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span><span class="comment"> */</span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#acdf22294d0dc5da86ec9cbce88e3e795"> 1423</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_CYCLE0_ONESHOT_MASK (0x20000UL)</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aaee56d4b20da34e7b6b157b3f926f3f0"> 1424</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_CYCLE0_ONESHOT_SHIFT (17U)</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a267b12ce1f0723db66c91e3ec3326c0a"> 1425</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_CYCLE0_ONESHOT_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_QEI_CFG_CYCLE0_ONESHOT_SHIFT) &amp; QEIV2_QEI_CFG_CYCLE0_ONESHOT_MASK)</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a86f2b3e21b4cfb819e751cc83f97d6e5"> 1426</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_CYCLE0_ONESHOT_GET(x) (((uint32_t)(x) &amp; QEIV2_QEI_CFG_CYCLE0_ONESHOT_MASK) &gt;&gt; QEIV2_QEI_CFG_CYCLE0_ONESHOT_SHIFT)</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span> </div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span><span class="comment">/*</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span><span class="comment"> * CYCLE1_ONESHOT (RW)</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span><span class="comment"> *</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span><span class="comment"> */</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a13aade9525504d8216dc313c7127c63f"> 1432</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_CYCLE1_ONESHOT_MASK (0x10000UL)</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#abc37f545eb8400975a6881796d9323db"> 1433</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_CYCLE1_ONESHOT_SHIFT (16U)</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a880326bd2bf887312647d8479acd824b"> 1434</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_CYCLE1_ONESHOT_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_QEI_CFG_CYCLE1_ONESHOT_SHIFT) &amp; QEIV2_QEI_CFG_CYCLE1_ONESHOT_MASK)</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a6b39d4608542244d645c2d4f693b01ee"> 1435</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_CYCLE1_ONESHOT_GET(x) (((uint32_t)(x) &amp; QEIV2_QEI_CFG_CYCLE1_ONESHOT_MASK) &gt;&gt; QEIV2_QEI_CFG_CYCLE1_ONESHOT_SHIFT)</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span> </div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><span class="comment">/*</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span><span class="comment"> * SPEED_DIR_CHG_EN (RW)</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span><span class="comment"> *</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span><span class="comment"> * clear counter if detect direction change</span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span><span class="comment"> */</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a3dafe3bc85755d40bfe17200c73d191a"> 1442</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_SPEED_DIR_CHG_EN_MASK (0x1000U)</span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ad222dd444a80483531eb2a5f036fc424"> 1443</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_SPEED_DIR_CHG_EN_SHIFT (12U)</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a17383fdc481b9cd0434e555675603e88"> 1444</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_SPEED_DIR_CHG_EN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_QEI_CFG_SPEED_DIR_CHG_EN_SHIFT) &amp; QEIV2_QEI_CFG_SPEED_DIR_CHG_EN_MASK)</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aa0e019645f3c108609f88ba13086e4fc"> 1445</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_SPEED_DIR_CHG_EN_GET(x) (((uint32_t)(x) &amp; QEIV2_QEI_CFG_SPEED_DIR_CHG_EN_MASK) &gt;&gt; QEIV2_QEI_CFG_SPEED_DIR_CHG_EN_SHIFT)</span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span> </div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span><span class="comment">/*</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span><span class="comment"> * TRIG_PULSE0_EN (RW)</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span><span class="comment"> *</span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span><span class="comment"> * set to enable trigger start cycle counter for configed pulse_num(from the selected edge)</span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span><span class="comment"> */</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a470b7d2c8e385acf71b0cd5255459e8d"> 1452</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_TRIG_PULSE0_EN_MASK (0x800U)</span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a57972a960178c72264566cbca93749cc"> 1453</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_TRIG_PULSE0_EN_SHIFT (11U)</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a725853ea63cf30b426c4ec21dd4763d6"> 1454</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_TRIG_PULSE0_EN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_QEI_CFG_TRIG_PULSE0_EN_SHIFT) &amp; QEIV2_QEI_CFG_TRIG_PULSE0_EN_MASK)</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ae34d30161194256c4f51abd4d12c37ad"> 1455</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_TRIG_PULSE0_EN_GET(x) (((uint32_t)(x) &amp; QEIV2_QEI_CFG_TRIG_PULSE0_EN_MASK) &gt;&gt; QEIV2_QEI_CFG_TRIG_PULSE0_EN_SHIFT)</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span> </div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span><span class="comment">/*</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span><span class="comment"> * TRIG_PULSE1_EN (RW)</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span><span class="comment"> *</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span><span class="comment"> */</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#acd9a67b648cb8422c0346f4657b97fe5"> 1461</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_TRIG_PULSE1_EN_MASK (0x400U)</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a28b5e683821a01d650d4d02f144955d5"> 1462</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_TRIG_PULSE1_EN_SHIFT (10U)</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a150429de84d0772ae4d74b07c8a0b4bc"> 1463</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_TRIG_PULSE1_EN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_QEI_CFG_TRIG_PULSE1_EN_SHIFT) &amp; QEIV2_QEI_CFG_TRIG_PULSE1_EN_MASK)</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ae2f692db629d2733cb6ed93f795af4df"> 1464</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_TRIG_PULSE1_EN_GET(x) (((uint32_t)(x) &amp; QEIV2_QEI_CFG_TRIG_PULSE1_EN_MASK) &gt;&gt; QEIV2_QEI_CFG_TRIG_PULSE1_EN_SHIFT)</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span> </div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span><span class="comment">/*</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span><span class="comment"> * TRIG_CYCLE0_EN (RW)</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span><span class="comment"> *</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span><span class="comment"> * set to enable trigger start pulse counter for configed cycle_num</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span><span class="comment"> */</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a79b1d8758982cccb179ce069c0a6e04b"> 1471</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_TRIG_CYCLE0_EN_MASK (0x200U)</span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a132a2f140b464d5611ef4378e4781b55"> 1472</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_TRIG_CYCLE0_EN_SHIFT (9U)</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af622583cfecc5de75a87539b669c0ab3"> 1473</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_TRIG_CYCLE0_EN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_QEI_CFG_TRIG_CYCLE0_EN_SHIFT) &amp; QEIV2_QEI_CFG_TRIG_CYCLE0_EN_MASK)</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a8783970d705e9fe0cf3df20d49182214"> 1474</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_TRIG_CYCLE0_EN_GET(x) (((uint32_t)(x) &amp; QEIV2_QEI_CFG_TRIG_CYCLE0_EN_MASK) &gt;&gt; QEIV2_QEI_CFG_TRIG_CYCLE0_EN_SHIFT)</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span> </div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span><span class="comment">/*</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span><span class="comment"> * TRIG_CYCLE1_EN (RW)</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span><span class="comment"> *</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span><span class="comment"> */</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af2bbd79a93c5545f6b2b3f752e77cf29"> 1480</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_TRIG_CYCLE1_EN_MASK (0x100U)</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a92d231d2ad9e3a15a5684fe12889292a"> 1481</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_TRIG_CYCLE1_EN_SHIFT (8U)</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a8739c60c024f537e210ff05b359981eb"> 1482</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_TRIG_CYCLE1_EN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_QEI_CFG_TRIG_CYCLE1_EN_SHIFT) &amp; QEIV2_QEI_CFG_TRIG_CYCLE1_EN_MASK)</span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a4fedace7fc67094cd64d67897635a59f"> 1483</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_TRIG_CYCLE1_EN_GET(x) (((uint32_t)(x) &amp; QEIV2_QEI_CFG_TRIG_CYCLE1_EN_MASK) &gt;&gt; QEIV2_QEI_CFG_TRIG_CYCLE1_EN_SHIFT)</span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span> </div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span><span class="comment">/*</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span><span class="comment"> * UVW_POS_OPT0 (RW)</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span><span class="comment"> *</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span><span class="comment"> * set to output next area position for QEO use;</span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span><span class="comment"> * clr to output exact point position for MMC use</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span><span class="comment"> */</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a65c7f10aaa4b69dc613b16ee5984cfc7"> 1491</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_UVW_POS_OPT0_MASK (0x20U)</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ada20c39c546642357422103aeab56263"> 1492</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_UVW_POS_OPT0_SHIFT (5U)</span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aea4f6adc4dd53501cdfd67d58c8139b0"> 1493</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_UVW_POS_OPT0_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_QEI_CFG_UVW_POS_OPT0_SHIFT) &amp; QEIV2_QEI_CFG_UVW_POS_OPT0_MASK)</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aaa46baff8de316aad75f23ecf5dc34df"> 1494</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_UVW_POS_OPT0_GET(x) (((uint32_t)(x) &amp; QEIV2_QEI_CFG_UVW_POS_OPT0_MASK) &gt;&gt; QEIV2_QEI_CFG_UVW_POS_OPT0_SHIFT)</span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span> </div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span><span class="comment">/*</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span><span class="comment"> * NEGEDGE_EN (RW)</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span><span class="comment"> *</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span><span class="comment"> * bit4:  negedge enable</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span><span class="comment"> * bit3:  posedge enable</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span><span class="comment"> * bit2:  W in hal enable</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span><span class="comment"> * bit1:  signal b(or V in hal) enable</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span><span class="comment"> * bit0:  signal a(or U in hal) enable</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span><span class="comment"> * such as:</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span><span class="comment"> * 01001:  use posedge A</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span><span class="comment"> * 11010:  use both edge of signal B</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span><span class="comment"> * 11111:  use both edge of all HAL siganls</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span><span class="comment"> */</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a7bb81037dad4ebf826b2dfc94a65b5bd"> 1509</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_NEGEDGE_EN_MASK (0x10U)</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a10671251a6c44e660644f44794049dca"> 1510</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_NEGEDGE_EN_SHIFT (4U)</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a3d070f5105f794918c06daf929775be3"> 1511</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_NEGEDGE_EN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_QEI_CFG_NEGEDGE_EN_SHIFT) &amp; QEIV2_QEI_CFG_NEGEDGE_EN_MASK)</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a2c2d3c151d27cfd7f6e7ed70f0fdaaa7"> 1512</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_NEGEDGE_EN_GET(x) (((uint32_t)(x) &amp; QEIV2_QEI_CFG_NEGEDGE_EN_MASK) &gt;&gt; QEIV2_QEI_CFG_NEGEDGE_EN_SHIFT)</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span> </div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span><span class="comment">/*</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span><span class="comment"> * POSIDGE_EN (RW)</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span><span class="comment"> *</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span><span class="comment"> */</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a7617aa32e1e31625674c3d0d003bea4a"> 1518</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_POSIDGE_EN_MASK (0x8U)</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a9c701c9ce1126bf18e4816179a2c93e2"> 1519</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_POSIDGE_EN_SHIFT (3U)</span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a937ea5a1982e71eeb7d9a22f050d3bd5"> 1520</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_POSIDGE_EN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_QEI_CFG_POSIDGE_EN_SHIFT) &amp; QEIV2_QEI_CFG_POSIDGE_EN_MASK)</span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a776a295c1e24d784a76f9f6bdd12a008"> 1521</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_POSIDGE_EN_GET(x) (((uint32_t)(x) &amp; QEIV2_QEI_CFG_POSIDGE_EN_MASK) &gt;&gt; QEIV2_QEI_CFG_POSIDGE_EN_SHIFT)</span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span> </div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span><span class="comment">/*</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span><span class="comment"> * SIGZ_EN (RW)</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span><span class="comment"> *</span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span><span class="comment"> */</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a3d38af3ebf5b623492b9e7aa2d63a3af"> 1527</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_SIGZ_EN_MASK (0x4U)</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#affda11db07d4bbffefc7b093f7dc4169"> 1528</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_SIGZ_EN_SHIFT (2U)</span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a2d54c72bf9ec54a0b7118911f0e6b57d"> 1529</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_SIGZ_EN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_QEI_CFG_SIGZ_EN_SHIFT) &amp; QEIV2_QEI_CFG_SIGZ_EN_MASK)</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a1b5b946dcaaf2ce2660cfbd308c13fab"> 1530</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_SIGZ_EN_GET(x) (((uint32_t)(x) &amp; QEIV2_QEI_CFG_SIGZ_EN_MASK) &gt;&gt; QEIV2_QEI_CFG_SIGZ_EN_SHIFT)</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span> </div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span><span class="comment">/*</span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span><span class="comment"> * SIGB_EN (RW)</span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span><span class="comment"> *</span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span><span class="comment"> */</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a9053f7619f5f474489e3f1fff5655d3e"> 1536</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_SIGB_EN_MASK (0x2U)</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ad7fe68ee9f5a558be6e6f785bd0554d0"> 1537</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_SIGB_EN_SHIFT (1U)</span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a857a3b55d2adc7a9bbc83f5fe8f26d07"> 1538</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_SIGB_EN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_QEI_CFG_SIGB_EN_SHIFT) &amp; QEIV2_QEI_CFG_SIGB_EN_MASK)</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aded51d959fdf8c05e354a73426a7afbe"> 1539</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_SIGB_EN_GET(x) (((uint32_t)(x) &amp; QEIV2_QEI_CFG_SIGB_EN_MASK) &gt;&gt; QEIV2_QEI_CFG_SIGB_EN_SHIFT)</span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span> </div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span><span class="comment">/*</span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span><span class="comment"> * SIGA_EN (RW)</span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span><span class="comment"> *</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span><span class="comment"> */</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a5df878126f73dca4140eac4a77539abb"> 1545</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_SIGA_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a441f41bab085eedf38fd196dbd6c6a0b"> 1546</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_SIGA_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a64ee0e95d432cf883599b4bc01f15ae4"> 1547</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_SIGA_EN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_QEI_CFG_SIGA_EN_SHIFT) &amp; QEIV2_QEI_CFG_SIGA_EN_MASK)</span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a073acf586fe451cebd9ab8a0a476459e"> 1548</a></span><span class="preprocessor">#define QEIV2_QEI_CFG_SIGA_EN_GET(x) (((uint32_t)(x) &amp; QEIV2_QEI_CFG_SIGA_EN_MASK) &gt;&gt; QEIV2_QEI_CFG_SIGA_EN_SHIFT)</span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span> </div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span><span class="comment">/* Bitfield definition for register: PULSE0_NUM */</span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span><span class="comment">/*</span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span><span class="comment"> * PULSE0_NUM (RW)</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span><span class="comment"> *</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span><span class="comment"> * for speed detection, will count the cycle number for configed pulse_num</span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span><span class="comment"> */</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a1bc54889ecfe11d61643b0f902d41f1d"> 1556</a></span><span class="preprocessor">#define QEIV2_PULSE0_NUM_PULSE0_NUM_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aaf072d092be7da7416ae5f3a029bee6c"> 1557</a></span><span class="preprocessor">#define QEIV2_PULSE0_NUM_PULSE0_NUM_SHIFT (0U)</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af102aebc95791f04af3033005a759fa1"> 1558</a></span><span class="preprocessor">#define QEIV2_PULSE0_NUM_PULSE0_NUM_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_PULSE0_NUM_PULSE0_NUM_SHIFT) &amp; QEIV2_PULSE0_NUM_PULSE0_NUM_MASK)</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aee1a5de01c7a64e8bc598dea5b5235c0"> 1559</a></span><span class="preprocessor">#define QEIV2_PULSE0_NUM_PULSE0_NUM_GET(x) (((uint32_t)(x) &amp; QEIV2_PULSE0_NUM_PULSE0_NUM_MASK) &gt;&gt; QEIV2_PULSE0_NUM_PULSE0_NUM_SHIFT)</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span> </div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span><span class="comment">/* Bitfield definition for register: PULSE1_NUM */</span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span><span class="comment">/*</span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span><span class="comment"> * PULSE1_NUM (RW)</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span><span class="comment"> *</span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span><span class="comment"> */</span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a49151146318e11b898ffeecbd52b1311"> 1566</a></span><span class="preprocessor">#define QEIV2_PULSE1_NUM_PULSE1_NUM_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ab07461383802eb6609d9fd2ccd0ac3d3"> 1567</a></span><span class="preprocessor">#define QEIV2_PULSE1_NUM_PULSE1_NUM_SHIFT (0U)</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a257ebdc429734d62f6d7bd1fe69ac7bc"> 1568</a></span><span class="preprocessor">#define QEIV2_PULSE1_NUM_PULSE1_NUM_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_PULSE1_NUM_PULSE1_NUM_SHIFT) &amp; QEIV2_PULSE1_NUM_PULSE1_NUM_MASK)</span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a27eacc0e0fb53e2b01c1cf661ce52452"> 1569</a></span><span class="preprocessor">#define QEIV2_PULSE1_NUM_PULSE1_NUM_GET(x) (((uint32_t)(x) &amp; QEIV2_PULSE1_NUM_PULSE1_NUM_MASK) &gt;&gt; QEIV2_PULSE1_NUM_PULSE1_NUM_SHIFT)</span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span> </div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span><span class="comment">/* Bitfield definition for register: CYCLE0_CNT */</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span><span class="comment">/*</span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span><span class="comment"> * CYCLE0_CNT (RO)</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span><span class="comment"> *</span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span><span class="comment"> */</span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#abc2af65c7adab460e51c6e4187cf3ede"> 1576</a></span><span class="preprocessor">#define QEIV2_CYCLE0_CNT_CYCLE0_CNT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a6468dec434131b245b861d4033256f71"> 1577</a></span><span class="preprocessor">#define QEIV2_CYCLE0_CNT_CYCLE0_CNT_SHIFT (0U)</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a73c2b5ffafd264f4afd64bfa56159fab"> 1578</a></span><span class="preprocessor">#define QEIV2_CYCLE0_CNT_CYCLE0_CNT_GET(x) (((uint32_t)(x) &amp; QEIV2_CYCLE0_CNT_CYCLE0_CNT_MASK) &gt;&gt; QEIV2_CYCLE0_CNT_CYCLE0_CNT_SHIFT)</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span> </div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span><span class="comment">/* Bitfield definition for register: CYCLE0PULSE_CNT */</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span><span class="comment">/*</span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span><span class="comment"> * CYCLE0PULSE_CNT (RO)</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span><span class="comment"> *</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span><span class="comment"> */</span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a064ae4f7217ed89f2c54187fa69c9464"> 1585</a></span><span class="preprocessor">#define QEIV2_CYCLE0PULSE_CNT_CYCLE0PULSE_CNT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aac3114dcf1217cdcbf5caa04e6e4760d"> 1586</a></span><span class="preprocessor">#define QEIV2_CYCLE0PULSE_CNT_CYCLE0PULSE_CNT_SHIFT (0U)</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aedb7678cf11a0040bad6cbca28a48154"> 1587</a></span><span class="preprocessor">#define QEIV2_CYCLE0PULSE_CNT_CYCLE0PULSE_CNT_GET(x) (((uint32_t)(x) &amp; QEIV2_CYCLE0PULSE_CNT_CYCLE0PULSE_CNT_MASK) &gt;&gt; QEIV2_CYCLE0PULSE_CNT_CYCLE0PULSE_CNT_SHIFT)</span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span> </div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span><span class="comment">/* Bitfield definition for register: CYCLE1_CNT */</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span><span class="comment">/*</span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span><span class="comment"> * CYCLE1_CNT (RO)</span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span><span class="comment"> *</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span><span class="comment"> */</span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a41303617df688d096bce535b55a532ec"> 1594</a></span><span class="preprocessor">#define QEIV2_CYCLE1_CNT_CYCLE1_CNT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ab1731f2d72a8eddaf6540e2152750420"> 1595</a></span><span class="preprocessor">#define QEIV2_CYCLE1_CNT_CYCLE1_CNT_SHIFT (0U)</span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af49704ed0f65b0f9bbce7d5211b8428a"> 1596</a></span><span class="preprocessor">#define QEIV2_CYCLE1_CNT_CYCLE1_CNT_GET(x) (((uint32_t)(x) &amp; QEIV2_CYCLE1_CNT_CYCLE1_CNT_MASK) &gt;&gt; QEIV2_CYCLE1_CNT_CYCLE1_CNT_SHIFT)</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span> </div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span><span class="comment">/* Bitfield definition for register: CYCLE1PULSE_CNT */</span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span><span class="comment">/*</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span><span class="comment"> * CYCLE1PULSE_CNT (RO)</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span><span class="comment"> *</span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span><span class="comment"> */</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ace1f3d81346b36c65501de0e978ea58c"> 1603</a></span><span class="preprocessor">#define QEIV2_CYCLE1PULSE_CNT_CYCLE1PULSE_CNT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aa32fb3cef55b819de199b3a36cf48ac5"> 1604</a></span><span class="preprocessor">#define QEIV2_CYCLE1PULSE_CNT_CYCLE1PULSE_CNT_SHIFT (0U)</span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aecde7c9eba98d53c70e93b7c709ecc98"> 1605</a></span><span class="preprocessor">#define QEIV2_CYCLE1PULSE_CNT_CYCLE1PULSE_CNT_GET(x) (((uint32_t)(x) &amp; QEIV2_CYCLE1PULSE_CNT_CYCLE1PULSE_CNT_MASK) &gt;&gt; QEIV2_CYCLE1PULSE_CNT_CYCLE1PULSE_CNT_SHIFT)</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span> </div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span><span class="comment">/* Bitfield definition for register: CYCLE0_SNAP0 */</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span><span class="comment">/*</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span><span class="comment"> * CYCLE0_SNAP0 (RO)</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span><span class="comment"> *</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span><span class="comment"> */</span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a6cb51b62638939b2c58c5f1350e8e66e"> 1612</a></span><span class="preprocessor">#define QEIV2_CYCLE0_SNAP0_CYCLE0_SNAP0_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aa878e048ccc7477d2bc7974494373ed4"> 1613</a></span><span class="preprocessor">#define QEIV2_CYCLE0_SNAP0_CYCLE0_SNAP0_SHIFT (0U)</span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a1b02f112c04f576daa9e065e07575706"> 1614</a></span><span class="preprocessor">#define QEIV2_CYCLE0_SNAP0_CYCLE0_SNAP0_GET(x) (((uint32_t)(x) &amp; QEIV2_CYCLE0_SNAP0_CYCLE0_SNAP0_MASK) &gt;&gt; QEIV2_CYCLE0_SNAP0_CYCLE0_SNAP0_SHIFT)</span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span> </div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span><span class="comment">/* Bitfield definition for register: CYCLE0_SNAP1 */</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span><span class="comment">/*</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span><span class="comment"> * CYCLE0_SNAP1 (RO)</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span><span class="comment"> *</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span><span class="comment"> */</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a3ca1036292098801dd6f8cd1b78a1080"> 1621</a></span><span class="preprocessor">#define QEIV2_CYCLE0_SNAP1_CYCLE0_SNAP1_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a3bc63856736dd12e7a09fbc9ed876667"> 1622</a></span><span class="preprocessor">#define QEIV2_CYCLE0_SNAP1_CYCLE0_SNAP1_SHIFT (0U)</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a982136e1e91e05f368df5ffe33d5943c"> 1623</a></span><span class="preprocessor">#define QEIV2_CYCLE0_SNAP1_CYCLE0_SNAP1_GET(x) (((uint32_t)(x) &amp; QEIV2_CYCLE0_SNAP1_CYCLE0_SNAP1_MASK) &gt;&gt; QEIV2_CYCLE0_SNAP1_CYCLE0_SNAP1_SHIFT)</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span> </div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span><span class="comment">/* Bitfield definition for register: CYCLE1_SNAP0 */</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span><span class="comment">/*</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span><span class="comment"> * CYCLE1_SNAP0 (RO)</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span><span class="comment"> *</span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span><span class="comment"> */</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#abe6ce4212978d3ea9ba9f2de0c072553"> 1630</a></span><span class="preprocessor">#define QEIV2_CYCLE1_SNAP0_CYCLE1_SNAP0_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aeffa3993ad91e07ed349bf7daa0c1947"> 1631</a></span><span class="preprocessor">#define QEIV2_CYCLE1_SNAP0_CYCLE1_SNAP0_SHIFT (0U)</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a2137559d221b109dddd6e3636b5316bc"> 1632</a></span><span class="preprocessor">#define QEIV2_CYCLE1_SNAP0_CYCLE1_SNAP0_GET(x) (((uint32_t)(x) &amp; QEIV2_CYCLE1_SNAP0_CYCLE1_SNAP0_MASK) &gt;&gt; QEIV2_CYCLE1_SNAP0_CYCLE1_SNAP0_SHIFT)</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span> </div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span><span class="comment">/* Bitfield definition for register: CYCLE1_SNAP1 */</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span><span class="comment">/*</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span><span class="comment"> * CYCLE1_SNAP1 (RO)</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span><span class="comment"> *</span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span><span class="comment"> */</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a39a43e1e1a2a9052c1045bc1a293cd2c"> 1639</a></span><span class="preprocessor">#define QEIV2_CYCLE1_SNAP1_CYCLE1_SNAP1_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aed26f18c076685d265de00e7b844ad70"> 1640</a></span><span class="preprocessor">#define QEIV2_CYCLE1_SNAP1_CYCLE1_SNAP1_SHIFT (0U)</span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af409c66d20d73aa24ba4e0a8794e323a"> 1641</a></span><span class="preprocessor">#define QEIV2_CYCLE1_SNAP1_CYCLE1_SNAP1_GET(x) (((uint32_t)(x) &amp; QEIV2_CYCLE1_SNAP1_CYCLE1_SNAP1_MASK) &gt;&gt; QEIV2_CYCLE1_SNAP1_CYCLE1_SNAP1_SHIFT)</span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span> </div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span><span class="comment">/* Bitfield definition for register: CYCLE0_NUM */</span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span><span class="comment">/*</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span><span class="comment"> * CYCLE0_NUM (RW)</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span><span class="comment"> *</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span><span class="comment"> */</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a32aacefa415b153b2c7e8d14359a2b19"> 1648</a></span><span class="preprocessor">#define QEIV2_CYCLE0_NUM_CYCLE0_NUM_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a0b8483835bca3f15bc0ad8cdccf0fa8c"> 1649</a></span><span class="preprocessor">#define QEIV2_CYCLE0_NUM_CYCLE0_NUM_SHIFT (0U)</span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a3e716822b1f2dba1d86e90c57200863b"> 1650</a></span><span class="preprocessor">#define QEIV2_CYCLE0_NUM_CYCLE0_NUM_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_CYCLE0_NUM_CYCLE0_NUM_SHIFT) &amp; QEIV2_CYCLE0_NUM_CYCLE0_NUM_MASK)</span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a93fa2694719c3b394e7af4ab7187fb17"> 1651</a></span><span class="preprocessor">#define QEIV2_CYCLE0_NUM_CYCLE0_NUM_GET(x) (((uint32_t)(x) &amp; QEIV2_CYCLE0_NUM_CYCLE0_NUM_MASK) &gt;&gt; QEIV2_CYCLE0_NUM_CYCLE0_NUM_SHIFT)</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span> </div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span><span class="comment">/* Bitfield definition for register: CYCLE1_NUM */</span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span><span class="comment">/*</span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span><span class="comment"> * CYCLE1_NUM (RW)</span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span><span class="comment"> *</span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span><span class="comment"> */</span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a5b6df6308aeaa0bbeb46ad4bc423a7d2"> 1658</a></span><span class="preprocessor">#define QEIV2_CYCLE1_NUM_CYCLE1_NUM_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ae103279e83b6c06adaa1c0a27a75728a"> 1659</a></span><span class="preprocessor">#define QEIV2_CYCLE1_NUM_CYCLE1_NUM_SHIFT (0U)</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ac020fceb8419a3ce7448b0ea02dce0dd"> 1660</a></span><span class="preprocessor">#define QEIV2_CYCLE1_NUM_CYCLE1_NUM_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_CYCLE1_NUM_CYCLE1_NUM_SHIFT) &amp; QEIV2_CYCLE1_NUM_CYCLE1_NUM_MASK)</span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a21bdaa37434918ea309e32e30a32aa81"> 1661</a></span><span class="preprocessor">#define QEIV2_CYCLE1_NUM_CYCLE1_NUM_GET(x) (((uint32_t)(x) &amp; QEIV2_CYCLE1_NUM_CYCLE1_NUM_MASK) &gt;&gt; QEIV2_CYCLE1_NUM_CYCLE1_NUM_SHIFT)</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span> </div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span><span class="comment">/* Bitfield definition for register: PULSE0_CNT */</span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span><span class="comment">/*</span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span><span class="comment"> * PULSE0_CNT (RO)</span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span><span class="comment"> *</span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span><span class="comment"> */</span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ad915b7c40ce933dd1297e12b27c9d99d"> 1668</a></span><span class="preprocessor">#define QEIV2_PULSE0_CNT_PULSE0_CNT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ac4b7d8653e6466d15fd663dc61b689cf"> 1669</a></span><span class="preprocessor">#define QEIV2_PULSE0_CNT_PULSE0_CNT_SHIFT (0U)</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aac39b6274e6444f39b47d6c3f08450c7"> 1670</a></span><span class="preprocessor">#define QEIV2_PULSE0_CNT_PULSE0_CNT_GET(x) (((uint32_t)(x) &amp; QEIV2_PULSE0_CNT_PULSE0_CNT_MASK) &gt;&gt; QEIV2_PULSE0_CNT_PULSE0_CNT_SHIFT)</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span> </div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span><span class="comment">/* Bitfield definition for register: PULSE0CYCLE_CNT */</span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span><span class="comment">/*</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span><span class="comment"> * PULSE0CYCLE_CNT (RO)</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span><span class="comment"> *</span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span><span class="comment"> */</span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a83f30478452f2e4185776858b5633d47"> 1677</a></span><span class="preprocessor">#define QEIV2_PULSE0CYCLE_CNT_PULSE0CYCLE_CNT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af1356b5d28dbe082ea224f53028d474e"> 1678</a></span><span class="preprocessor">#define QEIV2_PULSE0CYCLE_CNT_PULSE0CYCLE_CNT_SHIFT (0U)</span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a0d662b5eab469cdaf54dfc3691d285cf"> 1679</a></span><span class="preprocessor">#define QEIV2_PULSE0CYCLE_CNT_PULSE0CYCLE_CNT_GET(x) (((uint32_t)(x) &amp; QEIV2_PULSE0CYCLE_CNT_PULSE0CYCLE_CNT_MASK) &gt;&gt; QEIV2_PULSE0CYCLE_CNT_PULSE0CYCLE_CNT_SHIFT)</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span> </div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span><span class="comment">/* Bitfield definition for register: PULSE1_CNT */</span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span><span class="comment">/*</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span><span class="comment"> * PULSE1_CNT (RO)</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span><span class="comment"> *</span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span><span class="comment"> */</span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a07ed2958d98f74648702ac45d4df09cf"> 1686</a></span><span class="preprocessor">#define QEIV2_PULSE1_CNT_PULSE1_CNT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a418b136390405a125ab28f91ae77b89a"> 1687</a></span><span class="preprocessor">#define QEIV2_PULSE1_CNT_PULSE1_CNT_SHIFT (0U)</span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a1cdd76254af2425d831b0e1f4baedc90"> 1688</a></span><span class="preprocessor">#define QEIV2_PULSE1_CNT_PULSE1_CNT_GET(x) (((uint32_t)(x) &amp; QEIV2_PULSE1_CNT_PULSE1_CNT_MASK) &gt;&gt; QEIV2_PULSE1_CNT_PULSE1_CNT_SHIFT)</span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span> </div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span><span class="comment">/* Bitfield definition for register: PULSE1CYCLE_CNT */</span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span><span class="comment">/*</span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span><span class="comment"> * PULSE1CYCLE_CNT (RO)</span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span><span class="comment"> *</span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span><span class="comment"> */</span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ae6cb8ef76acfa3da0d9d5398f7f3dd7b"> 1695</a></span><span class="preprocessor">#define QEIV2_PULSE1CYCLE_CNT_PULSE1CYCLE_CNT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af8d795deda8ccd2cadac861e7224f2ed"> 1696</a></span><span class="preprocessor">#define QEIV2_PULSE1CYCLE_CNT_PULSE1CYCLE_CNT_SHIFT (0U)</span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#accb7fc8a1a130353ce28de11fa716418"> 1697</a></span><span class="preprocessor">#define QEIV2_PULSE1CYCLE_CNT_PULSE1CYCLE_CNT_GET(x) (((uint32_t)(x) &amp; QEIV2_PULSE1CYCLE_CNT_PULSE1CYCLE_CNT_MASK) &gt;&gt; QEIV2_PULSE1CYCLE_CNT_PULSE1CYCLE_CNT_SHIFT)</span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span> </div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span><span class="comment">/* Bitfield definition for register: PULSE0_SNAP0 */</span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span><span class="comment">/*</span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span><span class="comment"> * PULSE0_SNAP0 (RO)</span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span><span class="comment"> *</span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span><span class="comment"> */</span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a269079f644686e2066050be1e301040f"> 1704</a></span><span class="preprocessor">#define QEIV2_PULSE0_SNAP0_PULSE0_SNAP0_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a5123ae9ed8613826ff94f818fbabae66"> 1705</a></span><span class="preprocessor">#define QEIV2_PULSE0_SNAP0_PULSE0_SNAP0_SHIFT (0U)</span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a40a6d32022b783fcb3d90f44ebfe27e4"> 1706</a></span><span class="preprocessor">#define QEIV2_PULSE0_SNAP0_PULSE0_SNAP0_GET(x) (((uint32_t)(x) &amp; QEIV2_PULSE0_SNAP0_PULSE0_SNAP0_MASK) &gt;&gt; QEIV2_PULSE0_SNAP0_PULSE0_SNAP0_SHIFT)</span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span> </div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span><span class="comment">/* Bitfield definition for register: PULSE0CYCLE_SNAP0 */</span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span><span class="comment">/*</span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span><span class="comment"> * PULSE0CYCLE_SNAP0 (RO)</span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span><span class="comment"> *</span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span><span class="comment"> */</span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a24a07dd22cfa2751eca939eb05cc26cf"> 1713</a></span><span class="preprocessor">#define QEIV2_PULSE0CYCLE_SNAP0_PULSE0CYCLE_SNAP0_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ac3f663f6e244d2e0d29a19055326f6cd"> 1714</a></span><span class="preprocessor">#define QEIV2_PULSE0CYCLE_SNAP0_PULSE0CYCLE_SNAP0_SHIFT (0U)</span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aec82fd27bbbfe9b20d6b1feb3aa059ce"> 1715</a></span><span class="preprocessor">#define QEIV2_PULSE0CYCLE_SNAP0_PULSE0CYCLE_SNAP0_GET(x) (((uint32_t)(x) &amp; QEIV2_PULSE0CYCLE_SNAP0_PULSE0CYCLE_SNAP0_MASK) &gt;&gt; QEIV2_PULSE0CYCLE_SNAP0_PULSE0CYCLE_SNAP0_SHIFT)</span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span> </div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span><span class="comment">/* Bitfield definition for register: PULSE0_SNAP1 */</span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span><span class="comment">/*</span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span><span class="comment"> * PULSE0_SNAP1 (RO)</span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span><span class="comment"> *</span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span><span class="comment"> */</span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a0116ca6171bab04fae83f92eb721a95e"> 1722</a></span><span class="preprocessor">#define QEIV2_PULSE0_SNAP1_PULSE0_SNAP1_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#abd7428f1ce09d137a4fdb97aefdfe206"> 1723</a></span><span class="preprocessor">#define QEIV2_PULSE0_SNAP1_PULSE0_SNAP1_SHIFT (0U)</span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#afc541171cc83a36fee5eb369470b3935"> 1724</a></span><span class="preprocessor">#define QEIV2_PULSE0_SNAP1_PULSE0_SNAP1_GET(x) (((uint32_t)(x) &amp; QEIV2_PULSE0_SNAP1_PULSE0_SNAP1_MASK) &gt;&gt; QEIV2_PULSE0_SNAP1_PULSE0_SNAP1_SHIFT)</span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span> </div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span><span class="comment">/* Bitfield definition for register: PULSE0CYCLE_SNAP1 */</span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span><span class="comment">/*</span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span><span class="comment"> * PULSE0CYCLE_SNAP1 (RO)</span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span><span class="comment"> *</span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span><span class="comment"> */</span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a0a2da12e32dcbff90706d994bbf7883b"> 1731</a></span><span class="preprocessor">#define QEIV2_PULSE0CYCLE_SNAP1_PULSE0CYCLE_SNAP1_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a9e6183f81d5c04f490ea856e09d5f0ef"> 1732</a></span><span class="preprocessor">#define QEIV2_PULSE0CYCLE_SNAP1_PULSE0CYCLE_SNAP1_SHIFT (0U)</span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a1a40e2cf3c3675a66df5d1d5c1b328d0"> 1733</a></span><span class="preprocessor">#define QEIV2_PULSE0CYCLE_SNAP1_PULSE0CYCLE_SNAP1_GET(x) (((uint32_t)(x) &amp; QEIV2_PULSE0CYCLE_SNAP1_PULSE0CYCLE_SNAP1_MASK) &gt;&gt; QEIV2_PULSE0CYCLE_SNAP1_PULSE0CYCLE_SNAP1_SHIFT)</span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span> </div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span><span class="comment">/* Bitfield definition for register: PULSE1_SNAP0 */</span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span><span class="comment">/*</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span><span class="comment"> * PULSE1_SNAP0 (RO)</span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span><span class="comment"> *</span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span><span class="comment"> */</span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a492cd8b8df532e8839afe9b7c7fc3571"> 1740</a></span><span class="preprocessor">#define QEIV2_PULSE1_SNAP0_PULSE1_SNAP0_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a2129615664ee2dd462cffcd61e38a83d"> 1741</a></span><span class="preprocessor">#define QEIV2_PULSE1_SNAP0_PULSE1_SNAP0_SHIFT (0U)</span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aa29d01530789a00107420c4eb2e43c58"> 1742</a></span><span class="preprocessor">#define QEIV2_PULSE1_SNAP0_PULSE1_SNAP0_GET(x) (((uint32_t)(x) &amp; QEIV2_PULSE1_SNAP0_PULSE1_SNAP0_MASK) &gt;&gt; QEIV2_PULSE1_SNAP0_PULSE1_SNAP0_SHIFT)</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span> </div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span><span class="comment">/* Bitfield definition for register: PULSE1CYCLE_SNAP0 */</span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span><span class="comment">/*</span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span><span class="comment"> * PULSE1CYCLE_SNAP0 (RO)</span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span><span class="comment"> *</span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span><span class="comment"> */</span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a0c45bff06e661621f5bd1e6b6c9a5291"> 1749</a></span><span class="preprocessor">#define QEIV2_PULSE1CYCLE_SNAP0_PULSE1CYCLE_SNAP0_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a6eaf5cfd95c6c608f4c478bbd1cadd1e"> 1750</a></span><span class="preprocessor">#define QEIV2_PULSE1CYCLE_SNAP0_PULSE1CYCLE_SNAP0_SHIFT (0U)</span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ad2ff9ffd6570d1d73fd872b11c5723c2"> 1751</a></span><span class="preprocessor">#define QEIV2_PULSE1CYCLE_SNAP0_PULSE1CYCLE_SNAP0_GET(x) (((uint32_t)(x) &amp; QEIV2_PULSE1CYCLE_SNAP0_PULSE1CYCLE_SNAP0_MASK) &gt;&gt; QEIV2_PULSE1CYCLE_SNAP0_PULSE1CYCLE_SNAP0_SHIFT)</span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span> </div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span><span class="comment">/* Bitfield definition for register: PULSE1_SNAP1 */</span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span><span class="comment">/*</span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span><span class="comment"> * PULSE1_SNAP1 (RO)</span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span><span class="comment"> *</span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span><span class="comment"> */</span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a6f00bcd1bc16d208411c98699648ea03"> 1758</a></span><span class="preprocessor">#define QEIV2_PULSE1_SNAP1_PULSE1_SNAP1_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aa153ded54dd1d66445748c0f5b6896f4"> 1759</a></span><span class="preprocessor">#define QEIV2_PULSE1_SNAP1_PULSE1_SNAP1_SHIFT (0U)</span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a33ac947581aa618a243ba1ab60b403c9"> 1760</a></span><span class="preprocessor">#define QEIV2_PULSE1_SNAP1_PULSE1_SNAP1_GET(x) (((uint32_t)(x) &amp; QEIV2_PULSE1_SNAP1_PULSE1_SNAP1_MASK) &gt;&gt; QEIV2_PULSE1_SNAP1_PULSE1_SNAP1_SHIFT)</span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span> </div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span><span class="comment">/* Bitfield definition for register: PULSE1CYCLE_SNAP1 */</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span><span class="comment">/*</span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span><span class="comment"> * PULSE1CYCLE_SNAP1 (RO)</span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span><span class="comment"> *</span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span><span class="comment"> */</span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ac29b66a765c53afcd62b48b4dfd3e0e9"> 1767</a></span><span class="preprocessor">#define QEIV2_PULSE1CYCLE_SNAP1_PULSE1CYCLE_SNAP1_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a0f20695fb8fe6c56bf8bd82227fac5c6"> 1768</a></span><span class="preprocessor">#define QEIV2_PULSE1CYCLE_SNAP1_PULSE1CYCLE_SNAP1_SHIFT (0U)</span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a03e3817b6acab9f1285d07b49c6c6569"> 1769</a></span><span class="preprocessor">#define QEIV2_PULSE1CYCLE_SNAP1_PULSE1CYCLE_SNAP1_GET(x) (((uint32_t)(x) &amp; QEIV2_PULSE1CYCLE_SNAP1_PULSE1CYCLE_SNAP1_MASK) &gt;&gt; QEIV2_PULSE1CYCLE_SNAP1_PULSE1CYCLE_SNAP1_SHIFT)</span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span> </div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span><span class="comment">/* Bitfield definition for register: TIMESTAMP */</span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span><span class="comment">/*</span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span><span class="comment"> * TIMESTAMP (RO)</span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span><span class="comment"> *</span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span><span class="comment"> * for SIN/COS mode, it saves the timestampe of the begining of first ADC sample time;</span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span><span class="comment"> * for ABZ mode, it saves the timestampe of edge of input signals</span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span><span class="comment"> */</span></div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ad70a083171970e5200822c43e896dae0"> 1778</a></span><span class="preprocessor">#define QEIV2_TIMESTAMP_TIMESTAMP_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a724015daee9acf708e2926609109ca5c"> 1779</a></span><span class="preprocessor">#define QEIV2_TIMESTAMP_TIMESTAMP_SHIFT (0U)</span></div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a49cdc23f0cd41a2898855067ccf6fd38"> 1780</a></span><span class="preprocessor">#define QEIV2_TIMESTAMP_TIMESTAMP_GET(x) (((uint32_t)(x) &amp; QEIV2_TIMESTAMP_TIMESTAMP_MASK) &gt;&gt; QEIV2_TIMESTAMP_TIMESTAMP_SHIFT)</span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span> </div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span><span class="comment">/* Bitfield definition for register: ADC_THRESHOLD */</span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span><span class="comment">/*</span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span><span class="comment"> * LOW_LIMIT (RW)</span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span><span class="comment"> *</span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span><span class="comment"> * for SINCOS mode, if (max+min/2) of the two adc result, is small than limit,</span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span><span class="comment"> * then this value is treated as unvalid, no position output.</span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span><span class="comment"> * this is uesd to avoid wrong adc resule(such as 0 or same sin cos value)</span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span><span class="comment"> */</span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#abd1e7435ae5450a73722809b8e4748b2"> 1790</a></span><span class="preprocessor">#define QEIV2_ADC_THRESHOLD_LOW_LIMIT_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aa6d02a58659ff4c6f6f0f14806cce2e2"> 1791</a></span><span class="preprocessor">#define QEIV2_ADC_THRESHOLD_LOW_LIMIT_SHIFT (16U)</span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aecd30b6bb6954bfeea5cba8f8ad9cdea"> 1792</a></span><span class="preprocessor">#define QEIV2_ADC_THRESHOLD_LOW_LIMIT_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_ADC_THRESHOLD_LOW_LIMIT_SHIFT) &amp; QEIV2_ADC_THRESHOLD_LOW_LIMIT_MASK)</span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ab37108d80d7b396d60c10903f670b73f"> 1793</a></span><span class="preprocessor">#define QEIV2_ADC_THRESHOLD_LOW_LIMIT_GET(x) (((uint32_t)(x) &amp; QEIV2_ADC_THRESHOLD_LOW_LIMIT_MASK) &gt;&gt; QEIV2_ADC_THRESHOLD_LOW_LIMIT_SHIFT)</span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"> 1794</span> </div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"> 1795</span><span class="comment">/*</span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"> 1796</span><span class="comment"> * HIGH_LIMIT (RW)</span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span><span class="comment"> *</span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span><span class="comment"> * high limit for SINCOS mode adc result</span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span><span class="comment"> */</span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a193d45569dfaaf3019407efcab785d26"> 1800</a></span><span class="preprocessor">#define QEIV2_ADC_THRESHOLD_HIGH_LIMIT_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a8ab8c6c773c7ddca0eed9444c0469e38"> 1801</a></span><span class="preprocessor">#define QEIV2_ADC_THRESHOLD_HIGH_LIMIT_SHIFT (0U)</span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ac31ed8c976c48558c6b0b582b0adf417"> 1802</a></span><span class="preprocessor">#define QEIV2_ADC_THRESHOLD_HIGH_LIMIT_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_ADC_THRESHOLD_HIGH_LIMIT_SHIFT) &amp; QEIV2_ADC_THRESHOLD_HIGH_LIMIT_MASK)</span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a847132bfa91822a892d8f733787a572f"> 1803</a></span><span class="preprocessor">#define QEIV2_ADC_THRESHOLD_HIGH_LIMIT_GET(x) (((uint32_t)(x) &amp; QEIV2_ADC_THRESHOLD_HIGH_LIMIT_MASK) &gt;&gt; QEIV2_ADC_THRESHOLD_HIGH_LIMIT_SHIFT)</span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span> </div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span><span class="comment">/* Bitfield definition for register: ADCX_CFG0 */</span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span><span class="comment">/*</span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span><span class="comment"> * X_ADCSEL (RW)</span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span><span class="comment"> *</span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span><span class="comment"> */</span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a9affffb9a5cc49f2634f2685822108ca"> 1810</a></span><span class="preprocessor">#define QEIV2_ADCX_CFG0_X_ADCSEL_MASK (0x100U)</span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ac22c66ffc77d33c4a6013e3171951719"> 1811</a></span><span class="preprocessor">#define QEIV2_ADCX_CFG0_X_ADCSEL_SHIFT (8U)</span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a708975a9fec90b42bbced3ae92d59329"> 1812</a></span><span class="preprocessor">#define QEIV2_ADCX_CFG0_X_ADCSEL_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_ADCX_CFG0_X_ADCSEL_SHIFT) &amp; QEIV2_ADCX_CFG0_X_ADCSEL_MASK)</span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ab67feaa7ebd077285b3322dbeb257f55"> 1813</a></span><span class="preprocessor">#define QEIV2_ADCX_CFG0_X_ADCSEL_GET(x) (((uint32_t)(x) &amp; QEIV2_ADCX_CFG0_X_ADCSEL_MASK) &gt;&gt; QEIV2_ADCX_CFG0_X_ADCSEL_SHIFT)</span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span> </div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span><span class="comment">/*</span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span><span class="comment"> * X_ADC_ENABLE (RW)</span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span><span class="comment"> *</span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span><span class="comment"> */</span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#abbe264a7ba1a02d7159c0a5d5144f264"> 1819</a></span><span class="preprocessor">#define QEIV2_ADCX_CFG0_X_ADC_ENABLE_MASK (0x80U)</span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#add8f87cd8816253145cc81389a5c2b24"> 1820</a></span><span class="preprocessor">#define QEIV2_ADCX_CFG0_X_ADC_ENABLE_SHIFT (7U)</span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a8bed74bea0b289bd491741e74a23b2d7"> 1821</a></span><span class="preprocessor">#define QEIV2_ADCX_CFG0_X_ADC_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_ADCX_CFG0_X_ADC_ENABLE_SHIFT) &amp; QEIV2_ADCX_CFG0_X_ADC_ENABLE_MASK)</span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a42fc70cf8ea8f193301258bbf966a56f"> 1822</a></span><span class="preprocessor">#define QEIV2_ADCX_CFG0_X_ADC_ENABLE_GET(x) (((uint32_t)(x) &amp; QEIV2_ADCX_CFG0_X_ADC_ENABLE_MASK) &gt;&gt; QEIV2_ADCX_CFG0_X_ADC_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span> </div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span><span class="comment">/*</span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span><span class="comment"> * X_CHAN (RW)</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span><span class="comment"> *</span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span><span class="comment"> */</span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aeb6878f69ffaef625da4106363c107c7"> 1828</a></span><span class="preprocessor">#define QEIV2_ADCX_CFG0_X_CHAN_MASK (0x1FU)</span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#afb09af1d58dc3453faafe86f8ef2e7c1"> 1829</a></span><span class="preprocessor">#define QEIV2_ADCX_CFG0_X_CHAN_SHIFT (0U)</span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a65788b004c355a1c3c45d7ca1c189f75"> 1830</a></span><span class="preprocessor">#define QEIV2_ADCX_CFG0_X_CHAN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_ADCX_CFG0_X_CHAN_SHIFT) &amp; QEIV2_ADCX_CFG0_X_CHAN_MASK)</span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a0368277f888e455ae7f113d088bcc3fe"> 1831</a></span><span class="preprocessor">#define QEIV2_ADCX_CFG0_X_CHAN_GET(x) (((uint32_t)(x) &amp; QEIV2_ADCX_CFG0_X_CHAN_MASK) &gt;&gt; QEIV2_ADCX_CFG0_X_CHAN_SHIFT)</span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span> </div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span><span class="comment">/* Bitfield definition for register: ADCX_CFG1 */</span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span><span class="comment">/*</span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span><span class="comment"> * X_PARAM1 (RW)</span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span><span class="comment"> *</span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span><span class="comment"> */</span></div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a8fa88dc442f177c746ebdcb1ebdbb24a"> 1838</a></span><span class="preprocessor">#define QEIV2_ADCX_CFG1_X_PARAM1_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a665722a27dd25b28820d69e577ce564e"> 1839</a></span><span class="preprocessor">#define QEIV2_ADCX_CFG1_X_PARAM1_SHIFT (16U)</span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a1f86b9134591ea57a9e50dcbed447ee1"> 1840</a></span><span class="preprocessor">#define QEIV2_ADCX_CFG1_X_PARAM1_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_ADCX_CFG1_X_PARAM1_SHIFT) &amp; QEIV2_ADCX_CFG1_X_PARAM1_MASK)</span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a402c9d1ed257424eb5bb75cf2839768f"> 1841</a></span><span class="preprocessor">#define QEIV2_ADCX_CFG1_X_PARAM1_GET(x) (((uint32_t)(x) &amp; QEIV2_ADCX_CFG1_X_PARAM1_MASK) &gt;&gt; QEIV2_ADCX_CFG1_X_PARAM1_SHIFT)</span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span> </div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span><span class="comment">/*</span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"> 1844</span><span class="comment"> * X_PARAM0 (RW)</span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span><span class="comment"> *</span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span><span class="comment"> */</span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a4fbec75601b4cd0739452ee26318e42e"> 1847</a></span><span class="preprocessor">#define QEIV2_ADCX_CFG1_X_PARAM0_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aafa434d037dc4feed9fdfc49080c2ca4"> 1848</a></span><span class="preprocessor">#define QEIV2_ADCX_CFG1_X_PARAM0_SHIFT (0U)</span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a0e107cb27963f2f8e8883aaca1ba1163"> 1849</a></span><span class="preprocessor">#define QEIV2_ADCX_CFG1_X_PARAM0_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_ADCX_CFG1_X_PARAM0_SHIFT) &amp; QEIV2_ADCX_CFG1_X_PARAM0_MASK)</span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ac6087c503322b635a8c6acdff38bea38"> 1850</a></span><span class="preprocessor">#define QEIV2_ADCX_CFG1_X_PARAM0_GET(x) (((uint32_t)(x) &amp; QEIV2_ADCX_CFG1_X_PARAM0_MASK) &gt;&gt; QEIV2_ADCX_CFG1_X_PARAM0_SHIFT)</span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span> </div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span><span class="comment">/* Bitfield definition for register: ADCX_CFG2 */</span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span><span class="comment">/*</span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span><span class="comment"> * X_OFFSET (RW)</span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span><span class="comment"> *</span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span><span class="comment"> */</span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ab5f38f05787298bcd8070d163ebe5875"> 1857</a></span><span class="preprocessor">#define QEIV2_ADCX_CFG2_X_OFFSET_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ac49f9baee33142abd489a9ac1387860b"> 1858</a></span><span class="preprocessor">#define QEIV2_ADCX_CFG2_X_OFFSET_SHIFT (0U)</span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ac27d9e144fab40f6b7d9dcddd2d5545c"> 1859</a></span><span class="preprocessor">#define QEIV2_ADCX_CFG2_X_OFFSET_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_ADCX_CFG2_X_OFFSET_SHIFT) &amp; QEIV2_ADCX_CFG2_X_OFFSET_MASK)</span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a26d503eeee2573b2a6d57be4c2fe72c0"> 1860</a></span><span class="preprocessor">#define QEIV2_ADCX_CFG2_X_OFFSET_GET(x) (((uint32_t)(x) &amp; QEIV2_ADCX_CFG2_X_OFFSET_MASK) &gt;&gt; QEIV2_ADCX_CFG2_X_OFFSET_SHIFT)</span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span> </div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span><span class="comment">/* Bitfield definition for register: ADCY_CFG0 */</span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span><span class="comment">/*</span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"> 1864</span><span class="comment"> * Y_ADCSEL (RW)</span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"> 1865</span><span class="comment"> *</span></div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span><span class="comment"> */</span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a445855769398a6cb085ea903158ea7db"> 1867</a></span><span class="preprocessor">#define QEIV2_ADCY_CFG0_Y_ADCSEL_MASK (0x100U)</span></div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aaecf7dac5bc18fb8a7d15f918323a360"> 1868</a></span><span class="preprocessor">#define QEIV2_ADCY_CFG0_Y_ADCSEL_SHIFT (8U)</span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a51f67fb59c01c8f08855361efba12a5c"> 1869</a></span><span class="preprocessor">#define QEIV2_ADCY_CFG0_Y_ADCSEL_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_ADCY_CFG0_Y_ADCSEL_SHIFT) &amp; QEIV2_ADCY_CFG0_Y_ADCSEL_MASK)</span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a8d06ab37c72544e420ef3f17b2cd2583"> 1870</a></span><span class="preprocessor">#define QEIV2_ADCY_CFG0_Y_ADCSEL_GET(x) (((uint32_t)(x) &amp; QEIV2_ADCY_CFG0_Y_ADCSEL_MASK) &gt;&gt; QEIV2_ADCY_CFG0_Y_ADCSEL_SHIFT)</span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span> </div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span><span class="comment">/*</span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span><span class="comment"> * Y_ADC_ENABLE (RW)</span></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span><span class="comment"> *</span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span><span class="comment"> */</span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a8b0c792b75d95c34f811a450d2ba34ed"> 1876</a></span><span class="preprocessor">#define QEIV2_ADCY_CFG0_Y_ADC_ENABLE_MASK (0x80U)</span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ac4a889e47f6731e6f93ff559ffca196f"> 1877</a></span><span class="preprocessor">#define QEIV2_ADCY_CFG0_Y_ADC_ENABLE_SHIFT (7U)</span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a064a9c95dae40d7006645c46752effa7"> 1878</a></span><span class="preprocessor">#define QEIV2_ADCY_CFG0_Y_ADC_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_ADCY_CFG0_Y_ADC_ENABLE_SHIFT) &amp; QEIV2_ADCY_CFG0_Y_ADC_ENABLE_MASK)</span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aa8148b98903873a799f549dc9a1d72bf"> 1879</a></span><span class="preprocessor">#define QEIV2_ADCY_CFG0_Y_ADC_ENABLE_GET(x) (((uint32_t)(x) &amp; QEIV2_ADCY_CFG0_Y_ADC_ENABLE_MASK) &gt;&gt; QEIV2_ADCY_CFG0_Y_ADC_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span> </div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span><span class="comment">/*</span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span><span class="comment"> * Y_CHAN (RW)</span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span><span class="comment"> *</span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span><span class="comment"> */</span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af2de2184c107ec1d79b8b4247a731c9d"> 1885</a></span><span class="preprocessor">#define QEIV2_ADCY_CFG0_Y_CHAN_MASK (0x1FU)</span></div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a9d0578b4728f580573b85303744edf91"> 1886</a></span><span class="preprocessor">#define QEIV2_ADCY_CFG0_Y_CHAN_SHIFT (0U)</span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ab5d920d8c405723ae1842ce5ccfd0ffe"> 1887</a></span><span class="preprocessor">#define QEIV2_ADCY_CFG0_Y_CHAN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_ADCY_CFG0_Y_CHAN_SHIFT) &amp; QEIV2_ADCY_CFG0_Y_CHAN_MASK)</span></div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#adc2e83d46774a45a3d6f1c937c8c0af1"> 1888</a></span><span class="preprocessor">#define QEIV2_ADCY_CFG0_Y_CHAN_GET(x) (((uint32_t)(x) &amp; QEIV2_ADCY_CFG0_Y_CHAN_MASK) &gt;&gt; QEIV2_ADCY_CFG0_Y_CHAN_SHIFT)</span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"> 1889</span> </div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span><span class="comment">/* Bitfield definition for register: ADCY_CFG1 */</span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span><span class="comment">/*</span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span><span class="comment"> * Y_PARAM1 (RW)</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span><span class="comment"> *</span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span><span class="comment"> */</span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a26d6283bfd697dfacd7ef32145dff248"> 1895</a></span><span class="preprocessor">#define QEIV2_ADCY_CFG1_Y_PARAM1_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a83c9f53fd595ec3f67ad9e4483f5c5c5"> 1896</a></span><span class="preprocessor">#define QEIV2_ADCY_CFG1_Y_PARAM1_SHIFT (16U)</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aa8e2b83eb99af95dea9ecf119f218869"> 1897</a></span><span class="preprocessor">#define QEIV2_ADCY_CFG1_Y_PARAM1_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_ADCY_CFG1_Y_PARAM1_SHIFT) &amp; QEIV2_ADCY_CFG1_Y_PARAM1_MASK)</span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a27978bd7aed5ea2a217133fef72b4588"> 1898</a></span><span class="preprocessor">#define QEIV2_ADCY_CFG1_Y_PARAM1_GET(x) (((uint32_t)(x) &amp; QEIV2_ADCY_CFG1_Y_PARAM1_MASK) &gt;&gt; QEIV2_ADCY_CFG1_Y_PARAM1_SHIFT)</span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span> </div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span><span class="comment">/*</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span><span class="comment"> * Y_PARAM0 (RW)</span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span><span class="comment"> *</span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span><span class="comment"> */</span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a6a9b6613242b85dcd1d315455e655e44"> 1904</a></span><span class="preprocessor">#define QEIV2_ADCY_CFG1_Y_PARAM0_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a6939100fa42dfe508f7ad2da923a7e22"> 1905</a></span><span class="preprocessor">#define QEIV2_ADCY_CFG1_Y_PARAM0_SHIFT (0U)</span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a1bb92e9a8284f749697fdfdf4a29e386"> 1906</a></span><span class="preprocessor">#define QEIV2_ADCY_CFG1_Y_PARAM0_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_ADCY_CFG1_Y_PARAM0_SHIFT) &amp; QEIV2_ADCY_CFG1_Y_PARAM0_MASK)</span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#abbf4def40440ea71cdda389259b0e782"> 1907</a></span><span class="preprocessor">#define QEIV2_ADCY_CFG1_Y_PARAM0_GET(x) (((uint32_t)(x) &amp; QEIV2_ADCY_CFG1_Y_PARAM0_MASK) &gt;&gt; QEIV2_ADCY_CFG1_Y_PARAM0_SHIFT)</span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span> </div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span><span class="comment">/* Bitfield definition for register: ADCY_CFG2 */</span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span><span class="comment">/*</span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span><span class="comment"> * Y_OFFSET (RW)</span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span><span class="comment"> *</span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span><span class="comment"> */</span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a92e812fe457c5f4b4f748610014bed15"> 1914</a></span><span class="preprocessor">#define QEIV2_ADCY_CFG2_Y_OFFSET_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a76ca623f03500a9fe754c48d65dc79d0"> 1915</a></span><span class="preprocessor">#define QEIV2_ADCY_CFG2_Y_OFFSET_SHIFT (0U)</span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af46d904c7e1c5e248aa45dfce2154b09"> 1916</a></span><span class="preprocessor">#define QEIV2_ADCY_CFG2_Y_OFFSET_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_ADCY_CFG2_Y_OFFSET_SHIFT) &amp; QEIV2_ADCY_CFG2_Y_OFFSET_MASK)</span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a4d653fbbf7c3219d2e2c022939a02fc1"> 1917</a></span><span class="preprocessor">#define QEIV2_ADCY_CFG2_Y_OFFSET_GET(x) (((uint32_t)(x) &amp; QEIV2_ADCY_CFG2_Y_OFFSET_MASK) &gt;&gt; QEIV2_ADCY_CFG2_Y_OFFSET_SHIFT)</span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span> </div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span><span class="comment">/* Bitfield definition for register: CAL_CFG */</span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span><span class="comment">/*</span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span><span class="comment"> * XY_DELAY (RW)</span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span><span class="comment"> *</span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span><span class="comment"> * valid x/y delay, larger than this delay will be treated as invalid data.</span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span><span class="comment"> * Default 1.25us@200MHz;   max 80ms;</span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span><span class="comment"> */</span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a45e75e5859f75ae9f5545e08cd94f3b5"> 1926</a></span><span class="preprocessor">#define QEIV2_CAL_CFG_XY_DELAY_MASK (0xFFFFFFUL)</span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a7dfad68b8f1d9a886f78449ac964177c"> 1927</a></span><span class="preprocessor">#define QEIV2_CAL_CFG_XY_DELAY_SHIFT (0U)</span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aab99a4e46f38839dee497e010bfe2b14"> 1928</a></span><span class="preprocessor">#define QEIV2_CAL_CFG_XY_DELAY_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_CAL_CFG_XY_DELAY_SHIFT) &amp; QEIV2_CAL_CFG_XY_DELAY_MASK)</span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a049d5f4525b274657f7b7fd018925645"> 1929</a></span><span class="preprocessor">#define QEIV2_CAL_CFG_XY_DELAY_GET(x) (((uint32_t)(x) &amp; QEIV2_CAL_CFG_XY_DELAY_MASK) &gt;&gt; QEIV2_CAL_CFG_XY_DELAY_SHIFT)</span></div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span> </div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span><span class="comment">/* Bitfield definition for register: PHASE_PARAM */</span></div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span><span class="comment">/*</span></div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span><span class="comment"> * PHASE_PARAM (RW)</span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span><span class="comment"> *</span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span><span class="comment"> */</span></div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a896e5cf9bea7756da686a563296ee28d"> 1936</a></span><span class="preprocessor">#define QEIV2_PHASE_PARAM_PHASE_PARAM_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a21c129b853900181a127ccb701dc3581"> 1937</a></span><span class="preprocessor">#define QEIV2_PHASE_PARAM_PHASE_PARAM_SHIFT (0U)</span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a9aa4dd6a61900f499e6e01a04b5f1e14"> 1938</a></span><span class="preprocessor">#define QEIV2_PHASE_PARAM_PHASE_PARAM_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_PHASE_PARAM_PHASE_PARAM_SHIFT) &amp; QEIV2_PHASE_PARAM_PHASE_PARAM_MASK)</span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a286a1e5cd409f0015319b9be52caa097"> 1939</a></span><span class="preprocessor">#define QEIV2_PHASE_PARAM_PHASE_PARAM_GET(x) (((uint32_t)(x) &amp; QEIV2_PHASE_PARAM_PHASE_PARAM_MASK) &gt;&gt; QEIV2_PHASE_PARAM_PHASE_PARAM_SHIFT)</span></div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span> </div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span><span class="comment">/* Bitfield definition for register: POS_THRESHOLD */</span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span><span class="comment">/*</span></div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span><span class="comment"> * POS_THRESHOLD (RW)</span></div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span><span class="comment"> *</span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span><span class="comment"> */</span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a71fbf105a8e471c6f5dc146655ab02eb"> 1946</a></span><span class="preprocessor">#define QEIV2_POS_THRESHOLD_POS_THRESHOLD_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a7b061fa4f181eceebd08c00d47f0bd14"> 1947</a></span><span class="preprocessor">#define QEIV2_POS_THRESHOLD_POS_THRESHOLD_SHIFT (0U)</span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ad481e4e638636478f2395c4e3fbb8923"> 1948</a></span><span class="preprocessor">#define QEIV2_POS_THRESHOLD_POS_THRESHOLD_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_POS_THRESHOLD_POS_THRESHOLD_SHIFT) &amp; QEIV2_POS_THRESHOLD_POS_THRESHOLD_MASK)</span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#adb87cbde16bb654db3d9f13aacf6d78a"> 1949</a></span><span class="preprocessor">#define QEIV2_POS_THRESHOLD_POS_THRESHOLD_GET(x) (((uint32_t)(x) &amp; QEIV2_POS_THRESHOLD_POS_THRESHOLD_MASK) &gt;&gt; QEIV2_POS_THRESHOLD_POS_THRESHOLD_SHIFT)</span></div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span> </div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span><span class="comment">/* Bitfield definition for register array: UVW_POS */</span></div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span><span class="comment">/*</span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span><span class="comment"> * UVW_POS0 (RW)</span></div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span><span class="comment"> *</span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span><span class="comment"> */</span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af4bd86ffa75370b7f830349ce4f608de"> 1956</a></span><span class="preprocessor">#define QEIV2_UVW_POS_UVW_POS0_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a39a6589423d360ad87255f5507f8b77d"> 1957</a></span><span class="preprocessor">#define QEIV2_UVW_POS_UVW_POS0_SHIFT (0U)</span></div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a88c701fe8b207086f78c65a0fe2ce466"> 1958</a></span><span class="preprocessor">#define QEIV2_UVW_POS_UVW_POS0_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_UVW_POS_UVW_POS0_SHIFT) &amp; QEIV2_UVW_POS_UVW_POS0_MASK)</span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a8e51ffc6c85dd6f45e2f560b3dccceca"> 1959</a></span><span class="preprocessor">#define QEIV2_UVW_POS_UVW_POS0_GET(x) (((uint32_t)(x) &amp; QEIV2_UVW_POS_UVW_POS0_MASK) &gt;&gt; QEIV2_UVW_POS_UVW_POS0_SHIFT)</span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span> </div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span><span class="comment">/* Bitfield definition for register array: UVW_POS_CFG */</span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span><span class="comment">/*</span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span><span class="comment"> * POS_EN (RW)</span></div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span><span class="comment"> *</span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span><span class="comment"> */</span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a44decc242293d40084934cf771368db3"> 1966</a></span><span class="preprocessor">#define QEIV2_UVW_POS_CFG_POS_EN_MASK (0x40U)</span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a9493b14259a13c2e887125e9bd295a5d"> 1967</a></span><span class="preprocessor">#define QEIV2_UVW_POS_CFG_POS_EN_SHIFT (6U)</span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a1cfa619270807c8d6f0eac0357bb3628"> 1968</a></span><span class="preprocessor">#define QEIV2_UVW_POS_CFG_POS_EN_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_UVW_POS_CFG_POS_EN_SHIFT) &amp; QEIV2_UVW_POS_CFG_POS_EN_MASK)</span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a09a2ec60aad22f0909204384665beaac"> 1969</a></span><span class="preprocessor">#define QEIV2_UVW_POS_CFG_POS_EN_GET(x) (((uint32_t)(x) &amp; QEIV2_UVW_POS_CFG_POS_EN_MASK) &gt;&gt; QEIV2_UVW_POS_CFG_POS_EN_SHIFT)</span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span> </div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span><span class="comment">/*</span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span><span class="comment"> * U_POS_SEL (RW)</span></div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span><span class="comment"> *</span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span><span class="comment"> */</span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a69b45656f3f8427489e1b561614a5073"> 1975</a></span><span class="preprocessor">#define QEIV2_UVW_POS_CFG_U_POS_SEL_MASK (0x30U)</span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a02e6ad5bcc959a25a27ef20f52a1a521"> 1976</a></span><span class="preprocessor">#define QEIV2_UVW_POS_CFG_U_POS_SEL_SHIFT (4U)</span></div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af42df68e98f23c3bed5b5d334b2552d6"> 1977</a></span><span class="preprocessor">#define QEIV2_UVW_POS_CFG_U_POS_SEL_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_UVW_POS_CFG_U_POS_SEL_SHIFT) &amp; QEIV2_UVW_POS_CFG_U_POS_SEL_MASK)</span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a4f133e88e20a5c92cc26d81e92fe708f"> 1978</a></span><span class="preprocessor">#define QEIV2_UVW_POS_CFG_U_POS_SEL_GET(x) (((uint32_t)(x) &amp; QEIV2_UVW_POS_CFG_U_POS_SEL_MASK) &gt;&gt; QEIV2_UVW_POS_CFG_U_POS_SEL_SHIFT)</span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"> 1979</span> </div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"> 1980</span><span class="comment">/*</span></div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"> 1981</span><span class="comment"> * V_POS_SEL (RW)</span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span><span class="comment"> *</span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span><span class="comment"> */</span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a3cb3a56ddaa488e12979730cc36f1440"> 1984</a></span><span class="preprocessor">#define QEIV2_UVW_POS_CFG_V_POS_SEL_MASK (0xCU)</span></div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a9a4dcec7d7d3e86bc444bb3f863ce5cd"> 1985</a></span><span class="preprocessor">#define QEIV2_UVW_POS_CFG_V_POS_SEL_SHIFT (2U)</span></div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a695cac09b81e4aefd39194b01c250209"> 1986</a></span><span class="preprocessor">#define QEIV2_UVW_POS_CFG_V_POS_SEL_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_UVW_POS_CFG_V_POS_SEL_SHIFT) &amp; QEIV2_UVW_POS_CFG_V_POS_SEL_MASK)</span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a428bbcb49068085e66eaf529961c1c00"> 1987</a></span><span class="preprocessor">#define QEIV2_UVW_POS_CFG_V_POS_SEL_GET(x) (((uint32_t)(x) &amp; QEIV2_UVW_POS_CFG_V_POS_SEL_MASK) &gt;&gt; QEIV2_UVW_POS_CFG_V_POS_SEL_SHIFT)</span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span> </div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span><span class="comment">/*</span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span><span class="comment"> * W_POS_SEL (RW)</span></div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span><span class="comment"> *</span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span><span class="comment"> */</span></div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ad6cf19dd0e853105f9abbc6b4cd3367a"> 1993</a></span><span class="preprocessor">#define QEIV2_UVW_POS_CFG_W_POS_SEL_MASK (0x3U)</span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a9e34878f5bc34f55d25eafd85ff6004c"> 1994</a></span><span class="preprocessor">#define QEIV2_UVW_POS_CFG_W_POS_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a8ced7e5cec259c01f8dabeaec667ae2c"> 1995</a></span><span class="preprocessor">#define QEIV2_UVW_POS_CFG_W_POS_SEL_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_UVW_POS_CFG_W_POS_SEL_SHIFT) &amp; QEIV2_UVW_POS_CFG_W_POS_SEL_MASK)</span></div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a1d01a04eb791a3f2e556c618180b7618"> 1996</a></span><span class="preprocessor">#define QEIV2_UVW_POS_CFG_W_POS_SEL_GET(x) (((uint32_t)(x) &amp; QEIV2_UVW_POS_CFG_W_POS_SEL_MASK) &gt;&gt; QEIV2_UVW_POS_CFG_W_POS_SEL_SHIFT)</span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span> </div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span><span class="comment">/* Bitfield definition for register: PHASE_CNT */</span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span><span class="comment">/*</span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span><span class="comment"> * PHASE_CNT (RW)</span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span><span class="comment"> *</span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span><span class="comment"> */</span></div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aed81aa71a2914306abb6c68a63d33ef5"> 2003</a></span><span class="preprocessor">#define QEIV2_PHASE_CNT_PHASE_CNT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#adbadc2542eba95fd18d1e813a1d6bc83"> 2004</a></span><span class="preprocessor">#define QEIV2_PHASE_CNT_PHASE_CNT_SHIFT (0U)</span></div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a1e6edd319c7ee30e53acbaec1ac3e58d"> 2005</a></span><span class="preprocessor">#define QEIV2_PHASE_CNT_PHASE_CNT_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_PHASE_CNT_PHASE_CNT_SHIFT) &amp; QEIV2_PHASE_CNT_PHASE_CNT_MASK)</span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a6e5610f382b6571f1eedd46daec2e3b5"> 2006</a></span><span class="preprocessor">#define QEIV2_PHASE_CNT_PHASE_CNT_GET(x) (((uint32_t)(x) &amp; QEIV2_PHASE_CNT_PHASE_CNT_MASK) &gt;&gt; QEIV2_PHASE_CNT_PHASE_CNT_SHIFT)</span></div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span> </div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span><span class="comment">/* Bitfield definition for register: PHASE_UPDATE */</span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span><span class="comment">/*</span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span><span class="comment"> * INC (WO)</span></div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span><span class="comment"> *</span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span><span class="comment"> * set to add value to phase_cnt</span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span><span class="comment"> */</span></div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a58316b23dc01b503ae20d29e8957d8d6"> 2014</a></span><span class="preprocessor">#define QEIV2_PHASE_UPDATE_INC_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a147768e8837beb9beb4dc49055bb409b"> 2015</a></span><span class="preprocessor">#define QEIV2_PHASE_UPDATE_INC_SHIFT (31U)</span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ade2920b1d08d5fdb8cf456f0b499c6ff"> 2016</a></span><span class="preprocessor">#define QEIV2_PHASE_UPDATE_INC_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_PHASE_UPDATE_INC_SHIFT) &amp; QEIV2_PHASE_UPDATE_INC_MASK)</span></div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a9755105119c7e90d70d9ad51f1afc4c3"> 2017</a></span><span class="preprocessor">#define QEIV2_PHASE_UPDATE_INC_GET(x) (((uint32_t)(x) &amp; QEIV2_PHASE_UPDATE_INC_MASK) &gt;&gt; QEIV2_PHASE_UPDATE_INC_SHIFT)</span></div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span> </div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"> 2019</span><span class="comment">/*</span></div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span><span class="comment"> * DEC (WO)</span></div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span><span class="comment"> *</span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"> 2022</span><span class="comment"> * set to minus value from phase_cnt(set inc and dec same time willl act inc)</span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span><span class="comment"> */</span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a2612f511176b3577bc94d1223cdb9599"> 2024</a></span><span class="preprocessor">#define QEIV2_PHASE_UPDATE_DEC_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a6095c8d6aa82794ce17e88d38bce988f"> 2025</a></span><span class="preprocessor">#define QEIV2_PHASE_UPDATE_DEC_SHIFT (30U)</span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a65d91ef7e3c14d6c758d5d841c460ed0"> 2026</a></span><span class="preprocessor">#define QEIV2_PHASE_UPDATE_DEC_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_PHASE_UPDATE_DEC_SHIFT) &amp; QEIV2_PHASE_UPDATE_DEC_MASK)</span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a1f831f6b8e5d5efff2df8410eb9efc22"> 2027</a></span><span class="preprocessor">#define QEIV2_PHASE_UPDATE_DEC_GET(x) (((uint32_t)(x) &amp; QEIV2_PHASE_UPDATE_DEC_MASK) &gt;&gt; QEIV2_PHASE_UPDATE_DEC_SHIFT)</span></div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span> </div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span><span class="comment">/*</span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span><span class="comment"> * VALUE (WO)</span></div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span><span class="comment"> *</span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span><span class="comment"> * value to be added or minus from phase_cnt. only valid when inc or dec is set in one 32bit write operation</span></div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span><span class="comment"> */</span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a6be83b73bdaeafdc95360d0b015954bf"> 2034</a></span><span class="preprocessor">#define QEIV2_PHASE_UPDATE_VALUE_MASK (0x3FFFFFFFUL)</span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a9317d9fdb3ee5f80bdb540e17bc68b98"> 2035</a></span><span class="preprocessor">#define QEIV2_PHASE_UPDATE_VALUE_SHIFT (0U)</span></div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a2a6d9d3dd34120faaaee9835352b3a72"> 2036</a></span><span class="preprocessor">#define QEIV2_PHASE_UPDATE_VALUE_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_PHASE_UPDATE_VALUE_SHIFT) &amp; QEIV2_PHASE_UPDATE_VALUE_MASK)</span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ac11dfbf647430471b6b129e5a7b1ce43"> 2037</a></span><span class="preprocessor">#define QEIV2_PHASE_UPDATE_VALUE_GET(x) (((uint32_t)(x) &amp; QEIV2_PHASE_UPDATE_VALUE_MASK) &gt;&gt; QEIV2_PHASE_UPDATE_VALUE_SHIFT)</span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span> </div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span><span class="comment">/* Bitfield definition for register: POSITION */</span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span><span class="comment">/*</span></div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"> 2041</span><span class="comment"> * POSITION (RW)</span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span><span class="comment"> *</span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"> 2043</span><span class="comment"> */</span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aeb53a51b94236251f5b6198d95535b95"> 2044</a></span><span class="preprocessor">#define QEIV2_POSITION_POSITION_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a3efd050ab531463c4fb89ce5e68a092d"> 2045</a></span><span class="preprocessor">#define QEIV2_POSITION_POSITION_SHIFT (0U)</span></div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a32b79d7b9a364d9a462f2b276b0d38fa"> 2046</a></span><span class="preprocessor">#define QEIV2_POSITION_POSITION_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_POSITION_POSITION_SHIFT) &amp; QEIV2_POSITION_POSITION_MASK)</span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a8fca1817542c8430f8c7b12c2d43c8d6"> 2047</a></span><span class="preprocessor">#define QEIV2_POSITION_POSITION_GET(x) (((uint32_t)(x) &amp; QEIV2_POSITION_POSITION_MASK) &gt;&gt; QEIV2_POSITION_POSITION_SHIFT)</span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span> </div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span><span class="comment">/* Bitfield definition for register: POSITION_UPDATE */</span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span><span class="comment">/*</span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span><span class="comment"> * INC (WO)</span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span><span class="comment"> *</span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span><span class="comment"> * set to add value to position</span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span><span class="comment"> */</span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a09927d710bc9a9b4a80d86e1bf415ad3"> 2055</a></span><span class="preprocessor">#define QEIV2_POSITION_UPDATE_INC_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a661dc9f423c2a79732a6548908144fb2"> 2056</a></span><span class="preprocessor">#define QEIV2_POSITION_UPDATE_INC_SHIFT (31U)</span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a9b139b38f0ed7237b624ada891c658b0"> 2057</a></span><span class="preprocessor">#define QEIV2_POSITION_UPDATE_INC_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_POSITION_UPDATE_INC_SHIFT) &amp; QEIV2_POSITION_UPDATE_INC_MASK)</span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a09439a02c90d902d4da42822ffbeb83a"> 2058</a></span><span class="preprocessor">#define QEIV2_POSITION_UPDATE_INC_GET(x) (((uint32_t)(x) &amp; QEIV2_POSITION_UPDATE_INC_MASK) &gt;&gt; QEIV2_POSITION_UPDATE_INC_SHIFT)</span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span> </div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span><span class="comment">/*</span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span><span class="comment"> * DEC (WO)</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span><span class="comment"> *</span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span><span class="comment"> * set to minus value from position(set inc and dec same time willl act inc)</span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span><span class="comment"> */</span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a20c839b2b0eff3018f27ac959a632a92"> 2065</a></span><span class="preprocessor">#define QEIV2_POSITION_UPDATE_DEC_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#acb2d0ca0af33495c054466973de48814"> 2066</a></span><span class="preprocessor">#define QEIV2_POSITION_UPDATE_DEC_SHIFT (30U)</span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a375ea5d13fc1a079e8386b3c7f7b36c8"> 2067</a></span><span class="preprocessor">#define QEIV2_POSITION_UPDATE_DEC_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_POSITION_UPDATE_DEC_SHIFT) &amp; QEIV2_POSITION_UPDATE_DEC_MASK)</span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aec7fbd6120c6159c0f8c10450dd12468"> 2068</a></span><span class="preprocessor">#define QEIV2_POSITION_UPDATE_DEC_GET(x) (((uint32_t)(x) &amp; QEIV2_POSITION_UPDATE_DEC_MASK) &gt;&gt; QEIV2_POSITION_UPDATE_DEC_SHIFT)</span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span> </div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span><span class="comment">/*</span></div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span><span class="comment"> * VALUE (WO)</span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span><span class="comment"> *</span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"> 2073</span><span class="comment"> * value to be added or minus from position. only valid when inc or dec is set in one 32bit write operation</span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"> 2074</span><span class="comment"> */</span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#add18ef2bf7d533abd3c81ed9f41a768b"> 2075</a></span><span class="preprocessor">#define QEIV2_POSITION_UPDATE_VALUE_MASK (0x3FFFFFFFUL)</span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ab886b1cd09d4ad9729b9f744bfa702ff"> 2076</a></span><span class="preprocessor">#define QEIV2_POSITION_UPDATE_VALUE_SHIFT (0U)</span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a613b2b796a9938ab33a08ec5f91d5f6b"> 2077</a></span><span class="preprocessor">#define QEIV2_POSITION_UPDATE_VALUE_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_POSITION_UPDATE_VALUE_SHIFT) &amp; QEIV2_POSITION_UPDATE_VALUE_MASK)</span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a742e15cc70d715b17e1fdadb1d2064e2"> 2078</a></span><span class="preprocessor">#define QEIV2_POSITION_UPDATE_VALUE_GET(x) (((uint32_t)(x) &amp; QEIV2_POSITION_UPDATE_VALUE_MASK) &gt;&gt; QEIV2_POSITION_UPDATE_VALUE_SHIFT)</span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span> </div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span><span class="comment">/* Bitfield definition for register: ANGLE */</span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span><span class="comment">/*</span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"> 2082</span><span class="comment"> * ANGLE (RO)</span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"> 2083</span><span class="comment"> *</span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span><span class="comment"> */</span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a2972ac56be6da9436fb49392dc17a970"> 2085</a></span><span class="preprocessor">#define QEIV2_ANGLE_ANGLE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#acd5a3abeea386a77b1aa1678ea709a57"> 2086</a></span><span class="preprocessor">#define QEIV2_ANGLE_ANGLE_SHIFT (0U)</span></div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a705e9cf6daaddc691f9b99a86a4ce0bb"> 2087</a></span><span class="preprocessor">#define QEIV2_ANGLE_ANGLE_GET(x) (((uint32_t)(x) &amp; QEIV2_ANGLE_ANGLE_MASK) &gt;&gt; QEIV2_ANGLE_ANGLE_SHIFT)</span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span> </div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span><span class="comment">/* Bitfield definition for register: POS_TIMEOUT */</span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span><span class="comment">/*</span></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span><span class="comment"> * ENABLE (RW)</span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"> 2092</span><span class="comment"> *</span></div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span><span class="comment"> * enable position timeout feature, if timeout, send valid again</span></div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"> 2094</span><span class="comment"> */</span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a56fa9ef9afa8821b6d7954e2629be030"> 2095</a></span><span class="preprocessor">#define QEIV2_POS_TIMEOUT_ENABLE_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a31a1dbe274bd871187789bb91d65eb32"> 2096</a></span><span class="preprocessor">#define QEIV2_POS_TIMEOUT_ENABLE_SHIFT (31U)</span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aee4bbd42c1df06525d14faa52d22b2bb"> 2097</a></span><span class="preprocessor">#define QEIV2_POS_TIMEOUT_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_POS_TIMEOUT_ENABLE_SHIFT) &amp; QEIV2_POS_TIMEOUT_ENABLE_MASK)</span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#aa4a55cd9047094e499b4cd0950ceebdc"> 2098</a></span><span class="preprocessor">#define QEIV2_POS_TIMEOUT_ENABLE_GET(x) (((uint32_t)(x) &amp; QEIV2_POS_TIMEOUT_ENABLE_MASK) &gt;&gt; QEIV2_POS_TIMEOUT_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span> </div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span><span class="comment">/*</span></div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span><span class="comment"> * TIMEOUT (RW)</span></div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span><span class="comment"> *</span></div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span><span class="comment"> * postion timeout value</span></div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span><span class="comment"> */</span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a828d131cc766b41fcf62864d4b170e56"> 2105</a></span><span class="preprocessor">#define QEIV2_POS_TIMEOUT_TIMEOUT_MASK (0x7FFFFFFFUL)</span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#add834892bcffdef9e202046ab8ba27e5"> 2106</a></span><span class="preprocessor">#define QEIV2_POS_TIMEOUT_TIMEOUT_SHIFT (0U)</span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ab4c7edd25b7f108dc64f41b82243c358"> 2107</a></span><span class="preprocessor">#define QEIV2_POS_TIMEOUT_TIMEOUT_SET(x) (((uint32_t)(x) &lt;&lt; QEIV2_POS_TIMEOUT_TIMEOUT_SHIFT) &amp; QEIV2_POS_TIMEOUT_TIMEOUT_MASK)</span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ac8d5ad959f66f2c3d6c70c8f6908ce5e"> 2108</a></span><span class="preprocessor">#define QEIV2_POS_TIMEOUT_TIMEOUT_GET(x) (((uint32_t)(x) &amp; QEIV2_POS_TIMEOUT_TIMEOUT_MASK) &gt;&gt; QEIV2_POS_TIMEOUT_TIMEOUT_SHIFT)</span></div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"> 2109</span> </div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"> 2110</span> </div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span> </div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span><span class="comment">/* COUNT register group index macro definition */</span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a9c8c046674c79c4cacaf3bad5ecd64c7"> 2113</a></span><span class="preprocessor">#define QEIV2_COUNT_CURRENT (0UL)</span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a9d64c005c7f7a8d1e1fc566882b00e73"> 2114</a></span><span class="preprocessor">#define QEIV2_COUNT_READ (1UL)</span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#abaf040153c223243bd01dc7dae31777d"> 2115</a></span><span class="preprocessor">#define QEIV2_COUNT_SNAP0 (2UL)</span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a78306d536dfd76e29ea4fb65d57a5359"> 2116</a></span><span class="preprocessor">#define QEIV2_COUNT_SNAP1 (3UL)</span></div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"> 2117</span> </div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span><span class="comment">/* FILT_CFG register group index macro definition */</span></div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a6cce994aee6189552458bc5b9aa61627"> 2119</a></span><span class="preprocessor">#define QEIV2_FILT_CFG_FILT_CFG_A (0UL)</span></div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a54a2ca5dac8cfce60399d0081135cc73"> 2120</a></span><span class="preprocessor">#define QEIV2_FILT_CFG_FILT_CFG_B (1UL)</span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a5c946a086b5fa13388c3fe0fbacb1c5c"> 2121</a></span><span class="preprocessor">#define QEIV2_FILT_CFG_FILT_CFG_Z (2UL)</span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a93a25e3615fec3544dcb39bdbcd076ec"> 2122</a></span><span class="preprocessor">#define QEIV2_FILT_CFG_FILT_CFG_H (3UL)</span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ac6444482e742203f6ecc05d47b403563"> 2123</a></span><span class="preprocessor">#define QEIV2_FILT_CFG_FILT_CFG_H2 (4UL)</span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ad6753f09afc4e0675d7c0e5e1d08a62d"> 2124</a></span><span class="preprocessor">#define QEIV2_FILT_CFG_FILT_CFG_F (5UL)</span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span> </div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span><span class="comment">/* UVW_POS register group index macro definition */</span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af9f9f749b213daf74e4daabf17855116"> 2127</a></span><span class="preprocessor">#define QEIV2_UVW_POS_UVW_POS0 (0UL)</span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a9fb0667555b84b999e9d7ee73eb50b0a"> 2128</a></span><span class="preprocessor">#define QEIV2_UVW_POS_UVW_POS1 (1UL)</span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a650d0acf27fffcb437864d71b0863b12"> 2129</a></span><span class="preprocessor">#define QEIV2_UVW_POS_UVW_POS2 (2UL)</span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a69e04175aa6a6d0fcea43b1c2b91214e"> 2130</a></span><span class="preprocessor">#define QEIV2_UVW_POS_UVW_POS3 (3UL)</span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af06e5e59bc50b7b55bc0fc985bf5569c"> 2131</a></span><span class="preprocessor">#define QEIV2_UVW_POS_UVW_POS4 (4UL)</span></div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a91b4e2d56f05b3332a82b28382124549"> 2132</a></span><span class="preprocessor">#define QEIV2_UVW_POS_UVW_POS5 (5UL)</span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span> </div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span><span class="comment">/* UVW_POS_CFG register group index macro definition */</span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a04c42e9882e4a525f7b173adddea45c0"> 2135</a></span><span class="preprocessor">#define QEIV2_UVW_POS_CFG_UVW_POS0_CFG (0UL)</span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a9293837b0aadbd29d6caa2a8e3811821"> 2136</a></span><span class="preprocessor">#define QEIV2_UVW_POS_CFG_UVW_POS1_CFG (1UL)</span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a514b426a20d764eb9bc946043523cf4b"> 2137</a></span><span class="preprocessor">#define QEIV2_UVW_POS_CFG_UVW_POS2_CFG (2UL)</span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#ab44b3c889d504b35b575c8be14d96d36"> 2138</a></span><span class="preprocessor">#define QEIV2_UVW_POS_CFG_UVW_POS3_CFG (3UL)</span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#a11c614d05604264574f0bb1d94d68c2c"> 2139</a></span><span class="preprocessor">#define QEIV2_UVW_POS_CFG_UVW_POS4_CFG (4UL)</span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html#af45731c0551d6cab499d7b9761d1e23f"> 2140</a></span><span class="preprocessor">#define QEIV2_UVW_POS_CFG_UVW_POS5_CFG (5UL)</span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"> 2141</span> </div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span> </div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_QEIV2_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructQEIV2__Type_html"><div class="ttname"><a href="structQEIV2__Type.html">QEIV2_Type</a></div><div class="ttdef"><b>Definition</b> hpm_qeiv2_regs.h:12</div></div>
<div class="ttc" id="astructQEIV2__Type_html_a047dc6527c596f394ead31d0fd69a3a4"><div class="ttname"><a href="structQEIV2__Type.html#a047dc6527c596f394ead31d0fd69a3a4">QEIV2_Type::ADCX_CFG2</a></div><div class="ttdeci">__RW uint32_t ADCX_CFG2</div><div class="ttdef"><b>Definition</b> hpm_qeiv2_regs.h:68</div></div>
<div class="ttc" id="astructQEIV2__Type_html_a0d0924e5940ab5789b33d04b19c8bc5e"><div class="ttname"><a href="structQEIV2__Type.html#a0d0924e5940ab5789b33d04b19c8bc5e">QEIV2_Type::RESERVED10</a></div><div class="ttdeci">__R uint8_t RESERVED10[16]</div><div class="ttdef"><b>Definition</b> hpm_qeiv2_regs.h:82</div></div>
<div class="ttc" id="astructQEIV2__Type_html_a2375f33ae759c9ef86e59876a34a7c36"><div class="ttname"><a href="structQEIV2__Type.html#a2375f33ae759c9ef86e59876a34a7c36">QEIV2_Type::RESERVED5</a></div><div class="ttdeci">__R uint8_t RESERVED5[4]</div><div class="ttdef"><b>Definition</b> hpm_qeiv2_regs.h:69</div></div>
<div class="ttc" id="astructQEIV2__Type_html_a2f24419d377ca1c82e0f12246c751b6b"><div class="ttname"><a href="structQEIV2__Type.html#a2f24419d377ca1c82e0f12246c751b6b">QEIV2_Type::RESERVED8</a></div><div class="ttdeci">__R uint8_t RESERVED8[4]</div><div class="ttdef"><b>Definition</b> hpm_qeiv2_regs.h:77</div></div>
<div class="ttc" id="astructQEIV2__Type_html_a2fbc6dbb1bd68f32313d6381b2a5466e"><div class="ttname"><a href="structQEIV2__Type.html#a2fbc6dbb1bd68f32313d6381b2a5466e">QEIV2_Type::ANGLE</a></div><div class="ttdeci">__R uint32_t ANGLE</div><div class="ttdef"><b>Definition</b> hpm_qeiv2_regs.h:87</div></div>
<div class="ttc" id="astructQEIV2__Type_html_a326ace66e5715add7f0db478f2e8f25d"><div class="ttname"><a href="structQEIV2__Type.html#a326ace66e5715add7f0db478f2e8f25d">QEIV2_Type::PHASE_CNT</a></div><div class="ttdeci">__RW uint32_t PHASE_CNT</div><div class="ttdef"><b>Definition</b> hpm_qeiv2_regs.h:83</div></div>
<div class="ttc" id="astructQEIV2__Type_html_a337b5b931bd184ae405d3499595c765e"><div class="ttname"><a href="structQEIV2__Type.html#a337b5b931bd184ae405d3499595c765e">QEIV2_Type::PHASE_PARAM</a></div><div class="ttdeci">__RW uint32_t PHASE_PARAM</div><div class="ttdef"><b>Definition</b> hpm_qeiv2_regs.h:76</div></div>
<div class="ttc" id="astructQEIV2__Type_html_a38d5d5fc4d748a0e8b2b3486d7d77763"><div class="ttname"><a href="structQEIV2__Type.html#a38d5d5fc4d748a0e8b2b3486d7d77763">QEIV2_Type::RESERVED9</a></div><div class="ttdeci">__R uint8_t RESERVED9[4]</div><div class="ttdef"><b>Definition</b> hpm_qeiv2_regs.h:79</div></div>
<div class="ttc" id="astructQEIV2__Type_html_a398701d43df1eb1e9cf8b66a173f8e22"><div class="ttname"><a href="structQEIV2__Type.html#a398701d43df1eb1e9cf8b66a173f8e22">QEIV2_Type::TIMESTAMP</a></div><div class="ttdeci">__R uint32_t TIMESTAMP</div><div class="ttdef"><b>Definition</b> hpm_qeiv2_regs.h:66</div></div>
<div class="ttc" id="astructQEIV2__Type_html_a419dbc66182c650b67c0e93b41188066"><div class="ttname"><a href="structQEIV2__Type.html#a419dbc66182c650b67c0e93b41188066">QEIV2_Type::POSITION_UPDATE</a></div><div class="ttdeci">__W uint32_t POSITION_UPDATE</div><div class="ttdef"><b>Definition</b> hpm_qeiv2_regs.h:86</div></div>
<div class="ttc" id="astructQEIV2__Type_html_a425d8490f6de235c0f7c80246f0b6165"><div class="ttname"><a href="structQEIV2__Type.html#a425d8490f6de235c0f7c80246f0b6165">QEIV2_Type::ADC_THRESHOLD</a></div><div class="ttdeci">__RW uint32_t ADC_THRESHOLD</div><div class="ttdef"><b>Definition</b> hpm_qeiv2_regs.h:68</div></div>
<div class="ttc" id="astructQEIV2__Type_html_a54a3872b51b8e004137062fbc6a761ea"><div class="ttname"><a href="structQEIV2__Type.html#a54a3872b51b8e004137062fbc6a761ea">QEIV2_Type::ADCX_CFG1</a></div><div class="ttdeci">__RW uint32_t ADCX_CFG1</div><div class="ttdef"><b>Definition</b> hpm_qeiv2_regs.h:67</div></div>
<div class="ttc" id="astructQEIV2__Type_html_a569fa9c2f251cc52597a7c4deda0693d"><div class="ttname"><a href="structQEIV2__Type.html#a569fa9c2f251cc52597a7c4deda0693d">QEIV2_Type::POS_THRESHOLD</a></div><div class="ttdeci">__RW uint32_t POS_THRESHOLD</div><div class="ttdef"><b>Definition</b> hpm_qeiv2_regs.h:78</div></div>
<div class="ttc" id="astructQEIV2__Type_html_a63dafdc48444aff63dc149fc96e7f76a"><div class="ttname"><a href="structQEIV2__Type.html#a63dafdc48444aff63dc149fc96e7f76a">QEIV2_Type::RESERVED11</a></div><div class="ttdeci">__R uint8_t RESERVED11[4]</div><div class="ttdef"><b>Definition</b> hpm_qeiv2_regs.h:83</div></div>
<div class="ttc" id="astructQEIV2__Type_html_a6566b01816a91c4893cfc7174d72f700"><div class="ttname"><a href="structQEIV2__Type.html#a6566b01816a91c4893cfc7174d72f700">QEIV2_Type::RESERVED7</a></div><div class="ttdeci">__R uint8_t RESERVED7[12]</div><div class="ttdef"><b>Definition</b> hpm_qeiv2_regs.h:75</div></div>
<div class="ttc" id="astructQEIV2__Type_html_a6cacf4b616010b4dd0cbc519d20a298d"><div class="ttname"><a href="structQEIV2__Type.html#a6cacf4b616010b4dd0cbc519d20a298d">QEIV2_Type::ADCY_CFG1</a></div><div class="ttdeci">__RW uint32_t ADCY_CFG1</div><div class="ttdef"><b>Definition</b> hpm_qeiv2_regs.h:71</div></div>
<div class="ttc" id="astructQEIV2__Type_html_a7d96f352bc87af7ee7884c5d79a3e307"><div class="ttname"><a href="structQEIV2__Type.html#a7d96f352bc87af7ee7884c5d79a3e307">QEIV2_Type::ADCY_CFG2</a></div><div class="ttdeci">__RW uint32_t ADCY_CFG2</div><div class="ttdef"><b>Definition</b> hpm_qeiv2_regs.h:72</div></div>
<div class="ttc" id="astructQEIV2__Type_html_a84b361a4f06c0f1e23ee0e2f4024e448"><div class="ttname"><a href="structQEIV2__Type.html#a84b361a4f06c0f1e23ee0e2f4024e448">QEIV2_Type::UVW_POS_CFG</a></div><div class="ttdeci">__RW uint32_t UVW_POS_CFG[6]</div><div class="ttdef"><b>Definition</b> hpm_qeiv2_regs.h:81</div></div>
<div class="ttc" id="astructQEIV2__Type_html_a88e953c77410248e35a48b2aaa3085fd"><div class="ttname"><a href="structQEIV2__Type.html#a88e953c77410248e35a48b2aaa3085fd">QEIV2_Type::POSITION</a></div><div class="ttdeci">__RW uint32_t POSITION</div><div class="ttdef"><b>Definition</b> hpm_qeiv2_regs.h:85</div></div>
<div class="ttc" id="astructQEIV2__Type_html_a8cdf6c2b2ecd8866d4ce0ea0d10d607a"><div class="ttname"><a href="structQEIV2__Type.html#a8cdf6c2b2ecd8866d4ce0ea0d10d607a">QEIV2_Type::UVW_POS</a></div><div class="ttdeci">__RW uint32_t UVW_POS[6]</div><div class="ttdef"><b>Definition</b> hpm_qeiv2_regs.h:80</div></div>
<div class="ttc" id="astructQEIV2__Type_html_a90daacd4b8797b64f9006c6526abe22a"><div class="ttname"><a href="structQEIV2__Type.html#a90daacd4b8797b64f9006c6526abe22a">QEIV2_Type::CAL_CFG</a></div><div class="ttdeci">__RW uint32_t CAL_CFG</div><div class="ttdef"><b>Definition</b> hpm_qeiv2_regs.h:74</div></div>
<div class="ttc" id="astructQEIV2__Type_html_aa56634dd2b66d84eb6abcbcfe301c03a"><div class="ttname"><a href="structQEIV2__Type.html#aa56634dd2b66d84eb6abcbcfe301c03a">QEIV2_Type::PHASE_UPDATE</a></div><div class="ttdeci">__W uint32_t PHASE_UPDATE</div><div class="ttdef"><b>Definition</b> hpm_qeiv2_regs.h:84</div></div>
<div class="ttc" id="astructQEIV2__Type_html_ab65db94f66f06c00bcf48c9c694fd91c"><div class="ttname"><a href="structQEIV2__Type.html#ab65db94f66f06c00bcf48c9c694fd91c">QEIV2_Type::POS_TIMEOUT</a></div><div class="ttdeci">__RW uint32_t POS_TIMEOUT</div><div class="ttdef"><b>Definition</b> hpm_qeiv2_regs.h:88</div></div>
<div class="ttc" id="astructQEIV2__Type_html_ad7f7c5cce52c684d13cf5b4cd451d091"><div class="ttname"><a href="structQEIV2__Type.html#ad7f7c5cce52c684d13cf5b4cd451d091">QEIV2_Type::RESERVED12</a></div><div class="ttdeci">__R uint8_t RESERVED12[16]</div><div class="ttdef"><b>Definition</b> hpm_qeiv2_regs.h:86</div></div>
<div class="ttc" id="astructQEIV2__Type_html_adb549d3487bdebdf005bbf6f06e1367b"><div class="ttname"><a href="structQEIV2__Type.html#adb549d3487bdebdf005bbf6f06e1367b">QEIV2_Type::ADCY_CFG0</a></div><div class="ttdeci">__RW uint32_t ADCY_CFG0</div><div class="ttdef"><b>Definition</b> hpm_qeiv2_regs.h:70</div></div>
<div class="ttc" id="astructQEIV2__Type_html_ade4263f987198472055c378943ad9a47"><div class="ttname"><a href="structQEIV2__Type.html#ade4263f987198472055c378943ad9a47">QEIV2_Type::ADCX_CFG0</a></div><div class="ttdeci">__RW uint32_t ADCX_CFG0</div><div class="ttdef"><b>Definition</b> hpm_qeiv2_regs.h:66</div></div>
<div class="ttc" id="astructQEIV2__Type_html_af3413706f1371d1d4009cce8ed3db59c"><div class="ttname"><a href="structQEIV2__Type.html#af3413706f1371d1d4009cce8ed3db59c">QEIV2_Type::RESERVED6</a></div><div class="ttdeci">__R uint8_t RESERVED6[4]</div><div class="ttdef"><b>Definition</b> hpm_qeiv2_regs.h:73</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_3c704b5ae633eeec3f8fdcdbd00dedae.html">HPM6E00</a></li><li class="navelem"><a class="el" href="dir_cf55b2ecca8f1a435bcea4a6a4f0afee.html">ip</a></li><li class="navelem"><a class="el" href="HPM6E00_2ip_2hpm__qeiv2__regs_8h.html">hpm_qeiv2_regs.h</a></li>
    <li class="footer">Generated on Mon Mar 31 2025 13:17:18 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
