				/* Temporary registers for loading/spilling */
enum { t0=_l0, t1=_l1, t2=_g4, ft0=_f28, ft1=_f30 };

enum { num_ireg=32, num_freg=32, cachesize=32768 };
