Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 89cf0af47e18435aaffa0d9d4f8f9598 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot top_sim_func_impl xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 's_axi_awaddr' [C:/Users/user/Documents/GitHub/Tut-8/src/fpga/tb/top_sim.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 's_axi_awprot' [C:/Users/user/Documents/GitHub/Tut-8/src/fpga/tb/top_sim.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 's_axi_araddr' [C:/Users/user/Documents/GitHub/Tut-8/src/fpga/tb/top_sim.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 's_axi_arprot' [C:/Users/user/Documents/GitHub/Tut-8/src/fpga/tb/top_sim.v:85]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.axi_lite_wrapper
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_16=256'b0100000000...
Compiling module xil_defaultlib.Sig_ROM_28
Compiling module xil_defaultlib.neuron
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.neuron__parameterized0
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.Sig_ROM_27
Compiling module xil_defaultlib.neuron__parameterized9
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.neuron__parameterized10
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.Sig_ROM_26
Compiling module xil_defaultlib.neuron__parameterized11
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.neuron__parameterized12
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.Sig_ROM_25
Compiling module xil_defaultlib.neuron__parameterized13
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.neuron__parameterized14
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.Sig_ROM_24
Compiling module xil_defaultlib.neuron__parameterized15
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.neuron__parameterized16
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.Sig_ROM_23
Compiling module xil_defaultlib.neuron__parameterized17
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.neuron__parameterized18
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.Sig_ROM_22
Compiling module xil_defaultlib.neuron__parameterized1
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.Sig_ROM_21
Compiling module xil_defaultlib.neuron__parameterized19
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.neuron__parameterized20
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.Sig_ROM_20
Compiling module xil_defaultlib.neuron__parameterized21
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.neuron__parameterized22
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.Sig_ROM_19
Compiling module xil_defaultlib.neuron__parameterized23
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.neuron__parameterized24
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.Sig_ROM_18
Compiling module xil_defaultlib.neuron__parameterized25
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.neuron__parameterized26
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOB_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOB_REG=1,INIT_16=256'b...
Compiling module xil_defaultlib.Sig_ROM_17
Compiling module xil_defaultlib.neuron__parameterized27
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.neuron__parameterized28
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.neuron__parameterized2
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.Sig_ROM_16
Compiling module xil_defaultlib.neuron__parameterized3
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.neuron__parameterized4
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.Sig_ROM_15
Compiling module xil_defaultlib.neuron__parameterized5
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.neuron__parameterized6
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.Sig_ROM_14
Compiling module xil_defaultlib.neuron__parameterized7
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.neuron__parameterized8
Compiling module xil_defaultlib.Layer_1
Compiling module xil_defaultlib.Weight_Memory__parameterized29
Compiling module xil_defaultlib.Sig_ROM_13
Compiling module xil_defaultlib.neuron__parameterized29
Compiling module xil_defaultlib.Weight_Memory__parameterized30
Compiling module xil_defaultlib.neuron__parameterized30
Compiling module xil_defaultlib.Weight_Memory__parameterized39
Compiling module xil_defaultlib.Sig_ROM_12
Compiling module xil_defaultlib.neuron__parameterized39
Compiling module xil_defaultlib.Weight_Memory__parameterized40
Compiling module xil_defaultlib.neuron__parameterized40
Compiling module xil_defaultlib.Weight_Memory__parameterized41
Compiling module xil_defaultlib.Sig_ROM_11
Compiling module xil_defaultlib.neuron__parameterized41
Compiling module xil_defaultlib.Weight_Memory__parameterized42
Compiling module xil_defaultlib.neuron__parameterized42
Compiling module xil_defaultlib.Weight_Memory__parameterized43
Compiling module xil_defaultlib.Sig_ROM_10
Compiling module xil_defaultlib.neuron__parameterized43
Compiling module xil_defaultlib.Weight_Memory__parameterized44
Compiling module xil_defaultlib.neuron__parameterized44
Compiling module xil_defaultlib.Weight_Memory__parameterized45
Compiling module xil_defaultlib.Sig_ROM_9
Compiling module xil_defaultlib.neuron__parameterized45
Compiling module xil_defaultlib.Weight_Memory__parameterized46
Compiling module xil_defaultlib.neuron__parameterized46
Compiling module xil_defaultlib.Weight_Memory__parameterized47
Compiling module xil_defaultlib.Sig_ROM_8
Compiling module xil_defaultlib.neuron__parameterized47
Compiling module xil_defaultlib.Weight_Memory__parameterized48
Compiling module xil_defaultlib.neuron__parameterized48
Compiling module xil_defaultlib.Weight_Memory__parameterized31
Compiling module xil_defaultlib.Sig_ROM_7
Compiling module xil_defaultlib.neuron__parameterized31
Compiling module xil_defaultlib.Weight_Memory__parameterized32
Compiling module xil_defaultlib.neuron__parameterized32
Compiling module xil_defaultlib.Weight_Memory__parameterized33
Compiling module xil_defaultlib.Sig_ROM_6
Compiling module xil_defaultlib.neuron__parameterized33
Compiling module xil_defaultlib.Weight_Memory__parameterized34
Compiling module xil_defaultlib.neuron__parameterized34
Compiling module xil_defaultlib.Weight_Memory__parameterized35
Compiling module xil_defaultlib.Sig_ROM_5
Compiling module xil_defaultlib.neuron__parameterized35
Compiling module xil_defaultlib.Weight_Memory__parameterized36
Compiling module xil_defaultlib.neuron__parameterized36
Compiling module xil_defaultlib.Weight_Memory__parameterized37
Compiling module xil_defaultlib.Sig_ROM_4
Compiling module xil_defaultlib.neuron__parameterized37
Compiling module xil_defaultlib.Weight_Memory__parameterized38
Compiling module xil_defaultlib.neuron__parameterized38
Compiling module xil_defaultlib.Layer_2
Compiling module xil_defaultlib.Weight_Memory__parameterized49
Compiling module xil_defaultlib.Sig_ROM_3
Compiling module xil_defaultlib.neuron__parameterized49
Compiling module xil_defaultlib.Weight_Memory__parameterized50
Compiling module xil_defaultlib.neuron__parameterized50
Compiling module xil_defaultlib.Weight_Memory__parameterized51
Compiling module xil_defaultlib.Sig_ROM_2
Compiling module xil_defaultlib.neuron__parameterized51
Compiling module xil_defaultlib.Weight_Memory__parameterized52
Compiling module xil_defaultlib.neuron__parameterized52
Compiling module xil_defaultlib.Weight_Memory__parameterized53
Compiling module xil_defaultlib.Sig_ROM_1
Compiling module xil_defaultlib.neuron__parameterized53
Compiling module xil_defaultlib.Weight_Memory__parameterized54
Compiling module xil_defaultlib.neuron__parameterized54
Compiling module xil_defaultlib.Weight_Memory__parameterized55
Compiling module xil_defaultlib.Sig_ROM_0
Compiling module xil_defaultlib.neuron__parameterized55
Compiling module xil_defaultlib.Weight_Memory__parameterized56
Compiling module xil_defaultlib.neuron__parameterized56
Compiling module xil_defaultlib.Weight_Memory__parameterized57
Compiling module xil_defaultlib.Sig_ROM
Compiling module xil_defaultlib.neuron__parameterized57
Compiling module xil_defaultlib.Weight_Memory__parameterized58
Compiling module xil_defaultlib.neuron__parameterized58
Compiling module xil_defaultlib.Layer_3
Compiling module xil_defaultlib.maxFinder
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.zyNet
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_func_impl
