{
  "Top": "nn",
  "RtlTop": "nn",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_sdx -optimization_level=none",
      "config_sdx -target=none",
      "config_export -description {nn mnist}",
      "config_export -display_name=nn_mnist_hls",
      "config_export -format=ip_catalog",
      "config_export -library=nn_mnist_hls",
      "config_export -rtl=verilog",
      "config_export -version=0.1",
      "config_export -vivado_optimization_level=2"
    ]},
  "Args": {
    "a": {
      "index": "0",
      "type": {
        "dataType": "unsigned",
        "dataWidth": "8",
        "interfaceRef": "a_V",
        "portRef": "TDATA"
      }
    },
    "z": {
      "index": "1",
      "type": {
        "dataType": "unsigned",
        "dataWidth": "8",
        "interfaceRef": "z_V",
        "portRef": "TDATA"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "46781",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "nn",
    "Version": "1.0",
    "DisplayName": "Nn",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/src\/argmax.cpp",
      "..\/src\/dense.cpp",
      "..\/src\/nn.cpp",
      "..\/src\/sigmoid.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/argmax_strm_core.vhd",
      "impl\/vhdl\/dense_strm_core.vhd",
      "impl\/vhdl\/dense_strm_core_1.vhd",
      "impl\/vhdl\/dense_strm_core_1cud.vhd",
      "impl\/vhdl\/dense_strm_core_1dEe.vhd",
      "impl\/vhdl\/dense_strm_core_1eOg.vhd",
      "impl\/vhdl\/dense_strm_core_2.vhd",
      "impl\/vhdl\/dense_strm_core_2hbi.vhd",
      "impl\/vhdl\/dense_strm_core_2ibs.vhd",
      "impl\/vhdl\/dense_strm_core_2jbC.vhd",
      "impl\/vhdl\/dense_strm_core_b1.vhd",
      "impl\/vhdl\/dense_strm_core_buf.vhd",
      "impl\/vhdl\/dense_strm_core_W1.vhd",
      "impl\/vhdl\/fifo_w8_d50_A.vhd",
      "impl\/vhdl\/fifo_w8_d100_A.vhd",
      "impl\/vhdl\/fifo_w16_d10_A.vhd",
      "impl\/vhdl\/fifo_w16_d50_A.vhd",
      "impl\/vhdl\/fifo_w16_d100_A.vhd",
      "impl\/vhdl\/nn_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/nn_mac_muladd_6nsfYi.vhd",
      "impl\/vhdl\/nn_mac_muladd_7s_bkb.vhd",
      "impl\/vhdl\/nn_mac_muladd_8s_g8j.vhd",
      "impl\/vhdl\/nn_mac_muladd_8s_kbM.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/nn.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/argmax_strm_core.v",
      "impl\/verilog\/dense_strm_core.v",
      "impl\/verilog\/dense_strm_core_1.v",
      "impl\/verilog\/dense_strm_core_1cud.v",
      "impl\/verilog\/dense_strm_core_1cud_rom.dat",
      "impl\/verilog\/dense_strm_core_1dEe.v",
      "impl\/verilog\/dense_strm_core_1dEe_rom.dat",
      "impl\/verilog\/dense_strm_core_1eOg.v",
      "impl\/verilog\/dense_strm_core_2.v",
      "impl\/verilog\/dense_strm_core_2hbi.v",
      "impl\/verilog\/dense_strm_core_2hbi_rom.dat",
      "impl\/verilog\/dense_strm_core_2ibs.v",
      "impl\/verilog\/dense_strm_core_2ibs_rom.dat",
      "impl\/verilog\/dense_strm_core_2jbC.v",
      "impl\/verilog\/dense_strm_core_b1.v",
      "impl\/verilog\/dense_strm_core_b1_rom.dat",
      "impl\/verilog\/dense_strm_core_buf.v",
      "impl\/verilog\/dense_strm_core_W1.v",
      "impl\/verilog\/dense_strm_core_W1_rom.dat",
      "impl\/verilog\/fifo_w8_d50_A.v",
      "impl\/verilog\/fifo_w8_d100_A.v",
      "impl\/verilog\/fifo_w16_d10_A.v",
      "impl\/verilog\/fifo_w16_d50_A.v",
      "impl\/verilog\/fifo_w16_d100_A.v",
      "impl\/verilog\/nn_AXILiteS_s_axi.v",
      "impl\/verilog\/nn_mac_muladd_6nsfYi.v",
      "impl\/verilog\/nn_mac_muladd_7s_bkb.v",
      "impl\/verilog\/nn_mac_muladd_8s_g8j.v",
      "impl\/verilog\/nn_mac_muladd_8s_kbM.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/nn.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/nn_v1_0\/data\/nn.mdd",
      "impl\/misc\/drivers\/nn_v1_0\/data\/nn.tcl",
      "impl\/misc\/drivers\/nn_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/nn_v1_0\/src\/xnn.c",
      "impl\/misc\/drivers\/nn_v1_0\/src\/xnn.h",
      "impl\/misc\/drivers\/nn_v1_0\/src\/xnn_hw.h",
      "impl\/misc\/drivers\/nn_v1_0\/src\/xnn_linux.c",
      "impl\/misc\/drivers\/nn_v1_0\/src\/xnn_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/Vivado_Project\/Pynq-Examples\/mnist\/hls\/test_mnist1\/solution1\/.autopilot\/db\/nn.design.xml",
    "DebugDir": "C:\/Vivado_Project\/Pynq-Examples\/mnist\/hls\/test_mnist1\/solution1\/.debug",
    "ProtoInst": [
      "C:\/Vivado_Project\/Pynq-Examples\/mnist\/hls\/test_mnist1\/solution1\/.debug\/dense_axis.protoinst",
      "C:\/Vivado_Project\/Pynq-Examples\/mnist\/hls\/test_mnist1\/solution1\/.debug\/nn.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "a_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "a_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "8"}
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_AXILiteS a_V z_V",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "AXILiteS",
      "bundle_role": "interrupt"
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "4",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "4",
        "AWADDR": "4",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "z_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "z_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "8"}
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "a_V_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "a_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "a_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "z_V_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "z_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "z_V_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "nn",
      "Instances": [
        {
          "ModuleName": "dense_strm_core",
          "InstanceName": "grp_dense_strm_core_fu_252"
        },
        {
          "ModuleName": "dense_strm_core_2",
          "InstanceName": "grp_dense_strm_core_2_fu_263"
        },
        {
          "ModuleName": "dense_strm_core_1",
          "InstanceName": "grp_dense_strm_core_1_fu_273"
        },
        {
          "ModuleName": "argmax_strm_core",
          "InstanceName": "grp_argmax_strm_core_fu_283"
        }
      ]
    },
    "Info": {
      "dense_strm_core": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_strm_core_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_strm_core_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "argmax_strm_core": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "nn": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "dense_strm_core": {
        "Latency": {
          "LatencyBest": "40287",
          "LatencyAvg": "40287",
          "LatencyWorst": "40287",
          "PipelineII": "40287",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.380"
        },
        "Loops": [
          {
            "Name": "BUF_READ_M",
            "TripCount": "784",
            "Latency": "784",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "DENSE_I_N",
            "TripCount": "50",
            "Latency": "39500",
            "PipelineII": "",
            "PipelineDepth": "790",
            "Loops": [{
                "Name": "DENSE_K_M",
                "TripCount": "784",
                "Latency": "785",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "29",
          "DSP48E": "1",
          "FF": "136",
          "LUT": "301",
          "URAM": "0"
        }
      },
      "dense_strm_core_1": {
        "Latency": {
          "LatencyBest": "5057",
          "LatencyAvg": "5057",
          "LatencyWorst": "5057",
          "PipelineII": "5057",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.634"
        },
        "Loops": [
          {
            "Name": "BUF_READ_M",
            "TripCount": "50",
            "Latency": "50",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "DENSE_I_N_DENSE_K_M",
            "TripCount": "5000",
            "Latency": "5003",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }
        ],
        "Area": {
          "BRAM_18K": "4",
          "DSP48E": "2",
          "FF": "357",
          "LUT": "475",
          "URAM": "0"
        }
      },
      "dense_strm_core_2": {
        "Latency": {
          "LatencyBest": "1107",
          "LatencyAvg": "1107",
          "LatencyWorst": "1107",
          "PipelineII": "1107",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.683"
        },
        "Loops": [
          {
            "Name": "BUF_READ_M",
            "TripCount": "100",
            "Latency": "100",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "DENSE_I_N_DENSE_K_M",
            "TripCount": "1000",
            "Latency": "1003",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }
        ],
        "Area": {
          "BRAM_18K": "1",
          "DSP48E": "1",
          "FF": "296",
          "LUT": "456",
          "URAM": "0"
        }
      },
      "argmax_strm_core": {
        "Latency": {
          "LatencyBest": "21",
          "LatencyAvg": "21",
          "LatencyWorst": "21",
          "PipelineII": "21",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.637"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "10",
            "Latency": "20",
            "PipelineII": "",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "44",
          "LUT": "140",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "nn": {
        "Latency": {
          "LatencyBest": "46781",
          "LatencyAvg": "46781",
          "LatencyWorst": "46781",
          "PipelineII": "46782",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.634"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "50",
            "Latency": "100",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 2",
            "TripCount": "100",
            "Latency": "200",
            "PipelineII": "",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "37",
          "DSP48E": "4",
          "FF": "1047",
          "LUT": "1925",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "nn",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-10-23 12:59:39 +0900",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
