{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 16:53:50 2019 " "Info: Processing started: Fri Oct 18 16:53:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TOP -c TOP " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TOP -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[8\]\[0\] " "Warning: Node \"STATE:u7\|issmg\[8\]\[0\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[8\]\[1\] " "Warning: Node \"STATE:u7\|issmg\[8\]\[1\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[8\]\[3\] " "Warning: Node \"STATE:u7\|issmg\[8\]\[3\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[8\]\[2\] " "Warning: Node \"STATE:u7\|issmg\[8\]\[2\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[5\]\[0\] " "Warning: Node \"STATE:u7\|issmg\[5\]\[0\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[5\]\[2\] " "Warning: Node \"STATE:u7\|issmg\[5\]\[2\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[5\]\[1\] " "Warning: Node \"STATE:u7\|issmg\[5\]\[1\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[5\]\[3\] " "Warning: Node \"STATE:u7\|issmg\[5\]\[3\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[3\]\[3\] " "Warning: Node \"STATE:u7\|issmg\[3\]\[3\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[3\]\[1\] " "Warning: Node \"STATE:u7\|issmg\[3\]\[1\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[3\]\[2\] " "Warning: Node \"STATE:u7\|issmg\[3\]\[2\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[3\]\[0\] " "Warning: Node \"STATE:u7\|issmg\[3\]\[0\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[7\]\[2\] " "Warning: Node \"STATE:u7\|issmg\[7\]\[2\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[7\]\[0\] " "Warning: Node \"STATE:u7\|issmg\[7\]\[0\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[7\]\[3\] " "Warning: Node \"STATE:u7\|issmg\[7\]\[3\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[7\]\[1\] " "Warning: Node \"STATE:u7\|issmg\[7\]\[1\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[4\]\[2\] " "Warning: Node \"STATE:u7\|issmg\[4\]\[2\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[4\]\[1\] " "Warning: Node \"STATE:u7\|issmg\[4\]\[1\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[4\]\[0\] " "Warning: Node \"STATE:u7\|issmg\[4\]\[0\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[4\]\[3\] " "Warning: Node \"STATE:u7\|issmg\[4\]\[3\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[6\]\[1\] " "Warning: Node \"STATE:u7\|issmg\[6\]\[1\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[6\]\[3\] " "Warning: Node \"STATE:u7\|issmg\[6\]\[3\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[6\]\[0\] " "Warning: Node \"STATE:u7\|issmg\[6\]\[0\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[6\]\[2\] " "Warning: Node \"STATE:u7\|issmg\[6\]\[2\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|row\[0\] " "Warning: Node \"DZ:u2\|row\[0\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|row\[4\] " "Warning: Node \"DZ:u2\|row\[4\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|row\[6\] " "Warning: Node \"DZ:u2\|row\[6\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|row\[7\] " "Warning: Node \"DZ:u2\|row\[7\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[0\] " "Warning: Node \"DZ:u2\|col_r\[0\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[1\] " "Warning: Node \"DZ:u2\|col_r\[1\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[2\] " "Warning: Node \"DZ:u2\|col_r\[2\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[3\] " "Warning: Node \"DZ:u2\|col_r\[3\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[4\] " "Warning: Node \"DZ:u2\|col_r\[4\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[5\] " "Warning: Node \"DZ:u2\|col_r\[5\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[6\] " "Warning: Node \"DZ:u2\|col_r\[6\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[7\] " "Warning: Node \"DZ:u2\|col_r\[7\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_g\[0\] " "Warning: Node \"DZ:u2\|col_g\[0\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_g\[1\] " "Warning: Node \"DZ:u2\|col_g\[1\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_g\[2\] " "Warning: Node \"DZ:u2\|col_g\[2\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_g\[3\] " "Warning: Node \"DZ:u2\|col_g\[3\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_g\[4\] " "Warning: Node \"DZ:u2\|col_g\[4\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_g\[5\] " "Warning: Node \"DZ:u2\|col_g\[5\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_g\[6\] " "Warning: Node \"DZ:u2\|col_g\[6\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_g\[7\] " "Warning: Node \"DZ:u2\|col_g\[7\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 6 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "clear " "Info: Assuming node \"clear\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "28 " "Warning: Found 28 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "STATE:u7\|Mux26~0 " "Info: Detected gated clock \"STATE:u7\|Mux26~0\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|Mux26~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STATE:u7\|Mux24~0 " "Info: Detected gated clock \"STATE:u7\|Mux24~0\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|Mux24~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STATE:u7\|Mux25~0 " "Info: Detected gated clock \"STATE:u7\|Mux25~0\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|Mux25~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKD:u6\|clk_1 " "Info: Detected ripple clock \"CLKD:u6\|clk_1\" as buffer" {  } { { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 32 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD:u6\|clk_1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DZ:u2\|row\[7\]~17 " "Info: Detected gated clock \"DZ:u2\|row\[7\]~17\" as buffer" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DZ:u2\|row\[7\]~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DZ:u2\|row\[7\]~3 " "Info: Detected gated clock \"DZ:u2\|row\[7\]~3\" as buffer" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DZ:u2\|row\[7\]~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STATE:u7\|Mux25~1 " "Info: Detected gated clock \"STATE:u7\|Mux25~1\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|Mux25~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STATE:u7\|Mux24~1 " "Info: Detected gated clock \"STATE:u7\|Mux24~1\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|Mux24~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STATE:u7\|Mux26~1 " "Info: Detected gated clock \"STATE:u7\|Mux26~1\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|Mux26~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STATE:u7\|Selector154~1 " "Info: Detected gated clock \"STATE:u7\|Selector154~1\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 103 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|Selector154~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|now_user\[1\] " "Info: Detected ripple clock \"STATE:u7\|now_user\[1\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|now_user\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|now_user\[0\] " "Info: Detected ripple clock \"STATE:u7\|now_user\[0\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|now_user\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|islock\[0\] " "Info: Detected ripple clock \"STATE:u7\|islock\[0\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|islock\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|islock\[1\] " "Info: Detected ripple clock \"STATE:u7\|islock\[1\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|islock\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[2\]\[0\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[2\]\[0\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[2\]\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[3\]\[0\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[3\]\[0\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[3\]\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[1\]\[0\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[1\]\[0\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[1\]\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[4\]\[0\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[4\]\[0\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[4\]\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[1\]\[1\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[1\]\[1\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[1\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[3\]\[1\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[3\]\[1\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[3\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[4\]\[1\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[4\]\[1\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[4\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[3\]\[2\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[3\]\[2\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[3\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[4\]\[2\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[4\]\[2\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[4\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[1\]\[2\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[1\]\[2\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[1\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[2\]\[2\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[2\]\[2\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[2\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[2\]\[1\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[2\]\[1\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[2\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|state.ADMIN " "Info: Detected ripple clock \"STATE:u7\|state.ADMIN\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|state.ADMIN" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKD:u6\|clk_1k " "Info: Detected ripple clock \"CLKD:u6\|clk_1k\" as buffer" {  } { { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 20 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD:u6\|clk_1k" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register STATE:u7\|issmg\[5\]\[3\] register SMG:u1\|b\[5\] 22.96 MHz 43.546 ns Internal " "Info: Clock \"clk\" has Internal fmax of 22.96 MHz between source register \"STATE:u7\|issmg\[5\]\[3\]\" and destination register \"SMG:u1\|b\[5\]\" (period= 43.546 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.481 ns + Longest register register " "Info: + Longest register to register delay is 8.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns STATE:u7\|issmg\[5\]\[3\] 1 REG LC_X6_Y5_N5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y5_N5; Fanout = 7; REG Node = 'STATE:u7\|issmg\[5\]\[3\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { STATE:u7|issmg[5][3] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.374 ns) + CELL(0.200 ns) 1.574 ns SMG:u1\|Mux29~0 2 COMB LC_X7_Y5_N7 1 " "Info: 2: + IC(1.374 ns) + CELL(0.200 ns) = 1.574 ns; Loc. = LC_X7_Y5_N7; Fanout = 1; COMB Node = 'SMG:u1\|Mux29~0'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { STATE:u7|issmg[5][3] SMG:u1|Mux29~0 } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.977 ns) + CELL(0.200 ns) 3.751 ns SMG:u1\|Mux65~0 3 COMB LC_X8_Y8_N8 1 " "Info: 3: + IC(1.977 ns) + CELL(0.200 ns) = 3.751 ns; Loc. = LC_X8_Y8_N8; Fanout = 1; COMB Node = 'SMG:u1\|Mux65~0'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.177 ns" { SMG:u1|Mux29~0 SMG:u1|Mux65~0 } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.200 ns) 4.712 ns SMG:u1\|Mux65~1 4 COMB LC_X8_Y8_N0 1 " "Info: 4: + IC(0.761 ns) + CELL(0.200 ns) = 4.712 ns; Loc. = LC_X8_Y8_N0; Fanout = 1; COMB Node = 'SMG:u1\|Mux65~1'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { SMG:u1|Mux65~0 SMG:u1|Mux65~1 } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.939 ns) + CELL(0.200 ns) 6.851 ns SMG:u1\|Mux65~2 5 COMB LC_X9_Y5_N3 1 " "Info: 5: + IC(1.939 ns) + CELL(0.200 ns) = 6.851 ns; Loc. = LC_X9_Y5_N3; Fanout = 1; COMB Node = 'SMG:u1\|Mux65~2'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { SMG:u1|Mux65~1 SMG:u1|Mux65~2 } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 7.356 ns SMG:u1\|Mux65~3 6 COMB LC_X9_Y5_N4 1 " "Info: 6: + IC(0.305 ns) + CELL(0.200 ns) = 7.356 ns; Loc. = LC_X9_Y5_N4; Fanout = 1; COMB Node = 'SMG:u1\|Mux65~3'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { SMG:u1|Mux65~2 SMG:u1|Mux65~3 } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.591 ns) 8.481 ns SMG:u1\|b\[5\] 7 REG LC_X9_Y5_N5 1 " "Info: 7: + IC(0.534 ns) + CELL(0.591 ns) = 8.481 ns; Loc. = LC_X9_Y5_N5; Fanout = 1; REG Node = 'SMG:u1\|b\[5\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { SMG:u1|Mux65~3 SMG:u1|b[5] } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.591 ns ( 18.76 % ) " "Info: Total cell delay = 1.591 ns ( 18.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.890 ns ( 81.24 % ) " "Info: Total interconnect delay = 6.890 ns ( 81.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.481 ns" { STATE:u7|issmg[5][3] SMG:u1|Mux29~0 SMG:u1|Mux65~0 SMG:u1|Mux65~1 SMG:u1|Mux65~2 SMG:u1|Mux65~3 SMG:u1|b[5] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.481 ns" { STATE:u7|issmg[5][3] {} SMG:u1|Mux29~0 {} SMG:u1|Mux65~0 {} SMG:u1|Mux65~1 {} SMG:u1|Mux65~2 {} SMG:u1|Mux65~3 {} SMG:u1|b[5] {} } { 0.000ns 1.374ns 1.977ns 0.761ns 1.939ns 0.305ns 0.534ns } { 0.000ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-12.959 ns - Smallest " "Info: - Smallest clock skew is -12.959 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.947 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 8.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X12_Y2_N4 373 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y2_N4; Fanout = 373; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.834 ns) + CELL(0.918 ns) 8.947 ns SMG:u1\|b\[5\] 3 REG LC_X9_Y5_N5 1 " "Info: 3: + IC(3.834 ns) + CELL(0.918 ns) = 8.947 ns; Loc. = LC_X9_Y5_N5; Fanout = 1; REG Node = 'SMG:u1\|b\[5\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.752 ns" { CLKD:u6|clk_1k SMG:u1|b[5] } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.72 % ) " "Info: Total cell delay = 3.375 ns ( 37.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.572 ns ( 62.28 % ) " "Info: Total interconnect delay = 5.572 ns ( 62.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.947 ns" { clk CLKD:u6|clk_1k SMG:u1|b[5] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.947 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} SMG:u1|b[5] {} } { 0.000ns 0.000ns 1.738ns 3.834ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 21.906 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 21.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X12_Y2_N4 373 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y2_N4; Fanout = 373; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.834 ns) + CELL(1.294 ns) 9.323 ns STATE:u7\|four_cipher_lenth\[4\]\[0\] 3 REG LC_X9_Y7_N7 3 " "Info: 3: + IC(3.834 ns) + CELL(1.294 ns) = 9.323 ns; Loc. = LC_X9_Y7_N7; Fanout = 3; REG Node = 'STATE:u7\|four_cipher_lenth\[4\]\[0\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.128 ns" { CLKD:u6|clk_1k STATE:u7|four_cipher_lenth[4][0] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.659 ns) + CELL(0.200 ns) 12.182 ns STATE:u7\|Mux26~0 4 COMB LC_X6_Y6_N2 1 " "Info: 4: + IC(2.659 ns) + CELL(0.200 ns) = 12.182 ns; Loc. = LC_X6_Y6_N2; Fanout = 1; COMB Node = 'STATE:u7\|Mux26~0'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { STATE:u7|four_cipher_lenth[4][0] STATE:u7|Mux26~0 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.200 ns) 13.093 ns STATE:u7\|Mux26~1 5 COMB LC_X6_Y6_N4 19 " "Info: 5: + IC(0.711 ns) + CELL(0.200 ns) = 13.093 ns; Loc. = LC_X6_Y6_N4; Fanout = 19; COMB Node = 'STATE:u7\|Mux26~1'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.911 ns" { STATE:u7|Mux26~0 STATE:u7|Mux26~1 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.803 ns) + CELL(0.914 ns) 15.810 ns STATE:u7\|Selector154~1 6 COMB LC_X10_Y6_N3 24 " "Info: 6: + IC(1.803 ns) + CELL(0.914 ns) = 15.810 ns; Loc. = LC_X10_Y6_N3; Fanout = 24; COMB Node = 'STATE:u7\|Selector154~1'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.717 ns" { STATE:u7|Mux26~1 STATE:u7|Selector154~1 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.356 ns) + CELL(0.740 ns) 21.906 ns STATE:u7\|issmg\[5\]\[3\] 7 REG LC_X6_Y5_N5 7 " "Info: 7: + IC(5.356 ns) + CELL(0.740 ns) = 21.906 ns; Loc. = LC_X6_Y5_N5; Fanout = 7; REG Node = 'STATE:u7\|issmg\[5\]\[3\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.096 ns" { STATE:u7|Selector154~1 STATE:u7|issmg[5][3] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.805 ns ( 26.50 % ) " "Info: Total cell delay = 5.805 ns ( 26.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.101 ns ( 73.50 % ) " "Info: Total interconnect delay = 16.101 ns ( 73.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "21.906 ns" { clk CLKD:u6|clk_1k STATE:u7|four_cipher_lenth[4][0] STATE:u7|Mux26~0 STATE:u7|Mux26~1 STATE:u7|Selector154~1 STATE:u7|issmg[5][3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "21.906 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|four_cipher_lenth[4][0] {} STATE:u7|Mux26~0 {} STATE:u7|Mux26~1 {} STATE:u7|Selector154~1 {} STATE:u7|issmg[5][3] {} } { 0.000ns 0.000ns 1.738ns 3.834ns 2.659ns 0.711ns 1.803ns 5.356ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.200ns 0.200ns 0.914ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.947 ns" { clk CLKD:u6|clk_1k SMG:u1|b[5] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.947 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} SMG:u1|b[5] {} } { 0.000ns 0.000ns 1.738ns 3.834ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "21.906 ns" { clk CLKD:u6|clk_1k STATE:u7|four_cipher_lenth[4][0] STATE:u7|Mux26~0 STATE:u7|Mux26~1 STATE:u7|Selector154~1 STATE:u7|issmg[5][3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "21.906 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|four_cipher_lenth[4][0] {} STATE:u7|Mux26~0 {} STATE:u7|Mux26~1 {} STATE:u7|Selector154~1 {} STATE:u7|issmg[5][3] {} } { 0.000ns 0.000ns 1.738ns 3.834ns 2.659ns 0.711ns 1.803ns 5.356ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.200ns 0.200ns 0.914ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 19 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.481 ns" { STATE:u7|issmg[5][3] SMG:u1|Mux29~0 SMG:u1|Mux65~0 SMG:u1|Mux65~1 SMG:u1|Mux65~2 SMG:u1|Mux65~3 SMG:u1|b[5] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.481 ns" { STATE:u7|issmg[5][3] {} SMG:u1|Mux29~0 {} SMG:u1|Mux65~0 {} SMG:u1|Mux65~1 {} SMG:u1|Mux65~2 {} SMG:u1|Mux65~3 {} SMG:u1|b[5] {} } { 0.000ns 1.374ns 1.977ns 0.761ns 1.939ns 0.305ns 0.534ns } { 0.000ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.591ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.947 ns" { clk CLKD:u6|clk_1k SMG:u1|b[5] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.947 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} SMG:u1|b[5] {} } { 0.000ns 0.000ns 1.738ns 3.834ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "21.906 ns" { clk CLKD:u6|clk_1k STATE:u7|four_cipher_lenth[4][0] STATE:u7|Mux26~0 STATE:u7|Mux26~1 STATE:u7|Selector154~1 STATE:u7|issmg[5][3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "21.906 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|four_cipher_lenth[4][0] {} STATE:u7|Mux26~0 {} STATE:u7|Mux26~1 {} STATE:u7|Selector154~1 {} STATE:u7|issmg[5][3] {} } { 0.000ns 0.000ns 1.738ns 3.834ns 2.659ns 0.711ns 1.803ns 5.356ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.200ns 0.200ns 0.914ns 0.740ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "STATE:u7\|now_input\[6\]\[0\] STATE:u7\|issmg\[8\]\[0\] clk 8.95 ns " "Info: Found hold time violation between source  pin or register \"STATE:u7\|now_input\[6\]\[0\]\" and destination pin or register \"STATE:u7\|issmg\[8\]\[0\]\" for clock \"clk\" (Hold time is 8.95 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "12.526 ns + Largest " "Info: + Largest clock skew is 12.526 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 21.473 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 21.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X12_Y2_N4 373 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y2_N4; Fanout = 373; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.834 ns) + CELL(1.294 ns) 9.323 ns STATE:u7\|four_cipher_lenth\[4\]\[0\] 3 REG LC_X9_Y7_N7 3 " "Info: 3: + IC(3.834 ns) + CELL(1.294 ns) = 9.323 ns; Loc. = LC_X9_Y7_N7; Fanout = 3; REG Node = 'STATE:u7\|four_cipher_lenth\[4\]\[0\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.128 ns" { CLKD:u6|clk_1k STATE:u7|four_cipher_lenth[4][0] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.659 ns) + CELL(0.200 ns) 12.182 ns STATE:u7\|Mux26~0 4 COMB LC_X6_Y6_N2 1 " "Info: 4: + IC(2.659 ns) + CELL(0.200 ns) = 12.182 ns; Loc. = LC_X6_Y6_N2; Fanout = 1; COMB Node = 'STATE:u7\|Mux26~0'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { STATE:u7|four_cipher_lenth[4][0] STATE:u7|Mux26~0 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.200 ns) 13.093 ns STATE:u7\|Mux26~1 5 COMB LC_X6_Y6_N4 19 " "Info: 5: + IC(0.711 ns) + CELL(0.200 ns) = 13.093 ns; Loc. = LC_X6_Y6_N4; Fanout = 19; COMB Node = 'STATE:u7\|Mux26~1'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.911 ns" { STATE:u7|Mux26~0 STATE:u7|Mux26~1 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.803 ns) + CELL(0.914 ns) 15.810 ns STATE:u7\|Selector154~1 6 COMB LC_X10_Y6_N3 24 " "Info: 6: + IC(1.803 ns) + CELL(0.914 ns) = 15.810 ns; Loc. = LC_X10_Y6_N3; Fanout = 24; COMB Node = 'STATE:u7\|Selector154~1'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.717 ns" { STATE:u7|Mux26~1 STATE:u7|Selector154~1 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.463 ns) + CELL(0.200 ns) 21.473 ns STATE:u7\|issmg\[8\]\[0\] 7 REG LC_X5_Y5_N4 7 " "Info: 7: + IC(5.463 ns) + CELL(0.200 ns) = 21.473 ns; Loc. = LC_X5_Y5_N4; Fanout = 7; REG Node = 'STATE:u7\|issmg\[8\]\[0\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.663 ns" { STATE:u7|Selector154~1 STATE:u7|issmg[8][0] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.265 ns ( 24.52 % ) " "Info: Total cell delay = 5.265 ns ( 24.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.208 ns ( 75.48 % ) " "Info: Total interconnect delay = 16.208 ns ( 75.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "21.473 ns" { clk CLKD:u6|clk_1k STATE:u7|four_cipher_lenth[4][0] STATE:u7|Mux26~0 STATE:u7|Mux26~1 STATE:u7|Selector154~1 STATE:u7|issmg[8][0] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "21.473 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|four_cipher_lenth[4][0] {} STATE:u7|Mux26~0 {} STATE:u7|Mux26~1 {} STATE:u7|Selector154~1 {} STATE:u7|issmg[8][0] {} } { 0.000ns 0.000ns 1.738ns 3.834ns 2.659ns 0.711ns 1.803ns 5.463ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.200ns 0.200ns 0.914ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.947 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 8.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X12_Y2_N4 373 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y2_N4; Fanout = 373; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.834 ns) + CELL(0.918 ns) 8.947 ns STATE:u7\|now_input\[6\]\[0\] 3 REG LC_X4_Y5_N0 1 " "Info: 3: + IC(3.834 ns) + CELL(0.918 ns) = 8.947 ns; Loc. = LC_X4_Y5_N0; Fanout = 1; REG Node = 'STATE:u7\|now_input\[6\]\[0\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.752 ns" { CLKD:u6|clk_1k STATE:u7|now_input[6][0] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.72 % ) " "Info: Total cell delay = 3.375 ns ( 37.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.572 ns ( 62.28 % ) " "Info: Total interconnect delay = 5.572 ns ( 62.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.947 ns" { clk CLKD:u6|clk_1k STATE:u7|now_input[6][0] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.947 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|now_input[6][0] {} } { 0.000ns 0.000ns 1.738ns 3.834ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "21.473 ns" { clk CLKD:u6|clk_1k STATE:u7|four_cipher_lenth[4][0] STATE:u7|Mux26~0 STATE:u7|Mux26~1 STATE:u7|Selector154~1 STATE:u7|issmg[8][0] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "21.473 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|four_cipher_lenth[4][0] {} STATE:u7|Mux26~0 {} STATE:u7|Mux26~1 {} STATE:u7|Selector154~1 {} STATE:u7|issmg[8][0] {} } { 0.000ns 0.000ns 1.738ns 3.834ns 2.659ns 0.711ns 1.803ns 5.463ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.200ns 0.200ns 0.914ns 0.200ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.947 ns" { clk CLKD:u6|clk_1k STATE:u7|now_input[6][0] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.947 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|now_input[6][0] {} } { 0.000ns 0.000ns 1.738ns 3.834ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.200 ns - Shortest register register " "Info: - Shortest register to register delay is 3.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns STATE:u7\|now_input\[6\]\[0\] 1 REG LC_X4_Y5_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y5_N0; Fanout = 1; REG Node = 'STATE:u7\|now_input\[6\]\[0\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { STATE:u7|now_input[6][0] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.595 ns) 0.595 ns STATE:u7\|Selector130~9 2 COMB LC_X4_Y5_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.595 ns) = 0.595 ns; Loc. = LC_X4_Y5_N0; Fanout = 1; COMB Node = 'STATE:u7\|Selector130~9'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { STATE:u7|now_input[6][0] STATE:u7|Selector130~9 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.135 ns) + CELL(0.200 ns) 1.930 ns STATE:u7\|Selector130~10 3 COMB LC_X5_Y5_N7 1 " "Info: 3: + IC(1.135 ns) + CELL(0.200 ns) = 1.930 ns; Loc. = LC_X5_Y5_N7; Fanout = 1; COMB Node = 'STATE:u7\|Selector130~10'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { STATE:u7|Selector130~9 STATE:u7|Selector130~10 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.511 ns) 3.200 ns STATE:u7\|issmg\[8\]\[0\] 4 REG LC_X5_Y5_N4 7 " "Info: 4: + IC(0.759 ns) + CELL(0.511 ns) = 3.200 ns; Loc. = LC_X5_Y5_N4; Fanout = 7; REG Node = 'STATE:u7\|issmg\[8\]\[0\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { STATE:u7|Selector130~10 STATE:u7|issmg[8][0] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.306 ns ( 40.81 % ) " "Info: Total cell delay = 1.306 ns ( 40.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.894 ns ( 59.19 % ) " "Info: Total interconnect delay = 1.894 ns ( 59.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { STATE:u7|now_input[6][0] STATE:u7|Selector130~9 STATE:u7|Selector130~10 STATE:u7|issmg[8][0] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "3.200 ns" { STATE:u7|now_input[6][0] {} STATE:u7|Selector130~9 {} STATE:u7|Selector130~10 {} STATE:u7|issmg[8][0] {} } { 0.000ns 0.000ns 1.135ns 0.759ns } { 0.000ns 0.595ns 0.200ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "21.473 ns" { clk CLKD:u6|clk_1k STATE:u7|four_cipher_lenth[4][0] STATE:u7|Mux26~0 STATE:u7|Mux26~1 STATE:u7|Selector154~1 STATE:u7|issmg[8][0] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "21.473 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|four_cipher_lenth[4][0] {} STATE:u7|Mux26~0 {} STATE:u7|Mux26~1 {} STATE:u7|Selector154~1 {} STATE:u7|issmg[8][0] {} } { 0.000ns 0.000ns 1.738ns 3.834ns 2.659ns 0.711ns 1.803ns 5.463ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.200ns 0.200ns 0.914ns 0.200ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.947 ns" { clk CLKD:u6|clk_1k STATE:u7|now_input[6][0] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.947 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|now_input[6][0] {} } { 0.000ns 0.000ns 1.738ns 3.834ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { STATE:u7|now_input[6][0] STATE:u7|Selector130~9 STATE:u7|Selector130~10 STATE:u7|issmg[8][0] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "3.200 ns" { STATE:u7|now_input[6][0] {} STATE:u7|Selector130~9 {} STATE:u7|Selector130~10 {} STATE:u7|issmg[8][0] {} } { 0.000ns 0.000ns 1.135ns 0.759ns } { 0.000ns 0.595ns 0.200ns 0.511ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "STATE:u7\|three_recording\[4\].seco\[0\] systemadmin clk 4.919 ns register " "Info: tsu for register \"STATE:u7\|three_recording\[4\].seco\[0\]\" (data pin = \"systemadmin\", clock pin = \"clk\") is 4.919 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.533 ns + Longest pin register " "Info: + Longest pin to register delay is 13.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns systemadmin 1 PIN PIN_125 31 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_125; Fanout = 31; PIN Node = 'systemadmin'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { systemadmin } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.456 ns) + CELL(0.511 ns) 4.099 ns STATE:u7\|number_input~14 2 COMB LC_X10_Y9_N6 7 " "Info: 2: + IC(2.456 ns) + CELL(0.511 ns) = 4.099 ns; Loc. = LC_X10_Y9_N6; Fanout = 7; COMB Node = 'STATE:u7\|number_input~14'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.967 ns" { systemadmin STATE:u7|number_input~14 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.973 ns) + CELL(0.511 ns) 6.583 ns STATE:u7\|pstate~2 3 COMB LC_X10_Y7_N1 6 " "Info: 3: + IC(1.973 ns) + CELL(0.511 ns) = 6.583 ns; Loc. = LC_X10_Y7_N1; Fanout = 6; COMB Node = 'STATE:u7\|pstate~2'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { STATE:u7|number_input~14 STATE:u7|pstate~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.200 ns) 7.497 ns STATE:u7\|pstate~3 4 COMB LC_X10_Y7_N8 3 " "Info: 4: + IC(0.714 ns) + CELL(0.200 ns) = 7.497 ns; Loc. = LC_X10_Y7_N8; Fanout = 3; COMB Node = 'STATE:u7\|pstate~3'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { STATE:u7|pstate~2 STATE:u7|pstate~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.200 ns) 8.429 ns STATE:u7\|Decoder1~0 5 COMB LC_X10_Y7_N3 5 " "Info: 5: + IC(0.732 ns) + CELL(0.200 ns) = 8.429 ns; Loc. = LC_X10_Y7_N3; Fanout = 5; COMB Node = 'STATE:u7\|Decoder1~0'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { STATE:u7|pstate~3 STATE:u7|Decoder1~0 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 452 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.719 ns) + CELL(0.200 ns) 10.348 ns STATE:u7\|Decoder1~3 6 COMB LC_X12_Y7_N6 16 " "Info: 6: + IC(1.719 ns) + CELL(0.200 ns) = 10.348 ns; Loc. = LC_X12_Y7_N6; Fanout = 16; COMB Node = 'STATE:u7\|Decoder1~3'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.919 ns" { STATE:u7|Decoder1~0 STATE:u7|Decoder1~3 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 452 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.942 ns) + CELL(1.243 ns) 13.533 ns STATE:u7\|three_recording\[4\].seco\[0\] 7 REG LC_X13_Y8_N9 1 " "Info: 7: + IC(1.942 ns) + CELL(1.243 ns) = 13.533 ns; Loc. = LC_X13_Y8_N9; Fanout = 1; REG Node = 'STATE:u7\|three_recording\[4\].seco\[0\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.185 ns" { STATE:u7|Decoder1~3 STATE:u7|three_recording[4].seco[0] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.997 ns ( 29.54 % ) " "Info: Total cell delay = 3.997 ns ( 29.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.536 ns ( 70.46 % ) " "Info: Total interconnect delay = 9.536 ns ( 70.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "13.533 ns" { systemadmin STATE:u7|number_input~14 STATE:u7|pstate~2 STATE:u7|pstate~3 STATE:u7|Decoder1~0 STATE:u7|Decoder1~3 STATE:u7|three_recording[4].seco[0] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "13.533 ns" { systemadmin {} systemadmin~combout {} STATE:u7|number_input~14 {} STATE:u7|pstate~2 {} STATE:u7|pstate~3 {} STATE:u7|Decoder1~0 {} STATE:u7|Decoder1~3 {} STATE:u7|three_recording[4].seco[0] {} } { 0.000ns 0.000ns 2.456ns 1.973ns 0.714ns 0.732ns 1.719ns 1.942ns } { 0.000ns 1.132ns 0.511ns 0.511ns 0.200ns 0.200ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.947 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 8.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X12_Y2_N4 373 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y2_N4; Fanout = 373; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.834 ns) + CELL(0.918 ns) 8.947 ns STATE:u7\|three_recording\[4\].seco\[0\] 3 REG LC_X13_Y8_N9 1 " "Info: 3: + IC(3.834 ns) + CELL(0.918 ns) = 8.947 ns; Loc. = LC_X13_Y8_N9; Fanout = 1; REG Node = 'STATE:u7\|three_recording\[4\].seco\[0\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.752 ns" { CLKD:u6|clk_1k STATE:u7|three_recording[4].seco[0] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.72 % ) " "Info: Total cell delay = 3.375 ns ( 37.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.572 ns ( 62.28 % ) " "Info: Total interconnect delay = 5.572 ns ( 62.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.947 ns" { clk CLKD:u6|clk_1k STATE:u7|three_recording[4].seco[0] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.947 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|three_recording[4].seco[0] {} } { 0.000ns 0.000ns 1.738ns 3.834ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "13.533 ns" { systemadmin STATE:u7|number_input~14 STATE:u7|pstate~2 STATE:u7|pstate~3 STATE:u7|Decoder1~0 STATE:u7|Decoder1~3 STATE:u7|three_recording[4].seco[0] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "13.533 ns" { systemadmin {} systemadmin~combout {} STATE:u7|number_input~14 {} STATE:u7|pstate~2 {} STATE:u7|pstate~3 {} STATE:u7|Decoder1~0 {} STATE:u7|Decoder1~3 {} STATE:u7|three_recording[4].seco[0] {} } { 0.000ns 0.000ns 2.456ns 1.973ns 0.714ns 0.732ns 1.719ns 1.942ns } { 0.000ns 1.132ns 0.511ns 0.511ns 0.200ns 0.200ns 0.200ns 1.243ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.947 ns" { clk CLKD:u6|clk_1k STATE:u7|three_recording[4].seco[0] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.947 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|three_recording[4].seco[0] {} } { 0.000ns 0.000ns 1.738ns 3.834ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk dzrow_out\[1\] DZ:u2\|row\[0\] 17.977 ns register " "Info: tco from clock \"clk\" to destination pin \"dzrow_out\[1\]\" through register \"DZ:u2\|row\[0\]\" is 17.977 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 13.687 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 13.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X12_Y2_N4 373 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y2_N4; Fanout = 373; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.834 ns) + CELL(1.294 ns) 9.323 ns STATE:u7\|islock\[0\] 3 REG LC_X2_Y7_N7 15 " "Info: 3: + IC(3.834 ns) + CELL(1.294 ns) = 9.323 ns; Loc. = LC_X2_Y7_N7; Fanout = 15; REG Node = 'STATE:u7\|islock\[0\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.128 ns" { CLKD:u6|clk_1k STATE:u7|islock[0] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.941 ns) + CELL(0.740 ns) 11.004 ns DZ:u2\|row\[7\]~3 4 COMB LC_X2_Y7_N0 11 " "Info: 4: + IC(0.941 ns) + CELL(0.740 ns) = 11.004 ns; Loc. = LC_X2_Y7_N0; Fanout = 11; COMB Node = 'DZ:u2\|row\[7\]~3'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.681 ns" { STATE:u7|islock[0] DZ:u2|row[7]~3 } "NODE_NAME" } } { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.483 ns) + CELL(0.200 ns) 13.687 ns DZ:u2\|row\[0\] 5 REG LC_X1_Y9_N9 4 " "Info: 5: + IC(2.483 ns) + CELL(0.200 ns) = 13.687 ns; Loc. = LC_X1_Y9_N9; Fanout = 4; REG Node = 'DZ:u2\|row\[0\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { DZ:u2|row[7]~3 DZ:u2|row[0] } "NODE_NAME" } } { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.691 ns ( 34.27 % ) " "Info: Total cell delay = 4.691 ns ( 34.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.996 ns ( 65.73 % ) " "Info: Total interconnect delay = 8.996 ns ( 65.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "13.687 ns" { clk CLKD:u6|clk_1k STATE:u7|islock[0] DZ:u2|row[7]~3 DZ:u2|row[0] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "13.687 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|islock[0] {} DZ:u2|row[7]~3 {} DZ:u2|row[0] {} } { 0.000ns 0.000ns 1.738ns 3.834ns 0.941ns 2.483ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.740ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.290 ns + Longest register pin " "Info: + Longest register to pin delay is 4.290 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DZ:u2\|row\[0\] 1 REG LC_X1_Y9_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y9_N9; Fanout = 4; REG Node = 'DZ:u2\|row\[0\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DZ:u2|row[0] } "NODE_NAME" } } { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.968 ns) + CELL(2.322 ns) 4.290 ns dzrow_out\[1\] 2 PIN PIN_7 0 " "Info: 2: + IC(1.968 ns) + CELL(2.322 ns) = 4.290 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'dzrow_out\[1\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.290 ns" { DZ:u2|row[0] dzrow_out[1] } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 54.13 % ) " "Info: Total cell delay = 2.322 ns ( 54.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.968 ns ( 45.87 % ) " "Info: Total interconnect delay = 1.968 ns ( 45.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.290 ns" { DZ:u2|row[0] dzrow_out[1] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "4.290 ns" { DZ:u2|row[0] {} dzrow_out[1] {} } { 0.000ns 1.968ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "13.687 ns" { clk CLKD:u6|clk_1k STATE:u7|islock[0] DZ:u2|row[7]~3 DZ:u2|row[0] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "13.687 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|islock[0] {} DZ:u2|row[7]~3 {} DZ:u2|row[0] {} } { 0.000ns 0.000ns 1.738ns 3.834ns 0.941ns 2.483ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.740ns 0.200ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.290 ns" { DZ:u2|row[0] dzrow_out[1] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "4.290 ns" { DZ:u2|row[0] {} dzrow_out[1] {} } { 0.000ns 1.968ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "clear menuled_out\[4\] 11.154 ns Longest " "Info: Longest tpd from source pin \"clear\" to destination pin \"menuled_out\[4\]\" is 11.154 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clear 1 CLK PIN_134 164 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_134; Fanout = 164; CLK Node = 'clear'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clear } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.462 ns) + CELL(0.511 ns) 6.105 ns STATE:u7\|data_menuled\[4\]~4 2 COMB LC_X12_Y5_N0 1 " "Info: 2: + IC(4.462 ns) + CELL(0.511 ns) = 6.105 ns; Loc. = LC_X12_Y5_N0; Fanout = 1; COMB Node = 'STATE:u7\|data_menuled\[4\]~4'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.973 ns" { clear STATE:u7|data_menuled[4]~4 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.727 ns) + CELL(2.322 ns) 11.154 ns menuled_out\[4\] 3 PIN PIN_74 0 " "Info: 3: + IC(2.727 ns) + CELL(2.322 ns) = 11.154 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 'menuled_out\[4\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.049 ns" { STATE:u7|data_menuled[4]~4 menuled_out[4] } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.965 ns ( 35.55 % ) " "Info: Total cell delay = 3.965 ns ( 35.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.189 ns ( 64.45 % ) " "Info: Total interconnect delay = 7.189 ns ( 64.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "11.154 ns" { clear STATE:u7|data_menuled[4]~4 menuled_out[4] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "11.154 ns" { clear {} clear~combout {} STATE:u7|data_menuled[4]~4 {} menuled_out[4] {} } { 0.000ns 0.000ns 4.462ns 2.727ns } { 0.000ns 1.132ns 0.511ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "STATE:u7\|four_cipher_lenth\[4\]\[0\] systemadmin clk 5.056 ns register " "Info: th for register \"STATE:u7\|four_cipher_lenth\[4\]\[0\]\" (data pin = \"systemadmin\", clock pin = \"clk\") is 5.056 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.947 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X12_Y2_N4 373 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y2_N4; Fanout = 373; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.834 ns) + CELL(0.918 ns) 8.947 ns STATE:u7\|four_cipher_lenth\[4\]\[0\] 3 REG LC_X9_Y7_N7 3 " "Info: 3: + IC(3.834 ns) + CELL(0.918 ns) = 8.947 ns; Loc. = LC_X9_Y7_N7; Fanout = 3; REG Node = 'STATE:u7\|four_cipher_lenth\[4\]\[0\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.752 ns" { CLKD:u6|clk_1k STATE:u7|four_cipher_lenth[4][0] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.72 % ) " "Info: Total cell delay = 3.375 ns ( 37.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.572 ns ( 62.28 % ) " "Info: Total interconnect delay = 5.572 ns ( 62.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.947 ns" { clk CLKD:u6|clk_1k STATE:u7|four_cipher_lenth[4][0] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.947 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|four_cipher_lenth[4][0] {} } { 0.000ns 0.000ns 1.738ns 3.834ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.112 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.112 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns systemadmin 1 PIN PIN_125 31 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_125; Fanout = 31; PIN Node = 'systemadmin'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { systemadmin } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.389 ns) + CELL(0.591 ns) 4.112 ns STATE:u7\|four_cipher_lenth\[4\]\[0\] 2 REG LC_X9_Y7_N7 3 " "Info: 2: + IC(2.389 ns) + CELL(0.591 ns) = 4.112 ns; Loc. = LC_X9_Y7_N7; Fanout = 3; REG Node = 'STATE:u7\|four_cipher_lenth\[4\]\[0\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.980 ns" { systemadmin STATE:u7|four_cipher_lenth[4][0] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 41.90 % ) " "Info: Total cell delay = 1.723 ns ( 41.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.389 ns ( 58.10 % ) " "Info: Total interconnect delay = 2.389 ns ( 58.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.112 ns" { systemadmin STATE:u7|four_cipher_lenth[4][0] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "4.112 ns" { systemadmin {} systemadmin~combout {} STATE:u7|four_cipher_lenth[4][0] {} } { 0.000ns 0.000ns 2.389ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.947 ns" { clk CLKD:u6|clk_1k STATE:u7|four_cipher_lenth[4][0] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.947 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|four_cipher_lenth[4][0] {} } { 0.000ns 0.000ns 1.738ns 3.834ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.112 ns" { systemadmin STATE:u7|four_cipher_lenth[4][0] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "4.112 ns" { systemadmin {} systemadmin~combout {} STATE:u7|four_cipher_lenth[4][0] {} } { 0.000ns 0.000ns 2.389ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 48 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "218 " "Info: Peak virtual memory: 218 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 18 16:53:51 2019 " "Info: Processing ended: Fri Oct 18 16:53:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
