// Seed: 1882051522
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input tri id_4,
    input supply1 id_5,
    input wire id_6,
    output tri1 id_7
);
  assign module_1.id_3 = 0;
  assign id_7 = id_5;
  wire id_9 = id_1 >= 1 - 1;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input wire id_2,
    output tri id_3,
    input tri id_4,
    input wor id_5,
    input tri id_6,
    output tri0 id_7,
    input uwire id_8,
    input wand id_9
    , id_16,
    output wand id_10,
    input uwire id_11,
    input wire id_12,
    input supply0 id_13,
    output wire id_14
);
  id_17(
      .id_0(id_16), .id_1(id_6), .id_2(id_6), .id_3(id_1)
  );
  module_0 modCall_1 (
      id_6,
      id_11,
      id_13,
      id_5,
      id_4,
      id_5,
      id_8,
      id_1
  );
  assign id_10 = ~id_9;
  assign id_10 = id_0;
endmodule
