# vlsistuff
ideas and eda software for vlsi design 



genver:   macro preprossor on verilog files, to aid in writing long verilog structures.
synlib:   turning liberty format files into what You need: simulation and more.
vcd_python:  reading vcd files and making sense out of them.
python-verilog:  simulation with pythn driving and monitoring the simulation. replacement of SV-UVM ugly sisters.


pybin:  just copy of python scripts from all previous. 


