# CXL-Enabled-Disaggregated-Memory-Simulator
A reproducible simulation framework for Compute Express Link (CXL) performance exploration. Built on gem5 and integrated with cycle-accurate DRAM simulators (Ramulator / DRAMsim3) to model CXL.io and CXL.mem transactions.
