[
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"/home/hfarzaneh/chipyard/chipyard/sims/verilator/generated-src/chipyard.TestHarness.GemminiRocketConfig"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"TestHarness.SimUART_inTestHarness",
    "resourceId":"/testchipip/csrc/uart.h"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"TestHarness.SimUART_inTestHarness",
    "resourceId":"/testchipip/csrc/uart.cc"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"TestHarness.SimUART_inTestHarness",
    "resourceId":"/testchipip/csrc/SimUART.cc"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"TestHarness.SimUART_inTestHarness",
    "resourceId":"/testchipip/vsrc/SimUART.v"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"TestHarness.SimDRAM_inTestHarness",
    "resourceId":"/testchipip/csrc/mm_dramsim2.h"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"TestHarness.SimDRAM_inTestHarness",
    "resourceId":"/testchipip/csrc/mm_dramsim2.cc"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"TestHarness.SimDRAM_inTestHarness",
    "resourceId":"/testchipip/csrc/mm.h"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"TestHarness.SimDRAM_inTestHarness",
    "resourceId":"/testchipip/csrc/mm.cc"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"TestHarness.SimDRAM_inTestHarness",
    "resourceId":"/testchipip/csrc/SimDRAM.cc"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"TestHarness.SimDRAM_inTestHarness",
    "resourceId":"/testchipip/vsrc/SimDRAM.v"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"TestHarness.SimSerial",
    "resourceId":"/testchipip/csrc/SimSerial.cc"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"TestHarness.SimSerial",
    "resourceId":"/testchipip/vsrc/SimSerial.v"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"gemmini.StoreController$State",
    "definition":{
      "waiting_for_command":0,
      "waiting_for_dma_req_ready":1,
      "sending_rows":2,
      "pooling":3
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"gemmini.LoopUnroller$State",
    "definition":{
      "idle":0,
      "preload":1,
      "compute":2
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"freechips.rocketchip.util.TraceItype",
    "definition":{
      "ITBrNTaken":4,
      "ITBrTaken":5,
      "ITReserved7":7,
      "ITExcReturn":3,
      "ITInterrupt":2,
      "ITException":1,
      "ITCoSwap":12,
      "ITUnCall":8,
      "ITReserved6":6,
      "ITNothing":0,
      "ITReturn":13,
      "ITInTail":11,
      "ITInCall":9,
      "ITInJump":15,
      "ITUnJump":14,
      "ITUnTail":10
    }
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"TestHarness"
  },
  {
    "class":"barstools.tapeout.transforms.KeepNameAnnotation",
    "target":"~TestHarness|ChipTop"
  },
  {
    "class":"barstools.tapeout.transforms.KeepNameAnnotation",
    "target":"~TestHarness|TestHarness"
  },
  {
    "class":"barstools.tapeout.transforms.KeepNameAnnotation",
    "target":"~TestHarness|SimDTM"
  },
  {
    "class":"barstools.tapeout.transforms.KeepNameAnnotation",
    "target":"~TestHarness|SimSerial"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceFileNameAnno",
    "resourceFileName":"/home/hfarzaneh/chipyard/chipyard/sims/verilator/generated-src/chipyard.TestHarness.GemminiRocketConfig/firrtl_black_box_resource_files.harness.f"
  },
  {
    "class":"firrtl.passes.memlib.ReplSeqMemAnnotation",
    "inputFileName":"",
    "outputConfig":"/home/hfarzaneh/chipyard/chipyard/sims/verilator/generated-src/chipyard.TestHarness.GemminiRocketConfig/chipyard.TestHarness.GemminiRocketConfig.harness.mems.conf"
  },
  {
    "class":"firrtl.passes.memlib.InferReadWriteAnnotation$"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"/home/hfarzaneh/chipyard/chipyard/sims/verilator/generated-src/chipyard.TestHarness.GemminiRocketConfig"
  }
]