#-----------------------------------------------------------
# Vivado v2017.2.1 (64-bit)
# SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
# IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
# Start of session at: Mon Oct 30 11:26:09 2017
# Process ID: 14920
# Current directory: C:/Users/Tayo/Documents/Digital Design/Adder_block
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14112 C:\Users\Tayo\Documents\Digital Design\Adder_block\Adder_block.xpr
# Log file: C:/Users/Tayo/Documents/Digital Design/Adder_block/vivado.log
# Journal file: C:/Users/Tayo/Documents/Digital Design/Adder_block\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 777.605 ; gain = 99.715
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:module_ref:half_adder:1.0 - half_adder_0
Adding cell -- xilinx.com:module_ref:half_adder:1.0 - half_adder_1
Adding cell -- xilinx.com:module_ref:half_adder:1.0 - half_adder_2
Adding cell -- xilinx.com:module_ref:half_adder:1.0 - half_adder_3
Successfully read diagram <design_1> from BD file <C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 840.281 ; gain = 48.684
reset_run impl_1
launch_runs impl_1
[Mon Oct 30 11:39:56 2017] Launched impl_1...
Run output will be captured here: C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Tayo/Documents/Digital Design/Adder_block/.Xil/Vivado-14920-Tayo-PC/dcp5/design_1_wrapper.xdc]
Finished Parsing XDC File [C:/Users/Tayo/Documents/Digital Design/Adder_block/.Xil/Vivado-14920-Tayo-PC/dcp5/design_1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1057.805 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1057.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1162.691 ; gain = 291.523
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/ip/design_1_half_adder_0_0/design_1_half_adder_0_0.dcp' for cell 'design_1_i/half_adder_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/ip/design_1_half_adder_1_0/design_1_half_adder_1_0.dcp' for cell 'design_1_i/half_adder_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/ip/design_1_half_adder_2_0/design_1_half_adder_2_0.dcp' for cell 'design_1_i/half_adder_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/ip/design_1_half_adder_3_0/design_1_half_adder_3_0.dcp' for cell 'design_1_i/half_adder_3'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/constrs_1/new/two_bit_adder.xdc]
Finished Parsing XDC File [C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/constrs_1/new/two_bit_adder.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1475.820 ; gain = 165.793
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/design_1.bd}}]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: design_1_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1844.422 ; gain = 54.090
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_half_adder_0_0' [C:/Users/Tayo/Documents/Digital Design/Adder_block/.Xil/Vivado-14920-Tayo-PC/realtime/design_1_half_adder_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_half_adder_0_0' (1#1) [C:/Users/Tayo/Documents/Digital Design/Adder_block/.Xil/Vivado-14920-Tayo-PC/realtime/design_1_half_adder_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_half_adder_1_0' [C:/Users/Tayo/Documents/Digital Design/Adder_block/.Xil/Vivado-14920-Tayo-PC/realtime/design_1_half_adder_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_half_adder_1_0' (2#1) [C:/Users/Tayo/Documents/Digital Design/Adder_block/.Xil/Vivado-14920-Tayo-PC/realtime/design_1_half_adder_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_half_adder_2_0' [C:/Users/Tayo/Documents/Digital Design/Adder_block/.Xil/Vivado-14920-Tayo-PC/realtime/design_1_half_adder_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_half_adder_2_0' (3#1) [C:/Users/Tayo/Documents/Digital Design/Adder_block/.Xil/Vivado-14920-Tayo-PC/realtime/design_1_half_adder_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'half_adder_2' of module 'design_1_half_adder_2_0' requires 4 connections, but only 3 given [C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/hdl/design_1.v:58]
INFO: [Synth 8-638] synthesizing module 'design_1_half_adder_3_0' [C:/Users/Tayo/Documents/Digital Design/Adder_block/.Xil/Vivado-14920-Tayo-PC/realtime/design_1_half_adder_3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_half_adder_3_0' (4#1) [C:/Users/Tayo/Documents/Digital Design/Adder_block/.Xil/Vivado-14920-Tayo-PC/realtime/design_1_half_adder_3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1' (5#1) [C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (6#1) [C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1871.473 ; gain = 81.141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1871.473 ; gain = 81.141
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/ip/design_1_half_adder_0_0/design_1_half_adder_0_0.dcp' for cell 'design_1_i/half_adder_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/ip/design_1_half_adder_1_0/design_1_half_adder_1_0.dcp' for cell 'design_1_i/half_adder_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/ip/design_1_half_adder_2_0/design_1_half_adder_2_0.dcp' for cell 'design_1_i/half_adder_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/ip/design_1_half_adder_3_0/design_1_half_adder_3_0.dcp' for cell 'design_1_i/half_adder_3'
INFO: [Project 1-479] Netlist was created with Vivado 2017.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/constrs_1/new/two_bit_adder.xdc]
Finished Parsing XDC File [C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/constrs_1/new/two_bit_adder.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1962.313 ; gain = 171.980
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1962.313 ; gain = 171.980
close_design
close_design
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/design_1.bd}}]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: design_1_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1962.313 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_half_adder_0_0' [C:/Users/Tayo/Documents/Digital Design/Adder_block/.Xil/Vivado-14920-Tayo-PC/realtime/design_1_half_adder_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_half_adder_0_0' (1#1) [C:/Users/Tayo/Documents/Digital Design/Adder_block/.Xil/Vivado-14920-Tayo-PC/realtime/design_1_half_adder_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_half_adder_1_0' [C:/Users/Tayo/Documents/Digital Design/Adder_block/.Xil/Vivado-14920-Tayo-PC/realtime/design_1_half_adder_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_half_adder_1_0' (2#1) [C:/Users/Tayo/Documents/Digital Design/Adder_block/.Xil/Vivado-14920-Tayo-PC/realtime/design_1_half_adder_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_half_adder_2_0' [C:/Users/Tayo/Documents/Digital Design/Adder_block/.Xil/Vivado-14920-Tayo-PC/realtime/design_1_half_adder_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_half_adder_2_0' (3#1) [C:/Users/Tayo/Documents/Digital Design/Adder_block/.Xil/Vivado-14920-Tayo-PC/realtime/design_1_half_adder_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'half_adder_2' of module 'design_1_half_adder_2_0' requires 4 connections, but only 3 given [C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/hdl/design_1.v:58]
INFO: [Synth 8-638] synthesizing module 'design_1_half_adder_3_0' [C:/Users/Tayo/Documents/Digital Design/Adder_block/.Xil/Vivado-14920-Tayo-PC/realtime/design_1_half_adder_3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_half_adder_3_0' (4#1) [C:/Users/Tayo/Documents/Digital Design/Adder_block/.Xil/Vivado-14920-Tayo-PC/realtime/design_1_half_adder_3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1' (5#1) [C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (6#1) [C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1962.313 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1962.313 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/ip/design_1_half_adder_0_0/design_1_half_adder_0_0.dcp' for cell 'design_1_i/half_adder_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/ip/design_1_half_adder_1_0/design_1_half_adder_1_0.dcp' for cell 'design_1_i/half_adder_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/ip/design_1_half_adder_2_0/design_1_half_adder_2_0.dcp' for cell 'design_1_i/half_adder_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/ip/design_1_half_adder_3_0/design_1_half_adder_3_0.dcp' for cell 'design_1_i/half_adder_3'
INFO: [Project 1-479] Netlist was created with Vivado 2017.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/constrs_1/new/two_bit_adder.xdc]
Finished Parsing XDC File [C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/constrs_1/new/two_bit_adder.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1962.313 ; gain = 0.000
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1962.313 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'adder_block_simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.sim/sim_1/behav'
"xvlog -m64 --relax -prj adder_block_simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj adder_block_simulation_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/new/half adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.ip_user_files/bd/design_1/ip/design_1_half_adder_0_0/sim/design_1_half_adder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_half_adder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.ip_user_files/bd/design_1/ip/design_1_half_adder_1_0/sim/design_1_half_adder_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_half_adder_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.ip_user_files/bd/design_1/ip/design_1_half_adder_2_0/sim/design_1_half_adder_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_half_adder_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.ip_user_files/bd/design_1/ip/design_1_half_adder_3_0/sim/design_1_half_adder_3_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_half_adder_3_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sim_1/new/adder_block_simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_block_simulation
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1962.313 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 0766ae85d25a4d4c985529d0d65c5da2 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot adder_block_simulation_behav xil_defaultlib.adder_block_simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.half_adder [half_adder_default]
Compiling architecture design_1_half_adder_0_0_arch of entity xil_defaultlib.design_1_half_adder_0_0 [design_1_half_adder_0_0_default]
Compiling architecture design_1_half_adder_1_0_arch of entity xil_defaultlib.design_1_half_adder_1_0 [design_1_half_adder_1_0_default]
Compiling architecture design_1_half_adder_2_0_arch of entity xil_defaultlib.design_1_half_adder_2_0 [design_1_half_adder_2_0_default]
Compiling architecture design_1_half_adder_3_0_arch of entity xil_defaultlib.design_1_half_adder_3_0 [design_1_half_adder_3_0_default]
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling architecture behavioral of entity xil_defaultlib.adder_block_simulation
Built simulation snapshot adder_block_simulation_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Tayo/Documents/Digital -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/Tayo/Documents/Digital" line 1)
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 30 13:19:35 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1962.313 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "adder_block_simulation_behav -key {Behavioral:sim_1:Functional:adder_block_simulation} -tclbatch {adder_block_simulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source adder_block_simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'adder_block_simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1962.313 ; gain = 0.000
