

================================================================
== Vitis HLS Report for 'linear_ap_fixed_33_4_5_3_0_ap_fixed_16_3_4_0_0_linear_config20_s'
================================================================
* Date:           Thu May 16 18:08:16 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.717 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       76|       76|  0.304 us|  0.304 us|   76|   76|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LinearLoop  |       74|       74|         3|          1|          1|    73|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_63, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_62, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_61, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_60, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_59, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_58, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_57, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_56, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_55, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_54, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_53, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_52, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_51, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_50, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_49, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_48, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_47, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_46, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_45, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_44, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_43, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_42, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_41, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_40, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_39, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_38, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_37, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_36, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_35, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_34, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_33, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_32, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_31, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_30, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_29, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_28, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_27, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_26, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_25, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_24, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_23, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_22, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_21, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_20, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_19, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_18, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_17, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_16, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_15, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_14, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_13, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_12, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_11, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_10, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_9, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_8, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_7, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_6, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_5, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_4, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_3, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_2, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_1, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer20_out_0, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_63, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_62, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_61, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_60, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_59, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_58, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_57, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_56, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_55, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_54, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_53, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_52, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_51, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_50, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_49, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_48, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_47, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_46, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_45, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_44, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_43, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_42, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_41, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_40, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_39, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_38, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_37, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_36, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_35, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_34, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_33, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_32, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_31, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_30, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_29, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_28, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_27, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_26, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_25, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_24, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_23, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_22, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_21, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_20, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_19, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_18, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_17, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_16, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_15, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_14, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_13, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_12, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_11, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_10, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_9, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_8, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_7, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_6, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_5, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_4, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_3, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_2, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_1, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer19_out_0, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.38ns)   --->   "%store_ln16 = store i7 0, i7 %i" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:16]   --->   Operation 135 'store' 'store_ln16' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.body13" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:16]   --->   Operation 136 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%i_3 = load i7 %i" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:16]   --->   Operation 137 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.59ns)   --->   "%icmp_ln16 = icmp_eq  i7 %i_3, i7 73" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:16]   --->   Operation 138 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 73, i64 73, i64 73"   --->   Operation 139 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.70ns)   --->   "%i_4 = add i7 %i_3, i7 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:16]   --->   Operation 140 'add' 'i_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.body13.split_ifconv, void %for.end23" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:16]   --->   Operation 141 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.38ns)   --->   "%store_ln16 = store i7 %i_4, i7 %i" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:16]   --->   Operation 142 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.71>
ST_2 : Operation 143 [1/1] (1.26ns)   --->   "%p_Val2_s = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_0" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 143 'read' 'p_Val2_s' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 144 [1/1] (1.26ns)   --->   "%p_Val2_386 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 144 'read' 'p_Val2_386' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 145 [1/1] (1.26ns)   --->   "%p_Val2_389 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_2" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 145 'read' 'p_Val2_389' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 146 [1/1] (1.26ns)   --->   "%p_Val2_392 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 146 'read' 'p_Val2_392' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 147 [1/1] (1.26ns)   --->   "%p_Val2_395 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 147 'read' 'p_Val2_395' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 148 [1/1] (1.26ns)   --->   "%p_Val2_398 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 148 'read' 'p_Val2_398' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 149 [1/1] (1.26ns)   --->   "%p_Val2_401 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 149 'read' 'p_Val2_401' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 150 [1/1] (1.26ns)   --->   "%p_Val2_404 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 150 'read' 'p_Val2_404' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 151 [1/1] (1.26ns)   --->   "%p_Val2_407 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_8" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 151 'read' 'p_Val2_407' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 152 [1/1] (1.26ns)   --->   "%p_Val2_410 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_9" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 152 'read' 'p_Val2_410' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 153 [1/1] (1.26ns)   --->   "%p_Val2_413 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_10" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 153 'read' 'p_Val2_413' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 154 [1/1] (1.26ns)   --->   "%p_Val2_416 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_11" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 154 'read' 'p_Val2_416' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 155 [1/1] (1.26ns)   --->   "%p_Val2_419 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_12" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 155 'read' 'p_Val2_419' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 156 [1/1] (1.26ns)   --->   "%p_Val2_422 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_13" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 156 'read' 'p_Val2_422' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 157 [1/1] (1.26ns)   --->   "%p_Val2_425 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_14" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 157 'read' 'p_Val2_425' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 158 [1/1] (1.26ns)   --->   "%p_Val2_428 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_15" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 158 'read' 'p_Val2_428' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 159 [1/1] (1.26ns)   --->   "%p_Val2_431 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 159 'read' 'p_Val2_431' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 160 [1/1] (1.26ns)   --->   "%p_Val2_434 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_17" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 160 'read' 'p_Val2_434' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 161 [1/1] (1.26ns)   --->   "%p_Val2_437 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_18" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 161 'read' 'p_Val2_437' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 162 [1/1] (1.26ns)   --->   "%p_Val2_440 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_19" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 162 'read' 'p_Val2_440' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 163 [1/1] (1.26ns)   --->   "%p_Val2_443 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_20" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 163 'read' 'p_Val2_443' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 164 [1/1] (1.26ns)   --->   "%p_Val2_446 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_21" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 164 'read' 'p_Val2_446' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 165 [1/1] (1.26ns)   --->   "%p_Val2_449 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_22" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 165 'read' 'p_Val2_449' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 166 [1/1] (1.26ns)   --->   "%p_Val2_452 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_23" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 166 'read' 'p_Val2_452' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 167 [1/1] (1.26ns)   --->   "%p_Val2_455 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_24" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 167 'read' 'p_Val2_455' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 168 [1/1] (1.26ns)   --->   "%p_Val2_458 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_25" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 168 'read' 'p_Val2_458' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 169 [1/1] (1.26ns)   --->   "%p_Val2_461 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_26" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 169 'read' 'p_Val2_461' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 170 [1/1] (1.26ns)   --->   "%p_Val2_464 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_27" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 170 'read' 'p_Val2_464' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 171 [1/1] (1.26ns)   --->   "%p_Val2_467 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_28" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 171 'read' 'p_Val2_467' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 172 [1/1] (1.26ns)   --->   "%p_Val2_470 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_29" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 172 'read' 'p_Val2_470' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 173 [1/1] (1.26ns)   --->   "%p_Val2_473 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_30" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 173 'read' 'p_Val2_473' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 174 [1/1] (1.26ns)   --->   "%p_Val2_476 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_31" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 174 'read' 'p_Val2_476' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 175 [1/1] (1.26ns)   --->   "%p_Val2_479 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_32" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 175 'read' 'p_Val2_479' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 176 [1/1] (1.26ns)   --->   "%p_Val2_482 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_33" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 176 'read' 'p_Val2_482' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 177 [1/1] (1.26ns)   --->   "%p_Val2_485 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_34" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 177 'read' 'p_Val2_485' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 178 [1/1] (1.26ns)   --->   "%p_Val2_488 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_35" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 178 'read' 'p_Val2_488' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 179 [1/1] (1.26ns)   --->   "%p_Val2_491 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_36" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 179 'read' 'p_Val2_491' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 180 [1/1] (1.26ns)   --->   "%p_Val2_494 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_37" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 180 'read' 'p_Val2_494' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 181 [1/1] (1.26ns)   --->   "%p_Val2_497 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_38" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 181 'read' 'p_Val2_497' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 182 [1/1] (1.26ns)   --->   "%p_Val2_500 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_39" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 182 'read' 'p_Val2_500' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 183 [1/1] (1.26ns)   --->   "%p_Val2_503 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_40" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 183 'read' 'p_Val2_503' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 184 [1/1] (1.26ns)   --->   "%p_Val2_506 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_41" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 184 'read' 'p_Val2_506' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 185 [1/1] (1.26ns)   --->   "%p_Val2_509 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_42" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 185 'read' 'p_Val2_509' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 186 [1/1] (1.26ns)   --->   "%p_Val2_512 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_43" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 186 'read' 'p_Val2_512' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 187 [1/1] (1.26ns)   --->   "%p_Val2_515 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_44" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 187 'read' 'p_Val2_515' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 188 [1/1] (1.26ns)   --->   "%p_Val2_518 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_45" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 188 'read' 'p_Val2_518' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 189 [1/1] (1.26ns)   --->   "%p_Val2_521 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_46" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 189 'read' 'p_Val2_521' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 190 [1/1] (1.26ns)   --->   "%p_Val2_524 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_47" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 190 'read' 'p_Val2_524' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 191 [1/1] (1.26ns)   --->   "%p_Val2_527 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_48" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 191 'read' 'p_Val2_527' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 192 [1/1] (1.26ns)   --->   "%p_Val2_530 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_49" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 192 'read' 'p_Val2_530' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 193 [1/1] (1.26ns)   --->   "%p_Val2_533 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_50" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 193 'read' 'p_Val2_533' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 194 [1/1] (1.26ns)   --->   "%p_Val2_536 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_51" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 194 'read' 'p_Val2_536' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 195 [1/1] (1.26ns)   --->   "%p_Val2_539 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_52" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 195 'read' 'p_Val2_539' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 196 [1/1] (1.26ns)   --->   "%p_Val2_542 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_53" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 196 'read' 'p_Val2_542' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 197 [1/1] (1.26ns)   --->   "%p_Val2_545 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_54" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 197 'read' 'p_Val2_545' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 198 [1/1] (1.26ns)   --->   "%p_Val2_548 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_55" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 198 'read' 'p_Val2_548' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 199 [1/1] (1.26ns)   --->   "%p_Val2_551 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_56" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 199 'read' 'p_Val2_551' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 200 [1/1] (1.26ns)   --->   "%p_Val2_554 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_57" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 200 'read' 'p_Val2_554' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 201 [1/1] (1.26ns)   --->   "%p_Val2_557 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_58" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 201 'read' 'p_Val2_557' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 202 [1/1] (1.26ns)   --->   "%p_Val2_560 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_59" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 202 'read' 'p_Val2_560' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 203 [1/1] (1.26ns)   --->   "%p_Val2_563 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_60" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 203 'read' 'p_Val2_563' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 204 [1/1] (1.26ns)   --->   "%p_Val2_566 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_61" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 204 'read' 'p_Val2_566' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 205 [1/1] (1.26ns)   --->   "%p_Val2_569 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_62" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 205 'read' 'p_Val2_569' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 206 [1/1] (1.26ns)   --->   "%p_Val2_572 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer19_out_63" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 206 'read' 'p_Val2_572' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 73> <FIFO>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%p_Result_1465 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_s, i32 32"   --->   Operation 207 'bitselect' 'p_Result_1465' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_830)   --->   "%out_data_V_829 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_s, i32 16, i32 31"   --->   Operation 208 'partselect' 'out_data_V_829' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_830)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_s, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 209 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_830)   --->   "%p_Result_1466 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_s, i32 15"   --->   Operation 210 'bitselect' 'p_Result_1466' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln828 = trunc i33 %p_Val2_s"   --->   Operation 211 'trunc' 'trunc_ln828' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.66ns)   --->   "%r = icmp_ne  i15 %trunc_ln828, i15 0"   --->   Operation 212 'icmp' 'r' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%p_Result_1467 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_s, i32 31"   --->   Operation 213 'bitselect' 'p_Result_1467' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_830)   --->   "%or_ln374 = or i1 %p_Result_s, i1 %r"   --->   Operation 214 'or' 'or_ln374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_830)   --->   "%and_ln374 = and i1 %or_ln374, i1 %p_Result_1466"   --->   Operation 215 'and' 'and_ln374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_830)   --->   "%zext_ln377 = zext i1 %and_ln374"   --->   Operation 216 'zext' 'zext_ln377' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_830 = add i16 %out_data_V_829, i16 %zext_ln377"   --->   Operation 217 'add' 'out_data_V_830' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%p_Result_1468 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_830, i32 15"   --->   Operation 218 'bitselect' 'p_Result_1468' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%p_Result_1469 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_386, i32 32"   --->   Operation 219 'bitselect' 'p_Result_1469' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_832)   --->   "%out_data_V_831 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_386, i32 16, i32 31"   --->   Operation 220 'partselect' 'out_data_V_831' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_832)   --->   "%p_Result_1153 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_386, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 221 'bitselect' 'p_Result_1153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_832)   --->   "%p_Result_1470 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_386, i32 15"   --->   Operation 222 'bitselect' 'p_Result_1470' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln828_128 = trunc i33 %p_Val2_386"   --->   Operation 223 'trunc' 'trunc_ln828_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.66ns)   --->   "%r_128 = icmp_ne  i15 %trunc_ln828_128, i15 0"   --->   Operation 224 'icmp' 'r_128' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%p_Result_1471 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_386, i32 31"   --->   Operation 225 'bitselect' 'p_Result_1471' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_832)   --->   "%or_ln374_128 = or i1 %p_Result_1153, i1 %r_128"   --->   Operation 226 'or' 'or_ln374_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_832)   --->   "%and_ln374_128 = and i1 %or_ln374_128, i1 %p_Result_1470"   --->   Operation 227 'and' 'and_ln374_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_832)   --->   "%zext_ln377_128 = zext i1 %and_ln374_128"   --->   Operation 228 'zext' 'zext_ln377_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_832 = add i16 %out_data_V_831, i16 %zext_ln377_128"   --->   Operation 229 'add' 'out_data_V_832' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%p_Result_1472 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_832, i32 15"   --->   Operation 230 'bitselect' 'p_Result_1472' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%p_Result_1473 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_389, i32 32"   --->   Operation 231 'bitselect' 'p_Result_1473' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_834)   --->   "%out_data_V_833 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_389, i32 16, i32 31"   --->   Operation 232 'partselect' 'out_data_V_833' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_834)   --->   "%p_Result_1158 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_389, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 233 'bitselect' 'p_Result_1158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_834)   --->   "%p_Result_1474 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_389, i32 15"   --->   Operation 234 'bitselect' 'p_Result_1474' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln828_129 = trunc i33 %p_Val2_389"   --->   Operation 235 'trunc' 'trunc_ln828_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.66ns)   --->   "%r_129 = icmp_ne  i15 %trunc_ln828_129, i15 0"   --->   Operation 236 'icmp' 'r_129' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%p_Result_1475 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_389, i32 31"   --->   Operation 237 'bitselect' 'p_Result_1475' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_834)   --->   "%or_ln374_129 = or i1 %p_Result_1158, i1 %r_129"   --->   Operation 238 'or' 'or_ln374_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_834)   --->   "%and_ln374_129 = and i1 %or_ln374_129, i1 %p_Result_1474"   --->   Operation 239 'and' 'and_ln374_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_834)   --->   "%zext_ln377_129 = zext i1 %and_ln374_129"   --->   Operation 240 'zext' 'zext_ln377_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_834 = add i16 %out_data_V_833, i16 %zext_ln377_129"   --->   Operation 241 'add' 'out_data_V_834' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%p_Result_1476 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_834, i32 15"   --->   Operation 242 'bitselect' 'p_Result_1476' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%p_Result_1477 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_392, i32 32"   --->   Operation 243 'bitselect' 'p_Result_1477' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_836)   --->   "%out_data_V_835 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_392, i32 16, i32 31"   --->   Operation 244 'partselect' 'out_data_V_835' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_836)   --->   "%p_Result_1163 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_392, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 245 'bitselect' 'p_Result_1163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_836)   --->   "%p_Result_1478 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_392, i32 15"   --->   Operation 246 'bitselect' 'p_Result_1478' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln828_130 = trunc i33 %p_Val2_392"   --->   Operation 247 'trunc' 'trunc_ln828_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.66ns)   --->   "%r_130 = icmp_ne  i15 %trunc_ln828_130, i15 0"   --->   Operation 248 'icmp' 'r_130' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%p_Result_1479 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_392, i32 31"   --->   Operation 249 'bitselect' 'p_Result_1479' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_836)   --->   "%or_ln374_130 = or i1 %p_Result_1163, i1 %r_130"   --->   Operation 250 'or' 'or_ln374_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_836)   --->   "%and_ln374_130 = and i1 %or_ln374_130, i1 %p_Result_1478"   --->   Operation 251 'and' 'and_ln374_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_836)   --->   "%zext_ln377_130 = zext i1 %and_ln374_130"   --->   Operation 252 'zext' 'zext_ln377_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_836 = add i16 %out_data_V_835, i16 %zext_ln377_130"   --->   Operation 253 'add' 'out_data_V_836' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%p_Result_1480 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_836, i32 15"   --->   Operation 254 'bitselect' 'p_Result_1480' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%p_Result_1481 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_395, i32 32"   --->   Operation 255 'bitselect' 'p_Result_1481' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_838)   --->   "%out_data_V_837 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_395, i32 16, i32 31"   --->   Operation 256 'partselect' 'out_data_V_837' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_838)   --->   "%p_Result_1168 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_395, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 257 'bitselect' 'p_Result_1168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_838)   --->   "%p_Result_1482 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_395, i32 15"   --->   Operation 258 'bitselect' 'p_Result_1482' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln828_131 = trunc i33 %p_Val2_395"   --->   Operation 259 'trunc' 'trunc_ln828_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.66ns)   --->   "%r_131 = icmp_ne  i15 %trunc_ln828_131, i15 0"   --->   Operation 260 'icmp' 'r_131' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%p_Result_1483 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_395, i32 31"   --->   Operation 261 'bitselect' 'p_Result_1483' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_838)   --->   "%or_ln374_131 = or i1 %p_Result_1168, i1 %r_131"   --->   Operation 262 'or' 'or_ln374_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_838)   --->   "%and_ln374_131 = and i1 %or_ln374_131, i1 %p_Result_1482"   --->   Operation 263 'and' 'and_ln374_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_838)   --->   "%zext_ln377_131 = zext i1 %and_ln374_131"   --->   Operation 264 'zext' 'zext_ln377_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_838 = add i16 %out_data_V_837, i16 %zext_ln377_131"   --->   Operation 265 'add' 'out_data_V_838' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%p_Result_1484 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_838, i32 15"   --->   Operation 266 'bitselect' 'p_Result_1484' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%p_Result_1485 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_398, i32 32"   --->   Operation 267 'bitselect' 'p_Result_1485' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_840)   --->   "%out_data_V_839 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_398, i32 16, i32 31"   --->   Operation 268 'partselect' 'out_data_V_839' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_840)   --->   "%p_Result_1173 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_398, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 269 'bitselect' 'p_Result_1173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_840)   --->   "%p_Result_1486 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_398, i32 15"   --->   Operation 270 'bitselect' 'p_Result_1486' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln828_132 = trunc i33 %p_Val2_398"   --->   Operation 271 'trunc' 'trunc_ln828_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.66ns)   --->   "%r_132 = icmp_ne  i15 %trunc_ln828_132, i15 0"   --->   Operation 272 'icmp' 'r_132' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%p_Result_1487 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_398, i32 31"   --->   Operation 273 'bitselect' 'p_Result_1487' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_840)   --->   "%or_ln374_132 = or i1 %p_Result_1173, i1 %r_132"   --->   Operation 274 'or' 'or_ln374_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_840)   --->   "%and_ln374_132 = and i1 %or_ln374_132, i1 %p_Result_1486"   --->   Operation 275 'and' 'and_ln374_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_840)   --->   "%zext_ln377_132 = zext i1 %and_ln374_132"   --->   Operation 276 'zext' 'zext_ln377_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_840 = add i16 %out_data_V_839, i16 %zext_ln377_132"   --->   Operation 277 'add' 'out_data_V_840' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%p_Result_1488 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_840, i32 15"   --->   Operation 278 'bitselect' 'p_Result_1488' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%p_Result_1489 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_401, i32 32"   --->   Operation 279 'bitselect' 'p_Result_1489' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_842)   --->   "%out_data_V_841 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_401, i32 16, i32 31"   --->   Operation 280 'partselect' 'out_data_V_841' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_842)   --->   "%p_Result_1178 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_401, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 281 'bitselect' 'p_Result_1178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_842)   --->   "%p_Result_1490 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_401, i32 15"   --->   Operation 282 'bitselect' 'p_Result_1490' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln828_133 = trunc i33 %p_Val2_401"   --->   Operation 283 'trunc' 'trunc_ln828_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.66ns)   --->   "%r_133 = icmp_ne  i15 %trunc_ln828_133, i15 0"   --->   Operation 284 'icmp' 'r_133' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%p_Result_1491 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_401, i32 31"   --->   Operation 285 'bitselect' 'p_Result_1491' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_842)   --->   "%or_ln374_133 = or i1 %p_Result_1178, i1 %r_133"   --->   Operation 286 'or' 'or_ln374_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_842)   --->   "%and_ln374_133 = and i1 %or_ln374_133, i1 %p_Result_1490"   --->   Operation 287 'and' 'and_ln374_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_842)   --->   "%zext_ln377_133 = zext i1 %and_ln374_133"   --->   Operation 288 'zext' 'zext_ln377_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_842 = add i16 %out_data_V_841, i16 %zext_ln377_133"   --->   Operation 289 'add' 'out_data_V_842' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%p_Result_1492 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_842, i32 15"   --->   Operation 290 'bitselect' 'p_Result_1492' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%p_Result_1493 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_404, i32 32"   --->   Operation 291 'bitselect' 'p_Result_1493' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_844)   --->   "%out_data_V_843 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_404, i32 16, i32 31"   --->   Operation 292 'partselect' 'out_data_V_843' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_844)   --->   "%p_Result_1183 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_404, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 293 'bitselect' 'p_Result_1183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_844)   --->   "%p_Result_1494 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_404, i32 15"   --->   Operation 294 'bitselect' 'p_Result_1494' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln828_134 = trunc i33 %p_Val2_404"   --->   Operation 295 'trunc' 'trunc_ln828_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.66ns)   --->   "%r_134 = icmp_ne  i15 %trunc_ln828_134, i15 0"   --->   Operation 296 'icmp' 'r_134' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%p_Result_1495 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_404, i32 31"   --->   Operation 297 'bitselect' 'p_Result_1495' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_844)   --->   "%or_ln374_134 = or i1 %p_Result_1183, i1 %r_134"   --->   Operation 298 'or' 'or_ln374_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_844)   --->   "%and_ln374_134 = and i1 %or_ln374_134, i1 %p_Result_1494"   --->   Operation 299 'and' 'and_ln374_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_844)   --->   "%zext_ln377_134 = zext i1 %and_ln374_134"   --->   Operation 300 'zext' 'zext_ln377_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_844 = add i16 %out_data_V_843, i16 %zext_ln377_134"   --->   Operation 301 'add' 'out_data_V_844' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%p_Result_1496 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_844, i32 15"   --->   Operation 302 'bitselect' 'p_Result_1496' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%p_Result_1497 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_407, i32 32"   --->   Operation 303 'bitselect' 'p_Result_1497' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_846)   --->   "%out_data_V_845 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_407, i32 16, i32 31"   --->   Operation 304 'partselect' 'out_data_V_845' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_846)   --->   "%p_Result_1188 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_407, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 305 'bitselect' 'p_Result_1188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_846)   --->   "%p_Result_1498 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_407, i32 15"   --->   Operation 306 'bitselect' 'p_Result_1498' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%trunc_ln828_135 = trunc i33 %p_Val2_407"   --->   Operation 307 'trunc' 'trunc_ln828_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.66ns)   --->   "%r_135 = icmp_ne  i15 %trunc_ln828_135, i15 0"   --->   Operation 308 'icmp' 'r_135' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%p_Result_1499 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_407, i32 31"   --->   Operation 309 'bitselect' 'p_Result_1499' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_846)   --->   "%or_ln374_135 = or i1 %p_Result_1188, i1 %r_135"   --->   Operation 310 'or' 'or_ln374_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_846)   --->   "%and_ln374_135 = and i1 %or_ln374_135, i1 %p_Result_1498"   --->   Operation 311 'and' 'and_ln374_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_846)   --->   "%zext_ln377_135 = zext i1 %and_ln374_135"   --->   Operation 312 'zext' 'zext_ln377_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_846 = add i16 %out_data_V_845, i16 %zext_ln377_135"   --->   Operation 313 'add' 'out_data_V_846' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%p_Result_1500 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_846, i32 15"   --->   Operation 314 'bitselect' 'p_Result_1500' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%p_Result_1501 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_410, i32 32"   --->   Operation 315 'bitselect' 'p_Result_1501' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_848)   --->   "%out_data_V_847 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_410, i32 16, i32 31"   --->   Operation 316 'partselect' 'out_data_V_847' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_848)   --->   "%p_Result_1193 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_410, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 317 'bitselect' 'p_Result_1193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_848)   --->   "%p_Result_1502 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_410, i32 15"   --->   Operation 318 'bitselect' 'p_Result_1502' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln828_136 = trunc i33 %p_Val2_410"   --->   Operation 319 'trunc' 'trunc_ln828_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.66ns)   --->   "%r_136 = icmp_ne  i15 %trunc_ln828_136, i15 0"   --->   Operation 320 'icmp' 'r_136' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%p_Result_1503 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_410, i32 31"   --->   Operation 321 'bitselect' 'p_Result_1503' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_848)   --->   "%or_ln374_136 = or i1 %p_Result_1193, i1 %r_136"   --->   Operation 322 'or' 'or_ln374_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_848)   --->   "%and_ln374_136 = and i1 %or_ln374_136, i1 %p_Result_1502"   --->   Operation 323 'and' 'and_ln374_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_848)   --->   "%zext_ln377_136 = zext i1 %and_ln374_136"   --->   Operation 324 'zext' 'zext_ln377_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_848 = add i16 %out_data_V_847, i16 %zext_ln377_136"   --->   Operation 325 'add' 'out_data_V_848' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%p_Result_1504 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_848, i32 15"   --->   Operation 326 'bitselect' 'p_Result_1504' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%p_Result_1505 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_413, i32 32"   --->   Operation 327 'bitselect' 'p_Result_1505' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_850)   --->   "%out_data_V_849 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_413, i32 16, i32 31"   --->   Operation 328 'partselect' 'out_data_V_849' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_850)   --->   "%p_Result_1198 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_413, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 329 'bitselect' 'p_Result_1198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_850)   --->   "%p_Result_1506 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_413, i32 15"   --->   Operation 330 'bitselect' 'p_Result_1506' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln828_137 = trunc i33 %p_Val2_413"   --->   Operation 331 'trunc' 'trunc_ln828_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.66ns)   --->   "%r_137 = icmp_ne  i15 %trunc_ln828_137, i15 0"   --->   Operation 332 'icmp' 'r_137' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%p_Result_1507 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_413, i32 31"   --->   Operation 333 'bitselect' 'p_Result_1507' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_850)   --->   "%or_ln374_137 = or i1 %p_Result_1198, i1 %r_137"   --->   Operation 334 'or' 'or_ln374_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_850)   --->   "%and_ln374_137 = and i1 %or_ln374_137, i1 %p_Result_1506"   --->   Operation 335 'and' 'and_ln374_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_850)   --->   "%zext_ln377_137 = zext i1 %and_ln374_137"   --->   Operation 336 'zext' 'zext_ln377_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_850 = add i16 %out_data_V_849, i16 %zext_ln377_137"   --->   Operation 337 'add' 'out_data_V_850' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%p_Result_1508 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_850, i32 15"   --->   Operation 338 'bitselect' 'p_Result_1508' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%p_Result_1509 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_416, i32 32"   --->   Operation 339 'bitselect' 'p_Result_1509' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_852)   --->   "%out_data_V_851 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_416, i32 16, i32 31"   --->   Operation 340 'partselect' 'out_data_V_851' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_852)   --->   "%p_Result_1203 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_416, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 341 'bitselect' 'p_Result_1203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_852)   --->   "%p_Result_1510 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_416, i32 15"   --->   Operation 342 'bitselect' 'p_Result_1510' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln828_138 = trunc i33 %p_Val2_416"   --->   Operation 343 'trunc' 'trunc_ln828_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.66ns)   --->   "%r_138 = icmp_ne  i15 %trunc_ln828_138, i15 0"   --->   Operation 344 'icmp' 'r_138' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%p_Result_1511 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_416, i32 31"   --->   Operation 345 'bitselect' 'p_Result_1511' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_852)   --->   "%or_ln374_138 = or i1 %p_Result_1203, i1 %r_138"   --->   Operation 346 'or' 'or_ln374_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_852)   --->   "%and_ln374_138 = and i1 %or_ln374_138, i1 %p_Result_1510"   --->   Operation 347 'and' 'and_ln374_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_852)   --->   "%zext_ln377_138 = zext i1 %and_ln374_138"   --->   Operation 348 'zext' 'zext_ln377_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_852 = add i16 %out_data_V_851, i16 %zext_ln377_138"   --->   Operation 349 'add' 'out_data_V_852' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%p_Result_1512 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_852, i32 15"   --->   Operation 350 'bitselect' 'p_Result_1512' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%p_Result_1513 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_419, i32 32"   --->   Operation 351 'bitselect' 'p_Result_1513' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_854)   --->   "%out_data_V_853 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_419, i32 16, i32 31"   --->   Operation 352 'partselect' 'out_data_V_853' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_854)   --->   "%p_Result_1208 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_419, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 353 'bitselect' 'p_Result_1208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_854)   --->   "%p_Result_1514 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_419, i32 15"   --->   Operation 354 'bitselect' 'p_Result_1514' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln828_139 = trunc i33 %p_Val2_419"   --->   Operation 355 'trunc' 'trunc_ln828_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.66ns)   --->   "%r_139 = icmp_ne  i15 %trunc_ln828_139, i15 0"   --->   Operation 356 'icmp' 'r_139' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%p_Result_1515 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_419, i32 31"   --->   Operation 357 'bitselect' 'p_Result_1515' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_854)   --->   "%or_ln374_139 = or i1 %p_Result_1208, i1 %r_139"   --->   Operation 358 'or' 'or_ln374_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_854)   --->   "%and_ln374_139 = and i1 %or_ln374_139, i1 %p_Result_1514"   --->   Operation 359 'and' 'and_ln374_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_854)   --->   "%zext_ln377_139 = zext i1 %and_ln374_139"   --->   Operation 360 'zext' 'zext_ln377_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_854 = add i16 %out_data_V_853, i16 %zext_ln377_139"   --->   Operation 361 'add' 'out_data_V_854' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%p_Result_1516 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_854, i32 15"   --->   Operation 362 'bitselect' 'p_Result_1516' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%p_Result_1517 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_422, i32 32"   --->   Operation 363 'bitselect' 'p_Result_1517' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_856)   --->   "%out_data_V_855 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_422, i32 16, i32 31"   --->   Operation 364 'partselect' 'out_data_V_855' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_856)   --->   "%p_Result_1213 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_422, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 365 'bitselect' 'p_Result_1213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_856)   --->   "%p_Result_1518 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_422, i32 15"   --->   Operation 366 'bitselect' 'p_Result_1518' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%trunc_ln828_140 = trunc i33 %p_Val2_422"   --->   Operation 367 'trunc' 'trunc_ln828_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.66ns)   --->   "%r_140 = icmp_ne  i15 %trunc_ln828_140, i15 0"   --->   Operation 368 'icmp' 'r_140' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%p_Result_1519 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_422, i32 31"   --->   Operation 369 'bitselect' 'p_Result_1519' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_856)   --->   "%or_ln374_140 = or i1 %p_Result_1213, i1 %r_140"   --->   Operation 370 'or' 'or_ln374_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_856)   --->   "%and_ln374_140 = and i1 %or_ln374_140, i1 %p_Result_1518"   --->   Operation 371 'and' 'and_ln374_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_856)   --->   "%zext_ln377_140 = zext i1 %and_ln374_140"   --->   Operation 372 'zext' 'zext_ln377_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_856 = add i16 %out_data_V_855, i16 %zext_ln377_140"   --->   Operation 373 'add' 'out_data_V_856' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%p_Result_1520 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_856, i32 15"   --->   Operation 374 'bitselect' 'p_Result_1520' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%p_Result_1521 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_425, i32 32"   --->   Operation 375 'bitselect' 'p_Result_1521' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_858)   --->   "%out_data_V_857 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_425, i32 16, i32 31"   --->   Operation 376 'partselect' 'out_data_V_857' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_858)   --->   "%p_Result_1218 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_425, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 377 'bitselect' 'p_Result_1218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_858)   --->   "%p_Result_1522 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_425, i32 15"   --->   Operation 378 'bitselect' 'p_Result_1522' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln828_141 = trunc i33 %p_Val2_425"   --->   Operation 379 'trunc' 'trunc_ln828_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.66ns)   --->   "%r_141 = icmp_ne  i15 %trunc_ln828_141, i15 0"   --->   Operation 380 'icmp' 'r_141' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%p_Result_1523 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_425, i32 31"   --->   Operation 381 'bitselect' 'p_Result_1523' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_858)   --->   "%or_ln374_141 = or i1 %p_Result_1218, i1 %r_141"   --->   Operation 382 'or' 'or_ln374_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_858)   --->   "%and_ln374_141 = and i1 %or_ln374_141, i1 %p_Result_1522"   --->   Operation 383 'and' 'and_ln374_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_858)   --->   "%zext_ln377_141 = zext i1 %and_ln374_141"   --->   Operation 384 'zext' 'zext_ln377_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_858 = add i16 %out_data_V_857, i16 %zext_ln377_141"   --->   Operation 385 'add' 'out_data_V_858' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%p_Result_1524 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_858, i32 15"   --->   Operation 386 'bitselect' 'p_Result_1524' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%p_Result_1525 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_428, i32 32"   --->   Operation 387 'bitselect' 'p_Result_1525' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_860)   --->   "%out_data_V_859 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_428, i32 16, i32 31"   --->   Operation 388 'partselect' 'out_data_V_859' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_860)   --->   "%p_Result_1223 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_428, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 389 'bitselect' 'p_Result_1223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_860)   --->   "%p_Result_1526 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_428, i32 15"   --->   Operation 390 'bitselect' 'p_Result_1526' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%trunc_ln828_142 = trunc i33 %p_Val2_428"   --->   Operation 391 'trunc' 'trunc_ln828_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.66ns)   --->   "%r_142 = icmp_ne  i15 %trunc_ln828_142, i15 0"   --->   Operation 392 'icmp' 'r_142' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%p_Result_1527 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_428, i32 31"   --->   Operation 393 'bitselect' 'p_Result_1527' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_860)   --->   "%or_ln374_142 = or i1 %p_Result_1223, i1 %r_142"   --->   Operation 394 'or' 'or_ln374_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_860)   --->   "%and_ln374_142 = and i1 %or_ln374_142, i1 %p_Result_1526"   --->   Operation 395 'and' 'and_ln374_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_860)   --->   "%zext_ln377_142 = zext i1 %and_ln374_142"   --->   Operation 396 'zext' 'zext_ln377_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_860 = add i16 %out_data_V_859, i16 %zext_ln377_142"   --->   Operation 397 'add' 'out_data_V_860' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%p_Result_1528 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_860, i32 15"   --->   Operation 398 'bitselect' 'p_Result_1528' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%p_Result_1529 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_431, i32 32"   --->   Operation 399 'bitselect' 'p_Result_1529' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_862)   --->   "%out_data_V_861 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_431, i32 16, i32 31"   --->   Operation 400 'partselect' 'out_data_V_861' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_862)   --->   "%p_Result_1228 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_431, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 401 'bitselect' 'p_Result_1228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_862)   --->   "%p_Result_1530 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_431, i32 15"   --->   Operation 402 'bitselect' 'p_Result_1530' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln828_143 = trunc i33 %p_Val2_431"   --->   Operation 403 'trunc' 'trunc_ln828_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.66ns)   --->   "%r_143 = icmp_ne  i15 %trunc_ln828_143, i15 0"   --->   Operation 404 'icmp' 'r_143' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%p_Result_1531 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_431, i32 31"   --->   Operation 405 'bitselect' 'p_Result_1531' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_862)   --->   "%or_ln374_143 = or i1 %p_Result_1228, i1 %r_143"   --->   Operation 406 'or' 'or_ln374_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_862)   --->   "%and_ln374_143 = and i1 %or_ln374_143, i1 %p_Result_1530"   --->   Operation 407 'and' 'and_ln374_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_862)   --->   "%zext_ln377_143 = zext i1 %and_ln374_143"   --->   Operation 408 'zext' 'zext_ln377_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_862 = add i16 %out_data_V_861, i16 %zext_ln377_143"   --->   Operation 409 'add' 'out_data_V_862' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%p_Result_1532 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_862, i32 15"   --->   Operation 410 'bitselect' 'p_Result_1532' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%p_Result_1533 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_434, i32 32"   --->   Operation 411 'bitselect' 'p_Result_1533' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_864)   --->   "%out_data_V_863 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_434, i32 16, i32 31"   --->   Operation 412 'partselect' 'out_data_V_863' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_864)   --->   "%p_Result_1233 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_434, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 413 'bitselect' 'p_Result_1233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_864)   --->   "%p_Result_1534 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_434, i32 15"   --->   Operation 414 'bitselect' 'p_Result_1534' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%trunc_ln828_144 = trunc i33 %p_Val2_434"   --->   Operation 415 'trunc' 'trunc_ln828_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.66ns)   --->   "%r_144 = icmp_ne  i15 %trunc_ln828_144, i15 0"   --->   Operation 416 'icmp' 'r_144' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%p_Result_1535 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_434, i32 31"   --->   Operation 417 'bitselect' 'p_Result_1535' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_864)   --->   "%or_ln374_144 = or i1 %p_Result_1233, i1 %r_144"   --->   Operation 418 'or' 'or_ln374_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_864)   --->   "%and_ln374_144 = and i1 %or_ln374_144, i1 %p_Result_1534"   --->   Operation 419 'and' 'and_ln374_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_864)   --->   "%zext_ln377_144 = zext i1 %and_ln374_144"   --->   Operation 420 'zext' 'zext_ln377_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 421 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_864 = add i16 %out_data_V_863, i16 %zext_ln377_144"   --->   Operation 421 'add' 'out_data_V_864' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "%p_Result_1536 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_864, i32 15"   --->   Operation 422 'bitselect' 'p_Result_1536' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "%p_Result_1537 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_437, i32 32"   --->   Operation 423 'bitselect' 'p_Result_1537' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_866)   --->   "%out_data_V_865 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_437, i32 16, i32 31"   --->   Operation 424 'partselect' 'out_data_V_865' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_866)   --->   "%p_Result_1238 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_437, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 425 'bitselect' 'p_Result_1238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_866)   --->   "%p_Result_1538 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_437, i32 15"   --->   Operation 426 'bitselect' 'p_Result_1538' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%trunc_ln828_145 = trunc i33 %p_Val2_437"   --->   Operation 427 'trunc' 'trunc_ln828_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (0.66ns)   --->   "%r_145 = icmp_ne  i15 %trunc_ln828_145, i15 0"   --->   Operation 428 'icmp' 'r_145' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 429 [1/1] (0.00ns)   --->   "%p_Result_1539 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_437, i32 31"   --->   Operation 429 'bitselect' 'p_Result_1539' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_866)   --->   "%or_ln374_145 = or i1 %p_Result_1238, i1 %r_145"   --->   Operation 430 'or' 'or_ln374_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_866)   --->   "%and_ln374_145 = and i1 %or_ln374_145, i1 %p_Result_1538"   --->   Operation 431 'and' 'and_ln374_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_866)   --->   "%zext_ln377_145 = zext i1 %and_ln374_145"   --->   Operation 432 'zext' 'zext_ln377_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 433 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_866 = add i16 %out_data_V_865, i16 %zext_ln377_145"   --->   Operation 433 'add' 'out_data_V_866' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 434 [1/1] (0.00ns)   --->   "%p_Result_1540 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_866, i32 15"   --->   Operation 434 'bitselect' 'p_Result_1540' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 435 [1/1] (0.00ns)   --->   "%p_Result_1541 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_440, i32 32"   --->   Operation 435 'bitselect' 'p_Result_1541' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_868)   --->   "%out_data_V_867 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_440, i32 16, i32 31"   --->   Operation 436 'partselect' 'out_data_V_867' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_868)   --->   "%p_Result_1243 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_440, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 437 'bitselect' 'p_Result_1243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_868)   --->   "%p_Result_1542 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_440, i32 15"   --->   Operation 438 'bitselect' 'p_Result_1542' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln828_146 = trunc i33 %p_Val2_440"   --->   Operation 439 'trunc' 'trunc_ln828_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (0.66ns)   --->   "%r_146 = icmp_ne  i15 %trunc_ln828_146, i15 0"   --->   Operation 440 'icmp' 'r_146' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%p_Result_1543 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_440, i32 31"   --->   Operation 441 'bitselect' 'p_Result_1543' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_868)   --->   "%or_ln374_146 = or i1 %p_Result_1243, i1 %r_146"   --->   Operation 442 'or' 'or_ln374_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_868)   --->   "%and_ln374_146 = and i1 %or_ln374_146, i1 %p_Result_1542"   --->   Operation 443 'and' 'and_ln374_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_868)   --->   "%zext_ln377_146 = zext i1 %and_ln374_146"   --->   Operation 444 'zext' 'zext_ln377_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_868 = add i16 %out_data_V_867, i16 %zext_ln377_146"   --->   Operation 445 'add' 'out_data_V_868' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%p_Result_1544 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_868, i32 15"   --->   Operation 446 'bitselect' 'p_Result_1544' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%p_Result_1545 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_443, i32 32"   --->   Operation 447 'bitselect' 'p_Result_1545' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_870)   --->   "%out_data_V_869 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_443, i32 16, i32 31"   --->   Operation 448 'partselect' 'out_data_V_869' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_870)   --->   "%p_Result_1248 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_443, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 449 'bitselect' 'p_Result_1248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_870)   --->   "%p_Result_1546 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_443, i32 15"   --->   Operation 450 'bitselect' 'p_Result_1546' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln828_147 = trunc i33 %p_Val2_443"   --->   Operation 451 'trunc' 'trunc_ln828_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (0.66ns)   --->   "%r_147 = icmp_ne  i15 %trunc_ln828_147, i15 0"   --->   Operation 452 'icmp' 'r_147' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%p_Result_1547 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_443, i32 31"   --->   Operation 453 'bitselect' 'p_Result_1547' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_870)   --->   "%or_ln374_147 = or i1 %p_Result_1248, i1 %r_147"   --->   Operation 454 'or' 'or_ln374_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_870)   --->   "%and_ln374_147 = and i1 %or_ln374_147, i1 %p_Result_1546"   --->   Operation 455 'and' 'and_ln374_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_870)   --->   "%zext_ln377_147 = zext i1 %and_ln374_147"   --->   Operation 456 'zext' 'zext_ln377_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_870 = add i16 %out_data_V_869, i16 %zext_ln377_147"   --->   Operation 457 'add' 'out_data_V_870' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%p_Result_1548 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_870, i32 15"   --->   Operation 458 'bitselect' 'p_Result_1548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "%p_Result_1549 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_446, i32 32"   --->   Operation 459 'bitselect' 'p_Result_1549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_872)   --->   "%out_data_V_871 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_446, i32 16, i32 31"   --->   Operation 460 'partselect' 'out_data_V_871' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_872)   --->   "%p_Result_1253 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_446, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 461 'bitselect' 'p_Result_1253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_872)   --->   "%p_Result_1550 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_446, i32 15"   --->   Operation 462 'bitselect' 'p_Result_1550' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%trunc_ln828_148 = trunc i33 %p_Val2_446"   --->   Operation 463 'trunc' 'trunc_ln828_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 464 [1/1] (0.66ns)   --->   "%r_148 = icmp_ne  i15 %trunc_ln828_148, i15 0"   --->   Operation 464 'icmp' 'r_148' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 465 [1/1] (0.00ns)   --->   "%p_Result_1551 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_446, i32 31"   --->   Operation 465 'bitselect' 'p_Result_1551' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_872)   --->   "%or_ln374_148 = or i1 %p_Result_1253, i1 %r_148"   --->   Operation 466 'or' 'or_ln374_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_872)   --->   "%and_ln374_148 = and i1 %or_ln374_148, i1 %p_Result_1550"   --->   Operation 467 'and' 'and_ln374_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_872)   --->   "%zext_ln377_148 = zext i1 %and_ln374_148"   --->   Operation 468 'zext' 'zext_ln377_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_872 = add i16 %out_data_V_871, i16 %zext_ln377_148"   --->   Operation 469 'add' 'out_data_V_872' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 470 [1/1] (0.00ns)   --->   "%p_Result_1552 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_872, i32 15"   --->   Operation 470 'bitselect' 'p_Result_1552' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 471 [1/1] (0.00ns)   --->   "%p_Result_1553 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_449, i32 32"   --->   Operation 471 'bitselect' 'p_Result_1553' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_874)   --->   "%out_data_V_873 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_449, i32 16, i32 31"   --->   Operation 472 'partselect' 'out_data_V_873' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_874)   --->   "%p_Result_1258 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_449, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 473 'bitselect' 'p_Result_1258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_874)   --->   "%p_Result_1554 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_449, i32 15"   --->   Operation 474 'bitselect' 'p_Result_1554' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 475 [1/1] (0.00ns)   --->   "%trunc_ln828_149 = trunc i33 %p_Val2_449"   --->   Operation 475 'trunc' 'trunc_ln828_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (0.66ns)   --->   "%r_149 = icmp_ne  i15 %trunc_ln828_149, i15 0"   --->   Operation 476 'icmp' 'r_149' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 477 [1/1] (0.00ns)   --->   "%p_Result_1555 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_449, i32 31"   --->   Operation 477 'bitselect' 'p_Result_1555' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_874)   --->   "%or_ln374_149 = or i1 %p_Result_1258, i1 %r_149"   --->   Operation 478 'or' 'or_ln374_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_874)   --->   "%and_ln374_149 = and i1 %or_ln374_149, i1 %p_Result_1554"   --->   Operation 479 'and' 'and_ln374_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_874)   --->   "%zext_ln377_149 = zext i1 %and_ln374_149"   --->   Operation 480 'zext' 'zext_ln377_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 481 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_874 = add i16 %out_data_V_873, i16 %zext_ln377_149"   --->   Operation 481 'add' 'out_data_V_874' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%p_Result_1556 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_874, i32 15"   --->   Operation 482 'bitselect' 'p_Result_1556' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 483 [1/1] (0.00ns)   --->   "%p_Result_1557 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_452, i32 32"   --->   Operation 483 'bitselect' 'p_Result_1557' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_876)   --->   "%out_data_V_875 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_452, i32 16, i32 31"   --->   Operation 484 'partselect' 'out_data_V_875' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_876)   --->   "%p_Result_1263 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_452, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 485 'bitselect' 'p_Result_1263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_876)   --->   "%p_Result_1558 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_452, i32 15"   --->   Operation 486 'bitselect' 'p_Result_1558' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.00ns)   --->   "%trunc_ln828_150 = trunc i33 %p_Val2_452"   --->   Operation 487 'trunc' 'trunc_ln828_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 488 [1/1] (0.66ns)   --->   "%r_150 = icmp_ne  i15 %trunc_ln828_150, i15 0"   --->   Operation 488 'icmp' 'r_150' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 489 [1/1] (0.00ns)   --->   "%p_Result_1559 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_452, i32 31"   --->   Operation 489 'bitselect' 'p_Result_1559' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_876)   --->   "%or_ln374_150 = or i1 %p_Result_1263, i1 %r_150"   --->   Operation 490 'or' 'or_ln374_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_876)   --->   "%and_ln374_150 = and i1 %or_ln374_150, i1 %p_Result_1558"   --->   Operation 491 'and' 'and_ln374_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_876)   --->   "%zext_ln377_150 = zext i1 %and_ln374_150"   --->   Operation 492 'zext' 'zext_ln377_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 493 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_876 = add i16 %out_data_V_875, i16 %zext_ln377_150"   --->   Operation 493 'add' 'out_data_V_876' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 494 [1/1] (0.00ns)   --->   "%p_Result_1560 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_876, i32 15"   --->   Operation 494 'bitselect' 'p_Result_1560' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 495 [1/1] (0.00ns)   --->   "%p_Result_1561 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_455, i32 32"   --->   Operation 495 'bitselect' 'p_Result_1561' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_878)   --->   "%out_data_V_877 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_455, i32 16, i32 31"   --->   Operation 496 'partselect' 'out_data_V_877' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_878)   --->   "%p_Result_1268 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_455, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 497 'bitselect' 'p_Result_1268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_878)   --->   "%p_Result_1562 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_455, i32 15"   --->   Operation 498 'bitselect' 'p_Result_1562' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 499 [1/1] (0.00ns)   --->   "%trunc_ln828_151 = trunc i33 %p_Val2_455"   --->   Operation 499 'trunc' 'trunc_ln828_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 500 [1/1] (0.66ns)   --->   "%r_151 = icmp_ne  i15 %trunc_ln828_151, i15 0"   --->   Operation 500 'icmp' 'r_151' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 501 [1/1] (0.00ns)   --->   "%p_Result_1563 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_455, i32 31"   --->   Operation 501 'bitselect' 'p_Result_1563' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_878)   --->   "%or_ln374_151 = or i1 %p_Result_1268, i1 %r_151"   --->   Operation 502 'or' 'or_ln374_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_878)   --->   "%and_ln374_151 = and i1 %or_ln374_151, i1 %p_Result_1562"   --->   Operation 503 'and' 'and_ln374_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_878)   --->   "%zext_ln377_151 = zext i1 %and_ln374_151"   --->   Operation 504 'zext' 'zext_ln377_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 505 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_878 = add i16 %out_data_V_877, i16 %zext_ln377_151"   --->   Operation 505 'add' 'out_data_V_878' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 506 [1/1] (0.00ns)   --->   "%p_Result_1564 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_878, i32 15"   --->   Operation 506 'bitselect' 'p_Result_1564' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (0.00ns)   --->   "%p_Result_1565 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_458, i32 32"   --->   Operation 507 'bitselect' 'p_Result_1565' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_880)   --->   "%out_data_V_879 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_458, i32 16, i32 31"   --->   Operation 508 'partselect' 'out_data_V_879' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_880)   --->   "%p_Result_1273 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_458, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 509 'bitselect' 'p_Result_1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_880)   --->   "%p_Result_1566 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_458, i32 15"   --->   Operation 510 'bitselect' 'p_Result_1566' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 511 [1/1] (0.00ns)   --->   "%trunc_ln828_152 = trunc i33 %p_Val2_458"   --->   Operation 511 'trunc' 'trunc_ln828_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 512 [1/1] (0.66ns)   --->   "%r_152 = icmp_ne  i15 %trunc_ln828_152, i15 0"   --->   Operation 512 'icmp' 'r_152' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 513 [1/1] (0.00ns)   --->   "%p_Result_1567 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_458, i32 31"   --->   Operation 513 'bitselect' 'p_Result_1567' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_880)   --->   "%or_ln374_152 = or i1 %p_Result_1273, i1 %r_152"   --->   Operation 514 'or' 'or_ln374_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_880)   --->   "%and_ln374_152 = and i1 %or_ln374_152, i1 %p_Result_1566"   --->   Operation 515 'and' 'and_ln374_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_880)   --->   "%zext_ln377_152 = zext i1 %and_ln374_152"   --->   Operation 516 'zext' 'zext_ln377_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 517 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_880 = add i16 %out_data_V_879, i16 %zext_ln377_152"   --->   Operation 517 'add' 'out_data_V_880' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 518 [1/1] (0.00ns)   --->   "%p_Result_1568 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_880, i32 15"   --->   Operation 518 'bitselect' 'p_Result_1568' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 519 [1/1] (0.00ns)   --->   "%p_Result_1569 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_461, i32 32"   --->   Operation 519 'bitselect' 'p_Result_1569' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_882)   --->   "%out_data_V_881 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_461, i32 16, i32 31"   --->   Operation 520 'partselect' 'out_data_V_881' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_882)   --->   "%p_Result_1278 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_461, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 521 'bitselect' 'p_Result_1278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_882)   --->   "%p_Result_1570 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_461, i32 15"   --->   Operation 522 'bitselect' 'p_Result_1570' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 523 [1/1] (0.00ns)   --->   "%trunc_ln828_153 = trunc i33 %p_Val2_461"   --->   Operation 523 'trunc' 'trunc_ln828_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 524 [1/1] (0.66ns)   --->   "%r_153 = icmp_ne  i15 %trunc_ln828_153, i15 0"   --->   Operation 524 'icmp' 'r_153' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%p_Result_1571 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_461, i32 31"   --->   Operation 525 'bitselect' 'p_Result_1571' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_882)   --->   "%or_ln374_153 = or i1 %p_Result_1278, i1 %r_153"   --->   Operation 526 'or' 'or_ln374_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_882)   --->   "%and_ln374_153 = and i1 %or_ln374_153, i1 %p_Result_1570"   --->   Operation 527 'and' 'and_ln374_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_882)   --->   "%zext_ln377_153 = zext i1 %and_ln374_153"   --->   Operation 528 'zext' 'zext_ln377_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 529 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_882 = add i16 %out_data_V_881, i16 %zext_ln377_153"   --->   Operation 529 'add' 'out_data_V_882' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 530 [1/1] (0.00ns)   --->   "%p_Result_1572 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_882, i32 15"   --->   Operation 530 'bitselect' 'p_Result_1572' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 531 [1/1] (0.00ns)   --->   "%p_Result_1573 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_464, i32 32"   --->   Operation 531 'bitselect' 'p_Result_1573' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_884)   --->   "%out_data_V_883 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_464, i32 16, i32 31"   --->   Operation 532 'partselect' 'out_data_V_883' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_884)   --->   "%p_Result_1283 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_464, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 533 'bitselect' 'p_Result_1283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_884)   --->   "%p_Result_1574 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_464, i32 15"   --->   Operation 534 'bitselect' 'p_Result_1574' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln828_154 = trunc i33 %p_Val2_464"   --->   Operation 535 'trunc' 'trunc_ln828_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 536 [1/1] (0.66ns)   --->   "%r_154 = icmp_ne  i15 %trunc_ln828_154, i15 0"   --->   Operation 536 'icmp' 'r_154' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 537 [1/1] (0.00ns)   --->   "%p_Result_1575 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_464, i32 31"   --->   Operation 537 'bitselect' 'p_Result_1575' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_884)   --->   "%or_ln374_154 = or i1 %p_Result_1283, i1 %r_154"   --->   Operation 538 'or' 'or_ln374_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_884)   --->   "%and_ln374_154 = and i1 %or_ln374_154, i1 %p_Result_1574"   --->   Operation 539 'and' 'and_ln374_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_884)   --->   "%zext_ln377_154 = zext i1 %and_ln374_154"   --->   Operation 540 'zext' 'zext_ln377_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 541 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_884 = add i16 %out_data_V_883, i16 %zext_ln377_154"   --->   Operation 541 'add' 'out_data_V_884' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 542 [1/1] (0.00ns)   --->   "%p_Result_1576 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_884, i32 15"   --->   Operation 542 'bitselect' 'p_Result_1576' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 543 [1/1] (0.00ns)   --->   "%p_Result_1577 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_467, i32 32"   --->   Operation 543 'bitselect' 'p_Result_1577' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_886)   --->   "%out_data_V_885 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_467, i32 16, i32 31"   --->   Operation 544 'partselect' 'out_data_V_885' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_886)   --->   "%p_Result_1288 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_467, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 545 'bitselect' 'p_Result_1288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_886)   --->   "%p_Result_1578 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_467, i32 15"   --->   Operation 546 'bitselect' 'p_Result_1578' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln828_155 = trunc i33 %p_Val2_467"   --->   Operation 547 'trunc' 'trunc_ln828_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 548 [1/1] (0.66ns)   --->   "%r_155 = icmp_ne  i15 %trunc_ln828_155, i15 0"   --->   Operation 548 'icmp' 'r_155' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.00ns)   --->   "%p_Result_1579 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_467, i32 31"   --->   Operation 549 'bitselect' 'p_Result_1579' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_886)   --->   "%or_ln374_155 = or i1 %p_Result_1288, i1 %r_155"   --->   Operation 550 'or' 'or_ln374_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_886)   --->   "%and_ln374_155 = and i1 %or_ln374_155, i1 %p_Result_1578"   --->   Operation 551 'and' 'and_ln374_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_886)   --->   "%zext_ln377_155 = zext i1 %and_ln374_155"   --->   Operation 552 'zext' 'zext_ln377_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 553 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_886 = add i16 %out_data_V_885, i16 %zext_ln377_155"   --->   Operation 553 'add' 'out_data_V_886' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 554 [1/1] (0.00ns)   --->   "%p_Result_1580 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_886, i32 15"   --->   Operation 554 'bitselect' 'p_Result_1580' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (0.00ns)   --->   "%p_Result_1581 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_470, i32 32"   --->   Operation 555 'bitselect' 'p_Result_1581' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_888)   --->   "%out_data_V_887 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_470, i32 16, i32 31"   --->   Operation 556 'partselect' 'out_data_V_887' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_888)   --->   "%p_Result_1293 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_470, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 557 'bitselect' 'p_Result_1293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_888)   --->   "%p_Result_1582 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_470, i32 15"   --->   Operation 558 'bitselect' 'p_Result_1582' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%trunc_ln828_156 = trunc i33 %p_Val2_470"   --->   Operation 559 'trunc' 'trunc_ln828_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (0.66ns)   --->   "%r_156 = icmp_ne  i15 %trunc_ln828_156, i15 0"   --->   Operation 560 'icmp' 'r_156' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.00ns)   --->   "%p_Result_1583 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_470, i32 31"   --->   Operation 561 'bitselect' 'p_Result_1583' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_888)   --->   "%or_ln374_156 = or i1 %p_Result_1293, i1 %r_156"   --->   Operation 562 'or' 'or_ln374_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_888)   --->   "%and_ln374_156 = and i1 %or_ln374_156, i1 %p_Result_1582"   --->   Operation 563 'and' 'and_ln374_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_888)   --->   "%zext_ln377_156 = zext i1 %and_ln374_156"   --->   Operation 564 'zext' 'zext_ln377_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 565 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_888 = add i16 %out_data_V_887, i16 %zext_ln377_156"   --->   Operation 565 'add' 'out_data_V_888' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (0.00ns)   --->   "%p_Result_1584 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_888, i32 15"   --->   Operation 566 'bitselect' 'p_Result_1584' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 567 [1/1] (0.00ns)   --->   "%p_Result_1585 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_473, i32 32"   --->   Operation 567 'bitselect' 'p_Result_1585' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_890)   --->   "%out_data_V_889 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_473, i32 16, i32 31"   --->   Operation 568 'partselect' 'out_data_V_889' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_890)   --->   "%p_Result_1298 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_473, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 569 'bitselect' 'p_Result_1298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_890)   --->   "%p_Result_1586 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_473, i32 15"   --->   Operation 570 'bitselect' 'p_Result_1586' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 571 [1/1] (0.00ns)   --->   "%trunc_ln828_157 = trunc i33 %p_Val2_473"   --->   Operation 571 'trunc' 'trunc_ln828_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 572 [1/1] (0.66ns)   --->   "%r_157 = icmp_ne  i15 %trunc_ln828_157, i15 0"   --->   Operation 572 'icmp' 'r_157' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 573 [1/1] (0.00ns)   --->   "%p_Result_1587 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_473, i32 31"   --->   Operation 573 'bitselect' 'p_Result_1587' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_890)   --->   "%or_ln374_157 = or i1 %p_Result_1298, i1 %r_157"   --->   Operation 574 'or' 'or_ln374_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_890)   --->   "%and_ln374_157 = and i1 %or_ln374_157, i1 %p_Result_1586"   --->   Operation 575 'and' 'and_ln374_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_890)   --->   "%zext_ln377_157 = zext i1 %and_ln374_157"   --->   Operation 576 'zext' 'zext_ln377_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 577 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_890 = add i16 %out_data_V_889, i16 %zext_ln377_157"   --->   Operation 577 'add' 'out_data_V_890' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (0.00ns)   --->   "%p_Result_1588 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_890, i32 15"   --->   Operation 578 'bitselect' 'p_Result_1588' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%p_Result_1589 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_476, i32 32"   --->   Operation 579 'bitselect' 'p_Result_1589' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_892)   --->   "%out_data_V_891 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_476, i32 16, i32 31"   --->   Operation 580 'partselect' 'out_data_V_891' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_892)   --->   "%p_Result_1303 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_476, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 581 'bitselect' 'p_Result_1303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_892)   --->   "%p_Result_1590 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_476, i32 15"   --->   Operation 582 'bitselect' 'p_Result_1590' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%trunc_ln828_158 = trunc i33 %p_Val2_476"   --->   Operation 583 'trunc' 'trunc_ln828_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.66ns)   --->   "%r_158 = icmp_ne  i15 %trunc_ln828_158, i15 0"   --->   Operation 584 'icmp' 'r_158' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 585 [1/1] (0.00ns)   --->   "%p_Result_1591 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_476, i32 31"   --->   Operation 585 'bitselect' 'p_Result_1591' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_892)   --->   "%or_ln374_158 = or i1 %p_Result_1303, i1 %r_158"   --->   Operation 586 'or' 'or_ln374_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_892)   --->   "%and_ln374_158 = and i1 %or_ln374_158, i1 %p_Result_1590"   --->   Operation 587 'and' 'and_ln374_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_892)   --->   "%zext_ln377_158 = zext i1 %and_ln374_158"   --->   Operation 588 'zext' 'zext_ln377_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 589 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_892 = add i16 %out_data_V_891, i16 %zext_ln377_158"   --->   Operation 589 'add' 'out_data_V_892' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 590 [1/1] (0.00ns)   --->   "%p_Result_1592 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_892, i32 15"   --->   Operation 590 'bitselect' 'p_Result_1592' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 591 [1/1] (0.00ns)   --->   "%p_Result_1593 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_479, i32 32"   --->   Operation 591 'bitselect' 'p_Result_1593' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_894)   --->   "%out_data_V_893 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_479, i32 16, i32 31"   --->   Operation 592 'partselect' 'out_data_V_893' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_894)   --->   "%p_Result_1308 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_479, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 593 'bitselect' 'p_Result_1308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_894)   --->   "%p_Result_1594 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_479, i32 15"   --->   Operation 594 'bitselect' 'p_Result_1594' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 595 [1/1] (0.00ns)   --->   "%trunc_ln828_159 = trunc i33 %p_Val2_479"   --->   Operation 595 'trunc' 'trunc_ln828_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 596 [1/1] (0.66ns)   --->   "%r_159 = icmp_ne  i15 %trunc_ln828_159, i15 0"   --->   Operation 596 'icmp' 'r_159' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 597 [1/1] (0.00ns)   --->   "%p_Result_1595 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_479, i32 31"   --->   Operation 597 'bitselect' 'p_Result_1595' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_894)   --->   "%or_ln374_159 = or i1 %p_Result_1308, i1 %r_159"   --->   Operation 598 'or' 'or_ln374_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_894)   --->   "%and_ln374_159 = and i1 %or_ln374_159, i1 %p_Result_1594"   --->   Operation 599 'and' 'and_ln374_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_894)   --->   "%zext_ln377_159 = zext i1 %and_ln374_159"   --->   Operation 600 'zext' 'zext_ln377_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 601 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_894 = add i16 %out_data_V_893, i16 %zext_ln377_159"   --->   Operation 601 'add' 'out_data_V_894' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 602 [1/1] (0.00ns)   --->   "%p_Result_1596 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_894, i32 15"   --->   Operation 602 'bitselect' 'p_Result_1596' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 603 [1/1] (0.00ns)   --->   "%p_Result_1597 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_482, i32 32"   --->   Operation 603 'bitselect' 'p_Result_1597' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_896)   --->   "%out_data_V_895 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_482, i32 16, i32 31"   --->   Operation 604 'partselect' 'out_data_V_895' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_896)   --->   "%p_Result_1313 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_482, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 605 'bitselect' 'p_Result_1313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_896)   --->   "%p_Result_1598 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_482, i32 15"   --->   Operation 606 'bitselect' 'p_Result_1598' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 607 [1/1] (0.00ns)   --->   "%trunc_ln828_160 = trunc i33 %p_Val2_482"   --->   Operation 607 'trunc' 'trunc_ln828_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 608 [1/1] (0.66ns)   --->   "%r_160 = icmp_ne  i15 %trunc_ln828_160, i15 0"   --->   Operation 608 'icmp' 'r_160' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 609 [1/1] (0.00ns)   --->   "%p_Result_1599 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_482, i32 31"   --->   Operation 609 'bitselect' 'p_Result_1599' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_896)   --->   "%or_ln374_160 = or i1 %p_Result_1313, i1 %r_160"   --->   Operation 610 'or' 'or_ln374_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_896)   --->   "%and_ln374_160 = and i1 %or_ln374_160, i1 %p_Result_1598"   --->   Operation 611 'and' 'and_ln374_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_896)   --->   "%zext_ln377_160 = zext i1 %and_ln374_160"   --->   Operation 612 'zext' 'zext_ln377_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 613 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_896 = add i16 %out_data_V_895, i16 %zext_ln377_160"   --->   Operation 613 'add' 'out_data_V_896' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 614 [1/1] (0.00ns)   --->   "%p_Result_1600 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_896, i32 15"   --->   Operation 614 'bitselect' 'p_Result_1600' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 615 [1/1] (0.00ns)   --->   "%p_Result_1601 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_485, i32 32"   --->   Operation 615 'bitselect' 'p_Result_1601' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_898)   --->   "%out_data_V_897 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_485, i32 16, i32 31"   --->   Operation 616 'partselect' 'out_data_V_897' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_898)   --->   "%p_Result_1318 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_485, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 617 'bitselect' 'p_Result_1318' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_898)   --->   "%p_Result_1602 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_485, i32 15"   --->   Operation 618 'bitselect' 'p_Result_1602' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 619 [1/1] (0.00ns)   --->   "%trunc_ln828_161 = trunc i33 %p_Val2_485"   --->   Operation 619 'trunc' 'trunc_ln828_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 620 [1/1] (0.66ns)   --->   "%r_161 = icmp_ne  i15 %trunc_ln828_161, i15 0"   --->   Operation 620 'icmp' 'r_161' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 621 [1/1] (0.00ns)   --->   "%p_Result_1603 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_485, i32 31"   --->   Operation 621 'bitselect' 'p_Result_1603' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_898)   --->   "%or_ln374_161 = or i1 %p_Result_1318, i1 %r_161"   --->   Operation 622 'or' 'or_ln374_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_898)   --->   "%and_ln374_161 = and i1 %or_ln374_161, i1 %p_Result_1602"   --->   Operation 623 'and' 'and_ln374_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_898)   --->   "%zext_ln377_161 = zext i1 %and_ln374_161"   --->   Operation 624 'zext' 'zext_ln377_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 625 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_898 = add i16 %out_data_V_897, i16 %zext_ln377_161"   --->   Operation 625 'add' 'out_data_V_898' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 626 [1/1] (0.00ns)   --->   "%p_Result_1604 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_898, i32 15"   --->   Operation 626 'bitselect' 'p_Result_1604' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 627 [1/1] (0.00ns)   --->   "%p_Result_1605 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_488, i32 32"   --->   Operation 627 'bitselect' 'p_Result_1605' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_900)   --->   "%out_data_V_899 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_488, i32 16, i32 31"   --->   Operation 628 'partselect' 'out_data_V_899' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_900)   --->   "%p_Result_1323 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_488, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 629 'bitselect' 'p_Result_1323' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_900)   --->   "%p_Result_1606 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_488, i32 15"   --->   Operation 630 'bitselect' 'p_Result_1606' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 631 [1/1] (0.00ns)   --->   "%trunc_ln828_162 = trunc i33 %p_Val2_488"   --->   Operation 631 'trunc' 'trunc_ln828_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 632 [1/1] (0.66ns)   --->   "%r_162 = icmp_ne  i15 %trunc_ln828_162, i15 0"   --->   Operation 632 'icmp' 'r_162' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 633 [1/1] (0.00ns)   --->   "%p_Result_1607 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_488, i32 31"   --->   Operation 633 'bitselect' 'p_Result_1607' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_900)   --->   "%or_ln374_162 = or i1 %p_Result_1323, i1 %r_162"   --->   Operation 634 'or' 'or_ln374_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_900)   --->   "%and_ln374_162 = and i1 %or_ln374_162, i1 %p_Result_1606"   --->   Operation 635 'and' 'and_ln374_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_900)   --->   "%zext_ln377_162 = zext i1 %and_ln374_162"   --->   Operation 636 'zext' 'zext_ln377_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 637 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_900 = add i16 %out_data_V_899, i16 %zext_ln377_162"   --->   Operation 637 'add' 'out_data_V_900' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 638 [1/1] (0.00ns)   --->   "%p_Result_1608 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_900, i32 15"   --->   Operation 638 'bitselect' 'p_Result_1608' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 639 [1/1] (0.00ns)   --->   "%p_Result_1609 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_491, i32 32"   --->   Operation 639 'bitselect' 'p_Result_1609' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_902)   --->   "%out_data_V_901 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_491, i32 16, i32 31"   --->   Operation 640 'partselect' 'out_data_V_901' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_902)   --->   "%p_Result_1328 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_491, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 641 'bitselect' 'p_Result_1328' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_902)   --->   "%p_Result_1610 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_491, i32 15"   --->   Operation 642 'bitselect' 'p_Result_1610' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 643 [1/1] (0.00ns)   --->   "%trunc_ln828_163 = trunc i33 %p_Val2_491"   --->   Operation 643 'trunc' 'trunc_ln828_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 644 [1/1] (0.66ns)   --->   "%r_163 = icmp_ne  i15 %trunc_ln828_163, i15 0"   --->   Operation 644 'icmp' 'r_163' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 645 [1/1] (0.00ns)   --->   "%p_Result_1611 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_491, i32 31"   --->   Operation 645 'bitselect' 'p_Result_1611' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_902)   --->   "%or_ln374_163 = or i1 %p_Result_1328, i1 %r_163"   --->   Operation 646 'or' 'or_ln374_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_902)   --->   "%and_ln374_163 = and i1 %or_ln374_163, i1 %p_Result_1610"   --->   Operation 647 'and' 'and_ln374_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_902)   --->   "%zext_ln377_163 = zext i1 %and_ln374_163"   --->   Operation 648 'zext' 'zext_ln377_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 649 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_902 = add i16 %out_data_V_901, i16 %zext_ln377_163"   --->   Operation 649 'add' 'out_data_V_902' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 650 [1/1] (0.00ns)   --->   "%p_Result_1612 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_902, i32 15"   --->   Operation 650 'bitselect' 'p_Result_1612' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 651 [1/1] (0.00ns)   --->   "%p_Result_1613 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_494, i32 32"   --->   Operation 651 'bitselect' 'p_Result_1613' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_904)   --->   "%out_data_V_903 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_494, i32 16, i32 31"   --->   Operation 652 'partselect' 'out_data_V_903' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_904)   --->   "%p_Result_1333 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_494, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 653 'bitselect' 'p_Result_1333' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_904)   --->   "%p_Result_1614 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_494, i32 15"   --->   Operation 654 'bitselect' 'p_Result_1614' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 655 [1/1] (0.00ns)   --->   "%trunc_ln828_164 = trunc i33 %p_Val2_494"   --->   Operation 655 'trunc' 'trunc_ln828_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 656 [1/1] (0.66ns)   --->   "%r_164 = icmp_ne  i15 %trunc_ln828_164, i15 0"   --->   Operation 656 'icmp' 'r_164' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 657 [1/1] (0.00ns)   --->   "%p_Result_1615 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_494, i32 31"   --->   Operation 657 'bitselect' 'p_Result_1615' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_904)   --->   "%or_ln374_164 = or i1 %p_Result_1333, i1 %r_164"   --->   Operation 658 'or' 'or_ln374_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_904)   --->   "%and_ln374_164 = and i1 %or_ln374_164, i1 %p_Result_1614"   --->   Operation 659 'and' 'and_ln374_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_904)   --->   "%zext_ln377_164 = zext i1 %and_ln374_164"   --->   Operation 660 'zext' 'zext_ln377_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 661 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_904 = add i16 %out_data_V_903, i16 %zext_ln377_164"   --->   Operation 661 'add' 'out_data_V_904' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 662 [1/1] (0.00ns)   --->   "%p_Result_1616 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_904, i32 15"   --->   Operation 662 'bitselect' 'p_Result_1616' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 663 [1/1] (0.00ns)   --->   "%p_Result_1617 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_497, i32 32"   --->   Operation 663 'bitselect' 'p_Result_1617' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_906)   --->   "%out_data_V_905 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_497, i32 16, i32 31"   --->   Operation 664 'partselect' 'out_data_V_905' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_906)   --->   "%p_Result_1338 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_497, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 665 'bitselect' 'p_Result_1338' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_906)   --->   "%p_Result_1618 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_497, i32 15"   --->   Operation 666 'bitselect' 'p_Result_1618' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 667 [1/1] (0.00ns)   --->   "%trunc_ln828_165 = trunc i33 %p_Val2_497"   --->   Operation 667 'trunc' 'trunc_ln828_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 668 [1/1] (0.66ns)   --->   "%r_165 = icmp_ne  i15 %trunc_ln828_165, i15 0"   --->   Operation 668 'icmp' 'r_165' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 669 [1/1] (0.00ns)   --->   "%p_Result_1619 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_497, i32 31"   --->   Operation 669 'bitselect' 'p_Result_1619' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_906)   --->   "%or_ln374_165 = or i1 %p_Result_1338, i1 %r_165"   --->   Operation 670 'or' 'or_ln374_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_906)   --->   "%and_ln374_165 = and i1 %or_ln374_165, i1 %p_Result_1618"   --->   Operation 671 'and' 'and_ln374_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_906)   --->   "%zext_ln377_165 = zext i1 %and_ln374_165"   --->   Operation 672 'zext' 'zext_ln377_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 673 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_906 = add i16 %out_data_V_905, i16 %zext_ln377_165"   --->   Operation 673 'add' 'out_data_V_906' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 674 [1/1] (0.00ns)   --->   "%p_Result_1620 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_906, i32 15"   --->   Operation 674 'bitselect' 'p_Result_1620' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 675 [1/1] (0.00ns)   --->   "%p_Result_1621 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_500, i32 32"   --->   Operation 675 'bitselect' 'p_Result_1621' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_908)   --->   "%out_data_V_907 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_500, i32 16, i32 31"   --->   Operation 676 'partselect' 'out_data_V_907' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_908)   --->   "%p_Result_1343 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_500, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 677 'bitselect' 'p_Result_1343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_908)   --->   "%p_Result_1622 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_500, i32 15"   --->   Operation 678 'bitselect' 'p_Result_1622' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 679 [1/1] (0.00ns)   --->   "%trunc_ln828_166 = trunc i33 %p_Val2_500"   --->   Operation 679 'trunc' 'trunc_ln828_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 680 [1/1] (0.66ns)   --->   "%r_166 = icmp_ne  i15 %trunc_ln828_166, i15 0"   --->   Operation 680 'icmp' 'r_166' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 681 [1/1] (0.00ns)   --->   "%p_Result_1623 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_500, i32 31"   --->   Operation 681 'bitselect' 'p_Result_1623' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_908)   --->   "%or_ln374_166 = or i1 %p_Result_1343, i1 %r_166"   --->   Operation 682 'or' 'or_ln374_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_908)   --->   "%and_ln374_166 = and i1 %or_ln374_166, i1 %p_Result_1622"   --->   Operation 683 'and' 'and_ln374_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_908)   --->   "%zext_ln377_166 = zext i1 %and_ln374_166"   --->   Operation 684 'zext' 'zext_ln377_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 685 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_908 = add i16 %out_data_V_907, i16 %zext_ln377_166"   --->   Operation 685 'add' 'out_data_V_908' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 686 [1/1] (0.00ns)   --->   "%p_Result_1624 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_908, i32 15"   --->   Operation 686 'bitselect' 'p_Result_1624' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 687 [1/1] (0.00ns)   --->   "%p_Result_1625 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_503, i32 32"   --->   Operation 687 'bitselect' 'p_Result_1625' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_910)   --->   "%out_data_V_909 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_503, i32 16, i32 31"   --->   Operation 688 'partselect' 'out_data_V_909' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_910)   --->   "%p_Result_1348 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_503, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 689 'bitselect' 'p_Result_1348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_910)   --->   "%p_Result_1626 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_503, i32 15"   --->   Operation 690 'bitselect' 'p_Result_1626' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 691 [1/1] (0.00ns)   --->   "%trunc_ln828_167 = trunc i33 %p_Val2_503"   --->   Operation 691 'trunc' 'trunc_ln828_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 692 [1/1] (0.66ns)   --->   "%r_167 = icmp_ne  i15 %trunc_ln828_167, i15 0"   --->   Operation 692 'icmp' 'r_167' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 693 [1/1] (0.00ns)   --->   "%p_Result_1627 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_503, i32 31"   --->   Operation 693 'bitselect' 'p_Result_1627' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_910)   --->   "%or_ln374_167 = or i1 %p_Result_1348, i1 %r_167"   --->   Operation 694 'or' 'or_ln374_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_910)   --->   "%and_ln374_167 = and i1 %or_ln374_167, i1 %p_Result_1626"   --->   Operation 695 'and' 'and_ln374_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_910)   --->   "%zext_ln377_167 = zext i1 %and_ln374_167"   --->   Operation 696 'zext' 'zext_ln377_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 697 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_910 = add i16 %out_data_V_909, i16 %zext_ln377_167"   --->   Operation 697 'add' 'out_data_V_910' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 698 [1/1] (0.00ns)   --->   "%p_Result_1628 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_910, i32 15"   --->   Operation 698 'bitselect' 'p_Result_1628' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 699 [1/1] (0.00ns)   --->   "%p_Result_1629 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_506, i32 32"   --->   Operation 699 'bitselect' 'p_Result_1629' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_912)   --->   "%out_data_V_911 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_506, i32 16, i32 31"   --->   Operation 700 'partselect' 'out_data_V_911' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_912)   --->   "%p_Result_1353 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_506, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 701 'bitselect' 'p_Result_1353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_912)   --->   "%p_Result_1630 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_506, i32 15"   --->   Operation 702 'bitselect' 'p_Result_1630' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 703 [1/1] (0.00ns)   --->   "%trunc_ln828_168 = trunc i33 %p_Val2_506"   --->   Operation 703 'trunc' 'trunc_ln828_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 704 [1/1] (0.66ns)   --->   "%r_168 = icmp_ne  i15 %trunc_ln828_168, i15 0"   --->   Operation 704 'icmp' 'r_168' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 705 [1/1] (0.00ns)   --->   "%p_Result_1631 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_506, i32 31"   --->   Operation 705 'bitselect' 'p_Result_1631' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_912)   --->   "%or_ln374_168 = or i1 %p_Result_1353, i1 %r_168"   --->   Operation 706 'or' 'or_ln374_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_912)   --->   "%and_ln374_168 = and i1 %or_ln374_168, i1 %p_Result_1630"   --->   Operation 707 'and' 'and_ln374_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_912)   --->   "%zext_ln377_168 = zext i1 %and_ln374_168"   --->   Operation 708 'zext' 'zext_ln377_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 709 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_912 = add i16 %out_data_V_911, i16 %zext_ln377_168"   --->   Operation 709 'add' 'out_data_V_912' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 710 [1/1] (0.00ns)   --->   "%p_Result_1632 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_912, i32 15"   --->   Operation 710 'bitselect' 'p_Result_1632' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 711 [1/1] (0.00ns)   --->   "%p_Result_1633 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_509, i32 32"   --->   Operation 711 'bitselect' 'p_Result_1633' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_914)   --->   "%out_data_V_913 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_509, i32 16, i32 31"   --->   Operation 712 'partselect' 'out_data_V_913' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_914)   --->   "%p_Result_1358 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_509, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 713 'bitselect' 'p_Result_1358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_914)   --->   "%p_Result_1634 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_509, i32 15"   --->   Operation 714 'bitselect' 'p_Result_1634' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 715 [1/1] (0.00ns)   --->   "%trunc_ln828_169 = trunc i33 %p_Val2_509"   --->   Operation 715 'trunc' 'trunc_ln828_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 716 [1/1] (0.66ns)   --->   "%r_169 = icmp_ne  i15 %trunc_ln828_169, i15 0"   --->   Operation 716 'icmp' 'r_169' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 717 [1/1] (0.00ns)   --->   "%p_Result_1635 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_509, i32 31"   --->   Operation 717 'bitselect' 'p_Result_1635' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_914)   --->   "%or_ln374_169 = or i1 %p_Result_1358, i1 %r_169"   --->   Operation 718 'or' 'or_ln374_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_914)   --->   "%and_ln374_169 = and i1 %or_ln374_169, i1 %p_Result_1634"   --->   Operation 719 'and' 'and_ln374_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_914)   --->   "%zext_ln377_169 = zext i1 %and_ln374_169"   --->   Operation 720 'zext' 'zext_ln377_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 721 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_914 = add i16 %out_data_V_913, i16 %zext_ln377_169"   --->   Operation 721 'add' 'out_data_V_914' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 722 [1/1] (0.00ns)   --->   "%p_Result_1636 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_914, i32 15"   --->   Operation 722 'bitselect' 'p_Result_1636' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 723 [1/1] (0.00ns)   --->   "%p_Result_1637 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_512, i32 32"   --->   Operation 723 'bitselect' 'p_Result_1637' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_916)   --->   "%out_data_V_915 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_512, i32 16, i32 31"   --->   Operation 724 'partselect' 'out_data_V_915' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_916)   --->   "%p_Result_1363 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_512, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 725 'bitselect' 'p_Result_1363' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_916)   --->   "%p_Result_1638 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_512, i32 15"   --->   Operation 726 'bitselect' 'p_Result_1638' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 727 [1/1] (0.00ns)   --->   "%trunc_ln828_170 = trunc i33 %p_Val2_512"   --->   Operation 727 'trunc' 'trunc_ln828_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 728 [1/1] (0.66ns)   --->   "%r_170 = icmp_ne  i15 %trunc_ln828_170, i15 0"   --->   Operation 728 'icmp' 'r_170' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 729 [1/1] (0.00ns)   --->   "%p_Result_1639 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_512, i32 31"   --->   Operation 729 'bitselect' 'p_Result_1639' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_916)   --->   "%or_ln374_170 = or i1 %p_Result_1363, i1 %r_170"   --->   Operation 730 'or' 'or_ln374_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_916)   --->   "%and_ln374_170 = and i1 %or_ln374_170, i1 %p_Result_1638"   --->   Operation 731 'and' 'and_ln374_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_916)   --->   "%zext_ln377_170 = zext i1 %and_ln374_170"   --->   Operation 732 'zext' 'zext_ln377_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 733 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_916 = add i16 %out_data_V_915, i16 %zext_ln377_170"   --->   Operation 733 'add' 'out_data_V_916' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 734 [1/1] (0.00ns)   --->   "%p_Result_1640 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_916, i32 15"   --->   Operation 734 'bitselect' 'p_Result_1640' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 735 [1/1] (0.00ns)   --->   "%p_Result_1641 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_515, i32 32"   --->   Operation 735 'bitselect' 'p_Result_1641' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_918)   --->   "%out_data_V_917 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_515, i32 16, i32 31"   --->   Operation 736 'partselect' 'out_data_V_917' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_918)   --->   "%p_Result_1368 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_515, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 737 'bitselect' 'p_Result_1368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_918)   --->   "%p_Result_1642 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_515, i32 15"   --->   Operation 738 'bitselect' 'p_Result_1642' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 739 [1/1] (0.00ns)   --->   "%trunc_ln828_171 = trunc i33 %p_Val2_515"   --->   Operation 739 'trunc' 'trunc_ln828_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 740 [1/1] (0.66ns)   --->   "%r_171 = icmp_ne  i15 %trunc_ln828_171, i15 0"   --->   Operation 740 'icmp' 'r_171' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 741 [1/1] (0.00ns)   --->   "%p_Result_1643 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_515, i32 31"   --->   Operation 741 'bitselect' 'p_Result_1643' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_918)   --->   "%or_ln374_171 = or i1 %p_Result_1368, i1 %r_171"   --->   Operation 742 'or' 'or_ln374_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_918)   --->   "%and_ln374_171 = and i1 %or_ln374_171, i1 %p_Result_1642"   --->   Operation 743 'and' 'and_ln374_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_918)   --->   "%zext_ln377_171 = zext i1 %and_ln374_171"   --->   Operation 744 'zext' 'zext_ln377_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 745 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_918 = add i16 %out_data_V_917, i16 %zext_ln377_171"   --->   Operation 745 'add' 'out_data_V_918' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 746 [1/1] (0.00ns)   --->   "%p_Result_1644 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_918, i32 15"   --->   Operation 746 'bitselect' 'p_Result_1644' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 747 [1/1] (0.00ns)   --->   "%p_Result_1645 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_518, i32 32"   --->   Operation 747 'bitselect' 'p_Result_1645' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_920)   --->   "%out_data_V_919 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_518, i32 16, i32 31"   --->   Operation 748 'partselect' 'out_data_V_919' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_920)   --->   "%p_Result_1373 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_518, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 749 'bitselect' 'p_Result_1373' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_920)   --->   "%p_Result_1646 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_518, i32 15"   --->   Operation 750 'bitselect' 'p_Result_1646' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 751 [1/1] (0.00ns)   --->   "%trunc_ln828_172 = trunc i33 %p_Val2_518"   --->   Operation 751 'trunc' 'trunc_ln828_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 752 [1/1] (0.66ns)   --->   "%r_172 = icmp_ne  i15 %trunc_ln828_172, i15 0"   --->   Operation 752 'icmp' 'r_172' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 753 [1/1] (0.00ns)   --->   "%p_Result_1647 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_518, i32 31"   --->   Operation 753 'bitselect' 'p_Result_1647' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_920)   --->   "%or_ln374_172 = or i1 %p_Result_1373, i1 %r_172"   --->   Operation 754 'or' 'or_ln374_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_920)   --->   "%and_ln374_172 = and i1 %or_ln374_172, i1 %p_Result_1646"   --->   Operation 755 'and' 'and_ln374_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_920)   --->   "%zext_ln377_172 = zext i1 %and_ln374_172"   --->   Operation 756 'zext' 'zext_ln377_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 757 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_920 = add i16 %out_data_V_919, i16 %zext_ln377_172"   --->   Operation 757 'add' 'out_data_V_920' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 758 [1/1] (0.00ns)   --->   "%p_Result_1648 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_920, i32 15"   --->   Operation 758 'bitselect' 'p_Result_1648' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 759 [1/1] (0.00ns)   --->   "%p_Result_1649 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_521, i32 32"   --->   Operation 759 'bitselect' 'p_Result_1649' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_922)   --->   "%out_data_V_921 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_521, i32 16, i32 31"   --->   Operation 760 'partselect' 'out_data_V_921' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_922)   --->   "%p_Result_1378 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_521, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 761 'bitselect' 'p_Result_1378' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_922)   --->   "%p_Result_1650 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_521, i32 15"   --->   Operation 762 'bitselect' 'p_Result_1650' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 763 [1/1] (0.00ns)   --->   "%trunc_ln828_173 = trunc i33 %p_Val2_521"   --->   Operation 763 'trunc' 'trunc_ln828_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 764 [1/1] (0.66ns)   --->   "%r_173 = icmp_ne  i15 %trunc_ln828_173, i15 0"   --->   Operation 764 'icmp' 'r_173' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 765 [1/1] (0.00ns)   --->   "%p_Result_1651 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_521, i32 31"   --->   Operation 765 'bitselect' 'p_Result_1651' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_922)   --->   "%or_ln374_173 = or i1 %p_Result_1378, i1 %r_173"   --->   Operation 766 'or' 'or_ln374_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_922)   --->   "%and_ln374_173 = and i1 %or_ln374_173, i1 %p_Result_1650"   --->   Operation 767 'and' 'and_ln374_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_922)   --->   "%zext_ln377_173 = zext i1 %and_ln374_173"   --->   Operation 768 'zext' 'zext_ln377_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 769 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_922 = add i16 %out_data_V_921, i16 %zext_ln377_173"   --->   Operation 769 'add' 'out_data_V_922' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 770 [1/1] (0.00ns)   --->   "%p_Result_1652 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_922, i32 15"   --->   Operation 770 'bitselect' 'p_Result_1652' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 771 [1/1] (0.00ns)   --->   "%p_Result_1653 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_524, i32 32"   --->   Operation 771 'bitselect' 'p_Result_1653' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_924)   --->   "%out_data_V_923 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_524, i32 16, i32 31"   --->   Operation 772 'partselect' 'out_data_V_923' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_924)   --->   "%p_Result_1383 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_524, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 773 'bitselect' 'p_Result_1383' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_924)   --->   "%p_Result_1654 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_524, i32 15"   --->   Operation 774 'bitselect' 'p_Result_1654' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 775 [1/1] (0.00ns)   --->   "%trunc_ln828_174 = trunc i33 %p_Val2_524"   --->   Operation 775 'trunc' 'trunc_ln828_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 776 [1/1] (0.66ns)   --->   "%r_174 = icmp_ne  i15 %trunc_ln828_174, i15 0"   --->   Operation 776 'icmp' 'r_174' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 777 [1/1] (0.00ns)   --->   "%p_Result_1655 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_524, i32 31"   --->   Operation 777 'bitselect' 'p_Result_1655' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_924)   --->   "%or_ln374_174 = or i1 %p_Result_1383, i1 %r_174"   --->   Operation 778 'or' 'or_ln374_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_924)   --->   "%and_ln374_174 = and i1 %or_ln374_174, i1 %p_Result_1654"   --->   Operation 779 'and' 'and_ln374_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_924)   --->   "%zext_ln377_174 = zext i1 %and_ln374_174"   --->   Operation 780 'zext' 'zext_ln377_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 781 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_924 = add i16 %out_data_V_923, i16 %zext_ln377_174"   --->   Operation 781 'add' 'out_data_V_924' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 782 [1/1] (0.00ns)   --->   "%p_Result_1656 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_924, i32 15"   --->   Operation 782 'bitselect' 'p_Result_1656' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 783 [1/1] (0.00ns)   --->   "%p_Result_1657 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_527, i32 32"   --->   Operation 783 'bitselect' 'p_Result_1657' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_926)   --->   "%out_data_V_925 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_527, i32 16, i32 31"   --->   Operation 784 'partselect' 'out_data_V_925' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_926)   --->   "%p_Result_1388 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_527, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 785 'bitselect' 'p_Result_1388' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_926)   --->   "%p_Result_1658 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_527, i32 15"   --->   Operation 786 'bitselect' 'p_Result_1658' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 787 [1/1] (0.00ns)   --->   "%trunc_ln828_175 = trunc i33 %p_Val2_527"   --->   Operation 787 'trunc' 'trunc_ln828_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 788 [1/1] (0.66ns)   --->   "%r_175 = icmp_ne  i15 %trunc_ln828_175, i15 0"   --->   Operation 788 'icmp' 'r_175' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 789 [1/1] (0.00ns)   --->   "%p_Result_1659 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_527, i32 31"   --->   Operation 789 'bitselect' 'p_Result_1659' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_926)   --->   "%or_ln374_175 = or i1 %p_Result_1388, i1 %r_175"   --->   Operation 790 'or' 'or_ln374_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_926)   --->   "%and_ln374_175 = and i1 %or_ln374_175, i1 %p_Result_1658"   --->   Operation 791 'and' 'and_ln374_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_926)   --->   "%zext_ln377_175 = zext i1 %and_ln374_175"   --->   Operation 792 'zext' 'zext_ln377_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 793 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_926 = add i16 %out_data_V_925, i16 %zext_ln377_175"   --->   Operation 793 'add' 'out_data_V_926' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 794 [1/1] (0.00ns)   --->   "%p_Result_1660 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_926, i32 15"   --->   Operation 794 'bitselect' 'p_Result_1660' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 795 [1/1] (0.00ns)   --->   "%p_Result_1661 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_530, i32 32"   --->   Operation 795 'bitselect' 'p_Result_1661' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_928)   --->   "%out_data_V_927 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_530, i32 16, i32 31"   --->   Operation 796 'partselect' 'out_data_V_927' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_928)   --->   "%p_Result_1393 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_530, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 797 'bitselect' 'p_Result_1393' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_928)   --->   "%p_Result_1662 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_530, i32 15"   --->   Operation 798 'bitselect' 'p_Result_1662' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 799 [1/1] (0.00ns)   --->   "%trunc_ln828_176 = trunc i33 %p_Val2_530"   --->   Operation 799 'trunc' 'trunc_ln828_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 800 [1/1] (0.66ns)   --->   "%r_176 = icmp_ne  i15 %trunc_ln828_176, i15 0"   --->   Operation 800 'icmp' 'r_176' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 801 [1/1] (0.00ns)   --->   "%p_Result_1663 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_530, i32 31"   --->   Operation 801 'bitselect' 'p_Result_1663' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_928)   --->   "%or_ln374_176 = or i1 %p_Result_1393, i1 %r_176"   --->   Operation 802 'or' 'or_ln374_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_928)   --->   "%and_ln374_176 = and i1 %or_ln374_176, i1 %p_Result_1662"   --->   Operation 803 'and' 'and_ln374_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_928)   --->   "%zext_ln377_176 = zext i1 %and_ln374_176"   --->   Operation 804 'zext' 'zext_ln377_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 805 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_928 = add i16 %out_data_V_927, i16 %zext_ln377_176"   --->   Operation 805 'add' 'out_data_V_928' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 806 [1/1] (0.00ns)   --->   "%p_Result_1664 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_928, i32 15"   --->   Operation 806 'bitselect' 'p_Result_1664' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 807 [1/1] (0.00ns)   --->   "%p_Result_1665 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_533, i32 32"   --->   Operation 807 'bitselect' 'p_Result_1665' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_930)   --->   "%out_data_V_929 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_533, i32 16, i32 31"   --->   Operation 808 'partselect' 'out_data_V_929' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_930)   --->   "%p_Result_1398 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_533, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 809 'bitselect' 'p_Result_1398' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_930)   --->   "%p_Result_1666 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_533, i32 15"   --->   Operation 810 'bitselect' 'p_Result_1666' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 811 [1/1] (0.00ns)   --->   "%trunc_ln828_177 = trunc i33 %p_Val2_533"   --->   Operation 811 'trunc' 'trunc_ln828_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 812 [1/1] (0.66ns)   --->   "%r_177 = icmp_ne  i15 %trunc_ln828_177, i15 0"   --->   Operation 812 'icmp' 'r_177' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 813 [1/1] (0.00ns)   --->   "%p_Result_1667 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_533, i32 31"   --->   Operation 813 'bitselect' 'p_Result_1667' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_930)   --->   "%or_ln374_177 = or i1 %p_Result_1398, i1 %r_177"   --->   Operation 814 'or' 'or_ln374_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_930)   --->   "%and_ln374_177 = and i1 %or_ln374_177, i1 %p_Result_1666"   --->   Operation 815 'and' 'and_ln374_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_930)   --->   "%zext_ln377_177 = zext i1 %and_ln374_177"   --->   Operation 816 'zext' 'zext_ln377_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 817 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_930 = add i16 %out_data_V_929, i16 %zext_ln377_177"   --->   Operation 817 'add' 'out_data_V_930' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 818 [1/1] (0.00ns)   --->   "%p_Result_1668 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_930, i32 15"   --->   Operation 818 'bitselect' 'p_Result_1668' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 819 [1/1] (0.00ns)   --->   "%p_Result_1669 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_536, i32 32"   --->   Operation 819 'bitselect' 'p_Result_1669' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_932)   --->   "%out_data_V_931 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_536, i32 16, i32 31"   --->   Operation 820 'partselect' 'out_data_V_931' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_932)   --->   "%p_Result_1403 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_536, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 821 'bitselect' 'p_Result_1403' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_932)   --->   "%p_Result_1670 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_536, i32 15"   --->   Operation 822 'bitselect' 'p_Result_1670' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 823 [1/1] (0.00ns)   --->   "%trunc_ln828_178 = trunc i33 %p_Val2_536"   --->   Operation 823 'trunc' 'trunc_ln828_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 824 [1/1] (0.66ns)   --->   "%r_178 = icmp_ne  i15 %trunc_ln828_178, i15 0"   --->   Operation 824 'icmp' 'r_178' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 825 [1/1] (0.00ns)   --->   "%p_Result_1671 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_536, i32 31"   --->   Operation 825 'bitselect' 'p_Result_1671' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_932)   --->   "%or_ln374_178 = or i1 %p_Result_1403, i1 %r_178"   --->   Operation 826 'or' 'or_ln374_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_932)   --->   "%and_ln374_178 = and i1 %or_ln374_178, i1 %p_Result_1670"   --->   Operation 827 'and' 'and_ln374_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_932)   --->   "%zext_ln377_178 = zext i1 %and_ln374_178"   --->   Operation 828 'zext' 'zext_ln377_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 829 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_932 = add i16 %out_data_V_931, i16 %zext_ln377_178"   --->   Operation 829 'add' 'out_data_V_932' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 830 [1/1] (0.00ns)   --->   "%p_Result_1672 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_932, i32 15"   --->   Operation 830 'bitselect' 'p_Result_1672' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 831 [1/1] (0.00ns)   --->   "%p_Result_1673 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_539, i32 32"   --->   Operation 831 'bitselect' 'p_Result_1673' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_934)   --->   "%out_data_V_933 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_539, i32 16, i32 31"   --->   Operation 832 'partselect' 'out_data_V_933' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_934)   --->   "%p_Result_1408 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_539, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 833 'bitselect' 'p_Result_1408' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_934)   --->   "%p_Result_1674 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_539, i32 15"   --->   Operation 834 'bitselect' 'p_Result_1674' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 835 [1/1] (0.00ns)   --->   "%trunc_ln828_179 = trunc i33 %p_Val2_539"   --->   Operation 835 'trunc' 'trunc_ln828_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 836 [1/1] (0.66ns)   --->   "%r_179 = icmp_ne  i15 %trunc_ln828_179, i15 0"   --->   Operation 836 'icmp' 'r_179' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 837 [1/1] (0.00ns)   --->   "%p_Result_1675 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_539, i32 31"   --->   Operation 837 'bitselect' 'p_Result_1675' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_934)   --->   "%or_ln374_179 = or i1 %p_Result_1408, i1 %r_179"   --->   Operation 838 'or' 'or_ln374_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_934)   --->   "%and_ln374_179 = and i1 %or_ln374_179, i1 %p_Result_1674"   --->   Operation 839 'and' 'and_ln374_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_934)   --->   "%zext_ln377_179 = zext i1 %and_ln374_179"   --->   Operation 840 'zext' 'zext_ln377_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 841 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_934 = add i16 %out_data_V_933, i16 %zext_ln377_179"   --->   Operation 841 'add' 'out_data_V_934' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 842 [1/1] (0.00ns)   --->   "%p_Result_1676 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_934, i32 15"   --->   Operation 842 'bitselect' 'p_Result_1676' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 843 [1/1] (0.00ns)   --->   "%p_Result_1677 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_542, i32 32"   --->   Operation 843 'bitselect' 'p_Result_1677' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_936)   --->   "%out_data_V_935 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_542, i32 16, i32 31"   --->   Operation 844 'partselect' 'out_data_V_935' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_936)   --->   "%p_Result_1413 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_542, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 845 'bitselect' 'p_Result_1413' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_936)   --->   "%p_Result_1678 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_542, i32 15"   --->   Operation 846 'bitselect' 'p_Result_1678' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 847 [1/1] (0.00ns)   --->   "%trunc_ln828_180 = trunc i33 %p_Val2_542"   --->   Operation 847 'trunc' 'trunc_ln828_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 848 [1/1] (0.66ns)   --->   "%r_180 = icmp_ne  i15 %trunc_ln828_180, i15 0"   --->   Operation 848 'icmp' 'r_180' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 849 [1/1] (0.00ns)   --->   "%p_Result_1679 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_542, i32 31"   --->   Operation 849 'bitselect' 'p_Result_1679' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_936)   --->   "%or_ln374_180 = or i1 %p_Result_1413, i1 %r_180"   --->   Operation 850 'or' 'or_ln374_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_936)   --->   "%and_ln374_180 = and i1 %or_ln374_180, i1 %p_Result_1678"   --->   Operation 851 'and' 'and_ln374_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_936)   --->   "%zext_ln377_180 = zext i1 %and_ln374_180"   --->   Operation 852 'zext' 'zext_ln377_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 853 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_936 = add i16 %out_data_V_935, i16 %zext_ln377_180"   --->   Operation 853 'add' 'out_data_V_936' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 854 [1/1] (0.00ns)   --->   "%p_Result_1680 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_936, i32 15"   --->   Operation 854 'bitselect' 'p_Result_1680' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 855 [1/1] (0.00ns)   --->   "%p_Result_1681 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_545, i32 32"   --->   Operation 855 'bitselect' 'p_Result_1681' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_938)   --->   "%out_data_V_937 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_545, i32 16, i32 31"   --->   Operation 856 'partselect' 'out_data_V_937' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_938)   --->   "%p_Result_1418 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_545, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 857 'bitselect' 'p_Result_1418' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_938)   --->   "%p_Result_1682 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_545, i32 15"   --->   Operation 858 'bitselect' 'p_Result_1682' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 859 [1/1] (0.00ns)   --->   "%trunc_ln828_181 = trunc i33 %p_Val2_545"   --->   Operation 859 'trunc' 'trunc_ln828_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 860 [1/1] (0.66ns)   --->   "%r_181 = icmp_ne  i15 %trunc_ln828_181, i15 0"   --->   Operation 860 'icmp' 'r_181' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 861 [1/1] (0.00ns)   --->   "%p_Result_1683 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_545, i32 31"   --->   Operation 861 'bitselect' 'p_Result_1683' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_938)   --->   "%or_ln374_181 = or i1 %p_Result_1418, i1 %r_181"   --->   Operation 862 'or' 'or_ln374_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_938)   --->   "%and_ln374_181 = and i1 %or_ln374_181, i1 %p_Result_1682"   --->   Operation 863 'and' 'and_ln374_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_938)   --->   "%zext_ln377_181 = zext i1 %and_ln374_181"   --->   Operation 864 'zext' 'zext_ln377_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 865 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_938 = add i16 %out_data_V_937, i16 %zext_ln377_181"   --->   Operation 865 'add' 'out_data_V_938' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 866 [1/1] (0.00ns)   --->   "%p_Result_1684 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_938, i32 15"   --->   Operation 866 'bitselect' 'p_Result_1684' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 867 [1/1] (0.00ns)   --->   "%p_Result_1685 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_548, i32 32"   --->   Operation 867 'bitselect' 'p_Result_1685' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_940)   --->   "%out_data_V_939 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_548, i32 16, i32 31"   --->   Operation 868 'partselect' 'out_data_V_939' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_940)   --->   "%p_Result_1423 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_548, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 869 'bitselect' 'p_Result_1423' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_940)   --->   "%p_Result_1686 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_548, i32 15"   --->   Operation 870 'bitselect' 'p_Result_1686' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 871 [1/1] (0.00ns)   --->   "%trunc_ln828_182 = trunc i33 %p_Val2_548"   --->   Operation 871 'trunc' 'trunc_ln828_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 872 [1/1] (0.66ns)   --->   "%r_182 = icmp_ne  i15 %trunc_ln828_182, i15 0"   --->   Operation 872 'icmp' 'r_182' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 873 [1/1] (0.00ns)   --->   "%p_Result_1687 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_548, i32 31"   --->   Operation 873 'bitselect' 'p_Result_1687' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_940)   --->   "%or_ln374_182 = or i1 %p_Result_1423, i1 %r_182"   --->   Operation 874 'or' 'or_ln374_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_940)   --->   "%and_ln374_182 = and i1 %or_ln374_182, i1 %p_Result_1686"   --->   Operation 875 'and' 'and_ln374_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_940)   --->   "%zext_ln377_182 = zext i1 %and_ln374_182"   --->   Operation 876 'zext' 'zext_ln377_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 877 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_940 = add i16 %out_data_V_939, i16 %zext_ln377_182"   --->   Operation 877 'add' 'out_data_V_940' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 878 [1/1] (0.00ns)   --->   "%p_Result_1688 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_940, i32 15"   --->   Operation 878 'bitselect' 'p_Result_1688' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 879 [1/1] (0.00ns)   --->   "%p_Result_1689 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_551, i32 32"   --->   Operation 879 'bitselect' 'p_Result_1689' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_942)   --->   "%out_data_V_941 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_551, i32 16, i32 31"   --->   Operation 880 'partselect' 'out_data_V_941' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_942)   --->   "%p_Result_1428 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_551, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 881 'bitselect' 'p_Result_1428' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_942)   --->   "%p_Result_1690 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_551, i32 15"   --->   Operation 882 'bitselect' 'p_Result_1690' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 883 [1/1] (0.00ns)   --->   "%trunc_ln828_183 = trunc i33 %p_Val2_551"   --->   Operation 883 'trunc' 'trunc_ln828_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 884 [1/1] (0.66ns)   --->   "%r_183 = icmp_ne  i15 %trunc_ln828_183, i15 0"   --->   Operation 884 'icmp' 'r_183' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 885 [1/1] (0.00ns)   --->   "%p_Result_1691 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_551, i32 31"   --->   Operation 885 'bitselect' 'p_Result_1691' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_942)   --->   "%or_ln374_183 = or i1 %p_Result_1428, i1 %r_183"   --->   Operation 886 'or' 'or_ln374_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_942)   --->   "%and_ln374_183 = and i1 %or_ln374_183, i1 %p_Result_1690"   --->   Operation 887 'and' 'and_ln374_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_942)   --->   "%zext_ln377_183 = zext i1 %and_ln374_183"   --->   Operation 888 'zext' 'zext_ln377_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 889 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_942 = add i16 %out_data_V_941, i16 %zext_ln377_183"   --->   Operation 889 'add' 'out_data_V_942' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 890 [1/1] (0.00ns)   --->   "%p_Result_1692 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_942, i32 15"   --->   Operation 890 'bitselect' 'p_Result_1692' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 891 [1/1] (0.00ns)   --->   "%p_Result_1693 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_554, i32 32"   --->   Operation 891 'bitselect' 'p_Result_1693' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_944)   --->   "%out_data_V_943 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_554, i32 16, i32 31"   --->   Operation 892 'partselect' 'out_data_V_943' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_944)   --->   "%p_Result_1433 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_554, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 893 'bitselect' 'p_Result_1433' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_944)   --->   "%p_Result_1694 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_554, i32 15"   --->   Operation 894 'bitselect' 'p_Result_1694' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 895 [1/1] (0.00ns)   --->   "%trunc_ln828_184 = trunc i33 %p_Val2_554"   --->   Operation 895 'trunc' 'trunc_ln828_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 896 [1/1] (0.66ns)   --->   "%r_184 = icmp_ne  i15 %trunc_ln828_184, i15 0"   --->   Operation 896 'icmp' 'r_184' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 897 [1/1] (0.00ns)   --->   "%p_Result_1695 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_554, i32 31"   --->   Operation 897 'bitselect' 'p_Result_1695' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_944)   --->   "%or_ln374_184 = or i1 %p_Result_1433, i1 %r_184"   --->   Operation 898 'or' 'or_ln374_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_944)   --->   "%and_ln374_184 = and i1 %or_ln374_184, i1 %p_Result_1694"   --->   Operation 899 'and' 'and_ln374_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_944)   --->   "%zext_ln377_184 = zext i1 %and_ln374_184"   --->   Operation 900 'zext' 'zext_ln377_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 901 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_944 = add i16 %out_data_V_943, i16 %zext_ln377_184"   --->   Operation 901 'add' 'out_data_V_944' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 902 [1/1] (0.00ns)   --->   "%p_Result_1696 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_944, i32 15"   --->   Operation 902 'bitselect' 'p_Result_1696' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 903 [1/1] (0.00ns)   --->   "%p_Result_1697 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_557, i32 32"   --->   Operation 903 'bitselect' 'p_Result_1697' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_946)   --->   "%out_data_V_945 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_557, i32 16, i32 31"   --->   Operation 904 'partselect' 'out_data_V_945' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_946)   --->   "%p_Result_1438 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_557, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 905 'bitselect' 'p_Result_1438' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_946)   --->   "%p_Result_1698 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_557, i32 15"   --->   Operation 906 'bitselect' 'p_Result_1698' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 907 [1/1] (0.00ns)   --->   "%trunc_ln828_185 = trunc i33 %p_Val2_557"   --->   Operation 907 'trunc' 'trunc_ln828_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 908 [1/1] (0.66ns)   --->   "%r_185 = icmp_ne  i15 %trunc_ln828_185, i15 0"   --->   Operation 908 'icmp' 'r_185' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 909 [1/1] (0.00ns)   --->   "%p_Result_1699 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_557, i32 31"   --->   Operation 909 'bitselect' 'p_Result_1699' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_946)   --->   "%or_ln374_185 = or i1 %p_Result_1438, i1 %r_185"   --->   Operation 910 'or' 'or_ln374_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_946)   --->   "%and_ln374_185 = and i1 %or_ln374_185, i1 %p_Result_1698"   --->   Operation 911 'and' 'and_ln374_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_946)   --->   "%zext_ln377_185 = zext i1 %and_ln374_185"   --->   Operation 912 'zext' 'zext_ln377_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 913 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_946 = add i16 %out_data_V_945, i16 %zext_ln377_185"   --->   Operation 913 'add' 'out_data_V_946' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 914 [1/1] (0.00ns)   --->   "%p_Result_1700 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_946, i32 15"   --->   Operation 914 'bitselect' 'p_Result_1700' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 915 [1/1] (0.00ns)   --->   "%p_Result_1701 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_560, i32 32"   --->   Operation 915 'bitselect' 'p_Result_1701' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_948)   --->   "%out_data_V_947 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_560, i32 16, i32 31"   --->   Operation 916 'partselect' 'out_data_V_947' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_948)   --->   "%p_Result_1443 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_560, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 917 'bitselect' 'p_Result_1443' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_948)   --->   "%p_Result_1702 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_560, i32 15"   --->   Operation 918 'bitselect' 'p_Result_1702' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 919 [1/1] (0.00ns)   --->   "%trunc_ln828_186 = trunc i33 %p_Val2_560"   --->   Operation 919 'trunc' 'trunc_ln828_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 920 [1/1] (0.66ns)   --->   "%r_186 = icmp_ne  i15 %trunc_ln828_186, i15 0"   --->   Operation 920 'icmp' 'r_186' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 921 [1/1] (0.00ns)   --->   "%p_Result_1703 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_560, i32 31"   --->   Operation 921 'bitselect' 'p_Result_1703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_948)   --->   "%or_ln374_186 = or i1 %p_Result_1443, i1 %r_186"   --->   Operation 922 'or' 'or_ln374_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_948)   --->   "%and_ln374_186 = and i1 %or_ln374_186, i1 %p_Result_1702"   --->   Operation 923 'and' 'and_ln374_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_948)   --->   "%zext_ln377_186 = zext i1 %and_ln374_186"   --->   Operation 924 'zext' 'zext_ln377_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 925 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_948 = add i16 %out_data_V_947, i16 %zext_ln377_186"   --->   Operation 925 'add' 'out_data_V_948' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 926 [1/1] (0.00ns)   --->   "%p_Result_1704 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_948, i32 15"   --->   Operation 926 'bitselect' 'p_Result_1704' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 927 [1/1] (0.00ns)   --->   "%p_Result_1705 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_563, i32 32"   --->   Operation 927 'bitselect' 'p_Result_1705' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_950)   --->   "%out_data_V_949 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_563, i32 16, i32 31"   --->   Operation 928 'partselect' 'out_data_V_949' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_950)   --->   "%p_Result_1448 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_563, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 929 'bitselect' 'p_Result_1448' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_950)   --->   "%p_Result_1706 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_563, i32 15"   --->   Operation 930 'bitselect' 'p_Result_1706' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 931 [1/1] (0.00ns)   --->   "%trunc_ln828_187 = trunc i33 %p_Val2_563"   --->   Operation 931 'trunc' 'trunc_ln828_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 932 [1/1] (0.66ns)   --->   "%r_187 = icmp_ne  i15 %trunc_ln828_187, i15 0"   --->   Operation 932 'icmp' 'r_187' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 933 [1/1] (0.00ns)   --->   "%p_Result_1707 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_563, i32 31"   --->   Operation 933 'bitselect' 'p_Result_1707' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_950)   --->   "%or_ln374_187 = or i1 %p_Result_1448, i1 %r_187"   --->   Operation 934 'or' 'or_ln374_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_950)   --->   "%and_ln374_187 = and i1 %or_ln374_187, i1 %p_Result_1706"   --->   Operation 935 'and' 'and_ln374_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_950)   --->   "%zext_ln377_187 = zext i1 %and_ln374_187"   --->   Operation 936 'zext' 'zext_ln377_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 937 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_950 = add i16 %out_data_V_949, i16 %zext_ln377_187"   --->   Operation 937 'add' 'out_data_V_950' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 938 [1/1] (0.00ns)   --->   "%p_Result_1708 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_950, i32 15"   --->   Operation 938 'bitselect' 'p_Result_1708' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 939 [1/1] (0.00ns)   --->   "%p_Result_1709 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_566, i32 32"   --->   Operation 939 'bitselect' 'p_Result_1709' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_952)   --->   "%out_data_V_951 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_566, i32 16, i32 31"   --->   Operation 940 'partselect' 'out_data_V_951' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_952)   --->   "%p_Result_1453 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_566, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 941 'bitselect' 'p_Result_1453' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_952)   --->   "%p_Result_1710 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_566, i32 15"   --->   Operation 942 'bitselect' 'p_Result_1710' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 943 [1/1] (0.00ns)   --->   "%trunc_ln828_188 = trunc i33 %p_Val2_566"   --->   Operation 943 'trunc' 'trunc_ln828_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 944 [1/1] (0.66ns)   --->   "%r_188 = icmp_ne  i15 %trunc_ln828_188, i15 0"   --->   Operation 944 'icmp' 'r_188' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 945 [1/1] (0.00ns)   --->   "%p_Result_1711 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_566, i32 31"   --->   Operation 945 'bitselect' 'p_Result_1711' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_952)   --->   "%or_ln374_188 = or i1 %p_Result_1453, i1 %r_188"   --->   Operation 946 'or' 'or_ln374_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_952)   --->   "%and_ln374_188 = and i1 %or_ln374_188, i1 %p_Result_1710"   --->   Operation 947 'and' 'and_ln374_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_952)   --->   "%zext_ln377_188 = zext i1 %and_ln374_188"   --->   Operation 948 'zext' 'zext_ln377_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 949 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_952 = add i16 %out_data_V_951, i16 %zext_ln377_188"   --->   Operation 949 'add' 'out_data_V_952' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 950 [1/1] (0.00ns)   --->   "%p_Result_1712 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_952, i32 15"   --->   Operation 950 'bitselect' 'p_Result_1712' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 951 [1/1] (0.00ns)   --->   "%p_Result_1713 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_569, i32 32"   --->   Operation 951 'bitselect' 'p_Result_1713' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_954)   --->   "%out_data_V_953 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_569, i32 16, i32 31"   --->   Operation 952 'partselect' 'out_data_V_953' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_954)   --->   "%p_Result_1458 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_569, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 953 'bitselect' 'p_Result_1458' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_954)   --->   "%p_Result_1714 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_569, i32 15"   --->   Operation 954 'bitselect' 'p_Result_1714' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 955 [1/1] (0.00ns)   --->   "%trunc_ln828_189 = trunc i33 %p_Val2_569"   --->   Operation 955 'trunc' 'trunc_ln828_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 956 [1/1] (0.66ns)   --->   "%r_189 = icmp_ne  i15 %trunc_ln828_189, i15 0"   --->   Operation 956 'icmp' 'r_189' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 957 [1/1] (0.00ns)   --->   "%p_Result_1715 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_569, i32 31"   --->   Operation 957 'bitselect' 'p_Result_1715' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_954)   --->   "%or_ln374_189 = or i1 %p_Result_1458, i1 %r_189"   --->   Operation 958 'or' 'or_ln374_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_954)   --->   "%and_ln374_189 = and i1 %or_ln374_189, i1 %p_Result_1714"   --->   Operation 959 'and' 'and_ln374_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_954)   --->   "%zext_ln377_189 = zext i1 %and_ln374_189"   --->   Operation 960 'zext' 'zext_ln377_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 961 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_954 = add i16 %out_data_V_953, i16 %zext_ln377_189"   --->   Operation 961 'add' 'out_data_V_954' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 962 [1/1] (0.00ns)   --->   "%p_Result_1716 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_954, i32 15"   --->   Operation 962 'bitselect' 'p_Result_1716' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 963 [1/1] (0.00ns)   --->   "%p_Result_1717 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_572, i32 32"   --->   Operation 963 'bitselect' 'p_Result_1717' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_956)   --->   "%out_data_V_955 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_572, i32 16, i32 31"   --->   Operation 964 'partselect' 'out_data_V_955' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 965 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_956)   --->   "%p_Result_1463 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_572, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 965 'bitselect' 'p_Result_1463' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_956)   --->   "%p_Result_1718 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_572, i32 15"   --->   Operation 966 'bitselect' 'p_Result_1718' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 967 [1/1] (0.00ns)   --->   "%trunc_ln828_190 = trunc i33 %p_Val2_572"   --->   Operation 967 'trunc' 'trunc_ln828_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 968 [1/1] (0.66ns)   --->   "%r_190 = icmp_ne  i15 %trunc_ln828_190, i15 0"   --->   Operation 968 'icmp' 'r_190' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 969 [1/1] (0.00ns)   --->   "%p_Result_1719 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_572, i32 31"   --->   Operation 969 'bitselect' 'p_Result_1719' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_956)   --->   "%or_ln374_190 = or i1 %p_Result_1463, i1 %r_190"   --->   Operation 970 'or' 'or_ln374_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_956)   --->   "%and_ln374_190 = and i1 %or_ln374_190, i1 %p_Result_1718"   --->   Operation 971 'and' 'and_ln374_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_956)   --->   "%zext_ln377_190 = zext i1 %and_ln374_190"   --->   Operation 972 'zext' 'zext_ln377_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 973 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_956 = add i16 %out_data_V_955, i16 %zext_ln377_190"   --->   Operation 973 'add' 'out_data_V_956' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 974 [1/1] (0.00ns)   --->   "%p_Result_1720 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_956, i32 15"   --->   Operation 974 'bitselect' 'p_Result_1720' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2130 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:31]   --->   Operation 2130 'ret' 'ret_ln31' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 975 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_14" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:17]   --->   Operation 975 'specpipeline' 'specpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 976 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:16]   --->   Operation 976 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 977 [1/1] (0.12ns)   --->   "%xor_ln896 = xor i1 %p_Result_1468, i1 1"   --->   Operation 977 'xor' 'xor_ln896' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 978 [1/1] (0.12ns)   --->   "%carry_256 = and i1 %p_Result_1467, i1 %xor_ln896"   --->   Operation 978 'and' 'carry_256' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 979 [1/1] (0.12ns)   --->   "%Range1_all_zeros = xor i1 %p_Result_1465, i1 1"   --->   Operation 979 'xor' 'Range1_all_zeros' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%deleted_zeros = select i1 %carry_256, i1 %p_Result_1465, i1 %Range1_all_zeros"   --->   Operation 980 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 981 [1/1] (0.00ns) (grouped into LUT with out node and_ln896)   --->   "%deleted_ones = select i1 %carry_256, i1 %Range1_all_zeros, i1 %p_Result_1465"   --->   Operation 981 'select' 'deleted_ones' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node and_ln896)   --->   "%xor_ln891 = xor i1 %p_Result_1467, i1 1"   --->   Operation 982 'xor' 'xor_ln891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node and_ln896)   --->   "%or_ln891 = or i1 %p_Result_1468, i1 %xor_ln891"   --->   Operation 983 'or' 'or_ln891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%xor_ln895 = xor i1 %deleted_zeros, i1 1"   --->   Operation 984 'xor' 'xor_ln895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 985 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%or_ln895 = or i1 %p_Result_1468, i1 %xor_ln895"   --->   Operation 985 'or' 'or_ln895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 986 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow = and i1 %or_ln895, i1 %Range1_all_zeros"   --->   Operation 986 'and' 'overflow' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node and_ln896)   --->   "%xor_ln896_256 = xor i1 %deleted_ones, i1 1"   --->   Operation 987 'xor' 'xor_ln896_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node and_ln896)   --->   "%or_ln896 = or i1 %xor_ln896, i1 %xor_ln896_256"   --->   Operation 988 'or' 'or_ln896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 989 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896 = and i1 %or_ln891, i1 %or_ln896"   --->   Operation 989 'and' 'and_ln896' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node out_data_V)   --->   "%underflow = and i1 %and_ln896, i1 %p_Result_1465"   --->   Operation 990 'and' 'underflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node out_data_V)   --->   "%select_ln346_255 = select i1 %overflow, i16 32767, i16 32768"   --->   Operation 991 'select' 'select_ln346_255' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node out_data_V)   --->   "%or_ln346 = or i1 %overflow, i1 %underflow"   --->   Operation 992 'or' 'or_ln346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 993 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V = select i1 %or_ln346, i16 %select_ln346_255, i16 %out_data_V_830"   --->   Operation 993 'select' 'out_data_V' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 994 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_0, i16 %out_data_V" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 994 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 995 [1/1] (0.12ns)   --->   "%xor_ln896_257 = xor i1 %p_Result_1472, i1 1"   --->   Operation 995 'xor' 'xor_ln896_257' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 996 [1/1] (0.12ns)   --->   "%carry_258 = and i1 %p_Result_1471, i1 %xor_ln896_257"   --->   Operation 996 'and' 'carry_258' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 997 [1/1] (0.12ns)   --->   "%Range1_all_zeros_128 = xor i1 %p_Result_1469, i1 1"   --->   Operation 997 'xor' 'Range1_all_zeros_128' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node overflow_128)   --->   "%deleted_zeros_128 = select i1 %carry_258, i1 %p_Result_1469, i1 %Range1_all_zeros_128"   --->   Operation 998 'select' 'deleted_zeros_128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 999 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_257)   --->   "%deleted_ones_128 = select i1 %carry_258, i1 %Range1_all_zeros_128, i1 %p_Result_1469"   --->   Operation 999 'select' 'deleted_ones_128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_257)   --->   "%xor_ln891_128 = xor i1 %p_Result_1471, i1 1"   --->   Operation 1000 'xor' 'xor_ln891_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_257)   --->   "%or_ln891_128 = or i1 %p_Result_1472, i1 %xor_ln891_128"   --->   Operation 1001 'or' 'or_ln891_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node overflow_128)   --->   "%xor_ln895_128 = xor i1 %deleted_zeros_128, i1 1"   --->   Operation 1002 'xor' 'xor_ln895_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node overflow_128)   --->   "%or_ln895_128 = or i1 %p_Result_1472, i1 %xor_ln895_128"   --->   Operation 1003 'or' 'or_ln895_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1004 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_128 = and i1 %or_ln895_128, i1 %Range1_all_zeros_128"   --->   Operation 1004 'and' 'overflow_128' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_257)   --->   "%xor_ln896_258 = xor i1 %deleted_ones_128, i1 1"   --->   Operation 1005 'xor' 'xor_ln896_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_257)   --->   "%or_ln896_128 = or i1 %xor_ln896_257, i1 %xor_ln896_258"   --->   Operation 1006 'or' 'or_ln896_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1007 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_257 = and i1 %or_ln891_128, i1 %or_ln896_128"   --->   Operation 1007 'and' 'and_ln896_257' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_642)   --->   "%underflow_128 = and i1 %and_ln896_257, i1 %p_Result_1469"   --->   Operation 1008 'and' 'underflow_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_642)   --->   "%select_ln346 = select i1 %overflow_128, i16 32767, i16 32768"   --->   Operation 1009 'select' 'select_ln346' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_642)   --->   "%or_ln346_128 = or i1 %overflow_128, i1 %underflow_128"   --->   Operation 1010 'or' 'or_ln346_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1011 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_642 = select i1 %or_ln346_128, i16 %select_ln346, i16 %out_data_V_832"   --->   Operation 1011 'select' 'out_data_V_642' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1012 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_1, i16 %out_data_V_642" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1012 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1013 [1/1] (0.12ns)   --->   "%xor_ln896_259 = xor i1 %p_Result_1476, i1 1"   --->   Operation 1013 'xor' 'xor_ln896_259' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1014 [1/1] (0.12ns)   --->   "%carry_260 = and i1 %p_Result_1475, i1 %xor_ln896_259"   --->   Operation 1014 'and' 'carry_260' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1015 [1/1] (0.12ns)   --->   "%Range1_all_zeros_129 = xor i1 %p_Result_1473, i1 1"   --->   Operation 1015 'xor' 'Range1_all_zeros_129' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node overflow_129)   --->   "%deleted_zeros_129 = select i1 %carry_260, i1 %p_Result_1473, i1 %Range1_all_zeros_129"   --->   Operation 1016 'select' 'deleted_zeros_129' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_259)   --->   "%deleted_ones_129 = select i1 %carry_260, i1 %Range1_all_zeros_129, i1 %p_Result_1473"   --->   Operation 1017 'select' 'deleted_ones_129' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_259)   --->   "%xor_ln891_129 = xor i1 %p_Result_1475, i1 1"   --->   Operation 1018 'xor' 'xor_ln891_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_259)   --->   "%or_ln891_129 = or i1 %p_Result_1476, i1 %xor_ln891_129"   --->   Operation 1019 'or' 'or_ln891_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node overflow_129)   --->   "%xor_ln895_129 = xor i1 %deleted_zeros_129, i1 1"   --->   Operation 1020 'xor' 'xor_ln895_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node overflow_129)   --->   "%or_ln895_129 = or i1 %p_Result_1476, i1 %xor_ln895_129"   --->   Operation 1021 'or' 'or_ln895_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1022 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_129 = and i1 %or_ln895_129, i1 %Range1_all_zeros_129"   --->   Operation 1022 'and' 'overflow_129' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1023 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_259)   --->   "%xor_ln896_260 = xor i1 %deleted_ones_129, i1 1"   --->   Operation 1023 'xor' 'xor_ln896_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_259)   --->   "%or_ln896_129 = or i1 %xor_ln896_259, i1 %xor_ln896_260"   --->   Operation 1024 'or' 'or_ln896_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1025 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_259 = and i1 %or_ln891_129, i1 %or_ln896_129"   --->   Operation 1025 'and' 'and_ln896_259' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_645)   --->   "%underflow_129 = and i1 %and_ln896_259, i1 %p_Result_1473"   --->   Operation 1026 'and' 'underflow_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_645)   --->   "%select_ln346_256 = select i1 %overflow_129, i16 32767, i16 32768"   --->   Operation 1027 'select' 'select_ln346_256' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_645)   --->   "%or_ln346_129 = or i1 %overflow_129, i1 %underflow_129"   --->   Operation 1028 'or' 'or_ln346_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1029 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_645 = select i1 %or_ln346_129, i16 %select_ln346_256, i16 %out_data_V_834"   --->   Operation 1029 'select' 'out_data_V_645' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1030 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_2, i16 %out_data_V_645" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1030 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1031 [1/1] (0.12ns)   --->   "%xor_ln896_261 = xor i1 %p_Result_1480, i1 1"   --->   Operation 1031 'xor' 'xor_ln896_261' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1032 [1/1] (0.12ns)   --->   "%carry_262 = and i1 %p_Result_1479, i1 %xor_ln896_261"   --->   Operation 1032 'and' 'carry_262' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1033 [1/1] (0.12ns)   --->   "%Range1_all_zeros_130 = xor i1 %p_Result_1477, i1 1"   --->   Operation 1033 'xor' 'Range1_all_zeros_130' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node overflow_130)   --->   "%deleted_zeros_130 = select i1 %carry_262, i1 %p_Result_1477, i1 %Range1_all_zeros_130"   --->   Operation 1034 'select' 'deleted_zeros_130' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_261)   --->   "%deleted_ones_130 = select i1 %carry_262, i1 %Range1_all_zeros_130, i1 %p_Result_1477"   --->   Operation 1035 'select' 'deleted_ones_130' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_261)   --->   "%xor_ln891_130 = xor i1 %p_Result_1479, i1 1"   --->   Operation 1036 'xor' 'xor_ln891_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_261)   --->   "%or_ln891_130 = or i1 %p_Result_1480, i1 %xor_ln891_130"   --->   Operation 1037 'or' 'or_ln891_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node overflow_130)   --->   "%xor_ln895_130 = xor i1 %deleted_zeros_130, i1 1"   --->   Operation 1038 'xor' 'xor_ln895_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node overflow_130)   --->   "%or_ln895_130 = or i1 %p_Result_1480, i1 %xor_ln895_130"   --->   Operation 1039 'or' 'or_ln895_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1040 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_130 = and i1 %or_ln895_130, i1 %Range1_all_zeros_130"   --->   Operation 1040 'and' 'overflow_130' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_261)   --->   "%xor_ln896_262 = xor i1 %deleted_ones_130, i1 1"   --->   Operation 1041 'xor' 'xor_ln896_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_261)   --->   "%or_ln896_130 = or i1 %xor_ln896_261, i1 %xor_ln896_262"   --->   Operation 1042 'or' 'or_ln896_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1043 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_261 = and i1 %or_ln891_130, i1 %or_ln896_130"   --->   Operation 1043 'and' 'and_ln896_261' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_648)   --->   "%underflow_130 = and i1 %and_ln896_261, i1 %p_Result_1477"   --->   Operation 1044 'and' 'underflow_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_648)   --->   "%select_ln346_257 = select i1 %overflow_130, i16 32767, i16 32768"   --->   Operation 1045 'select' 'select_ln346_257' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_648)   --->   "%or_ln346_130 = or i1 %overflow_130, i1 %underflow_130"   --->   Operation 1046 'or' 'or_ln346_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1047 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_648 = select i1 %or_ln346_130, i16 %select_ln346_257, i16 %out_data_V_836"   --->   Operation 1047 'select' 'out_data_V_648' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1048 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_3, i16 %out_data_V_648" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1048 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1049 [1/1] (0.12ns)   --->   "%xor_ln896_263 = xor i1 %p_Result_1484, i1 1"   --->   Operation 1049 'xor' 'xor_ln896_263' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1050 [1/1] (0.12ns)   --->   "%carry_264 = and i1 %p_Result_1483, i1 %xor_ln896_263"   --->   Operation 1050 'and' 'carry_264' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1051 [1/1] (0.12ns)   --->   "%Range1_all_zeros_131 = xor i1 %p_Result_1481, i1 1"   --->   Operation 1051 'xor' 'Range1_all_zeros_131' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node overflow_131)   --->   "%deleted_zeros_131 = select i1 %carry_264, i1 %p_Result_1481, i1 %Range1_all_zeros_131"   --->   Operation 1052 'select' 'deleted_zeros_131' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_263)   --->   "%deleted_ones_131 = select i1 %carry_264, i1 %Range1_all_zeros_131, i1 %p_Result_1481"   --->   Operation 1053 'select' 'deleted_ones_131' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_263)   --->   "%xor_ln891_131 = xor i1 %p_Result_1483, i1 1"   --->   Operation 1054 'xor' 'xor_ln891_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_263)   --->   "%or_ln891_131 = or i1 %p_Result_1484, i1 %xor_ln891_131"   --->   Operation 1055 'or' 'or_ln891_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node overflow_131)   --->   "%xor_ln895_131 = xor i1 %deleted_zeros_131, i1 1"   --->   Operation 1056 'xor' 'xor_ln895_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node overflow_131)   --->   "%or_ln895_131 = or i1 %p_Result_1484, i1 %xor_ln895_131"   --->   Operation 1057 'or' 'or_ln895_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1058 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_131 = and i1 %or_ln895_131, i1 %Range1_all_zeros_131"   --->   Operation 1058 'and' 'overflow_131' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1059 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_263)   --->   "%xor_ln896_264 = xor i1 %deleted_ones_131, i1 1"   --->   Operation 1059 'xor' 'xor_ln896_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_263)   --->   "%or_ln896_131 = or i1 %xor_ln896_263, i1 %xor_ln896_264"   --->   Operation 1060 'or' 'or_ln896_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1061 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_263 = and i1 %or_ln891_131, i1 %or_ln896_131"   --->   Operation 1061 'and' 'and_ln896_263' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_651)   --->   "%underflow_131 = and i1 %and_ln896_263, i1 %p_Result_1481"   --->   Operation 1062 'and' 'underflow_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_651)   --->   "%select_ln346_258 = select i1 %overflow_131, i16 32767, i16 32768"   --->   Operation 1063 'select' 'select_ln346_258' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_651)   --->   "%or_ln346_131 = or i1 %overflow_131, i1 %underflow_131"   --->   Operation 1064 'or' 'or_ln346_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1065 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_651 = select i1 %or_ln346_131, i16 %select_ln346_258, i16 %out_data_V_838"   --->   Operation 1065 'select' 'out_data_V_651' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1066 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_4, i16 %out_data_V_651" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1066 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1067 [1/1] (0.12ns)   --->   "%xor_ln896_265 = xor i1 %p_Result_1488, i1 1"   --->   Operation 1067 'xor' 'xor_ln896_265' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1068 [1/1] (0.12ns)   --->   "%carry_266 = and i1 %p_Result_1487, i1 %xor_ln896_265"   --->   Operation 1068 'and' 'carry_266' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1069 [1/1] (0.12ns)   --->   "%Range1_all_zeros_132 = xor i1 %p_Result_1485, i1 1"   --->   Operation 1069 'xor' 'Range1_all_zeros_132' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node overflow_132)   --->   "%deleted_zeros_132 = select i1 %carry_266, i1 %p_Result_1485, i1 %Range1_all_zeros_132"   --->   Operation 1070 'select' 'deleted_zeros_132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_265)   --->   "%deleted_ones_132 = select i1 %carry_266, i1 %Range1_all_zeros_132, i1 %p_Result_1485"   --->   Operation 1071 'select' 'deleted_ones_132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_265)   --->   "%xor_ln891_132 = xor i1 %p_Result_1487, i1 1"   --->   Operation 1072 'xor' 'xor_ln891_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_265)   --->   "%or_ln891_132 = or i1 %p_Result_1488, i1 %xor_ln891_132"   --->   Operation 1073 'or' 'or_ln891_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node overflow_132)   --->   "%xor_ln895_132 = xor i1 %deleted_zeros_132, i1 1"   --->   Operation 1074 'xor' 'xor_ln895_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node overflow_132)   --->   "%or_ln895_132 = or i1 %p_Result_1488, i1 %xor_ln895_132"   --->   Operation 1075 'or' 'or_ln895_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1076 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_132 = and i1 %or_ln895_132, i1 %Range1_all_zeros_132"   --->   Operation 1076 'and' 'overflow_132' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_265)   --->   "%xor_ln896_266 = xor i1 %deleted_ones_132, i1 1"   --->   Operation 1077 'xor' 'xor_ln896_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_265)   --->   "%or_ln896_132 = or i1 %xor_ln896_265, i1 %xor_ln896_266"   --->   Operation 1078 'or' 'or_ln896_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1079 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_265 = and i1 %or_ln891_132, i1 %or_ln896_132"   --->   Operation 1079 'and' 'and_ln896_265' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_654)   --->   "%underflow_132 = and i1 %and_ln896_265, i1 %p_Result_1485"   --->   Operation 1080 'and' 'underflow_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_654)   --->   "%select_ln346_259 = select i1 %overflow_132, i16 32767, i16 32768"   --->   Operation 1081 'select' 'select_ln346_259' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_654)   --->   "%or_ln346_132 = or i1 %overflow_132, i1 %underflow_132"   --->   Operation 1082 'or' 'or_ln346_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1083 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_654 = select i1 %or_ln346_132, i16 %select_ln346_259, i16 %out_data_V_840"   --->   Operation 1083 'select' 'out_data_V_654' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1084 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_5, i16 %out_data_V_654" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1084 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1085 [1/1] (0.12ns)   --->   "%xor_ln896_267 = xor i1 %p_Result_1492, i1 1"   --->   Operation 1085 'xor' 'xor_ln896_267' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1086 [1/1] (0.12ns)   --->   "%carry_268 = and i1 %p_Result_1491, i1 %xor_ln896_267"   --->   Operation 1086 'and' 'carry_268' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1087 [1/1] (0.12ns)   --->   "%Range1_all_zeros_133 = xor i1 %p_Result_1489, i1 1"   --->   Operation 1087 'xor' 'Range1_all_zeros_133' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node overflow_133)   --->   "%deleted_zeros_133 = select i1 %carry_268, i1 %p_Result_1489, i1 %Range1_all_zeros_133"   --->   Operation 1088 'select' 'deleted_zeros_133' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_267)   --->   "%deleted_ones_133 = select i1 %carry_268, i1 %Range1_all_zeros_133, i1 %p_Result_1489"   --->   Operation 1089 'select' 'deleted_ones_133' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_267)   --->   "%xor_ln891_133 = xor i1 %p_Result_1491, i1 1"   --->   Operation 1090 'xor' 'xor_ln891_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_267)   --->   "%or_ln891_133 = or i1 %p_Result_1492, i1 %xor_ln891_133"   --->   Operation 1091 'or' 'or_ln891_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node overflow_133)   --->   "%xor_ln895_133 = xor i1 %deleted_zeros_133, i1 1"   --->   Operation 1092 'xor' 'xor_ln895_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node overflow_133)   --->   "%or_ln895_133 = or i1 %p_Result_1492, i1 %xor_ln895_133"   --->   Operation 1093 'or' 'or_ln895_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1094 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_133 = and i1 %or_ln895_133, i1 %Range1_all_zeros_133"   --->   Operation 1094 'and' 'overflow_133' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_267)   --->   "%xor_ln896_268 = xor i1 %deleted_ones_133, i1 1"   --->   Operation 1095 'xor' 'xor_ln896_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_267)   --->   "%or_ln896_133 = or i1 %xor_ln896_267, i1 %xor_ln896_268"   --->   Operation 1096 'or' 'or_ln896_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1097 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_267 = and i1 %or_ln891_133, i1 %or_ln896_133"   --->   Operation 1097 'and' 'and_ln896_267' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_657)   --->   "%underflow_133 = and i1 %and_ln896_267, i1 %p_Result_1489"   --->   Operation 1098 'and' 'underflow_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_657)   --->   "%select_ln346_260 = select i1 %overflow_133, i16 32767, i16 32768"   --->   Operation 1099 'select' 'select_ln346_260' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_657)   --->   "%or_ln346_133 = or i1 %overflow_133, i1 %underflow_133"   --->   Operation 1100 'or' 'or_ln346_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1101 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_657 = select i1 %or_ln346_133, i16 %select_ln346_260, i16 %out_data_V_842"   --->   Operation 1101 'select' 'out_data_V_657' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1102 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_6, i16 %out_data_V_657" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1102 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1103 [1/1] (0.12ns)   --->   "%xor_ln896_269 = xor i1 %p_Result_1496, i1 1"   --->   Operation 1103 'xor' 'xor_ln896_269' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1104 [1/1] (0.12ns)   --->   "%carry_270 = and i1 %p_Result_1495, i1 %xor_ln896_269"   --->   Operation 1104 'and' 'carry_270' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1105 [1/1] (0.12ns)   --->   "%Range1_all_zeros_134 = xor i1 %p_Result_1493, i1 1"   --->   Operation 1105 'xor' 'Range1_all_zeros_134' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node overflow_134)   --->   "%deleted_zeros_134 = select i1 %carry_270, i1 %p_Result_1493, i1 %Range1_all_zeros_134"   --->   Operation 1106 'select' 'deleted_zeros_134' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_269)   --->   "%deleted_ones_134 = select i1 %carry_270, i1 %Range1_all_zeros_134, i1 %p_Result_1493"   --->   Operation 1107 'select' 'deleted_ones_134' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_269)   --->   "%xor_ln891_134 = xor i1 %p_Result_1495, i1 1"   --->   Operation 1108 'xor' 'xor_ln891_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_269)   --->   "%or_ln891_134 = or i1 %p_Result_1496, i1 %xor_ln891_134"   --->   Operation 1109 'or' 'or_ln891_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node overflow_134)   --->   "%xor_ln895_134 = xor i1 %deleted_zeros_134, i1 1"   --->   Operation 1110 'xor' 'xor_ln895_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1111 [1/1] (0.00ns) (grouped into LUT with out node overflow_134)   --->   "%or_ln895_134 = or i1 %p_Result_1496, i1 %xor_ln895_134"   --->   Operation 1111 'or' 'or_ln895_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1112 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_134 = and i1 %or_ln895_134, i1 %Range1_all_zeros_134"   --->   Operation 1112 'and' 'overflow_134' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_269)   --->   "%xor_ln896_270 = xor i1 %deleted_ones_134, i1 1"   --->   Operation 1113 'xor' 'xor_ln896_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_269)   --->   "%or_ln896_134 = or i1 %xor_ln896_269, i1 %xor_ln896_270"   --->   Operation 1114 'or' 'or_ln896_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1115 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_269 = and i1 %or_ln891_134, i1 %or_ln896_134"   --->   Operation 1115 'and' 'and_ln896_269' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_660)   --->   "%underflow_134 = and i1 %and_ln896_269, i1 %p_Result_1493"   --->   Operation 1116 'and' 'underflow_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_660)   --->   "%select_ln346_261 = select i1 %overflow_134, i16 32767, i16 32768"   --->   Operation 1117 'select' 'select_ln346_261' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_660)   --->   "%or_ln346_134 = or i1 %overflow_134, i1 %underflow_134"   --->   Operation 1118 'or' 'or_ln346_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1119 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_660 = select i1 %or_ln346_134, i16 %select_ln346_261, i16 %out_data_V_844"   --->   Operation 1119 'select' 'out_data_V_660' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1120 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_7, i16 %out_data_V_660" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1120 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1121 [1/1] (0.12ns)   --->   "%xor_ln896_271 = xor i1 %p_Result_1500, i1 1"   --->   Operation 1121 'xor' 'xor_ln896_271' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1122 [1/1] (0.12ns)   --->   "%carry_272 = and i1 %p_Result_1499, i1 %xor_ln896_271"   --->   Operation 1122 'and' 'carry_272' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1123 [1/1] (0.12ns)   --->   "%Range1_all_zeros_135 = xor i1 %p_Result_1497, i1 1"   --->   Operation 1123 'xor' 'Range1_all_zeros_135' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node overflow_135)   --->   "%deleted_zeros_135 = select i1 %carry_272, i1 %p_Result_1497, i1 %Range1_all_zeros_135"   --->   Operation 1124 'select' 'deleted_zeros_135' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_271)   --->   "%deleted_ones_135 = select i1 %carry_272, i1 %Range1_all_zeros_135, i1 %p_Result_1497"   --->   Operation 1125 'select' 'deleted_ones_135' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_271)   --->   "%xor_ln891_135 = xor i1 %p_Result_1499, i1 1"   --->   Operation 1126 'xor' 'xor_ln891_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_271)   --->   "%or_ln891_135 = or i1 %p_Result_1500, i1 %xor_ln891_135"   --->   Operation 1127 'or' 'or_ln891_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node overflow_135)   --->   "%xor_ln895_135 = xor i1 %deleted_zeros_135, i1 1"   --->   Operation 1128 'xor' 'xor_ln895_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node overflow_135)   --->   "%or_ln895_135 = or i1 %p_Result_1500, i1 %xor_ln895_135"   --->   Operation 1129 'or' 'or_ln895_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1130 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_135 = and i1 %or_ln895_135, i1 %Range1_all_zeros_135"   --->   Operation 1130 'and' 'overflow_135' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1131 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_271)   --->   "%xor_ln896_272 = xor i1 %deleted_ones_135, i1 1"   --->   Operation 1131 'xor' 'xor_ln896_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_271)   --->   "%or_ln896_135 = or i1 %xor_ln896_271, i1 %xor_ln896_272"   --->   Operation 1132 'or' 'or_ln896_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1133 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_271 = and i1 %or_ln891_135, i1 %or_ln896_135"   --->   Operation 1133 'and' 'and_ln896_271' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1134 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_663)   --->   "%underflow_135 = and i1 %and_ln896_271, i1 %p_Result_1497"   --->   Operation 1134 'and' 'underflow_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_663)   --->   "%select_ln346_262 = select i1 %overflow_135, i16 32767, i16 32768"   --->   Operation 1135 'select' 'select_ln346_262' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_663)   --->   "%or_ln346_135 = or i1 %overflow_135, i1 %underflow_135"   --->   Operation 1136 'or' 'or_ln346_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1137 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_663 = select i1 %or_ln346_135, i16 %select_ln346_262, i16 %out_data_V_846"   --->   Operation 1137 'select' 'out_data_V_663' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1138 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_8, i16 %out_data_V_663" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1138 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1139 [1/1] (0.12ns)   --->   "%xor_ln896_273 = xor i1 %p_Result_1504, i1 1"   --->   Operation 1139 'xor' 'xor_ln896_273' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1140 [1/1] (0.12ns)   --->   "%carry_274 = and i1 %p_Result_1503, i1 %xor_ln896_273"   --->   Operation 1140 'and' 'carry_274' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1141 [1/1] (0.12ns)   --->   "%Range1_all_zeros_136 = xor i1 %p_Result_1501, i1 1"   --->   Operation 1141 'xor' 'Range1_all_zeros_136' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node overflow_136)   --->   "%deleted_zeros_136 = select i1 %carry_274, i1 %p_Result_1501, i1 %Range1_all_zeros_136"   --->   Operation 1142 'select' 'deleted_zeros_136' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1143 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_273)   --->   "%deleted_ones_136 = select i1 %carry_274, i1 %Range1_all_zeros_136, i1 %p_Result_1501"   --->   Operation 1143 'select' 'deleted_ones_136' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_273)   --->   "%xor_ln891_136 = xor i1 %p_Result_1503, i1 1"   --->   Operation 1144 'xor' 'xor_ln891_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_273)   --->   "%or_ln891_136 = or i1 %p_Result_1504, i1 %xor_ln891_136"   --->   Operation 1145 'or' 'or_ln891_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node overflow_136)   --->   "%xor_ln895_136 = xor i1 %deleted_zeros_136, i1 1"   --->   Operation 1146 'xor' 'xor_ln895_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node overflow_136)   --->   "%or_ln895_136 = or i1 %p_Result_1504, i1 %xor_ln895_136"   --->   Operation 1147 'or' 'or_ln895_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1148 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_136 = and i1 %or_ln895_136, i1 %Range1_all_zeros_136"   --->   Operation 1148 'and' 'overflow_136' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_273)   --->   "%xor_ln896_274 = xor i1 %deleted_ones_136, i1 1"   --->   Operation 1149 'xor' 'xor_ln896_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_273)   --->   "%or_ln896_136 = or i1 %xor_ln896_273, i1 %xor_ln896_274"   --->   Operation 1150 'or' 'or_ln896_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1151 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_273 = and i1 %or_ln891_136, i1 %or_ln896_136"   --->   Operation 1151 'and' 'and_ln896_273' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_666)   --->   "%underflow_136 = and i1 %and_ln896_273, i1 %p_Result_1501"   --->   Operation 1152 'and' 'underflow_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_666)   --->   "%select_ln346_263 = select i1 %overflow_136, i16 32767, i16 32768"   --->   Operation 1153 'select' 'select_ln346_263' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_666)   --->   "%or_ln346_136 = or i1 %overflow_136, i1 %underflow_136"   --->   Operation 1154 'or' 'or_ln346_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1155 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_666 = select i1 %or_ln346_136, i16 %select_ln346_263, i16 %out_data_V_848"   --->   Operation 1155 'select' 'out_data_V_666' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1156 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_9, i16 %out_data_V_666" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1156 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1157 [1/1] (0.12ns)   --->   "%xor_ln896_275 = xor i1 %p_Result_1508, i1 1"   --->   Operation 1157 'xor' 'xor_ln896_275' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1158 [1/1] (0.12ns)   --->   "%carry_276 = and i1 %p_Result_1507, i1 %xor_ln896_275"   --->   Operation 1158 'and' 'carry_276' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1159 [1/1] (0.12ns)   --->   "%Range1_all_zeros_137 = xor i1 %p_Result_1505, i1 1"   --->   Operation 1159 'xor' 'Range1_all_zeros_137' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node overflow_137)   --->   "%deleted_zeros_137 = select i1 %carry_276, i1 %p_Result_1505, i1 %Range1_all_zeros_137"   --->   Operation 1160 'select' 'deleted_zeros_137' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_275)   --->   "%deleted_ones_137 = select i1 %carry_276, i1 %Range1_all_zeros_137, i1 %p_Result_1505"   --->   Operation 1161 'select' 'deleted_ones_137' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_275)   --->   "%xor_ln891_137 = xor i1 %p_Result_1507, i1 1"   --->   Operation 1162 'xor' 'xor_ln891_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_275)   --->   "%or_ln891_137 = or i1 %p_Result_1508, i1 %xor_ln891_137"   --->   Operation 1163 'or' 'or_ln891_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node overflow_137)   --->   "%xor_ln895_137 = xor i1 %deleted_zeros_137, i1 1"   --->   Operation 1164 'xor' 'xor_ln895_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node overflow_137)   --->   "%or_ln895_137 = or i1 %p_Result_1508, i1 %xor_ln895_137"   --->   Operation 1165 'or' 'or_ln895_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1166 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_137 = and i1 %or_ln895_137, i1 %Range1_all_zeros_137"   --->   Operation 1166 'and' 'overflow_137' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_275)   --->   "%xor_ln896_276 = xor i1 %deleted_ones_137, i1 1"   --->   Operation 1167 'xor' 'xor_ln896_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_275)   --->   "%or_ln896_137 = or i1 %xor_ln896_275, i1 %xor_ln896_276"   --->   Operation 1168 'or' 'or_ln896_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1169 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_275 = and i1 %or_ln891_137, i1 %or_ln896_137"   --->   Operation 1169 'and' 'and_ln896_275' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1170 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_669)   --->   "%underflow_137 = and i1 %and_ln896_275, i1 %p_Result_1505"   --->   Operation 1170 'and' 'underflow_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_669)   --->   "%select_ln346_264 = select i1 %overflow_137, i16 32767, i16 32768"   --->   Operation 1171 'select' 'select_ln346_264' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_669)   --->   "%or_ln346_137 = or i1 %overflow_137, i1 %underflow_137"   --->   Operation 1172 'or' 'or_ln346_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1173 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_669 = select i1 %or_ln346_137, i16 %select_ln346_264, i16 %out_data_V_850"   --->   Operation 1173 'select' 'out_data_V_669' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1174 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_10, i16 %out_data_V_669" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1174 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1175 [1/1] (0.12ns)   --->   "%xor_ln896_277 = xor i1 %p_Result_1512, i1 1"   --->   Operation 1175 'xor' 'xor_ln896_277' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1176 [1/1] (0.12ns)   --->   "%carry_278 = and i1 %p_Result_1511, i1 %xor_ln896_277"   --->   Operation 1176 'and' 'carry_278' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1177 [1/1] (0.12ns)   --->   "%Range1_all_zeros_138 = xor i1 %p_Result_1509, i1 1"   --->   Operation 1177 'xor' 'Range1_all_zeros_138' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node overflow_138)   --->   "%deleted_zeros_138 = select i1 %carry_278, i1 %p_Result_1509, i1 %Range1_all_zeros_138"   --->   Operation 1178 'select' 'deleted_zeros_138' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1179 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_277)   --->   "%deleted_ones_138 = select i1 %carry_278, i1 %Range1_all_zeros_138, i1 %p_Result_1509"   --->   Operation 1179 'select' 'deleted_ones_138' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_277)   --->   "%xor_ln891_138 = xor i1 %p_Result_1511, i1 1"   --->   Operation 1180 'xor' 'xor_ln891_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_277)   --->   "%or_ln891_138 = or i1 %p_Result_1512, i1 %xor_ln891_138"   --->   Operation 1181 'or' 'or_ln891_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node overflow_138)   --->   "%xor_ln895_138 = xor i1 %deleted_zeros_138, i1 1"   --->   Operation 1182 'xor' 'xor_ln895_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1183 [1/1] (0.00ns) (grouped into LUT with out node overflow_138)   --->   "%or_ln895_138 = or i1 %p_Result_1512, i1 %xor_ln895_138"   --->   Operation 1183 'or' 'or_ln895_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1184 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_138 = and i1 %or_ln895_138, i1 %Range1_all_zeros_138"   --->   Operation 1184 'and' 'overflow_138' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_277)   --->   "%xor_ln896_278 = xor i1 %deleted_ones_138, i1 1"   --->   Operation 1185 'xor' 'xor_ln896_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_277)   --->   "%or_ln896_138 = or i1 %xor_ln896_277, i1 %xor_ln896_278"   --->   Operation 1186 'or' 'or_ln896_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1187 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_277 = and i1 %or_ln891_138, i1 %or_ln896_138"   --->   Operation 1187 'and' 'and_ln896_277' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_672)   --->   "%underflow_138 = and i1 %and_ln896_277, i1 %p_Result_1509"   --->   Operation 1188 'and' 'underflow_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_672)   --->   "%select_ln346_265 = select i1 %overflow_138, i16 32767, i16 32768"   --->   Operation 1189 'select' 'select_ln346_265' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_672)   --->   "%or_ln346_138 = or i1 %overflow_138, i1 %underflow_138"   --->   Operation 1190 'or' 'or_ln346_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1191 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_672 = select i1 %or_ln346_138, i16 %select_ln346_265, i16 %out_data_V_852"   --->   Operation 1191 'select' 'out_data_V_672' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1192 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_11, i16 %out_data_V_672" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1192 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1193 [1/1] (0.12ns)   --->   "%xor_ln896_279 = xor i1 %p_Result_1516, i1 1"   --->   Operation 1193 'xor' 'xor_ln896_279' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1194 [1/1] (0.12ns)   --->   "%carry_280 = and i1 %p_Result_1515, i1 %xor_ln896_279"   --->   Operation 1194 'and' 'carry_280' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1195 [1/1] (0.12ns)   --->   "%Range1_all_zeros_139 = xor i1 %p_Result_1513, i1 1"   --->   Operation 1195 'xor' 'Range1_all_zeros_139' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node overflow_139)   --->   "%deleted_zeros_139 = select i1 %carry_280, i1 %p_Result_1513, i1 %Range1_all_zeros_139"   --->   Operation 1196 'select' 'deleted_zeros_139' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_279)   --->   "%deleted_ones_139 = select i1 %carry_280, i1 %Range1_all_zeros_139, i1 %p_Result_1513"   --->   Operation 1197 'select' 'deleted_ones_139' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_279)   --->   "%xor_ln891_139 = xor i1 %p_Result_1515, i1 1"   --->   Operation 1198 'xor' 'xor_ln891_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1199 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_279)   --->   "%or_ln891_139 = or i1 %p_Result_1516, i1 %xor_ln891_139"   --->   Operation 1199 'or' 'or_ln891_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node overflow_139)   --->   "%xor_ln895_139 = xor i1 %deleted_zeros_139, i1 1"   --->   Operation 1200 'xor' 'xor_ln895_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node overflow_139)   --->   "%or_ln895_139 = or i1 %p_Result_1516, i1 %xor_ln895_139"   --->   Operation 1201 'or' 'or_ln895_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1202 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_139 = and i1 %or_ln895_139, i1 %Range1_all_zeros_139"   --->   Operation 1202 'and' 'overflow_139' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1203 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_279)   --->   "%xor_ln896_280 = xor i1 %deleted_ones_139, i1 1"   --->   Operation 1203 'xor' 'xor_ln896_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1204 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_279)   --->   "%or_ln896_139 = or i1 %xor_ln896_279, i1 %xor_ln896_280"   --->   Operation 1204 'or' 'or_ln896_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1205 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_279 = and i1 %or_ln891_139, i1 %or_ln896_139"   --->   Operation 1205 'and' 'and_ln896_279' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_675)   --->   "%underflow_139 = and i1 %and_ln896_279, i1 %p_Result_1513"   --->   Operation 1206 'and' 'underflow_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_675)   --->   "%select_ln346_266 = select i1 %overflow_139, i16 32767, i16 32768"   --->   Operation 1207 'select' 'select_ln346_266' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_675)   --->   "%or_ln346_139 = or i1 %overflow_139, i1 %underflow_139"   --->   Operation 1208 'or' 'or_ln346_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1209 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_675 = select i1 %or_ln346_139, i16 %select_ln346_266, i16 %out_data_V_854"   --->   Operation 1209 'select' 'out_data_V_675' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1210 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_12, i16 %out_data_V_675" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1210 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1211 [1/1] (0.12ns)   --->   "%xor_ln896_281 = xor i1 %p_Result_1520, i1 1"   --->   Operation 1211 'xor' 'xor_ln896_281' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1212 [1/1] (0.12ns)   --->   "%carry_282 = and i1 %p_Result_1519, i1 %xor_ln896_281"   --->   Operation 1212 'and' 'carry_282' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1213 [1/1] (0.12ns)   --->   "%Range1_all_zeros_140 = xor i1 %p_Result_1517, i1 1"   --->   Operation 1213 'xor' 'Range1_all_zeros_140' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1214 [1/1] (0.00ns) (grouped into LUT with out node overflow_140)   --->   "%deleted_zeros_140 = select i1 %carry_282, i1 %p_Result_1517, i1 %Range1_all_zeros_140"   --->   Operation 1214 'select' 'deleted_zeros_140' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1215 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_281)   --->   "%deleted_ones_140 = select i1 %carry_282, i1 %Range1_all_zeros_140, i1 %p_Result_1517"   --->   Operation 1215 'select' 'deleted_ones_140' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1216 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_281)   --->   "%xor_ln891_140 = xor i1 %p_Result_1519, i1 1"   --->   Operation 1216 'xor' 'xor_ln891_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1217 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_281)   --->   "%or_ln891_140 = or i1 %p_Result_1520, i1 %xor_ln891_140"   --->   Operation 1217 'or' 'or_ln891_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node overflow_140)   --->   "%xor_ln895_140 = xor i1 %deleted_zeros_140, i1 1"   --->   Operation 1218 'xor' 'xor_ln895_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1219 [1/1] (0.00ns) (grouped into LUT with out node overflow_140)   --->   "%or_ln895_140 = or i1 %p_Result_1520, i1 %xor_ln895_140"   --->   Operation 1219 'or' 'or_ln895_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1220 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_140 = and i1 %or_ln895_140, i1 %Range1_all_zeros_140"   --->   Operation 1220 'and' 'overflow_140' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_281)   --->   "%xor_ln896_282 = xor i1 %deleted_ones_140, i1 1"   --->   Operation 1221 'xor' 'xor_ln896_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_281)   --->   "%or_ln896_140 = or i1 %xor_ln896_281, i1 %xor_ln896_282"   --->   Operation 1222 'or' 'or_ln896_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1223 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_281 = and i1 %or_ln891_140, i1 %or_ln896_140"   --->   Operation 1223 'and' 'and_ln896_281' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1224 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_678)   --->   "%underflow_140 = and i1 %and_ln896_281, i1 %p_Result_1517"   --->   Operation 1224 'and' 'underflow_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_678)   --->   "%select_ln346_267 = select i1 %overflow_140, i16 32767, i16 32768"   --->   Operation 1225 'select' 'select_ln346_267' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_678)   --->   "%or_ln346_140 = or i1 %overflow_140, i1 %underflow_140"   --->   Operation 1226 'or' 'or_ln346_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1227 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_678 = select i1 %or_ln346_140, i16 %select_ln346_267, i16 %out_data_V_856"   --->   Operation 1227 'select' 'out_data_V_678' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1228 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_13, i16 %out_data_V_678" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1228 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1229 [1/1] (0.12ns)   --->   "%xor_ln896_283 = xor i1 %p_Result_1524, i1 1"   --->   Operation 1229 'xor' 'xor_ln896_283' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1230 [1/1] (0.12ns)   --->   "%carry_284 = and i1 %p_Result_1523, i1 %xor_ln896_283"   --->   Operation 1230 'and' 'carry_284' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1231 [1/1] (0.12ns)   --->   "%Range1_all_zeros_141 = xor i1 %p_Result_1521, i1 1"   --->   Operation 1231 'xor' 'Range1_all_zeros_141' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node overflow_141)   --->   "%deleted_zeros_141 = select i1 %carry_284, i1 %p_Result_1521, i1 %Range1_all_zeros_141"   --->   Operation 1232 'select' 'deleted_zeros_141' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1233 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_283)   --->   "%deleted_ones_141 = select i1 %carry_284, i1 %Range1_all_zeros_141, i1 %p_Result_1521"   --->   Operation 1233 'select' 'deleted_ones_141' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_283)   --->   "%xor_ln891_141 = xor i1 %p_Result_1523, i1 1"   --->   Operation 1234 'xor' 'xor_ln891_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_283)   --->   "%or_ln891_141 = or i1 %p_Result_1524, i1 %xor_ln891_141"   --->   Operation 1235 'or' 'or_ln891_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node overflow_141)   --->   "%xor_ln895_141 = xor i1 %deleted_zeros_141, i1 1"   --->   Operation 1236 'xor' 'xor_ln895_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node overflow_141)   --->   "%or_ln895_141 = or i1 %p_Result_1524, i1 %xor_ln895_141"   --->   Operation 1237 'or' 'or_ln895_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1238 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_141 = and i1 %or_ln895_141, i1 %Range1_all_zeros_141"   --->   Operation 1238 'and' 'overflow_141' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_283)   --->   "%xor_ln896_284 = xor i1 %deleted_ones_141, i1 1"   --->   Operation 1239 'xor' 'xor_ln896_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_283)   --->   "%or_ln896_141 = or i1 %xor_ln896_283, i1 %xor_ln896_284"   --->   Operation 1240 'or' 'or_ln896_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1241 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_283 = and i1 %or_ln891_141, i1 %or_ln896_141"   --->   Operation 1241 'and' 'and_ln896_283' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_681)   --->   "%underflow_141 = and i1 %and_ln896_283, i1 %p_Result_1521"   --->   Operation 1242 'and' 'underflow_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_681)   --->   "%select_ln346_268 = select i1 %overflow_141, i16 32767, i16 32768"   --->   Operation 1243 'select' 'select_ln346_268' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_681)   --->   "%or_ln346_141 = or i1 %overflow_141, i1 %underflow_141"   --->   Operation 1244 'or' 'or_ln346_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1245 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_681 = select i1 %or_ln346_141, i16 %select_ln346_268, i16 %out_data_V_858"   --->   Operation 1245 'select' 'out_data_V_681' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1246 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_14, i16 %out_data_V_681" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1246 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1247 [1/1] (0.12ns)   --->   "%xor_ln896_285 = xor i1 %p_Result_1528, i1 1"   --->   Operation 1247 'xor' 'xor_ln896_285' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1248 [1/1] (0.12ns)   --->   "%carry_286 = and i1 %p_Result_1527, i1 %xor_ln896_285"   --->   Operation 1248 'and' 'carry_286' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1249 [1/1] (0.12ns)   --->   "%Range1_all_zeros_142 = xor i1 %p_Result_1525, i1 1"   --->   Operation 1249 'xor' 'Range1_all_zeros_142' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node overflow_142)   --->   "%deleted_zeros_142 = select i1 %carry_286, i1 %p_Result_1525, i1 %Range1_all_zeros_142"   --->   Operation 1250 'select' 'deleted_zeros_142' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_285)   --->   "%deleted_ones_142 = select i1 %carry_286, i1 %Range1_all_zeros_142, i1 %p_Result_1525"   --->   Operation 1251 'select' 'deleted_ones_142' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_285)   --->   "%xor_ln891_142 = xor i1 %p_Result_1527, i1 1"   --->   Operation 1252 'xor' 'xor_ln891_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1253 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_285)   --->   "%or_ln891_142 = or i1 %p_Result_1528, i1 %xor_ln891_142"   --->   Operation 1253 'or' 'or_ln891_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1254 [1/1] (0.00ns) (grouped into LUT with out node overflow_142)   --->   "%xor_ln895_142 = xor i1 %deleted_zeros_142, i1 1"   --->   Operation 1254 'xor' 'xor_ln895_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1255 [1/1] (0.00ns) (grouped into LUT with out node overflow_142)   --->   "%or_ln895_142 = or i1 %p_Result_1528, i1 %xor_ln895_142"   --->   Operation 1255 'or' 'or_ln895_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1256 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_142 = and i1 %or_ln895_142, i1 %Range1_all_zeros_142"   --->   Operation 1256 'and' 'overflow_142' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_285)   --->   "%xor_ln896_286 = xor i1 %deleted_ones_142, i1 1"   --->   Operation 1257 'xor' 'xor_ln896_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_285)   --->   "%or_ln896_142 = or i1 %xor_ln896_285, i1 %xor_ln896_286"   --->   Operation 1258 'or' 'or_ln896_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1259 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_285 = and i1 %or_ln891_142, i1 %or_ln896_142"   --->   Operation 1259 'and' 'and_ln896_285' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1260 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_684)   --->   "%underflow_142 = and i1 %and_ln896_285, i1 %p_Result_1525"   --->   Operation 1260 'and' 'underflow_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1261 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_684)   --->   "%select_ln346_269 = select i1 %overflow_142, i16 32767, i16 32768"   --->   Operation 1261 'select' 'select_ln346_269' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_684)   --->   "%or_ln346_142 = or i1 %overflow_142, i1 %underflow_142"   --->   Operation 1262 'or' 'or_ln346_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1263 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_684 = select i1 %or_ln346_142, i16 %select_ln346_269, i16 %out_data_V_860"   --->   Operation 1263 'select' 'out_data_V_684' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1264 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_15, i16 %out_data_V_684" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1264 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1265 [1/1] (0.12ns)   --->   "%xor_ln896_287 = xor i1 %p_Result_1532, i1 1"   --->   Operation 1265 'xor' 'xor_ln896_287' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1266 [1/1] (0.12ns)   --->   "%carry_288 = and i1 %p_Result_1531, i1 %xor_ln896_287"   --->   Operation 1266 'and' 'carry_288' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1267 [1/1] (0.12ns)   --->   "%Range1_all_zeros_143 = xor i1 %p_Result_1529, i1 1"   --->   Operation 1267 'xor' 'Range1_all_zeros_143' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node overflow_143)   --->   "%deleted_zeros_143 = select i1 %carry_288, i1 %p_Result_1529, i1 %Range1_all_zeros_143"   --->   Operation 1268 'select' 'deleted_zeros_143' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1269 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_287)   --->   "%deleted_ones_143 = select i1 %carry_288, i1 %Range1_all_zeros_143, i1 %p_Result_1529"   --->   Operation 1269 'select' 'deleted_ones_143' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_287)   --->   "%xor_ln891_143 = xor i1 %p_Result_1531, i1 1"   --->   Operation 1270 'xor' 'xor_ln891_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1271 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_287)   --->   "%or_ln891_143 = or i1 %p_Result_1532, i1 %xor_ln891_143"   --->   Operation 1271 'or' 'or_ln891_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1272 [1/1] (0.00ns) (grouped into LUT with out node overflow_143)   --->   "%xor_ln895_143 = xor i1 %deleted_zeros_143, i1 1"   --->   Operation 1272 'xor' 'xor_ln895_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1273 [1/1] (0.00ns) (grouped into LUT with out node overflow_143)   --->   "%or_ln895_143 = or i1 %p_Result_1532, i1 %xor_ln895_143"   --->   Operation 1273 'or' 'or_ln895_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1274 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_143 = and i1 %or_ln895_143, i1 %Range1_all_zeros_143"   --->   Operation 1274 'and' 'overflow_143' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_287)   --->   "%xor_ln896_288 = xor i1 %deleted_ones_143, i1 1"   --->   Operation 1275 'xor' 'xor_ln896_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1276 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_287)   --->   "%or_ln896_143 = or i1 %xor_ln896_287, i1 %xor_ln896_288"   --->   Operation 1276 'or' 'or_ln896_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1277 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_287 = and i1 %or_ln891_143, i1 %or_ln896_143"   --->   Operation 1277 'and' 'and_ln896_287' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_687)   --->   "%underflow_143 = and i1 %and_ln896_287, i1 %p_Result_1529"   --->   Operation 1278 'and' 'underflow_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_687)   --->   "%select_ln346_270 = select i1 %overflow_143, i16 32767, i16 32768"   --->   Operation 1279 'select' 'select_ln346_270' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_687)   --->   "%or_ln346_143 = or i1 %overflow_143, i1 %underflow_143"   --->   Operation 1280 'or' 'or_ln346_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1281 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_687 = select i1 %or_ln346_143, i16 %select_ln346_270, i16 %out_data_V_862"   --->   Operation 1281 'select' 'out_data_V_687' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1282 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_16, i16 %out_data_V_687" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1282 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1283 [1/1] (0.12ns)   --->   "%xor_ln896_289 = xor i1 %p_Result_1536, i1 1"   --->   Operation 1283 'xor' 'xor_ln896_289' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1284 [1/1] (0.12ns)   --->   "%carry_290 = and i1 %p_Result_1535, i1 %xor_ln896_289"   --->   Operation 1284 'and' 'carry_290' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1285 [1/1] (0.12ns)   --->   "%Range1_all_zeros_144 = xor i1 %p_Result_1533, i1 1"   --->   Operation 1285 'xor' 'Range1_all_zeros_144' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1286 [1/1] (0.00ns) (grouped into LUT with out node overflow_144)   --->   "%deleted_zeros_144 = select i1 %carry_290, i1 %p_Result_1533, i1 %Range1_all_zeros_144"   --->   Operation 1286 'select' 'deleted_zeros_144' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1287 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_289)   --->   "%deleted_ones_144 = select i1 %carry_290, i1 %Range1_all_zeros_144, i1 %p_Result_1533"   --->   Operation 1287 'select' 'deleted_ones_144' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_289)   --->   "%xor_ln891_144 = xor i1 %p_Result_1535, i1 1"   --->   Operation 1288 'xor' 'xor_ln891_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1289 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_289)   --->   "%or_ln891_144 = or i1 %p_Result_1536, i1 %xor_ln891_144"   --->   Operation 1289 'or' 'or_ln891_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1290 [1/1] (0.00ns) (grouped into LUT with out node overflow_144)   --->   "%xor_ln895_144 = xor i1 %deleted_zeros_144, i1 1"   --->   Operation 1290 'xor' 'xor_ln895_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node overflow_144)   --->   "%or_ln895_144 = or i1 %p_Result_1536, i1 %xor_ln895_144"   --->   Operation 1291 'or' 'or_ln895_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1292 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_144 = and i1 %or_ln895_144, i1 %Range1_all_zeros_144"   --->   Operation 1292 'and' 'overflow_144' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_289)   --->   "%xor_ln896_290 = xor i1 %deleted_ones_144, i1 1"   --->   Operation 1293 'xor' 'xor_ln896_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_289)   --->   "%or_ln896_144 = or i1 %xor_ln896_289, i1 %xor_ln896_290"   --->   Operation 1294 'or' 'or_ln896_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1295 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_289 = and i1 %or_ln891_144, i1 %or_ln896_144"   --->   Operation 1295 'and' 'and_ln896_289' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_690)   --->   "%underflow_144 = and i1 %and_ln896_289, i1 %p_Result_1533"   --->   Operation 1296 'and' 'underflow_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_690)   --->   "%select_ln346_271 = select i1 %overflow_144, i16 32767, i16 32768"   --->   Operation 1297 'select' 'select_ln346_271' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_690)   --->   "%or_ln346_144 = or i1 %overflow_144, i1 %underflow_144"   --->   Operation 1298 'or' 'or_ln346_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1299 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_690 = select i1 %or_ln346_144, i16 %select_ln346_271, i16 %out_data_V_864"   --->   Operation 1299 'select' 'out_data_V_690' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1300 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_17, i16 %out_data_V_690" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1300 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1301 [1/1] (0.12ns)   --->   "%xor_ln896_291 = xor i1 %p_Result_1540, i1 1"   --->   Operation 1301 'xor' 'xor_ln896_291' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1302 [1/1] (0.12ns)   --->   "%carry_292 = and i1 %p_Result_1539, i1 %xor_ln896_291"   --->   Operation 1302 'and' 'carry_292' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1303 [1/1] (0.12ns)   --->   "%Range1_all_zeros_145 = xor i1 %p_Result_1537, i1 1"   --->   Operation 1303 'xor' 'Range1_all_zeros_145' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node overflow_145)   --->   "%deleted_zeros_145 = select i1 %carry_292, i1 %p_Result_1537, i1 %Range1_all_zeros_145"   --->   Operation 1304 'select' 'deleted_zeros_145' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_291)   --->   "%deleted_ones_145 = select i1 %carry_292, i1 %Range1_all_zeros_145, i1 %p_Result_1537"   --->   Operation 1305 'select' 'deleted_ones_145' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_291)   --->   "%xor_ln891_145 = xor i1 %p_Result_1539, i1 1"   --->   Operation 1306 'xor' 'xor_ln891_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1307 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_291)   --->   "%or_ln891_145 = or i1 %p_Result_1540, i1 %xor_ln891_145"   --->   Operation 1307 'or' 'or_ln891_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1308 [1/1] (0.00ns) (grouped into LUT with out node overflow_145)   --->   "%xor_ln895_145 = xor i1 %deleted_zeros_145, i1 1"   --->   Operation 1308 'xor' 'xor_ln895_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node overflow_145)   --->   "%or_ln895_145 = or i1 %p_Result_1540, i1 %xor_ln895_145"   --->   Operation 1309 'or' 'or_ln895_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1310 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_145 = and i1 %or_ln895_145, i1 %Range1_all_zeros_145"   --->   Operation 1310 'and' 'overflow_145' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_291)   --->   "%xor_ln896_292 = xor i1 %deleted_ones_145, i1 1"   --->   Operation 1311 'xor' 'xor_ln896_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_291)   --->   "%or_ln896_145 = or i1 %xor_ln896_291, i1 %xor_ln896_292"   --->   Operation 1312 'or' 'or_ln896_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1313 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_291 = and i1 %or_ln891_145, i1 %or_ln896_145"   --->   Operation 1313 'and' 'and_ln896_291' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1314 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_693)   --->   "%underflow_145 = and i1 %and_ln896_291, i1 %p_Result_1537"   --->   Operation 1314 'and' 'underflow_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_693)   --->   "%select_ln346_272 = select i1 %overflow_145, i16 32767, i16 32768"   --->   Operation 1315 'select' 'select_ln346_272' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1316 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_693)   --->   "%or_ln346_145 = or i1 %overflow_145, i1 %underflow_145"   --->   Operation 1316 'or' 'or_ln346_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1317 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_693 = select i1 %or_ln346_145, i16 %select_ln346_272, i16 %out_data_V_866"   --->   Operation 1317 'select' 'out_data_V_693' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1318 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_18, i16 %out_data_V_693" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1318 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1319 [1/1] (0.12ns)   --->   "%xor_ln896_293 = xor i1 %p_Result_1544, i1 1"   --->   Operation 1319 'xor' 'xor_ln896_293' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1320 [1/1] (0.12ns)   --->   "%carry_294 = and i1 %p_Result_1543, i1 %xor_ln896_293"   --->   Operation 1320 'and' 'carry_294' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1321 [1/1] (0.12ns)   --->   "%Range1_all_zeros_146 = xor i1 %p_Result_1541, i1 1"   --->   Operation 1321 'xor' 'Range1_all_zeros_146' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1322 [1/1] (0.00ns) (grouped into LUT with out node overflow_146)   --->   "%deleted_zeros_146 = select i1 %carry_294, i1 %p_Result_1541, i1 %Range1_all_zeros_146"   --->   Operation 1322 'select' 'deleted_zeros_146' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1323 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_293)   --->   "%deleted_ones_146 = select i1 %carry_294, i1 %Range1_all_zeros_146, i1 %p_Result_1541"   --->   Operation 1323 'select' 'deleted_ones_146' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1324 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_293)   --->   "%xor_ln891_146 = xor i1 %p_Result_1543, i1 1"   --->   Operation 1324 'xor' 'xor_ln891_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1325 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_293)   --->   "%or_ln891_146 = or i1 %p_Result_1544, i1 %xor_ln891_146"   --->   Operation 1325 'or' 'or_ln891_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1326 [1/1] (0.00ns) (grouped into LUT with out node overflow_146)   --->   "%xor_ln895_146 = xor i1 %deleted_zeros_146, i1 1"   --->   Operation 1326 'xor' 'xor_ln895_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1327 [1/1] (0.00ns) (grouped into LUT with out node overflow_146)   --->   "%or_ln895_146 = or i1 %p_Result_1544, i1 %xor_ln895_146"   --->   Operation 1327 'or' 'or_ln895_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1328 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_146 = and i1 %or_ln895_146, i1 %Range1_all_zeros_146"   --->   Operation 1328 'and' 'overflow_146' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1329 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_293)   --->   "%xor_ln896_294 = xor i1 %deleted_ones_146, i1 1"   --->   Operation 1329 'xor' 'xor_ln896_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_293)   --->   "%or_ln896_146 = or i1 %xor_ln896_293, i1 %xor_ln896_294"   --->   Operation 1330 'or' 'or_ln896_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1331 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_293 = and i1 %or_ln891_146, i1 %or_ln896_146"   --->   Operation 1331 'and' 'and_ln896_293' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_696)   --->   "%underflow_146 = and i1 %and_ln896_293, i1 %p_Result_1541"   --->   Operation 1332 'and' 'underflow_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1333 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_696)   --->   "%select_ln346_273 = select i1 %overflow_146, i16 32767, i16 32768"   --->   Operation 1333 'select' 'select_ln346_273' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_696)   --->   "%or_ln346_146 = or i1 %overflow_146, i1 %underflow_146"   --->   Operation 1334 'or' 'or_ln346_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1335 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_696 = select i1 %or_ln346_146, i16 %select_ln346_273, i16 %out_data_V_868"   --->   Operation 1335 'select' 'out_data_V_696' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1336 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_19, i16 %out_data_V_696" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1336 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1337 [1/1] (0.12ns)   --->   "%xor_ln896_295 = xor i1 %p_Result_1548, i1 1"   --->   Operation 1337 'xor' 'xor_ln896_295' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1338 [1/1] (0.12ns)   --->   "%carry_296 = and i1 %p_Result_1547, i1 %xor_ln896_295"   --->   Operation 1338 'and' 'carry_296' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1339 [1/1] (0.12ns)   --->   "%Range1_all_zeros_147 = xor i1 %p_Result_1545, i1 1"   --->   Operation 1339 'xor' 'Range1_all_zeros_147' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node overflow_147)   --->   "%deleted_zeros_147 = select i1 %carry_296, i1 %p_Result_1545, i1 %Range1_all_zeros_147"   --->   Operation 1340 'select' 'deleted_zeros_147' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_295)   --->   "%deleted_ones_147 = select i1 %carry_296, i1 %Range1_all_zeros_147, i1 %p_Result_1545"   --->   Operation 1341 'select' 'deleted_ones_147' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1342 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_295)   --->   "%xor_ln891_147 = xor i1 %p_Result_1547, i1 1"   --->   Operation 1342 'xor' 'xor_ln891_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1343 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_295)   --->   "%or_ln891_147 = or i1 %p_Result_1548, i1 %xor_ln891_147"   --->   Operation 1343 'or' 'or_ln891_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1344 [1/1] (0.00ns) (grouped into LUT with out node overflow_147)   --->   "%xor_ln895_147 = xor i1 %deleted_zeros_147, i1 1"   --->   Operation 1344 'xor' 'xor_ln895_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1345 [1/1] (0.00ns) (grouped into LUT with out node overflow_147)   --->   "%or_ln895_147 = or i1 %p_Result_1548, i1 %xor_ln895_147"   --->   Operation 1345 'or' 'or_ln895_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1346 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_147 = and i1 %or_ln895_147, i1 %Range1_all_zeros_147"   --->   Operation 1346 'and' 'overflow_147' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_295)   --->   "%xor_ln896_296 = xor i1 %deleted_ones_147, i1 1"   --->   Operation 1347 'xor' 'xor_ln896_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1348 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_295)   --->   "%or_ln896_147 = or i1 %xor_ln896_295, i1 %xor_ln896_296"   --->   Operation 1348 'or' 'or_ln896_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1349 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_295 = and i1 %or_ln891_147, i1 %or_ln896_147"   --->   Operation 1349 'and' 'and_ln896_295' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_699)   --->   "%underflow_147 = and i1 %and_ln896_295, i1 %p_Result_1545"   --->   Operation 1350 'and' 'underflow_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1351 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_699)   --->   "%select_ln346_274 = select i1 %overflow_147, i16 32767, i16 32768"   --->   Operation 1351 'select' 'select_ln346_274' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1352 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_699)   --->   "%or_ln346_147 = or i1 %overflow_147, i1 %underflow_147"   --->   Operation 1352 'or' 'or_ln346_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1353 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_699 = select i1 %or_ln346_147, i16 %select_ln346_274, i16 %out_data_V_870"   --->   Operation 1353 'select' 'out_data_V_699' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1354 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_20, i16 %out_data_V_699" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1354 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1355 [1/1] (0.12ns)   --->   "%xor_ln896_297 = xor i1 %p_Result_1552, i1 1"   --->   Operation 1355 'xor' 'xor_ln896_297' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1356 [1/1] (0.12ns)   --->   "%carry_298 = and i1 %p_Result_1551, i1 %xor_ln896_297"   --->   Operation 1356 'and' 'carry_298' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1357 [1/1] (0.12ns)   --->   "%Range1_all_zeros_148 = xor i1 %p_Result_1549, i1 1"   --->   Operation 1357 'xor' 'Range1_all_zeros_148' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node overflow_148)   --->   "%deleted_zeros_148 = select i1 %carry_298, i1 %p_Result_1549, i1 %Range1_all_zeros_148"   --->   Operation 1358 'select' 'deleted_zeros_148' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_297)   --->   "%deleted_ones_148 = select i1 %carry_298, i1 %Range1_all_zeros_148, i1 %p_Result_1549"   --->   Operation 1359 'select' 'deleted_ones_148' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1360 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_297)   --->   "%xor_ln891_148 = xor i1 %p_Result_1551, i1 1"   --->   Operation 1360 'xor' 'xor_ln891_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1361 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_297)   --->   "%or_ln891_148 = or i1 %p_Result_1552, i1 %xor_ln891_148"   --->   Operation 1361 'or' 'or_ln891_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1362 [1/1] (0.00ns) (grouped into LUT with out node overflow_148)   --->   "%xor_ln895_148 = xor i1 %deleted_zeros_148, i1 1"   --->   Operation 1362 'xor' 'xor_ln895_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1363 [1/1] (0.00ns) (grouped into LUT with out node overflow_148)   --->   "%or_ln895_148 = or i1 %p_Result_1552, i1 %xor_ln895_148"   --->   Operation 1363 'or' 'or_ln895_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1364 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_148 = and i1 %or_ln895_148, i1 %Range1_all_zeros_148"   --->   Operation 1364 'and' 'overflow_148' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1365 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_297)   --->   "%xor_ln896_298 = xor i1 %deleted_ones_148, i1 1"   --->   Operation 1365 'xor' 'xor_ln896_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1366 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_297)   --->   "%or_ln896_148 = or i1 %xor_ln896_297, i1 %xor_ln896_298"   --->   Operation 1366 'or' 'or_ln896_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1367 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_297 = and i1 %or_ln891_148, i1 %or_ln896_148"   --->   Operation 1367 'and' 'and_ln896_297' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1368 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_702)   --->   "%underflow_148 = and i1 %and_ln896_297, i1 %p_Result_1549"   --->   Operation 1368 'and' 'underflow_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1369 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_702)   --->   "%select_ln346_275 = select i1 %overflow_148, i16 32767, i16 32768"   --->   Operation 1369 'select' 'select_ln346_275' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1370 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_702)   --->   "%or_ln346_148 = or i1 %overflow_148, i1 %underflow_148"   --->   Operation 1370 'or' 'or_ln346_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1371 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_702 = select i1 %or_ln346_148, i16 %select_ln346_275, i16 %out_data_V_872"   --->   Operation 1371 'select' 'out_data_V_702' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1372 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_21, i16 %out_data_V_702" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1372 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1373 [1/1] (0.12ns)   --->   "%xor_ln896_299 = xor i1 %p_Result_1556, i1 1"   --->   Operation 1373 'xor' 'xor_ln896_299' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1374 [1/1] (0.12ns)   --->   "%carry_300 = and i1 %p_Result_1555, i1 %xor_ln896_299"   --->   Operation 1374 'and' 'carry_300' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1375 [1/1] (0.12ns)   --->   "%Range1_all_zeros_149 = xor i1 %p_Result_1553, i1 1"   --->   Operation 1375 'xor' 'Range1_all_zeros_149' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node overflow_149)   --->   "%deleted_zeros_149 = select i1 %carry_300, i1 %p_Result_1553, i1 %Range1_all_zeros_149"   --->   Operation 1376 'select' 'deleted_zeros_149' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1377 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_299)   --->   "%deleted_ones_149 = select i1 %carry_300, i1 %Range1_all_zeros_149, i1 %p_Result_1553"   --->   Operation 1377 'select' 'deleted_ones_149' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1378 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_299)   --->   "%xor_ln891_149 = xor i1 %p_Result_1555, i1 1"   --->   Operation 1378 'xor' 'xor_ln891_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_299)   --->   "%or_ln891_149 = or i1 %p_Result_1556, i1 %xor_ln891_149"   --->   Operation 1379 'or' 'or_ln891_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node overflow_149)   --->   "%xor_ln895_149 = xor i1 %deleted_zeros_149, i1 1"   --->   Operation 1380 'xor' 'xor_ln895_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node overflow_149)   --->   "%or_ln895_149 = or i1 %p_Result_1556, i1 %xor_ln895_149"   --->   Operation 1381 'or' 'or_ln895_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1382 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_149 = and i1 %or_ln895_149, i1 %Range1_all_zeros_149"   --->   Operation 1382 'and' 'overflow_149' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_299)   --->   "%xor_ln896_300 = xor i1 %deleted_ones_149, i1 1"   --->   Operation 1383 'xor' 'xor_ln896_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_299)   --->   "%or_ln896_149 = or i1 %xor_ln896_299, i1 %xor_ln896_300"   --->   Operation 1384 'or' 'or_ln896_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1385 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_299 = and i1 %or_ln891_149, i1 %or_ln896_149"   --->   Operation 1385 'and' 'and_ln896_299' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_705)   --->   "%underflow_149 = and i1 %and_ln896_299, i1 %p_Result_1553"   --->   Operation 1386 'and' 'underflow_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1387 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_705)   --->   "%select_ln346_276 = select i1 %overflow_149, i16 32767, i16 32768"   --->   Operation 1387 'select' 'select_ln346_276' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1388 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_705)   --->   "%or_ln346_149 = or i1 %overflow_149, i1 %underflow_149"   --->   Operation 1388 'or' 'or_ln346_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1389 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_705 = select i1 %or_ln346_149, i16 %select_ln346_276, i16 %out_data_V_874"   --->   Operation 1389 'select' 'out_data_V_705' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1390 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_22, i16 %out_data_V_705" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1390 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1391 [1/1] (0.12ns)   --->   "%xor_ln896_301 = xor i1 %p_Result_1560, i1 1"   --->   Operation 1391 'xor' 'xor_ln896_301' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1392 [1/1] (0.12ns)   --->   "%carry_302 = and i1 %p_Result_1559, i1 %xor_ln896_301"   --->   Operation 1392 'and' 'carry_302' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1393 [1/1] (0.12ns)   --->   "%Range1_all_zeros_150 = xor i1 %p_Result_1557, i1 1"   --->   Operation 1393 'xor' 'Range1_all_zeros_150' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1394 [1/1] (0.00ns) (grouped into LUT with out node overflow_150)   --->   "%deleted_zeros_150 = select i1 %carry_302, i1 %p_Result_1557, i1 %Range1_all_zeros_150"   --->   Operation 1394 'select' 'deleted_zeros_150' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_301)   --->   "%deleted_ones_150 = select i1 %carry_302, i1 %Range1_all_zeros_150, i1 %p_Result_1557"   --->   Operation 1395 'select' 'deleted_ones_150' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1396 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_301)   --->   "%xor_ln891_150 = xor i1 %p_Result_1559, i1 1"   --->   Operation 1396 'xor' 'xor_ln891_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_301)   --->   "%or_ln891_150 = or i1 %p_Result_1560, i1 %xor_ln891_150"   --->   Operation 1397 'or' 'or_ln891_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1398 [1/1] (0.00ns) (grouped into LUT with out node overflow_150)   --->   "%xor_ln895_150 = xor i1 %deleted_zeros_150, i1 1"   --->   Operation 1398 'xor' 'xor_ln895_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1399 [1/1] (0.00ns) (grouped into LUT with out node overflow_150)   --->   "%or_ln895_150 = or i1 %p_Result_1560, i1 %xor_ln895_150"   --->   Operation 1399 'or' 'or_ln895_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1400 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_150 = and i1 %or_ln895_150, i1 %Range1_all_zeros_150"   --->   Operation 1400 'and' 'overflow_150' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1401 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_301)   --->   "%xor_ln896_302 = xor i1 %deleted_ones_150, i1 1"   --->   Operation 1401 'xor' 'xor_ln896_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1402 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_301)   --->   "%or_ln896_150 = or i1 %xor_ln896_301, i1 %xor_ln896_302"   --->   Operation 1402 'or' 'or_ln896_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1403 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_301 = and i1 %or_ln891_150, i1 %or_ln896_150"   --->   Operation 1403 'and' 'and_ln896_301' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1404 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_708)   --->   "%underflow_150 = and i1 %and_ln896_301, i1 %p_Result_1557"   --->   Operation 1404 'and' 'underflow_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_708)   --->   "%select_ln346_277 = select i1 %overflow_150, i16 32767, i16 32768"   --->   Operation 1405 'select' 'select_ln346_277' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_708)   --->   "%or_ln346_150 = or i1 %overflow_150, i1 %underflow_150"   --->   Operation 1406 'or' 'or_ln346_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1407 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_708 = select i1 %or_ln346_150, i16 %select_ln346_277, i16 %out_data_V_876"   --->   Operation 1407 'select' 'out_data_V_708' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1408 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_23, i16 %out_data_V_708" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1408 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1409 [1/1] (0.12ns)   --->   "%xor_ln896_303 = xor i1 %p_Result_1564, i1 1"   --->   Operation 1409 'xor' 'xor_ln896_303' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1410 [1/1] (0.12ns)   --->   "%carry_304 = and i1 %p_Result_1563, i1 %xor_ln896_303"   --->   Operation 1410 'and' 'carry_304' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1411 [1/1] (0.12ns)   --->   "%Range1_all_zeros_151 = xor i1 %p_Result_1561, i1 1"   --->   Operation 1411 'xor' 'Range1_all_zeros_151' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1412 [1/1] (0.00ns) (grouped into LUT with out node overflow_151)   --->   "%deleted_zeros_151 = select i1 %carry_304, i1 %p_Result_1561, i1 %Range1_all_zeros_151"   --->   Operation 1412 'select' 'deleted_zeros_151' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1413 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_303)   --->   "%deleted_ones_151 = select i1 %carry_304, i1 %Range1_all_zeros_151, i1 %p_Result_1561"   --->   Operation 1413 'select' 'deleted_ones_151' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1414 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_303)   --->   "%xor_ln891_151 = xor i1 %p_Result_1563, i1 1"   --->   Operation 1414 'xor' 'xor_ln891_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1415 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_303)   --->   "%or_ln891_151 = or i1 %p_Result_1564, i1 %xor_ln891_151"   --->   Operation 1415 'or' 'or_ln891_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node overflow_151)   --->   "%xor_ln895_151 = xor i1 %deleted_zeros_151, i1 1"   --->   Operation 1416 'xor' 'xor_ln895_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1417 [1/1] (0.00ns) (grouped into LUT with out node overflow_151)   --->   "%or_ln895_151 = or i1 %p_Result_1564, i1 %xor_ln895_151"   --->   Operation 1417 'or' 'or_ln895_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1418 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_151 = and i1 %or_ln895_151, i1 %Range1_all_zeros_151"   --->   Operation 1418 'and' 'overflow_151' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1419 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_303)   --->   "%xor_ln896_304 = xor i1 %deleted_ones_151, i1 1"   --->   Operation 1419 'xor' 'xor_ln896_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_303)   --->   "%or_ln896_151 = or i1 %xor_ln896_303, i1 %xor_ln896_304"   --->   Operation 1420 'or' 'or_ln896_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1421 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_303 = and i1 %or_ln891_151, i1 %or_ln896_151"   --->   Operation 1421 'and' 'and_ln896_303' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1422 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_711)   --->   "%underflow_151 = and i1 %and_ln896_303, i1 %p_Result_1561"   --->   Operation 1422 'and' 'underflow_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1423 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_711)   --->   "%select_ln346_278 = select i1 %overflow_151, i16 32767, i16 32768"   --->   Operation 1423 'select' 'select_ln346_278' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1424 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_711)   --->   "%or_ln346_151 = or i1 %overflow_151, i1 %underflow_151"   --->   Operation 1424 'or' 'or_ln346_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1425 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_711 = select i1 %or_ln346_151, i16 %select_ln346_278, i16 %out_data_V_878"   --->   Operation 1425 'select' 'out_data_V_711' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1426 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_24, i16 %out_data_V_711" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1426 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1427 [1/1] (0.12ns)   --->   "%xor_ln896_305 = xor i1 %p_Result_1568, i1 1"   --->   Operation 1427 'xor' 'xor_ln896_305' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1428 [1/1] (0.12ns)   --->   "%carry_306 = and i1 %p_Result_1567, i1 %xor_ln896_305"   --->   Operation 1428 'and' 'carry_306' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1429 [1/1] (0.12ns)   --->   "%Range1_all_zeros_152 = xor i1 %p_Result_1565, i1 1"   --->   Operation 1429 'xor' 'Range1_all_zeros_152' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1430 [1/1] (0.00ns) (grouped into LUT with out node overflow_152)   --->   "%deleted_zeros_152 = select i1 %carry_306, i1 %p_Result_1565, i1 %Range1_all_zeros_152"   --->   Operation 1430 'select' 'deleted_zeros_152' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1431 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_305)   --->   "%deleted_ones_152 = select i1 %carry_306, i1 %Range1_all_zeros_152, i1 %p_Result_1565"   --->   Operation 1431 'select' 'deleted_ones_152' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1432 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_305)   --->   "%xor_ln891_152 = xor i1 %p_Result_1567, i1 1"   --->   Operation 1432 'xor' 'xor_ln891_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_305)   --->   "%or_ln891_152 = or i1 %p_Result_1568, i1 %xor_ln891_152"   --->   Operation 1433 'or' 'or_ln891_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1434 [1/1] (0.00ns) (grouped into LUT with out node overflow_152)   --->   "%xor_ln895_152 = xor i1 %deleted_zeros_152, i1 1"   --->   Operation 1434 'xor' 'xor_ln895_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1435 [1/1] (0.00ns) (grouped into LUT with out node overflow_152)   --->   "%or_ln895_152 = or i1 %p_Result_1568, i1 %xor_ln895_152"   --->   Operation 1435 'or' 'or_ln895_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1436 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_152 = and i1 %or_ln895_152, i1 %Range1_all_zeros_152"   --->   Operation 1436 'and' 'overflow_152' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1437 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_305)   --->   "%xor_ln896_306 = xor i1 %deleted_ones_152, i1 1"   --->   Operation 1437 'xor' 'xor_ln896_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1438 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_305)   --->   "%or_ln896_152 = or i1 %xor_ln896_305, i1 %xor_ln896_306"   --->   Operation 1438 'or' 'or_ln896_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1439 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_305 = and i1 %or_ln891_152, i1 %or_ln896_152"   --->   Operation 1439 'and' 'and_ln896_305' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1440 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_714)   --->   "%underflow_152 = and i1 %and_ln896_305, i1 %p_Result_1565"   --->   Operation 1440 'and' 'underflow_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1441 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_714)   --->   "%select_ln346_279 = select i1 %overflow_152, i16 32767, i16 32768"   --->   Operation 1441 'select' 'select_ln346_279' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1442 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_714)   --->   "%or_ln346_152 = or i1 %overflow_152, i1 %underflow_152"   --->   Operation 1442 'or' 'or_ln346_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1443 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_714 = select i1 %or_ln346_152, i16 %select_ln346_279, i16 %out_data_V_880"   --->   Operation 1443 'select' 'out_data_V_714' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1444 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_25, i16 %out_data_V_714" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1444 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1445 [1/1] (0.12ns)   --->   "%xor_ln896_307 = xor i1 %p_Result_1572, i1 1"   --->   Operation 1445 'xor' 'xor_ln896_307' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1446 [1/1] (0.12ns)   --->   "%carry_308 = and i1 %p_Result_1571, i1 %xor_ln896_307"   --->   Operation 1446 'and' 'carry_308' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1447 [1/1] (0.12ns)   --->   "%Range1_all_zeros_153 = xor i1 %p_Result_1569, i1 1"   --->   Operation 1447 'xor' 'Range1_all_zeros_153' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1448 [1/1] (0.00ns) (grouped into LUT with out node overflow_153)   --->   "%deleted_zeros_153 = select i1 %carry_308, i1 %p_Result_1569, i1 %Range1_all_zeros_153"   --->   Operation 1448 'select' 'deleted_zeros_153' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1449 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_307)   --->   "%deleted_ones_153 = select i1 %carry_308, i1 %Range1_all_zeros_153, i1 %p_Result_1569"   --->   Operation 1449 'select' 'deleted_ones_153' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1450 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_307)   --->   "%xor_ln891_153 = xor i1 %p_Result_1571, i1 1"   --->   Operation 1450 'xor' 'xor_ln891_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1451 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_307)   --->   "%or_ln891_153 = or i1 %p_Result_1572, i1 %xor_ln891_153"   --->   Operation 1451 'or' 'or_ln891_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node overflow_153)   --->   "%xor_ln895_153 = xor i1 %deleted_zeros_153, i1 1"   --->   Operation 1452 'xor' 'xor_ln895_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node overflow_153)   --->   "%or_ln895_153 = or i1 %p_Result_1572, i1 %xor_ln895_153"   --->   Operation 1453 'or' 'or_ln895_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1454 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_153 = and i1 %or_ln895_153, i1 %Range1_all_zeros_153"   --->   Operation 1454 'and' 'overflow_153' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1455 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_307)   --->   "%xor_ln896_308 = xor i1 %deleted_ones_153, i1 1"   --->   Operation 1455 'xor' 'xor_ln896_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_307)   --->   "%or_ln896_153 = or i1 %xor_ln896_307, i1 %xor_ln896_308"   --->   Operation 1456 'or' 'or_ln896_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1457 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_307 = and i1 %or_ln891_153, i1 %or_ln896_153"   --->   Operation 1457 'and' 'and_ln896_307' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1458 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_717)   --->   "%underflow_153 = and i1 %and_ln896_307, i1 %p_Result_1569"   --->   Operation 1458 'and' 'underflow_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1459 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_717)   --->   "%select_ln346_280 = select i1 %overflow_153, i16 32767, i16 32768"   --->   Operation 1459 'select' 'select_ln346_280' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1460 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_717)   --->   "%or_ln346_153 = or i1 %overflow_153, i1 %underflow_153"   --->   Operation 1460 'or' 'or_ln346_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1461 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_717 = select i1 %or_ln346_153, i16 %select_ln346_280, i16 %out_data_V_882"   --->   Operation 1461 'select' 'out_data_V_717' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1462 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_26, i16 %out_data_V_717" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1462 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1463 [1/1] (0.12ns)   --->   "%xor_ln896_309 = xor i1 %p_Result_1576, i1 1"   --->   Operation 1463 'xor' 'xor_ln896_309' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1464 [1/1] (0.12ns)   --->   "%carry_310 = and i1 %p_Result_1575, i1 %xor_ln896_309"   --->   Operation 1464 'and' 'carry_310' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1465 [1/1] (0.12ns)   --->   "%Range1_all_zeros_154 = xor i1 %p_Result_1573, i1 1"   --->   Operation 1465 'xor' 'Range1_all_zeros_154' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node overflow_154)   --->   "%deleted_zeros_154 = select i1 %carry_310, i1 %p_Result_1573, i1 %Range1_all_zeros_154"   --->   Operation 1466 'select' 'deleted_zeros_154' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1467 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_309)   --->   "%deleted_ones_154 = select i1 %carry_310, i1 %Range1_all_zeros_154, i1 %p_Result_1573"   --->   Operation 1467 'select' 'deleted_ones_154' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_309)   --->   "%xor_ln891_154 = xor i1 %p_Result_1575, i1 1"   --->   Operation 1468 'xor' 'xor_ln891_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_309)   --->   "%or_ln891_154 = or i1 %p_Result_1576, i1 %xor_ln891_154"   --->   Operation 1469 'or' 'or_ln891_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1470 [1/1] (0.00ns) (grouped into LUT with out node overflow_154)   --->   "%xor_ln895_154 = xor i1 %deleted_zeros_154, i1 1"   --->   Operation 1470 'xor' 'xor_ln895_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node overflow_154)   --->   "%or_ln895_154 = or i1 %p_Result_1576, i1 %xor_ln895_154"   --->   Operation 1471 'or' 'or_ln895_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1472 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_154 = and i1 %or_ln895_154, i1 %Range1_all_zeros_154"   --->   Operation 1472 'and' 'overflow_154' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1473 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_309)   --->   "%xor_ln896_310 = xor i1 %deleted_ones_154, i1 1"   --->   Operation 1473 'xor' 'xor_ln896_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1474 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_309)   --->   "%or_ln896_154 = or i1 %xor_ln896_309, i1 %xor_ln896_310"   --->   Operation 1474 'or' 'or_ln896_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1475 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_309 = and i1 %or_ln891_154, i1 %or_ln896_154"   --->   Operation 1475 'and' 'and_ln896_309' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1476 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_720)   --->   "%underflow_154 = and i1 %and_ln896_309, i1 %p_Result_1573"   --->   Operation 1476 'and' 'underflow_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_720)   --->   "%select_ln346_281 = select i1 %overflow_154, i16 32767, i16 32768"   --->   Operation 1477 'select' 'select_ln346_281' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_720)   --->   "%or_ln346_154 = or i1 %overflow_154, i1 %underflow_154"   --->   Operation 1478 'or' 'or_ln346_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1479 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_720 = select i1 %or_ln346_154, i16 %select_ln346_281, i16 %out_data_V_884"   --->   Operation 1479 'select' 'out_data_V_720' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1480 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_27, i16 %out_data_V_720" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1480 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1481 [1/1] (0.12ns)   --->   "%xor_ln896_311 = xor i1 %p_Result_1580, i1 1"   --->   Operation 1481 'xor' 'xor_ln896_311' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1482 [1/1] (0.12ns)   --->   "%carry_312 = and i1 %p_Result_1579, i1 %xor_ln896_311"   --->   Operation 1482 'and' 'carry_312' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1483 [1/1] (0.12ns)   --->   "%Range1_all_zeros_155 = xor i1 %p_Result_1577, i1 1"   --->   Operation 1483 'xor' 'Range1_all_zeros_155' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1484 [1/1] (0.00ns) (grouped into LUT with out node overflow_155)   --->   "%deleted_zeros_155 = select i1 %carry_312, i1 %p_Result_1577, i1 %Range1_all_zeros_155"   --->   Operation 1484 'select' 'deleted_zeros_155' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1485 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_311)   --->   "%deleted_ones_155 = select i1 %carry_312, i1 %Range1_all_zeros_155, i1 %p_Result_1577"   --->   Operation 1485 'select' 'deleted_ones_155' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1486 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_311)   --->   "%xor_ln891_155 = xor i1 %p_Result_1579, i1 1"   --->   Operation 1486 'xor' 'xor_ln891_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1487 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_311)   --->   "%or_ln891_155 = or i1 %p_Result_1580, i1 %xor_ln891_155"   --->   Operation 1487 'or' 'or_ln891_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1488 [1/1] (0.00ns) (grouped into LUT with out node overflow_155)   --->   "%xor_ln895_155 = xor i1 %deleted_zeros_155, i1 1"   --->   Operation 1488 'xor' 'xor_ln895_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1489 [1/1] (0.00ns) (grouped into LUT with out node overflow_155)   --->   "%or_ln895_155 = or i1 %p_Result_1580, i1 %xor_ln895_155"   --->   Operation 1489 'or' 'or_ln895_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1490 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_155 = and i1 %or_ln895_155, i1 %Range1_all_zeros_155"   --->   Operation 1490 'and' 'overflow_155' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1491 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_311)   --->   "%xor_ln896_312 = xor i1 %deleted_ones_155, i1 1"   --->   Operation 1491 'xor' 'xor_ln896_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1492 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_311)   --->   "%or_ln896_155 = or i1 %xor_ln896_311, i1 %xor_ln896_312"   --->   Operation 1492 'or' 'or_ln896_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1493 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_311 = and i1 %or_ln891_155, i1 %or_ln896_155"   --->   Operation 1493 'and' 'and_ln896_311' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1494 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_723)   --->   "%underflow_155 = and i1 %and_ln896_311, i1 %p_Result_1577"   --->   Operation 1494 'and' 'underflow_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_723)   --->   "%select_ln346_282 = select i1 %overflow_155, i16 32767, i16 32768"   --->   Operation 1495 'select' 'select_ln346_282' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1496 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_723)   --->   "%or_ln346_155 = or i1 %overflow_155, i1 %underflow_155"   --->   Operation 1496 'or' 'or_ln346_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1497 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_723 = select i1 %or_ln346_155, i16 %select_ln346_282, i16 %out_data_V_886"   --->   Operation 1497 'select' 'out_data_V_723' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1498 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_28, i16 %out_data_V_723" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1498 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1499 [1/1] (0.12ns)   --->   "%xor_ln896_313 = xor i1 %p_Result_1584, i1 1"   --->   Operation 1499 'xor' 'xor_ln896_313' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1500 [1/1] (0.12ns)   --->   "%carry_314 = and i1 %p_Result_1583, i1 %xor_ln896_313"   --->   Operation 1500 'and' 'carry_314' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1501 [1/1] (0.12ns)   --->   "%Range1_all_zeros_156 = xor i1 %p_Result_1581, i1 1"   --->   Operation 1501 'xor' 'Range1_all_zeros_156' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1502 [1/1] (0.00ns) (grouped into LUT with out node overflow_156)   --->   "%deleted_zeros_156 = select i1 %carry_314, i1 %p_Result_1581, i1 %Range1_all_zeros_156"   --->   Operation 1502 'select' 'deleted_zeros_156' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1503 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_313)   --->   "%deleted_ones_156 = select i1 %carry_314, i1 %Range1_all_zeros_156, i1 %p_Result_1581"   --->   Operation 1503 'select' 'deleted_ones_156' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1504 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_313)   --->   "%xor_ln891_156 = xor i1 %p_Result_1583, i1 1"   --->   Operation 1504 'xor' 'xor_ln891_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1505 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_313)   --->   "%or_ln891_156 = or i1 %p_Result_1584, i1 %xor_ln891_156"   --->   Operation 1505 'or' 'or_ln891_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1506 [1/1] (0.00ns) (grouped into LUT with out node overflow_156)   --->   "%xor_ln895_156 = xor i1 %deleted_zeros_156, i1 1"   --->   Operation 1506 'xor' 'xor_ln895_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1507 [1/1] (0.00ns) (grouped into LUT with out node overflow_156)   --->   "%or_ln895_156 = or i1 %p_Result_1584, i1 %xor_ln895_156"   --->   Operation 1507 'or' 'or_ln895_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1508 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_156 = and i1 %or_ln895_156, i1 %Range1_all_zeros_156"   --->   Operation 1508 'and' 'overflow_156' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1509 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_313)   --->   "%xor_ln896_314 = xor i1 %deleted_ones_156, i1 1"   --->   Operation 1509 'xor' 'xor_ln896_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1510 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_313)   --->   "%or_ln896_156 = or i1 %xor_ln896_313, i1 %xor_ln896_314"   --->   Operation 1510 'or' 'or_ln896_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1511 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_313 = and i1 %or_ln891_156, i1 %or_ln896_156"   --->   Operation 1511 'and' 'and_ln896_313' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1512 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_726)   --->   "%underflow_156 = and i1 %and_ln896_313, i1 %p_Result_1581"   --->   Operation 1512 'and' 'underflow_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1513 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_726)   --->   "%select_ln346_283 = select i1 %overflow_156, i16 32767, i16 32768"   --->   Operation 1513 'select' 'select_ln346_283' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1514 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_726)   --->   "%or_ln346_156 = or i1 %overflow_156, i1 %underflow_156"   --->   Operation 1514 'or' 'or_ln346_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1515 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_726 = select i1 %or_ln346_156, i16 %select_ln346_283, i16 %out_data_V_888"   --->   Operation 1515 'select' 'out_data_V_726' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1516 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_29, i16 %out_data_V_726" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1516 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1517 [1/1] (0.12ns)   --->   "%xor_ln896_315 = xor i1 %p_Result_1588, i1 1"   --->   Operation 1517 'xor' 'xor_ln896_315' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1518 [1/1] (0.12ns)   --->   "%carry_316 = and i1 %p_Result_1587, i1 %xor_ln896_315"   --->   Operation 1518 'and' 'carry_316' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1519 [1/1] (0.12ns)   --->   "%Range1_all_zeros_157 = xor i1 %p_Result_1585, i1 1"   --->   Operation 1519 'xor' 'Range1_all_zeros_157' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1520 [1/1] (0.00ns) (grouped into LUT with out node overflow_157)   --->   "%deleted_zeros_157 = select i1 %carry_316, i1 %p_Result_1585, i1 %Range1_all_zeros_157"   --->   Operation 1520 'select' 'deleted_zeros_157' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1521 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_315)   --->   "%deleted_ones_157 = select i1 %carry_316, i1 %Range1_all_zeros_157, i1 %p_Result_1585"   --->   Operation 1521 'select' 'deleted_ones_157' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1522 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_315)   --->   "%xor_ln891_157 = xor i1 %p_Result_1587, i1 1"   --->   Operation 1522 'xor' 'xor_ln891_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1523 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_315)   --->   "%or_ln891_157 = or i1 %p_Result_1588, i1 %xor_ln891_157"   --->   Operation 1523 'or' 'or_ln891_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1524 [1/1] (0.00ns) (grouped into LUT with out node overflow_157)   --->   "%xor_ln895_157 = xor i1 %deleted_zeros_157, i1 1"   --->   Operation 1524 'xor' 'xor_ln895_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node overflow_157)   --->   "%or_ln895_157 = or i1 %p_Result_1588, i1 %xor_ln895_157"   --->   Operation 1525 'or' 'or_ln895_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1526 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_157 = and i1 %or_ln895_157, i1 %Range1_all_zeros_157"   --->   Operation 1526 'and' 'overflow_157' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_315)   --->   "%xor_ln896_316 = xor i1 %deleted_ones_157, i1 1"   --->   Operation 1527 'xor' 'xor_ln896_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_315)   --->   "%or_ln896_157 = or i1 %xor_ln896_315, i1 %xor_ln896_316"   --->   Operation 1528 'or' 'or_ln896_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1529 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_315 = and i1 %or_ln891_157, i1 %or_ln896_157"   --->   Operation 1529 'and' 'and_ln896_315' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_729)   --->   "%underflow_157 = and i1 %and_ln896_315, i1 %p_Result_1585"   --->   Operation 1530 'and' 'underflow_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_729)   --->   "%select_ln346_284 = select i1 %overflow_157, i16 32767, i16 32768"   --->   Operation 1531 'select' 'select_ln346_284' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_729)   --->   "%or_ln346_157 = or i1 %overflow_157, i1 %underflow_157"   --->   Operation 1532 'or' 'or_ln346_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1533 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_729 = select i1 %or_ln346_157, i16 %select_ln346_284, i16 %out_data_V_890"   --->   Operation 1533 'select' 'out_data_V_729' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1534 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_30, i16 %out_data_V_729" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1534 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1535 [1/1] (0.12ns)   --->   "%xor_ln896_317 = xor i1 %p_Result_1592, i1 1"   --->   Operation 1535 'xor' 'xor_ln896_317' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1536 [1/1] (0.12ns)   --->   "%carry_318 = and i1 %p_Result_1591, i1 %xor_ln896_317"   --->   Operation 1536 'and' 'carry_318' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1537 [1/1] (0.12ns)   --->   "%Range1_all_zeros_158 = xor i1 %p_Result_1589, i1 1"   --->   Operation 1537 'xor' 'Range1_all_zeros_158' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1538 [1/1] (0.00ns) (grouped into LUT with out node overflow_158)   --->   "%deleted_zeros_158 = select i1 %carry_318, i1 %p_Result_1589, i1 %Range1_all_zeros_158"   --->   Operation 1538 'select' 'deleted_zeros_158' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1539 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_317)   --->   "%deleted_ones_158 = select i1 %carry_318, i1 %Range1_all_zeros_158, i1 %p_Result_1589"   --->   Operation 1539 'select' 'deleted_ones_158' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_317)   --->   "%xor_ln891_158 = xor i1 %p_Result_1591, i1 1"   --->   Operation 1540 'xor' 'xor_ln891_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1541 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_317)   --->   "%or_ln891_158 = or i1 %p_Result_1592, i1 %xor_ln891_158"   --->   Operation 1541 'or' 'or_ln891_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1542 [1/1] (0.00ns) (grouped into LUT with out node overflow_158)   --->   "%xor_ln895_158 = xor i1 %deleted_zeros_158, i1 1"   --->   Operation 1542 'xor' 'xor_ln895_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1543 [1/1] (0.00ns) (grouped into LUT with out node overflow_158)   --->   "%or_ln895_158 = or i1 %p_Result_1592, i1 %xor_ln895_158"   --->   Operation 1543 'or' 'or_ln895_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1544 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_158 = and i1 %or_ln895_158, i1 %Range1_all_zeros_158"   --->   Operation 1544 'and' 'overflow_158' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1545 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_317)   --->   "%xor_ln896_318 = xor i1 %deleted_ones_158, i1 1"   --->   Operation 1545 'xor' 'xor_ln896_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1546 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_317)   --->   "%or_ln896_158 = or i1 %xor_ln896_317, i1 %xor_ln896_318"   --->   Operation 1546 'or' 'or_ln896_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1547 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_317 = and i1 %or_ln891_158, i1 %or_ln896_158"   --->   Operation 1547 'and' 'and_ln896_317' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1548 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_732)   --->   "%underflow_158 = and i1 %and_ln896_317, i1 %p_Result_1589"   --->   Operation 1548 'and' 'underflow_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1549 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_732)   --->   "%select_ln346_285 = select i1 %overflow_158, i16 32767, i16 32768"   --->   Operation 1549 'select' 'select_ln346_285' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1550 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_732)   --->   "%or_ln346_158 = or i1 %overflow_158, i1 %underflow_158"   --->   Operation 1550 'or' 'or_ln346_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1551 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_732 = select i1 %or_ln346_158, i16 %select_ln346_285, i16 %out_data_V_892"   --->   Operation 1551 'select' 'out_data_V_732' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1552 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_31, i16 %out_data_V_732" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1552 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1553 [1/1] (0.12ns)   --->   "%xor_ln896_319 = xor i1 %p_Result_1596, i1 1"   --->   Operation 1553 'xor' 'xor_ln896_319' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1554 [1/1] (0.12ns)   --->   "%carry_320 = and i1 %p_Result_1595, i1 %xor_ln896_319"   --->   Operation 1554 'and' 'carry_320' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1555 [1/1] (0.12ns)   --->   "%Range1_all_zeros_159 = xor i1 %p_Result_1593, i1 1"   --->   Operation 1555 'xor' 'Range1_all_zeros_159' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1556 [1/1] (0.00ns) (grouped into LUT with out node overflow_159)   --->   "%deleted_zeros_159 = select i1 %carry_320, i1 %p_Result_1593, i1 %Range1_all_zeros_159"   --->   Operation 1556 'select' 'deleted_zeros_159' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1557 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_319)   --->   "%deleted_ones_159 = select i1 %carry_320, i1 %Range1_all_zeros_159, i1 %p_Result_1593"   --->   Operation 1557 'select' 'deleted_ones_159' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1558 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_319)   --->   "%xor_ln891_159 = xor i1 %p_Result_1595, i1 1"   --->   Operation 1558 'xor' 'xor_ln891_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1559 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_319)   --->   "%or_ln891_159 = or i1 %p_Result_1596, i1 %xor_ln891_159"   --->   Operation 1559 'or' 'or_ln891_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1560 [1/1] (0.00ns) (grouped into LUT with out node overflow_159)   --->   "%xor_ln895_159 = xor i1 %deleted_zeros_159, i1 1"   --->   Operation 1560 'xor' 'xor_ln895_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1561 [1/1] (0.00ns) (grouped into LUT with out node overflow_159)   --->   "%or_ln895_159 = or i1 %p_Result_1596, i1 %xor_ln895_159"   --->   Operation 1561 'or' 'or_ln895_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1562 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_159 = and i1 %or_ln895_159, i1 %Range1_all_zeros_159"   --->   Operation 1562 'and' 'overflow_159' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1563 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_319)   --->   "%xor_ln896_320 = xor i1 %deleted_ones_159, i1 1"   --->   Operation 1563 'xor' 'xor_ln896_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1564 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_319)   --->   "%or_ln896_159 = or i1 %xor_ln896_319, i1 %xor_ln896_320"   --->   Operation 1564 'or' 'or_ln896_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1565 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_319 = and i1 %or_ln891_159, i1 %or_ln896_159"   --->   Operation 1565 'and' 'and_ln896_319' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_735)   --->   "%underflow_159 = and i1 %and_ln896_319, i1 %p_Result_1593"   --->   Operation 1566 'and' 'underflow_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1567 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_735)   --->   "%select_ln346_286 = select i1 %overflow_159, i16 32767, i16 32768"   --->   Operation 1567 'select' 'select_ln346_286' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1568 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_735)   --->   "%or_ln346_159 = or i1 %overflow_159, i1 %underflow_159"   --->   Operation 1568 'or' 'or_ln346_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1569 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_735 = select i1 %or_ln346_159, i16 %select_ln346_286, i16 %out_data_V_894"   --->   Operation 1569 'select' 'out_data_V_735' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1570 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_32, i16 %out_data_V_735" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1570 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1571 [1/1] (0.12ns)   --->   "%xor_ln896_321 = xor i1 %p_Result_1600, i1 1"   --->   Operation 1571 'xor' 'xor_ln896_321' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1572 [1/1] (0.12ns)   --->   "%carry_322 = and i1 %p_Result_1599, i1 %xor_ln896_321"   --->   Operation 1572 'and' 'carry_322' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1573 [1/1] (0.12ns)   --->   "%Range1_all_zeros_160 = xor i1 %p_Result_1597, i1 1"   --->   Operation 1573 'xor' 'Range1_all_zeros_160' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1574 [1/1] (0.00ns) (grouped into LUT with out node overflow_160)   --->   "%deleted_zeros_160 = select i1 %carry_322, i1 %p_Result_1597, i1 %Range1_all_zeros_160"   --->   Operation 1574 'select' 'deleted_zeros_160' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1575 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_321)   --->   "%deleted_ones_160 = select i1 %carry_322, i1 %Range1_all_zeros_160, i1 %p_Result_1597"   --->   Operation 1575 'select' 'deleted_ones_160' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1576 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_321)   --->   "%xor_ln891_160 = xor i1 %p_Result_1599, i1 1"   --->   Operation 1576 'xor' 'xor_ln891_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1577 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_321)   --->   "%or_ln891_160 = or i1 %p_Result_1600, i1 %xor_ln891_160"   --->   Operation 1577 'or' 'or_ln891_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1578 [1/1] (0.00ns) (grouped into LUT with out node overflow_160)   --->   "%xor_ln895_160 = xor i1 %deleted_zeros_160, i1 1"   --->   Operation 1578 'xor' 'xor_ln895_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1579 [1/1] (0.00ns) (grouped into LUT with out node overflow_160)   --->   "%or_ln895_160 = or i1 %p_Result_1600, i1 %xor_ln895_160"   --->   Operation 1579 'or' 'or_ln895_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1580 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_160 = and i1 %or_ln895_160, i1 %Range1_all_zeros_160"   --->   Operation 1580 'and' 'overflow_160' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1581 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_321)   --->   "%xor_ln896_322 = xor i1 %deleted_ones_160, i1 1"   --->   Operation 1581 'xor' 'xor_ln896_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1582 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_321)   --->   "%or_ln896_160 = or i1 %xor_ln896_321, i1 %xor_ln896_322"   --->   Operation 1582 'or' 'or_ln896_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1583 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_321 = and i1 %or_ln891_160, i1 %or_ln896_160"   --->   Operation 1583 'and' 'and_ln896_321' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1584 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_738)   --->   "%underflow_160 = and i1 %and_ln896_321, i1 %p_Result_1597"   --->   Operation 1584 'and' 'underflow_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1585 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_738)   --->   "%select_ln346_287 = select i1 %overflow_160, i16 32767, i16 32768"   --->   Operation 1585 'select' 'select_ln346_287' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1586 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_738)   --->   "%or_ln346_160 = or i1 %overflow_160, i1 %underflow_160"   --->   Operation 1586 'or' 'or_ln346_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1587 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_738 = select i1 %or_ln346_160, i16 %select_ln346_287, i16 %out_data_V_896"   --->   Operation 1587 'select' 'out_data_V_738' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1588 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_33, i16 %out_data_V_738" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1588 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1589 [1/1] (0.12ns)   --->   "%xor_ln896_323 = xor i1 %p_Result_1604, i1 1"   --->   Operation 1589 'xor' 'xor_ln896_323' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1590 [1/1] (0.12ns)   --->   "%carry_324 = and i1 %p_Result_1603, i1 %xor_ln896_323"   --->   Operation 1590 'and' 'carry_324' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1591 [1/1] (0.12ns)   --->   "%Range1_all_zeros_161 = xor i1 %p_Result_1601, i1 1"   --->   Operation 1591 'xor' 'Range1_all_zeros_161' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1592 [1/1] (0.00ns) (grouped into LUT with out node overflow_161)   --->   "%deleted_zeros_161 = select i1 %carry_324, i1 %p_Result_1601, i1 %Range1_all_zeros_161"   --->   Operation 1592 'select' 'deleted_zeros_161' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1593 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_323)   --->   "%deleted_ones_161 = select i1 %carry_324, i1 %Range1_all_zeros_161, i1 %p_Result_1601"   --->   Operation 1593 'select' 'deleted_ones_161' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1594 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_323)   --->   "%xor_ln891_161 = xor i1 %p_Result_1603, i1 1"   --->   Operation 1594 'xor' 'xor_ln891_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1595 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_323)   --->   "%or_ln891_161 = or i1 %p_Result_1604, i1 %xor_ln891_161"   --->   Operation 1595 'or' 'or_ln891_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1596 [1/1] (0.00ns) (grouped into LUT with out node overflow_161)   --->   "%xor_ln895_161 = xor i1 %deleted_zeros_161, i1 1"   --->   Operation 1596 'xor' 'xor_ln895_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1597 [1/1] (0.00ns) (grouped into LUT with out node overflow_161)   --->   "%or_ln895_161 = or i1 %p_Result_1604, i1 %xor_ln895_161"   --->   Operation 1597 'or' 'or_ln895_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1598 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_161 = and i1 %or_ln895_161, i1 %Range1_all_zeros_161"   --->   Operation 1598 'and' 'overflow_161' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_323)   --->   "%xor_ln896_324 = xor i1 %deleted_ones_161, i1 1"   --->   Operation 1599 'xor' 'xor_ln896_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1600 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_323)   --->   "%or_ln896_161 = or i1 %xor_ln896_323, i1 %xor_ln896_324"   --->   Operation 1600 'or' 'or_ln896_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1601 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_323 = and i1 %or_ln891_161, i1 %or_ln896_161"   --->   Operation 1601 'and' 'and_ln896_323' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1602 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_741)   --->   "%underflow_161 = and i1 %and_ln896_323, i1 %p_Result_1601"   --->   Operation 1602 'and' 'underflow_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_741)   --->   "%select_ln346_288 = select i1 %overflow_161, i16 32767, i16 32768"   --->   Operation 1603 'select' 'select_ln346_288' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_741)   --->   "%or_ln346_161 = or i1 %overflow_161, i1 %underflow_161"   --->   Operation 1604 'or' 'or_ln346_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1605 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_741 = select i1 %or_ln346_161, i16 %select_ln346_288, i16 %out_data_V_898"   --->   Operation 1605 'select' 'out_data_V_741' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1606 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_34, i16 %out_data_V_741" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1606 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1607 [1/1] (0.12ns)   --->   "%xor_ln896_325 = xor i1 %p_Result_1608, i1 1"   --->   Operation 1607 'xor' 'xor_ln896_325' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1608 [1/1] (0.12ns)   --->   "%carry_326 = and i1 %p_Result_1607, i1 %xor_ln896_325"   --->   Operation 1608 'and' 'carry_326' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1609 [1/1] (0.12ns)   --->   "%Range1_all_zeros_162 = xor i1 %p_Result_1605, i1 1"   --->   Operation 1609 'xor' 'Range1_all_zeros_162' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1610 [1/1] (0.00ns) (grouped into LUT with out node overflow_162)   --->   "%deleted_zeros_162 = select i1 %carry_326, i1 %p_Result_1605, i1 %Range1_all_zeros_162"   --->   Operation 1610 'select' 'deleted_zeros_162' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1611 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_325)   --->   "%deleted_ones_162 = select i1 %carry_326, i1 %Range1_all_zeros_162, i1 %p_Result_1605"   --->   Operation 1611 'select' 'deleted_ones_162' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1612 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_325)   --->   "%xor_ln891_162 = xor i1 %p_Result_1607, i1 1"   --->   Operation 1612 'xor' 'xor_ln891_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1613 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_325)   --->   "%or_ln891_162 = or i1 %p_Result_1608, i1 %xor_ln891_162"   --->   Operation 1613 'or' 'or_ln891_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1614 [1/1] (0.00ns) (grouped into LUT with out node overflow_162)   --->   "%xor_ln895_162 = xor i1 %deleted_zeros_162, i1 1"   --->   Operation 1614 'xor' 'xor_ln895_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1615 [1/1] (0.00ns) (grouped into LUT with out node overflow_162)   --->   "%or_ln895_162 = or i1 %p_Result_1608, i1 %xor_ln895_162"   --->   Operation 1615 'or' 'or_ln895_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1616 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_162 = and i1 %or_ln895_162, i1 %Range1_all_zeros_162"   --->   Operation 1616 'and' 'overflow_162' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_325)   --->   "%xor_ln896_326 = xor i1 %deleted_ones_162, i1 1"   --->   Operation 1617 'xor' 'xor_ln896_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_325)   --->   "%or_ln896_162 = or i1 %xor_ln896_325, i1 %xor_ln896_326"   --->   Operation 1618 'or' 'or_ln896_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1619 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_325 = and i1 %or_ln891_162, i1 %or_ln896_162"   --->   Operation 1619 'and' 'and_ln896_325' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1620 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_744)   --->   "%underflow_162 = and i1 %and_ln896_325, i1 %p_Result_1605"   --->   Operation 1620 'and' 'underflow_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1621 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_744)   --->   "%select_ln346_289 = select i1 %overflow_162, i16 32767, i16 32768"   --->   Operation 1621 'select' 'select_ln346_289' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1622 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_744)   --->   "%or_ln346_162 = or i1 %overflow_162, i1 %underflow_162"   --->   Operation 1622 'or' 'or_ln346_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1623 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_744 = select i1 %or_ln346_162, i16 %select_ln346_289, i16 %out_data_V_900"   --->   Operation 1623 'select' 'out_data_V_744' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1624 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_35, i16 %out_data_V_744" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1624 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1625 [1/1] (0.12ns)   --->   "%xor_ln896_327 = xor i1 %p_Result_1612, i1 1"   --->   Operation 1625 'xor' 'xor_ln896_327' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1626 [1/1] (0.12ns)   --->   "%carry_328 = and i1 %p_Result_1611, i1 %xor_ln896_327"   --->   Operation 1626 'and' 'carry_328' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1627 [1/1] (0.12ns)   --->   "%Range1_all_zeros_163 = xor i1 %p_Result_1609, i1 1"   --->   Operation 1627 'xor' 'Range1_all_zeros_163' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1628 [1/1] (0.00ns) (grouped into LUT with out node overflow_163)   --->   "%deleted_zeros_163 = select i1 %carry_328, i1 %p_Result_1609, i1 %Range1_all_zeros_163"   --->   Operation 1628 'select' 'deleted_zeros_163' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1629 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_327)   --->   "%deleted_ones_163 = select i1 %carry_328, i1 %Range1_all_zeros_163, i1 %p_Result_1609"   --->   Operation 1629 'select' 'deleted_ones_163' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1630 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_327)   --->   "%xor_ln891_163 = xor i1 %p_Result_1611, i1 1"   --->   Operation 1630 'xor' 'xor_ln891_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1631 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_327)   --->   "%or_ln891_163 = or i1 %p_Result_1612, i1 %xor_ln891_163"   --->   Operation 1631 'or' 'or_ln891_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1632 [1/1] (0.00ns) (grouped into LUT with out node overflow_163)   --->   "%xor_ln895_163 = xor i1 %deleted_zeros_163, i1 1"   --->   Operation 1632 'xor' 'xor_ln895_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1633 [1/1] (0.00ns) (grouped into LUT with out node overflow_163)   --->   "%or_ln895_163 = or i1 %p_Result_1612, i1 %xor_ln895_163"   --->   Operation 1633 'or' 'or_ln895_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1634 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_163 = and i1 %or_ln895_163, i1 %Range1_all_zeros_163"   --->   Operation 1634 'and' 'overflow_163' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1635 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_327)   --->   "%xor_ln896_328 = xor i1 %deleted_ones_163, i1 1"   --->   Operation 1635 'xor' 'xor_ln896_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1636 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_327)   --->   "%or_ln896_163 = or i1 %xor_ln896_327, i1 %xor_ln896_328"   --->   Operation 1636 'or' 'or_ln896_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1637 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_327 = and i1 %or_ln891_163, i1 %or_ln896_163"   --->   Operation 1637 'and' 'and_ln896_327' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1638 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_747)   --->   "%underflow_163 = and i1 %and_ln896_327, i1 %p_Result_1609"   --->   Operation 1638 'and' 'underflow_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1639 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_747)   --->   "%select_ln346_290 = select i1 %overflow_163, i16 32767, i16 32768"   --->   Operation 1639 'select' 'select_ln346_290' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1640 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_747)   --->   "%or_ln346_163 = or i1 %overflow_163, i1 %underflow_163"   --->   Operation 1640 'or' 'or_ln346_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1641 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_747 = select i1 %or_ln346_163, i16 %select_ln346_290, i16 %out_data_V_902"   --->   Operation 1641 'select' 'out_data_V_747' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1642 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_36, i16 %out_data_V_747" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1642 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1643 [1/1] (0.12ns)   --->   "%xor_ln896_329 = xor i1 %p_Result_1616, i1 1"   --->   Operation 1643 'xor' 'xor_ln896_329' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1644 [1/1] (0.12ns)   --->   "%carry_330 = and i1 %p_Result_1615, i1 %xor_ln896_329"   --->   Operation 1644 'and' 'carry_330' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1645 [1/1] (0.12ns)   --->   "%Range1_all_zeros_164 = xor i1 %p_Result_1613, i1 1"   --->   Operation 1645 'xor' 'Range1_all_zeros_164' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1646 [1/1] (0.00ns) (grouped into LUT with out node overflow_164)   --->   "%deleted_zeros_164 = select i1 %carry_330, i1 %p_Result_1613, i1 %Range1_all_zeros_164"   --->   Operation 1646 'select' 'deleted_zeros_164' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1647 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_329)   --->   "%deleted_ones_164 = select i1 %carry_330, i1 %Range1_all_zeros_164, i1 %p_Result_1613"   --->   Operation 1647 'select' 'deleted_ones_164' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1648 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_329)   --->   "%xor_ln891_164 = xor i1 %p_Result_1615, i1 1"   --->   Operation 1648 'xor' 'xor_ln891_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1649 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_329)   --->   "%or_ln891_164 = or i1 %p_Result_1616, i1 %xor_ln891_164"   --->   Operation 1649 'or' 'or_ln891_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1650 [1/1] (0.00ns) (grouped into LUT with out node overflow_164)   --->   "%xor_ln895_164 = xor i1 %deleted_zeros_164, i1 1"   --->   Operation 1650 'xor' 'xor_ln895_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1651 [1/1] (0.00ns) (grouped into LUT with out node overflow_164)   --->   "%or_ln895_164 = or i1 %p_Result_1616, i1 %xor_ln895_164"   --->   Operation 1651 'or' 'or_ln895_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1652 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_164 = and i1 %or_ln895_164, i1 %Range1_all_zeros_164"   --->   Operation 1652 'and' 'overflow_164' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1653 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_329)   --->   "%xor_ln896_330 = xor i1 %deleted_ones_164, i1 1"   --->   Operation 1653 'xor' 'xor_ln896_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1654 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_329)   --->   "%or_ln896_164 = or i1 %xor_ln896_329, i1 %xor_ln896_330"   --->   Operation 1654 'or' 'or_ln896_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1655 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_329 = and i1 %or_ln891_164, i1 %or_ln896_164"   --->   Operation 1655 'and' 'and_ln896_329' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1656 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_750)   --->   "%underflow_164 = and i1 %and_ln896_329, i1 %p_Result_1613"   --->   Operation 1656 'and' 'underflow_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1657 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_750)   --->   "%select_ln346_291 = select i1 %overflow_164, i16 32767, i16 32768"   --->   Operation 1657 'select' 'select_ln346_291' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1658 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_750)   --->   "%or_ln346_164 = or i1 %overflow_164, i1 %underflow_164"   --->   Operation 1658 'or' 'or_ln346_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1659 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_750 = select i1 %or_ln346_164, i16 %select_ln346_291, i16 %out_data_V_904"   --->   Operation 1659 'select' 'out_data_V_750' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1660 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_37, i16 %out_data_V_750" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1660 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1661 [1/1] (0.12ns)   --->   "%xor_ln896_331 = xor i1 %p_Result_1620, i1 1"   --->   Operation 1661 'xor' 'xor_ln896_331' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1662 [1/1] (0.12ns)   --->   "%carry_332 = and i1 %p_Result_1619, i1 %xor_ln896_331"   --->   Operation 1662 'and' 'carry_332' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1663 [1/1] (0.12ns)   --->   "%Range1_all_zeros_165 = xor i1 %p_Result_1617, i1 1"   --->   Operation 1663 'xor' 'Range1_all_zeros_165' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1664 [1/1] (0.00ns) (grouped into LUT with out node overflow_165)   --->   "%deleted_zeros_165 = select i1 %carry_332, i1 %p_Result_1617, i1 %Range1_all_zeros_165"   --->   Operation 1664 'select' 'deleted_zeros_165' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1665 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_331)   --->   "%deleted_ones_165 = select i1 %carry_332, i1 %Range1_all_zeros_165, i1 %p_Result_1617"   --->   Operation 1665 'select' 'deleted_ones_165' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1666 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_331)   --->   "%xor_ln891_165 = xor i1 %p_Result_1619, i1 1"   --->   Operation 1666 'xor' 'xor_ln891_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1667 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_331)   --->   "%or_ln891_165 = or i1 %p_Result_1620, i1 %xor_ln891_165"   --->   Operation 1667 'or' 'or_ln891_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1668 [1/1] (0.00ns) (grouped into LUT with out node overflow_165)   --->   "%xor_ln895_165 = xor i1 %deleted_zeros_165, i1 1"   --->   Operation 1668 'xor' 'xor_ln895_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1669 [1/1] (0.00ns) (grouped into LUT with out node overflow_165)   --->   "%or_ln895_165 = or i1 %p_Result_1620, i1 %xor_ln895_165"   --->   Operation 1669 'or' 'or_ln895_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1670 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_165 = and i1 %or_ln895_165, i1 %Range1_all_zeros_165"   --->   Operation 1670 'and' 'overflow_165' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1671 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_331)   --->   "%xor_ln896_332 = xor i1 %deleted_ones_165, i1 1"   --->   Operation 1671 'xor' 'xor_ln896_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1672 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_331)   --->   "%or_ln896_165 = or i1 %xor_ln896_331, i1 %xor_ln896_332"   --->   Operation 1672 'or' 'or_ln896_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1673 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_331 = and i1 %or_ln891_165, i1 %or_ln896_165"   --->   Operation 1673 'and' 'and_ln896_331' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1674 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_753)   --->   "%underflow_165 = and i1 %and_ln896_331, i1 %p_Result_1617"   --->   Operation 1674 'and' 'underflow_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1675 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_753)   --->   "%select_ln346_292 = select i1 %overflow_165, i16 32767, i16 32768"   --->   Operation 1675 'select' 'select_ln346_292' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1676 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_753)   --->   "%or_ln346_165 = or i1 %overflow_165, i1 %underflow_165"   --->   Operation 1676 'or' 'or_ln346_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1677 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_753 = select i1 %or_ln346_165, i16 %select_ln346_292, i16 %out_data_V_906"   --->   Operation 1677 'select' 'out_data_V_753' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1678 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_38, i16 %out_data_V_753" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1678 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1679 [1/1] (0.12ns)   --->   "%xor_ln896_333 = xor i1 %p_Result_1624, i1 1"   --->   Operation 1679 'xor' 'xor_ln896_333' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1680 [1/1] (0.12ns)   --->   "%carry_334 = and i1 %p_Result_1623, i1 %xor_ln896_333"   --->   Operation 1680 'and' 'carry_334' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1681 [1/1] (0.12ns)   --->   "%Range1_all_zeros_166 = xor i1 %p_Result_1621, i1 1"   --->   Operation 1681 'xor' 'Range1_all_zeros_166' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1682 [1/1] (0.00ns) (grouped into LUT with out node overflow_166)   --->   "%deleted_zeros_166 = select i1 %carry_334, i1 %p_Result_1621, i1 %Range1_all_zeros_166"   --->   Operation 1682 'select' 'deleted_zeros_166' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1683 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_333)   --->   "%deleted_ones_166 = select i1 %carry_334, i1 %Range1_all_zeros_166, i1 %p_Result_1621"   --->   Operation 1683 'select' 'deleted_ones_166' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1684 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_333)   --->   "%xor_ln891_166 = xor i1 %p_Result_1623, i1 1"   --->   Operation 1684 'xor' 'xor_ln891_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1685 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_333)   --->   "%or_ln891_166 = or i1 %p_Result_1624, i1 %xor_ln891_166"   --->   Operation 1685 'or' 'or_ln891_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1686 [1/1] (0.00ns) (grouped into LUT with out node overflow_166)   --->   "%xor_ln895_166 = xor i1 %deleted_zeros_166, i1 1"   --->   Operation 1686 'xor' 'xor_ln895_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1687 [1/1] (0.00ns) (grouped into LUT with out node overflow_166)   --->   "%or_ln895_166 = or i1 %p_Result_1624, i1 %xor_ln895_166"   --->   Operation 1687 'or' 'or_ln895_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1688 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_166 = and i1 %or_ln895_166, i1 %Range1_all_zeros_166"   --->   Operation 1688 'and' 'overflow_166' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1689 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_333)   --->   "%xor_ln896_334 = xor i1 %deleted_ones_166, i1 1"   --->   Operation 1689 'xor' 'xor_ln896_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1690 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_333)   --->   "%or_ln896_166 = or i1 %xor_ln896_333, i1 %xor_ln896_334"   --->   Operation 1690 'or' 'or_ln896_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1691 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_333 = and i1 %or_ln891_166, i1 %or_ln896_166"   --->   Operation 1691 'and' 'and_ln896_333' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1692 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_756)   --->   "%underflow_166 = and i1 %and_ln896_333, i1 %p_Result_1621"   --->   Operation 1692 'and' 'underflow_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1693 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_756)   --->   "%select_ln346_293 = select i1 %overflow_166, i16 32767, i16 32768"   --->   Operation 1693 'select' 'select_ln346_293' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1694 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_756)   --->   "%or_ln346_166 = or i1 %overflow_166, i1 %underflow_166"   --->   Operation 1694 'or' 'or_ln346_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1695 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_756 = select i1 %or_ln346_166, i16 %select_ln346_293, i16 %out_data_V_908"   --->   Operation 1695 'select' 'out_data_V_756' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1696 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_39, i16 %out_data_V_756" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1696 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1697 [1/1] (0.12ns)   --->   "%xor_ln896_335 = xor i1 %p_Result_1628, i1 1"   --->   Operation 1697 'xor' 'xor_ln896_335' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1698 [1/1] (0.12ns)   --->   "%carry_336 = and i1 %p_Result_1627, i1 %xor_ln896_335"   --->   Operation 1698 'and' 'carry_336' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1699 [1/1] (0.12ns)   --->   "%Range1_all_zeros_167 = xor i1 %p_Result_1625, i1 1"   --->   Operation 1699 'xor' 'Range1_all_zeros_167' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1700 [1/1] (0.00ns) (grouped into LUT with out node overflow_167)   --->   "%deleted_zeros_167 = select i1 %carry_336, i1 %p_Result_1625, i1 %Range1_all_zeros_167"   --->   Operation 1700 'select' 'deleted_zeros_167' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1701 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_335)   --->   "%deleted_ones_167 = select i1 %carry_336, i1 %Range1_all_zeros_167, i1 %p_Result_1625"   --->   Operation 1701 'select' 'deleted_ones_167' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1702 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_335)   --->   "%xor_ln891_167 = xor i1 %p_Result_1627, i1 1"   --->   Operation 1702 'xor' 'xor_ln891_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1703 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_335)   --->   "%or_ln891_167 = or i1 %p_Result_1628, i1 %xor_ln891_167"   --->   Operation 1703 'or' 'or_ln891_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1704 [1/1] (0.00ns) (grouped into LUT with out node overflow_167)   --->   "%xor_ln895_167 = xor i1 %deleted_zeros_167, i1 1"   --->   Operation 1704 'xor' 'xor_ln895_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1705 [1/1] (0.00ns) (grouped into LUT with out node overflow_167)   --->   "%or_ln895_167 = or i1 %p_Result_1628, i1 %xor_ln895_167"   --->   Operation 1705 'or' 'or_ln895_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1706 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_167 = and i1 %or_ln895_167, i1 %Range1_all_zeros_167"   --->   Operation 1706 'and' 'overflow_167' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1707 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_335)   --->   "%xor_ln896_336 = xor i1 %deleted_ones_167, i1 1"   --->   Operation 1707 'xor' 'xor_ln896_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1708 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_335)   --->   "%or_ln896_167 = or i1 %xor_ln896_335, i1 %xor_ln896_336"   --->   Operation 1708 'or' 'or_ln896_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1709 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_335 = and i1 %or_ln891_167, i1 %or_ln896_167"   --->   Operation 1709 'and' 'and_ln896_335' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1710 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_759)   --->   "%underflow_167 = and i1 %and_ln896_335, i1 %p_Result_1625"   --->   Operation 1710 'and' 'underflow_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1711 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_759)   --->   "%select_ln346_294 = select i1 %overflow_167, i16 32767, i16 32768"   --->   Operation 1711 'select' 'select_ln346_294' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1712 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_759)   --->   "%or_ln346_167 = or i1 %overflow_167, i1 %underflow_167"   --->   Operation 1712 'or' 'or_ln346_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1713 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_759 = select i1 %or_ln346_167, i16 %select_ln346_294, i16 %out_data_V_910"   --->   Operation 1713 'select' 'out_data_V_759' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1714 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_40, i16 %out_data_V_759" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1714 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1715 [1/1] (0.12ns)   --->   "%xor_ln896_337 = xor i1 %p_Result_1632, i1 1"   --->   Operation 1715 'xor' 'xor_ln896_337' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1716 [1/1] (0.12ns)   --->   "%carry_338 = and i1 %p_Result_1631, i1 %xor_ln896_337"   --->   Operation 1716 'and' 'carry_338' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1717 [1/1] (0.12ns)   --->   "%Range1_all_zeros_168 = xor i1 %p_Result_1629, i1 1"   --->   Operation 1717 'xor' 'Range1_all_zeros_168' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1718 [1/1] (0.00ns) (grouped into LUT with out node overflow_168)   --->   "%deleted_zeros_168 = select i1 %carry_338, i1 %p_Result_1629, i1 %Range1_all_zeros_168"   --->   Operation 1718 'select' 'deleted_zeros_168' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1719 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_337)   --->   "%deleted_ones_168 = select i1 %carry_338, i1 %Range1_all_zeros_168, i1 %p_Result_1629"   --->   Operation 1719 'select' 'deleted_ones_168' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1720 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_337)   --->   "%xor_ln891_168 = xor i1 %p_Result_1631, i1 1"   --->   Operation 1720 'xor' 'xor_ln891_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1721 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_337)   --->   "%or_ln891_168 = or i1 %p_Result_1632, i1 %xor_ln891_168"   --->   Operation 1721 'or' 'or_ln891_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1722 [1/1] (0.00ns) (grouped into LUT with out node overflow_168)   --->   "%xor_ln895_168 = xor i1 %deleted_zeros_168, i1 1"   --->   Operation 1722 'xor' 'xor_ln895_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1723 [1/1] (0.00ns) (grouped into LUT with out node overflow_168)   --->   "%or_ln895_168 = or i1 %p_Result_1632, i1 %xor_ln895_168"   --->   Operation 1723 'or' 'or_ln895_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1724 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_168 = and i1 %or_ln895_168, i1 %Range1_all_zeros_168"   --->   Operation 1724 'and' 'overflow_168' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1725 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_337)   --->   "%xor_ln896_338 = xor i1 %deleted_ones_168, i1 1"   --->   Operation 1725 'xor' 'xor_ln896_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1726 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_337)   --->   "%or_ln896_168 = or i1 %xor_ln896_337, i1 %xor_ln896_338"   --->   Operation 1726 'or' 'or_ln896_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1727 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_337 = and i1 %or_ln891_168, i1 %or_ln896_168"   --->   Operation 1727 'and' 'and_ln896_337' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1728 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_762)   --->   "%underflow_168 = and i1 %and_ln896_337, i1 %p_Result_1629"   --->   Operation 1728 'and' 'underflow_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1729 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_762)   --->   "%select_ln346_295 = select i1 %overflow_168, i16 32767, i16 32768"   --->   Operation 1729 'select' 'select_ln346_295' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1730 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_762)   --->   "%or_ln346_168 = or i1 %overflow_168, i1 %underflow_168"   --->   Operation 1730 'or' 'or_ln346_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1731 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_762 = select i1 %or_ln346_168, i16 %select_ln346_295, i16 %out_data_V_912"   --->   Operation 1731 'select' 'out_data_V_762' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1732 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_41, i16 %out_data_V_762" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1732 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1733 [1/1] (0.12ns)   --->   "%xor_ln896_339 = xor i1 %p_Result_1636, i1 1"   --->   Operation 1733 'xor' 'xor_ln896_339' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1734 [1/1] (0.12ns)   --->   "%carry_340 = and i1 %p_Result_1635, i1 %xor_ln896_339"   --->   Operation 1734 'and' 'carry_340' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1735 [1/1] (0.12ns)   --->   "%Range1_all_zeros_169 = xor i1 %p_Result_1633, i1 1"   --->   Operation 1735 'xor' 'Range1_all_zeros_169' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1736 [1/1] (0.00ns) (grouped into LUT with out node overflow_169)   --->   "%deleted_zeros_169 = select i1 %carry_340, i1 %p_Result_1633, i1 %Range1_all_zeros_169"   --->   Operation 1736 'select' 'deleted_zeros_169' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1737 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_339)   --->   "%deleted_ones_169 = select i1 %carry_340, i1 %Range1_all_zeros_169, i1 %p_Result_1633"   --->   Operation 1737 'select' 'deleted_ones_169' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1738 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_339)   --->   "%xor_ln891_169 = xor i1 %p_Result_1635, i1 1"   --->   Operation 1738 'xor' 'xor_ln891_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1739 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_339)   --->   "%or_ln891_169 = or i1 %p_Result_1636, i1 %xor_ln891_169"   --->   Operation 1739 'or' 'or_ln891_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1740 [1/1] (0.00ns) (grouped into LUT with out node overflow_169)   --->   "%xor_ln895_169 = xor i1 %deleted_zeros_169, i1 1"   --->   Operation 1740 'xor' 'xor_ln895_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1741 [1/1] (0.00ns) (grouped into LUT with out node overflow_169)   --->   "%or_ln895_169 = or i1 %p_Result_1636, i1 %xor_ln895_169"   --->   Operation 1741 'or' 'or_ln895_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1742 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_169 = and i1 %or_ln895_169, i1 %Range1_all_zeros_169"   --->   Operation 1742 'and' 'overflow_169' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1743 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_339)   --->   "%xor_ln896_340 = xor i1 %deleted_ones_169, i1 1"   --->   Operation 1743 'xor' 'xor_ln896_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1744 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_339)   --->   "%or_ln896_169 = or i1 %xor_ln896_339, i1 %xor_ln896_340"   --->   Operation 1744 'or' 'or_ln896_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1745 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_339 = and i1 %or_ln891_169, i1 %or_ln896_169"   --->   Operation 1745 'and' 'and_ln896_339' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1746 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_765)   --->   "%underflow_169 = and i1 %and_ln896_339, i1 %p_Result_1633"   --->   Operation 1746 'and' 'underflow_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1747 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_765)   --->   "%select_ln346_296 = select i1 %overflow_169, i16 32767, i16 32768"   --->   Operation 1747 'select' 'select_ln346_296' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1748 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_765)   --->   "%or_ln346_169 = or i1 %overflow_169, i1 %underflow_169"   --->   Operation 1748 'or' 'or_ln346_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1749 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_765 = select i1 %or_ln346_169, i16 %select_ln346_296, i16 %out_data_V_914"   --->   Operation 1749 'select' 'out_data_V_765' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1750 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_42, i16 %out_data_V_765" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1750 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1751 [1/1] (0.12ns)   --->   "%xor_ln896_341 = xor i1 %p_Result_1640, i1 1"   --->   Operation 1751 'xor' 'xor_ln896_341' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1752 [1/1] (0.12ns)   --->   "%carry_342 = and i1 %p_Result_1639, i1 %xor_ln896_341"   --->   Operation 1752 'and' 'carry_342' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1753 [1/1] (0.12ns)   --->   "%Range1_all_zeros_170 = xor i1 %p_Result_1637, i1 1"   --->   Operation 1753 'xor' 'Range1_all_zeros_170' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1754 [1/1] (0.00ns) (grouped into LUT with out node overflow_170)   --->   "%deleted_zeros_170 = select i1 %carry_342, i1 %p_Result_1637, i1 %Range1_all_zeros_170"   --->   Operation 1754 'select' 'deleted_zeros_170' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1755 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_341)   --->   "%deleted_ones_170 = select i1 %carry_342, i1 %Range1_all_zeros_170, i1 %p_Result_1637"   --->   Operation 1755 'select' 'deleted_ones_170' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1756 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_341)   --->   "%xor_ln891_170 = xor i1 %p_Result_1639, i1 1"   --->   Operation 1756 'xor' 'xor_ln891_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1757 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_341)   --->   "%or_ln891_170 = or i1 %p_Result_1640, i1 %xor_ln891_170"   --->   Operation 1757 'or' 'or_ln891_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1758 [1/1] (0.00ns) (grouped into LUT with out node overflow_170)   --->   "%xor_ln895_170 = xor i1 %deleted_zeros_170, i1 1"   --->   Operation 1758 'xor' 'xor_ln895_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1759 [1/1] (0.00ns) (grouped into LUT with out node overflow_170)   --->   "%or_ln895_170 = or i1 %p_Result_1640, i1 %xor_ln895_170"   --->   Operation 1759 'or' 'or_ln895_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1760 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_170 = and i1 %or_ln895_170, i1 %Range1_all_zeros_170"   --->   Operation 1760 'and' 'overflow_170' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1761 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_341)   --->   "%xor_ln896_342 = xor i1 %deleted_ones_170, i1 1"   --->   Operation 1761 'xor' 'xor_ln896_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1762 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_341)   --->   "%or_ln896_170 = or i1 %xor_ln896_341, i1 %xor_ln896_342"   --->   Operation 1762 'or' 'or_ln896_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1763 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_341 = and i1 %or_ln891_170, i1 %or_ln896_170"   --->   Operation 1763 'and' 'and_ln896_341' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1764 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_768)   --->   "%underflow_170 = and i1 %and_ln896_341, i1 %p_Result_1637"   --->   Operation 1764 'and' 'underflow_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_768)   --->   "%select_ln346_297 = select i1 %overflow_170, i16 32767, i16 32768"   --->   Operation 1765 'select' 'select_ln346_297' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1766 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_768)   --->   "%or_ln346_170 = or i1 %overflow_170, i1 %underflow_170"   --->   Operation 1766 'or' 'or_ln346_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1767 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_768 = select i1 %or_ln346_170, i16 %select_ln346_297, i16 %out_data_V_916"   --->   Operation 1767 'select' 'out_data_V_768' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1768 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_43, i16 %out_data_V_768" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1768 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1769 [1/1] (0.12ns)   --->   "%xor_ln896_343 = xor i1 %p_Result_1644, i1 1"   --->   Operation 1769 'xor' 'xor_ln896_343' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1770 [1/1] (0.12ns)   --->   "%carry_344 = and i1 %p_Result_1643, i1 %xor_ln896_343"   --->   Operation 1770 'and' 'carry_344' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1771 [1/1] (0.12ns)   --->   "%Range1_all_zeros_171 = xor i1 %p_Result_1641, i1 1"   --->   Operation 1771 'xor' 'Range1_all_zeros_171' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1772 [1/1] (0.00ns) (grouped into LUT with out node overflow_171)   --->   "%deleted_zeros_171 = select i1 %carry_344, i1 %p_Result_1641, i1 %Range1_all_zeros_171"   --->   Operation 1772 'select' 'deleted_zeros_171' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1773 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_343)   --->   "%deleted_ones_171 = select i1 %carry_344, i1 %Range1_all_zeros_171, i1 %p_Result_1641"   --->   Operation 1773 'select' 'deleted_ones_171' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1774 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_343)   --->   "%xor_ln891_171 = xor i1 %p_Result_1643, i1 1"   --->   Operation 1774 'xor' 'xor_ln891_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1775 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_343)   --->   "%or_ln891_171 = or i1 %p_Result_1644, i1 %xor_ln891_171"   --->   Operation 1775 'or' 'or_ln891_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1776 [1/1] (0.00ns) (grouped into LUT with out node overflow_171)   --->   "%xor_ln895_171 = xor i1 %deleted_zeros_171, i1 1"   --->   Operation 1776 'xor' 'xor_ln895_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1777 [1/1] (0.00ns) (grouped into LUT with out node overflow_171)   --->   "%or_ln895_171 = or i1 %p_Result_1644, i1 %xor_ln895_171"   --->   Operation 1777 'or' 'or_ln895_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1778 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_171 = and i1 %or_ln895_171, i1 %Range1_all_zeros_171"   --->   Operation 1778 'and' 'overflow_171' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1779 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_343)   --->   "%xor_ln896_344 = xor i1 %deleted_ones_171, i1 1"   --->   Operation 1779 'xor' 'xor_ln896_344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1780 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_343)   --->   "%or_ln896_171 = or i1 %xor_ln896_343, i1 %xor_ln896_344"   --->   Operation 1780 'or' 'or_ln896_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1781 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_343 = and i1 %or_ln891_171, i1 %or_ln896_171"   --->   Operation 1781 'and' 'and_ln896_343' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1782 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_771)   --->   "%underflow_171 = and i1 %and_ln896_343, i1 %p_Result_1641"   --->   Operation 1782 'and' 'underflow_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1783 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_771)   --->   "%select_ln346_298 = select i1 %overflow_171, i16 32767, i16 32768"   --->   Operation 1783 'select' 'select_ln346_298' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1784 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_771)   --->   "%or_ln346_171 = or i1 %overflow_171, i1 %underflow_171"   --->   Operation 1784 'or' 'or_ln346_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1785 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_771 = select i1 %or_ln346_171, i16 %select_ln346_298, i16 %out_data_V_918"   --->   Operation 1785 'select' 'out_data_V_771' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1786 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_44, i16 %out_data_V_771" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1786 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1787 [1/1] (0.12ns)   --->   "%xor_ln896_345 = xor i1 %p_Result_1648, i1 1"   --->   Operation 1787 'xor' 'xor_ln896_345' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1788 [1/1] (0.12ns)   --->   "%carry_346 = and i1 %p_Result_1647, i1 %xor_ln896_345"   --->   Operation 1788 'and' 'carry_346' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1789 [1/1] (0.12ns)   --->   "%Range1_all_zeros_172 = xor i1 %p_Result_1645, i1 1"   --->   Operation 1789 'xor' 'Range1_all_zeros_172' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node overflow_172)   --->   "%deleted_zeros_172 = select i1 %carry_346, i1 %p_Result_1645, i1 %Range1_all_zeros_172"   --->   Operation 1790 'select' 'deleted_zeros_172' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1791 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_345)   --->   "%deleted_ones_172 = select i1 %carry_346, i1 %Range1_all_zeros_172, i1 %p_Result_1645"   --->   Operation 1791 'select' 'deleted_ones_172' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1792 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_345)   --->   "%xor_ln891_172 = xor i1 %p_Result_1647, i1 1"   --->   Operation 1792 'xor' 'xor_ln891_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_345)   --->   "%or_ln891_172 = or i1 %p_Result_1648, i1 %xor_ln891_172"   --->   Operation 1793 'or' 'or_ln891_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1794 [1/1] (0.00ns) (grouped into LUT with out node overflow_172)   --->   "%xor_ln895_172 = xor i1 %deleted_zeros_172, i1 1"   --->   Operation 1794 'xor' 'xor_ln895_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1795 [1/1] (0.00ns) (grouped into LUT with out node overflow_172)   --->   "%or_ln895_172 = or i1 %p_Result_1648, i1 %xor_ln895_172"   --->   Operation 1795 'or' 'or_ln895_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1796 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_172 = and i1 %or_ln895_172, i1 %Range1_all_zeros_172"   --->   Operation 1796 'and' 'overflow_172' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1797 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_345)   --->   "%xor_ln896_346 = xor i1 %deleted_ones_172, i1 1"   --->   Operation 1797 'xor' 'xor_ln896_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1798 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_345)   --->   "%or_ln896_172 = or i1 %xor_ln896_345, i1 %xor_ln896_346"   --->   Operation 1798 'or' 'or_ln896_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1799 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_345 = and i1 %or_ln891_172, i1 %or_ln896_172"   --->   Operation 1799 'and' 'and_ln896_345' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1800 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_774)   --->   "%underflow_172 = and i1 %and_ln896_345, i1 %p_Result_1645"   --->   Operation 1800 'and' 'underflow_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1801 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_774)   --->   "%select_ln346_299 = select i1 %overflow_172, i16 32767, i16 32768"   --->   Operation 1801 'select' 'select_ln346_299' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1802 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_774)   --->   "%or_ln346_172 = or i1 %overflow_172, i1 %underflow_172"   --->   Operation 1802 'or' 'or_ln346_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1803 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_774 = select i1 %or_ln346_172, i16 %select_ln346_299, i16 %out_data_V_920"   --->   Operation 1803 'select' 'out_data_V_774' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1804 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_45, i16 %out_data_V_774" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1804 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1805 [1/1] (0.12ns)   --->   "%xor_ln896_347 = xor i1 %p_Result_1652, i1 1"   --->   Operation 1805 'xor' 'xor_ln896_347' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1806 [1/1] (0.12ns)   --->   "%carry_348 = and i1 %p_Result_1651, i1 %xor_ln896_347"   --->   Operation 1806 'and' 'carry_348' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1807 [1/1] (0.12ns)   --->   "%Range1_all_zeros_173 = xor i1 %p_Result_1649, i1 1"   --->   Operation 1807 'xor' 'Range1_all_zeros_173' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1808 [1/1] (0.00ns) (grouped into LUT with out node overflow_173)   --->   "%deleted_zeros_173 = select i1 %carry_348, i1 %p_Result_1649, i1 %Range1_all_zeros_173"   --->   Operation 1808 'select' 'deleted_zeros_173' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1809 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_347)   --->   "%deleted_ones_173 = select i1 %carry_348, i1 %Range1_all_zeros_173, i1 %p_Result_1649"   --->   Operation 1809 'select' 'deleted_ones_173' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1810 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_347)   --->   "%xor_ln891_173 = xor i1 %p_Result_1651, i1 1"   --->   Operation 1810 'xor' 'xor_ln891_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1811 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_347)   --->   "%or_ln891_173 = or i1 %p_Result_1652, i1 %xor_ln891_173"   --->   Operation 1811 'or' 'or_ln891_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1812 [1/1] (0.00ns) (grouped into LUT with out node overflow_173)   --->   "%xor_ln895_173 = xor i1 %deleted_zeros_173, i1 1"   --->   Operation 1812 'xor' 'xor_ln895_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1813 [1/1] (0.00ns) (grouped into LUT with out node overflow_173)   --->   "%or_ln895_173 = or i1 %p_Result_1652, i1 %xor_ln895_173"   --->   Operation 1813 'or' 'or_ln895_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1814 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_173 = and i1 %or_ln895_173, i1 %Range1_all_zeros_173"   --->   Operation 1814 'and' 'overflow_173' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1815 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_347)   --->   "%xor_ln896_348 = xor i1 %deleted_ones_173, i1 1"   --->   Operation 1815 'xor' 'xor_ln896_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1816 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_347)   --->   "%or_ln896_173 = or i1 %xor_ln896_347, i1 %xor_ln896_348"   --->   Operation 1816 'or' 'or_ln896_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1817 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_347 = and i1 %or_ln891_173, i1 %or_ln896_173"   --->   Operation 1817 'and' 'and_ln896_347' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1818 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_777)   --->   "%underflow_173 = and i1 %and_ln896_347, i1 %p_Result_1649"   --->   Operation 1818 'and' 'underflow_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1819 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_777)   --->   "%select_ln346_300 = select i1 %overflow_173, i16 32767, i16 32768"   --->   Operation 1819 'select' 'select_ln346_300' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1820 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_777)   --->   "%or_ln346_173 = or i1 %overflow_173, i1 %underflow_173"   --->   Operation 1820 'or' 'or_ln346_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1821 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_777 = select i1 %or_ln346_173, i16 %select_ln346_300, i16 %out_data_V_922"   --->   Operation 1821 'select' 'out_data_V_777' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1822 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_46, i16 %out_data_V_777" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1822 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1823 [1/1] (0.12ns)   --->   "%xor_ln896_349 = xor i1 %p_Result_1656, i1 1"   --->   Operation 1823 'xor' 'xor_ln896_349' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1824 [1/1] (0.12ns)   --->   "%carry_350 = and i1 %p_Result_1655, i1 %xor_ln896_349"   --->   Operation 1824 'and' 'carry_350' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1825 [1/1] (0.12ns)   --->   "%Range1_all_zeros_174 = xor i1 %p_Result_1653, i1 1"   --->   Operation 1825 'xor' 'Range1_all_zeros_174' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1826 [1/1] (0.00ns) (grouped into LUT with out node overflow_174)   --->   "%deleted_zeros_174 = select i1 %carry_350, i1 %p_Result_1653, i1 %Range1_all_zeros_174"   --->   Operation 1826 'select' 'deleted_zeros_174' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1827 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_349)   --->   "%deleted_ones_174 = select i1 %carry_350, i1 %Range1_all_zeros_174, i1 %p_Result_1653"   --->   Operation 1827 'select' 'deleted_ones_174' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1828 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_349)   --->   "%xor_ln891_174 = xor i1 %p_Result_1655, i1 1"   --->   Operation 1828 'xor' 'xor_ln891_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1829 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_349)   --->   "%or_ln891_174 = or i1 %p_Result_1656, i1 %xor_ln891_174"   --->   Operation 1829 'or' 'or_ln891_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node overflow_174)   --->   "%xor_ln895_174 = xor i1 %deleted_zeros_174, i1 1"   --->   Operation 1830 'xor' 'xor_ln895_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node overflow_174)   --->   "%or_ln895_174 = or i1 %p_Result_1656, i1 %xor_ln895_174"   --->   Operation 1831 'or' 'or_ln895_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1832 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_174 = and i1 %or_ln895_174, i1 %Range1_all_zeros_174"   --->   Operation 1832 'and' 'overflow_174' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1833 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_349)   --->   "%xor_ln896_350 = xor i1 %deleted_ones_174, i1 1"   --->   Operation 1833 'xor' 'xor_ln896_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1834 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_349)   --->   "%or_ln896_174 = or i1 %xor_ln896_349, i1 %xor_ln896_350"   --->   Operation 1834 'or' 'or_ln896_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1835 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_349 = and i1 %or_ln891_174, i1 %or_ln896_174"   --->   Operation 1835 'and' 'and_ln896_349' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1836 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_780)   --->   "%underflow_174 = and i1 %and_ln896_349, i1 %p_Result_1653"   --->   Operation 1836 'and' 'underflow_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1837 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_780)   --->   "%select_ln346_301 = select i1 %overflow_174, i16 32767, i16 32768"   --->   Operation 1837 'select' 'select_ln346_301' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1838 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_780)   --->   "%or_ln346_174 = or i1 %overflow_174, i1 %underflow_174"   --->   Operation 1838 'or' 'or_ln346_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1839 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_780 = select i1 %or_ln346_174, i16 %select_ln346_301, i16 %out_data_V_924"   --->   Operation 1839 'select' 'out_data_V_780' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1840 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_47, i16 %out_data_V_780" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1840 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1841 [1/1] (0.12ns)   --->   "%xor_ln896_351 = xor i1 %p_Result_1660, i1 1"   --->   Operation 1841 'xor' 'xor_ln896_351' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1842 [1/1] (0.12ns)   --->   "%carry_352 = and i1 %p_Result_1659, i1 %xor_ln896_351"   --->   Operation 1842 'and' 'carry_352' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1843 [1/1] (0.12ns)   --->   "%Range1_all_zeros_175 = xor i1 %p_Result_1657, i1 1"   --->   Operation 1843 'xor' 'Range1_all_zeros_175' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1844 [1/1] (0.00ns) (grouped into LUT with out node overflow_175)   --->   "%deleted_zeros_175 = select i1 %carry_352, i1 %p_Result_1657, i1 %Range1_all_zeros_175"   --->   Operation 1844 'select' 'deleted_zeros_175' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1845 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_351)   --->   "%deleted_ones_175 = select i1 %carry_352, i1 %Range1_all_zeros_175, i1 %p_Result_1657"   --->   Operation 1845 'select' 'deleted_ones_175' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1846 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_351)   --->   "%xor_ln891_175 = xor i1 %p_Result_1659, i1 1"   --->   Operation 1846 'xor' 'xor_ln891_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1847 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_351)   --->   "%or_ln891_175 = or i1 %p_Result_1660, i1 %xor_ln891_175"   --->   Operation 1847 'or' 'or_ln891_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1848 [1/1] (0.00ns) (grouped into LUT with out node overflow_175)   --->   "%xor_ln895_175 = xor i1 %deleted_zeros_175, i1 1"   --->   Operation 1848 'xor' 'xor_ln895_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1849 [1/1] (0.00ns) (grouped into LUT with out node overflow_175)   --->   "%or_ln895_175 = or i1 %p_Result_1660, i1 %xor_ln895_175"   --->   Operation 1849 'or' 'or_ln895_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1850 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_175 = and i1 %or_ln895_175, i1 %Range1_all_zeros_175"   --->   Operation 1850 'and' 'overflow_175' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1851 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_351)   --->   "%xor_ln896_352 = xor i1 %deleted_ones_175, i1 1"   --->   Operation 1851 'xor' 'xor_ln896_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1852 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_351)   --->   "%or_ln896_175 = or i1 %xor_ln896_351, i1 %xor_ln896_352"   --->   Operation 1852 'or' 'or_ln896_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1853 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_351 = and i1 %or_ln891_175, i1 %or_ln896_175"   --->   Operation 1853 'and' 'and_ln896_351' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1854 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_783)   --->   "%underflow_175 = and i1 %and_ln896_351, i1 %p_Result_1657"   --->   Operation 1854 'and' 'underflow_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1855 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_783)   --->   "%select_ln346_302 = select i1 %overflow_175, i16 32767, i16 32768"   --->   Operation 1855 'select' 'select_ln346_302' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1856 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_783)   --->   "%or_ln346_175 = or i1 %overflow_175, i1 %underflow_175"   --->   Operation 1856 'or' 'or_ln346_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1857 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_783 = select i1 %or_ln346_175, i16 %select_ln346_302, i16 %out_data_V_926"   --->   Operation 1857 'select' 'out_data_V_783' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1858 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_48, i16 %out_data_V_783" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1858 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1859 [1/1] (0.12ns)   --->   "%xor_ln896_353 = xor i1 %p_Result_1664, i1 1"   --->   Operation 1859 'xor' 'xor_ln896_353' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1860 [1/1] (0.12ns)   --->   "%carry_354 = and i1 %p_Result_1663, i1 %xor_ln896_353"   --->   Operation 1860 'and' 'carry_354' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1861 [1/1] (0.12ns)   --->   "%Range1_all_zeros_176 = xor i1 %p_Result_1661, i1 1"   --->   Operation 1861 'xor' 'Range1_all_zeros_176' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1862 [1/1] (0.00ns) (grouped into LUT with out node overflow_176)   --->   "%deleted_zeros_176 = select i1 %carry_354, i1 %p_Result_1661, i1 %Range1_all_zeros_176"   --->   Operation 1862 'select' 'deleted_zeros_176' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1863 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_353)   --->   "%deleted_ones_176 = select i1 %carry_354, i1 %Range1_all_zeros_176, i1 %p_Result_1661"   --->   Operation 1863 'select' 'deleted_ones_176' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1864 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_353)   --->   "%xor_ln891_176 = xor i1 %p_Result_1663, i1 1"   --->   Operation 1864 'xor' 'xor_ln891_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1865 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_353)   --->   "%or_ln891_176 = or i1 %p_Result_1664, i1 %xor_ln891_176"   --->   Operation 1865 'or' 'or_ln891_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1866 [1/1] (0.00ns) (grouped into LUT with out node overflow_176)   --->   "%xor_ln895_176 = xor i1 %deleted_zeros_176, i1 1"   --->   Operation 1866 'xor' 'xor_ln895_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1867 [1/1] (0.00ns) (grouped into LUT with out node overflow_176)   --->   "%or_ln895_176 = or i1 %p_Result_1664, i1 %xor_ln895_176"   --->   Operation 1867 'or' 'or_ln895_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1868 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_176 = and i1 %or_ln895_176, i1 %Range1_all_zeros_176"   --->   Operation 1868 'and' 'overflow_176' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1869 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_353)   --->   "%xor_ln896_354 = xor i1 %deleted_ones_176, i1 1"   --->   Operation 1869 'xor' 'xor_ln896_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_353)   --->   "%or_ln896_176 = or i1 %xor_ln896_353, i1 %xor_ln896_354"   --->   Operation 1870 'or' 'or_ln896_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1871 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_353 = and i1 %or_ln891_176, i1 %or_ln896_176"   --->   Operation 1871 'and' 'and_ln896_353' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1872 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_786)   --->   "%underflow_176 = and i1 %and_ln896_353, i1 %p_Result_1661"   --->   Operation 1872 'and' 'underflow_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1873 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_786)   --->   "%select_ln346_303 = select i1 %overflow_176, i16 32767, i16 32768"   --->   Operation 1873 'select' 'select_ln346_303' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1874 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_786)   --->   "%or_ln346_176 = or i1 %overflow_176, i1 %underflow_176"   --->   Operation 1874 'or' 'or_ln346_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1875 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_786 = select i1 %or_ln346_176, i16 %select_ln346_303, i16 %out_data_V_928"   --->   Operation 1875 'select' 'out_data_V_786' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1876 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_49, i16 %out_data_V_786" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1876 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1877 [1/1] (0.12ns)   --->   "%xor_ln896_355 = xor i1 %p_Result_1668, i1 1"   --->   Operation 1877 'xor' 'xor_ln896_355' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1878 [1/1] (0.12ns)   --->   "%carry_356 = and i1 %p_Result_1667, i1 %xor_ln896_355"   --->   Operation 1878 'and' 'carry_356' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1879 [1/1] (0.12ns)   --->   "%Range1_all_zeros_177 = xor i1 %p_Result_1665, i1 1"   --->   Operation 1879 'xor' 'Range1_all_zeros_177' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1880 [1/1] (0.00ns) (grouped into LUT with out node overflow_177)   --->   "%deleted_zeros_177 = select i1 %carry_356, i1 %p_Result_1665, i1 %Range1_all_zeros_177"   --->   Operation 1880 'select' 'deleted_zeros_177' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1881 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_355)   --->   "%deleted_ones_177 = select i1 %carry_356, i1 %Range1_all_zeros_177, i1 %p_Result_1665"   --->   Operation 1881 'select' 'deleted_ones_177' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1882 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_355)   --->   "%xor_ln891_177 = xor i1 %p_Result_1667, i1 1"   --->   Operation 1882 'xor' 'xor_ln891_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1883 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_355)   --->   "%or_ln891_177 = or i1 %p_Result_1668, i1 %xor_ln891_177"   --->   Operation 1883 'or' 'or_ln891_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1884 [1/1] (0.00ns) (grouped into LUT with out node overflow_177)   --->   "%xor_ln895_177 = xor i1 %deleted_zeros_177, i1 1"   --->   Operation 1884 'xor' 'xor_ln895_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1885 [1/1] (0.00ns) (grouped into LUT with out node overflow_177)   --->   "%or_ln895_177 = or i1 %p_Result_1668, i1 %xor_ln895_177"   --->   Operation 1885 'or' 'or_ln895_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1886 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_177 = and i1 %or_ln895_177, i1 %Range1_all_zeros_177"   --->   Operation 1886 'and' 'overflow_177' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1887 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_355)   --->   "%xor_ln896_356 = xor i1 %deleted_ones_177, i1 1"   --->   Operation 1887 'xor' 'xor_ln896_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1888 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_355)   --->   "%or_ln896_177 = or i1 %xor_ln896_355, i1 %xor_ln896_356"   --->   Operation 1888 'or' 'or_ln896_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1889 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_355 = and i1 %or_ln891_177, i1 %or_ln896_177"   --->   Operation 1889 'and' 'and_ln896_355' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1890 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_789)   --->   "%underflow_177 = and i1 %and_ln896_355, i1 %p_Result_1665"   --->   Operation 1890 'and' 'underflow_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1891 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_789)   --->   "%select_ln346_304 = select i1 %overflow_177, i16 32767, i16 32768"   --->   Operation 1891 'select' 'select_ln346_304' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1892 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_789)   --->   "%or_ln346_177 = or i1 %overflow_177, i1 %underflow_177"   --->   Operation 1892 'or' 'or_ln346_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1893 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_789 = select i1 %or_ln346_177, i16 %select_ln346_304, i16 %out_data_V_930"   --->   Operation 1893 'select' 'out_data_V_789' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1894 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_50, i16 %out_data_V_789" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1894 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1895 [1/1] (0.12ns)   --->   "%xor_ln896_357 = xor i1 %p_Result_1672, i1 1"   --->   Operation 1895 'xor' 'xor_ln896_357' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1896 [1/1] (0.12ns)   --->   "%carry_358 = and i1 %p_Result_1671, i1 %xor_ln896_357"   --->   Operation 1896 'and' 'carry_358' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1897 [1/1] (0.12ns)   --->   "%Range1_all_zeros_178 = xor i1 %p_Result_1669, i1 1"   --->   Operation 1897 'xor' 'Range1_all_zeros_178' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1898 [1/1] (0.00ns) (grouped into LUT with out node overflow_178)   --->   "%deleted_zeros_178 = select i1 %carry_358, i1 %p_Result_1669, i1 %Range1_all_zeros_178"   --->   Operation 1898 'select' 'deleted_zeros_178' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1899 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_357)   --->   "%deleted_ones_178 = select i1 %carry_358, i1 %Range1_all_zeros_178, i1 %p_Result_1669"   --->   Operation 1899 'select' 'deleted_ones_178' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1900 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_357)   --->   "%xor_ln891_178 = xor i1 %p_Result_1671, i1 1"   --->   Operation 1900 'xor' 'xor_ln891_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1901 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_357)   --->   "%or_ln891_178 = or i1 %p_Result_1672, i1 %xor_ln891_178"   --->   Operation 1901 'or' 'or_ln891_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1902 [1/1] (0.00ns) (grouped into LUT with out node overflow_178)   --->   "%xor_ln895_178 = xor i1 %deleted_zeros_178, i1 1"   --->   Operation 1902 'xor' 'xor_ln895_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1903 [1/1] (0.00ns) (grouped into LUT with out node overflow_178)   --->   "%or_ln895_178 = or i1 %p_Result_1672, i1 %xor_ln895_178"   --->   Operation 1903 'or' 'or_ln895_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1904 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_178 = and i1 %or_ln895_178, i1 %Range1_all_zeros_178"   --->   Operation 1904 'and' 'overflow_178' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1905 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_357)   --->   "%xor_ln896_358 = xor i1 %deleted_ones_178, i1 1"   --->   Operation 1905 'xor' 'xor_ln896_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_357)   --->   "%or_ln896_178 = or i1 %xor_ln896_357, i1 %xor_ln896_358"   --->   Operation 1906 'or' 'or_ln896_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1907 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_357 = and i1 %or_ln891_178, i1 %or_ln896_178"   --->   Operation 1907 'and' 'and_ln896_357' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1908 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_792)   --->   "%underflow_178 = and i1 %and_ln896_357, i1 %p_Result_1669"   --->   Operation 1908 'and' 'underflow_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1909 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_792)   --->   "%select_ln346_305 = select i1 %overflow_178, i16 32767, i16 32768"   --->   Operation 1909 'select' 'select_ln346_305' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1910 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_792)   --->   "%or_ln346_178 = or i1 %overflow_178, i1 %underflow_178"   --->   Operation 1910 'or' 'or_ln346_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1911 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_792 = select i1 %or_ln346_178, i16 %select_ln346_305, i16 %out_data_V_932"   --->   Operation 1911 'select' 'out_data_V_792' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1912 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_51, i16 %out_data_V_792" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1912 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1913 [1/1] (0.12ns)   --->   "%xor_ln896_359 = xor i1 %p_Result_1676, i1 1"   --->   Operation 1913 'xor' 'xor_ln896_359' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1914 [1/1] (0.12ns)   --->   "%carry_360 = and i1 %p_Result_1675, i1 %xor_ln896_359"   --->   Operation 1914 'and' 'carry_360' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1915 [1/1] (0.12ns)   --->   "%Range1_all_zeros_179 = xor i1 %p_Result_1673, i1 1"   --->   Operation 1915 'xor' 'Range1_all_zeros_179' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1916 [1/1] (0.00ns) (grouped into LUT with out node overflow_179)   --->   "%deleted_zeros_179 = select i1 %carry_360, i1 %p_Result_1673, i1 %Range1_all_zeros_179"   --->   Operation 1916 'select' 'deleted_zeros_179' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1917 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_359)   --->   "%deleted_ones_179 = select i1 %carry_360, i1 %Range1_all_zeros_179, i1 %p_Result_1673"   --->   Operation 1917 'select' 'deleted_ones_179' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1918 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_359)   --->   "%xor_ln891_179 = xor i1 %p_Result_1675, i1 1"   --->   Operation 1918 'xor' 'xor_ln891_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1919 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_359)   --->   "%or_ln891_179 = or i1 %p_Result_1676, i1 %xor_ln891_179"   --->   Operation 1919 'or' 'or_ln891_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1920 [1/1] (0.00ns) (grouped into LUT with out node overflow_179)   --->   "%xor_ln895_179 = xor i1 %deleted_zeros_179, i1 1"   --->   Operation 1920 'xor' 'xor_ln895_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1921 [1/1] (0.00ns) (grouped into LUT with out node overflow_179)   --->   "%or_ln895_179 = or i1 %p_Result_1676, i1 %xor_ln895_179"   --->   Operation 1921 'or' 'or_ln895_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1922 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_179 = and i1 %or_ln895_179, i1 %Range1_all_zeros_179"   --->   Operation 1922 'and' 'overflow_179' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1923 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_359)   --->   "%xor_ln896_360 = xor i1 %deleted_ones_179, i1 1"   --->   Operation 1923 'xor' 'xor_ln896_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1924 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_359)   --->   "%or_ln896_179 = or i1 %xor_ln896_359, i1 %xor_ln896_360"   --->   Operation 1924 'or' 'or_ln896_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1925 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_359 = and i1 %or_ln891_179, i1 %or_ln896_179"   --->   Operation 1925 'and' 'and_ln896_359' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1926 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_795)   --->   "%underflow_179 = and i1 %and_ln896_359, i1 %p_Result_1673"   --->   Operation 1926 'and' 'underflow_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1927 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_795)   --->   "%select_ln346_306 = select i1 %overflow_179, i16 32767, i16 32768"   --->   Operation 1927 'select' 'select_ln346_306' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1928 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_795)   --->   "%or_ln346_179 = or i1 %overflow_179, i1 %underflow_179"   --->   Operation 1928 'or' 'or_ln346_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1929 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_795 = select i1 %or_ln346_179, i16 %select_ln346_306, i16 %out_data_V_934"   --->   Operation 1929 'select' 'out_data_V_795' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1930 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_52, i16 %out_data_V_795" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1930 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1931 [1/1] (0.12ns)   --->   "%xor_ln896_361 = xor i1 %p_Result_1680, i1 1"   --->   Operation 1931 'xor' 'xor_ln896_361' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1932 [1/1] (0.12ns)   --->   "%carry_362 = and i1 %p_Result_1679, i1 %xor_ln896_361"   --->   Operation 1932 'and' 'carry_362' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1933 [1/1] (0.12ns)   --->   "%Range1_all_zeros_180 = xor i1 %p_Result_1677, i1 1"   --->   Operation 1933 'xor' 'Range1_all_zeros_180' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1934 [1/1] (0.00ns) (grouped into LUT with out node overflow_180)   --->   "%deleted_zeros_180 = select i1 %carry_362, i1 %p_Result_1677, i1 %Range1_all_zeros_180"   --->   Operation 1934 'select' 'deleted_zeros_180' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1935 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_361)   --->   "%deleted_ones_180 = select i1 %carry_362, i1 %Range1_all_zeros_180, i1 %p_Result_1677"   --->   Operation 1935 'select' 'deleted_ones_180' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1936 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_361)   --->   "%xor_ln891_180 = xor i1 %p_Result_1679, i1 1"   --->   Operation 1936 'xor' 'xor_ln891_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_361)   --->   "%or_ln891_180 = or i1 %p_Result_1680, i1 %xor_ln891_180"   --->   Operation 1937 'or' 'or_ln891_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node overflow_180)   --->   "%xor_ln895_180 = xor i1 %deleted_zeros_180, i1 1"   --->   Operation 1938 'xor' 'xor_ln895_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node overflow_180)   --->   "%or_ln895_180 = or i1 %p_Result_1680, i1 %xor_ln895_180"   --->   Operation 1939 'or' 'or_ln895_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1940 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_180 = and i1 %or_ln895_180, i1 %Range1_all_zeros_180"   --->   Operation 1940 'and' 'overflow_180' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1941 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_361)   --->   "%xor_ln896_362 = xor i1 %deleted_ones_180, i1 1"   --->   Operation 1941 'xor' 'xor_ln896_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_361)   --->   "%or_ln896_180 = or i1 %xor_ln896_361, i1 %xor_ln896_362"   --->   Operation 1942 'or' 'or_ln896_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1943 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_361 = and i1 %or_ln891_180, i1 %or_ln896_180"   --->   Operation 1943 'and' 'and_ln896_361' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1944 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_798)   --->   "%underflow_180 = and i1 %and_ln896_361, i1 %p_Result_1677"   --->   Operation 1944 'and' 'underflow_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1945 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_798)   --->   "%select_ln346_307 = select i1 %overflow_180, i16 32767, i16 32768"   --->   Operation 1945 'select' 'select_ln346_307' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1946 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_798)   --->   "%or_ln346_180 = or i1 %overflow_180, i1 %underflow_180"   --->   Operation 1946 'or' 'or_ln346_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1947 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_798 = select i1 %or_ln346_180, i16 %select_ln346_307, i16 %out_data_V_936"   --->   Operation 1947 'select' 'out_data_V_798' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1948 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_53, i16 %out_data_V_798" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1948 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1949 [1/1] (0.12ns)   --->   "%xor_ln896_363 = xor i1 %p_Result_1684, i1 1"   --->   Operation 1949 'xor' 'xor_ln896_363' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1950 [1/1] (0.12ns)   --->   "%carry_364 = and i1 %p_Result_1683, i1 %xor_ln896_363"   --->   Operation 1950 'and' 'carry_364' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1951 [1/1] (0.12ns)   --->   "%Range1_all_zeros_181 = xor i1 %p_Result_1681, i1 1"   --->   Operation 1951 'xor' 'Range1_all_zeros_181' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1952 [1/1] (0.00ns) (grouped into LUT with out node overflow_181)   --->   "%deleted_zeros_181 = select i1 %carry_364, i1 %p_Result_1681, i1 %Range1_all_zeros_181"   --->   Operation 1952 'select' 'deleted_zeros_181' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1953 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_363)   --->   "%deleted_ones_181 = select i1 %carry_364, i1 %Range1_all_zeros_181, i1 %p_Result_1681"   --->   Operation 1953 'select' 'deleted_ones_181' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1954 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_363)   --->   "%xor_ln891_181 = xor i1 %p_Result_1683, i1 1"   --->   Operation 1954 'xor' 'xor_ln891_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1955 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_363)   --->   "%or_ln891_181 = or i1 %p_Result_1684, i1 %xor_ln891_181"   --->   Operation 1955 'or' 'or_ln891_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1956 [1/1] (0.00ns) (grouped into LUT with out node overflow_181)   --->   "%xor_ln895_181 = xor i1 %deleted_zeros_181, i1 1"   --->   Operation 1956 'xor' 'xor_ln895_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1957 [1/1] (0.00ns) (grouped into LUT with out node overflow_181)   --->   "%or_ln895_181 = or i1 %p_Result_1684, i1 %xor_ln895_181"   --->   Operation 1957 'or' 'or_ln895_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1958 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_181 = and i1 %or_ln895_181, i1 %Range1_all_zeros_181"   --->   Operation 1958 'and' 'overflow_181' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1959 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_363)   --->   "%xor_ln896_364 = xor i1 %deleted_ones_181, i1 1"   --->   Operation 1959 'xor' 'xor_ln896_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1960 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_363)   --->   "%or_ln896_181 = or i1 %xor_ln896_363, i1 %xor_ln896_364"   --->   Operation 1960 'or' 'or_ln896_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1961 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_363 = and i1 %or_ln891_181, i1 %or_ln896_181"   --->   Operation 1961 'and' 'and_ln896_363' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1962 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_801)   --->   "%underflow_181 = and i1 %and_ln896_363, i1 %p_Result_1681"   --->   Operation 1962 'and' 'underflow_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1963 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_801)   --->   "%select_ln346_308 = select i1 %overflow_181, i16 32767, i16 32768"   --->   Operation 1963 'select' 'select_ln346_308' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1964 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_801)   --->   "%or_ln346_181 = or i1 %overflow_181, i1 %underflow_181"   --->   Operation 1964 'or' 'or_ln346_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1965 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_801 = select i1 %or_ln346_181, i16 %select_ln346_308, i16 %out_data_V_938"   --->   Operation 1965 'select' 'out_data_V_801' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1966 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_54, i16 %out_data_V_801" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1966 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1967 [1/1] (0.12ns)   --->   "%xor_ln896_365 = xor i1 %p_Result_1688, i1 1"   --->   Operation 1967 'xor' 'xor_ln896_365' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1968 [1/1] (0.12ns)   --->   "%carry_366 = and i1 %p_Result_1687, i1 %xor_ln896_365"   --->   Operation 1968 'and' 'carry_366' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1969 [1/1] (0.12ns)   --->   "%Range1_all_zeros_182 = xor i1 %p_Result_1685, i1 1"   --->   Operation 1969 'xor' 'Range1_all_zeros_182' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1970 [1/1] (0.00ns) (grouped into LUT with out node overflow_182)   --->   "%deleted_zeros_182 = select i1 %carry_366, i1 %p_Result_1685, i1 %Range1_all_zeros_182"   --->   Operation 1970 'select' 'deleted_zeros_182' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1971 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_365)   --->   "%deleted_ones_182 = select i1 %carry_366, i1 %Range1_all_zeros_182, i1 %p_Result_1685"   --->   Operation 1971 'select' 'deleted_ones_182' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1972 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_365)   --->   "%xor_ln891_182 = xor i1 %p_Result_1687, i1 1"   --->   Operation 1972 'xor' 'xor_ln891_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1973 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_365)   --->   "%or_ln891_182 = or i1 %p_Result_1688, i1 %xor_ln891_182"   --->   Operation 1973 'or' 'or_ln891_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1974 [1/1] (0.00ns) (grouped into LUT with out node overflow_182)   --->   "%xor_ln895_182 = xor i1 %deleted_zeros_182, i1 1"   --->   Operation 1974 'xor' 'xor_ln895_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1975 [1/1] (0.00ns) (grouped into LUT with out node overflow_182)   --->   "%or_ln895_182 = or i1 %p_Result_1688, i1 %xor_ln895_182"   --->   Operation 1975 'or' 'or_ln895_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1976 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_182 = and i1 %or_ln895_182, i1 %Range1_all_zeros_182"   --->   Operation 1976 'and' 'overflow_182' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1977 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_365)   --->   "%xor_ln896_366 = xor i1 %deleted_ones_182, i1 1"   --->   Operation 1977 'xor' 'xor_ln896_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1978 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_365)   --->   "%or_ln896_182 = or i1 %xor_ln896_365, i1 %xor_ln896_366"   --->   Operation 1978 'or' 'or_ln896_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1979 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_365 = and i1 %or_ln891_182, i1 %or_ln896_182"   --->   Operation 1979 'and' 'and_ln896_365' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1980 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_804)   --->   "%underflow_182 = and i1 %and_ln896_365, i1 %p_Result_1685"   --->   Operation 1980 'and' 'underflow_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1981 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_804)   --->   "%select_ln346_309 = select i1 %overflow_182, i16 32767, i16 32768"   --->   Operation 1981 'select' 'select_ln346_309' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1982 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_804)   --->   "%or_ln346_182 = or i1 %overflow_182, i1 %underflow_182"   --->   Operation 1982 'or' 'or_ln346_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1983 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_804 = select i1 %or_ln346_182, i16 %select_ln346_309, i16 %out_data_V_940"   --->   Operation 1983 'select' 'out_data_V_804' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1984 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_55, i16 %out_data_V_804" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1984 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 1985 [1/1] (0.12ns)   --->   "%xor_ln896_367 = xor i1 %p_Result_1692, i1 1"   --->   Operation 1985 'xor' 'xor_ln896_367' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1986 [1/1] (0.12ns)   --->   "%carry_368 = and i1 %p_Result_1691, i1 %xor_ln896_367"   --->   Operation 1986 'and' 'carry_368' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1987 [1/1] (0.12ns)   --->   "%Range1_all_zeros_183 = xor i1 %p_Result_1689, i1 1"   --->   Operation 1987 'xor' 'Range1_all_zeros_183' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1988 [1/1] (0.00ns) (grouped into LUT with out node overflow_183)   --->   "%deleted_zeros_183 = select i1 %carry_368, i1 %p_Result_1689, i1 %Range1_all_zeros_183"   --->   Operation 1988 'select' 'deleted_zeros_183' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1989 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_367)   --->   "%deleted_ones_183 = select i1 %carry_368, i1 %Range1_all_zeros_183, i1 %p_Result_1689"   --->   Operation 1989 'select' 'deleted_ones_183' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1990 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_367)   --->   "%xor_ln891_183 = xor i1 %p_Result_1691, i1 1"   --->   Operation 1990 'xor' 'xor_ln891_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1991 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_367)   --->   "%or_ln891_183 = or i1 %p_Result_1692, i1 %xor_ln891_183"   --->   Operation 1991 'or' 'or_ln891_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node overflow_183)   --->   "%xor_ln895_183 = xor i1 %deleted_zeros_183, i1 1"   --->   Operation 1992 'xor' 'xor_ln895_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1993 [1/1] (0.00ns) (grouped into LUT with out node overflow_183)   --->   "%or_ln895_183 = or i1 %p_Result_1692, i1 %xor_ln895_183"   --->   Operation 1993 'or' 'or_ln895_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1994 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_183 = and i1 %or_ln895_183, i1 %Range1_all_zeros_183"   --->   Operation 1994 'and' 'overflow_183' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1995 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_367)   --->   "%xor_ln896_368 = xor i1 %deleted_ones_183, i1 1"   --->   Operation 1995 'xor' 'xor_ln896_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1996 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_367)   --->   "%or_ln896_183 = or i1 %xor_ln896_367, i1 %xor_ln896_368"   --->   Operation 1996 'or' 'or_ln896_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1997 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_367 = and i1 %or_ln891_183, i1 %or_ln896_183"   --->   Operation 1997 'and' 'and_ln896_367' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1998 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_807)   --->   "%underflow_183 = and i1 %and_ln896_367, i1 %p_Result_1689"   --->   Operation 1998 'and' 'underflow_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1999 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_807)   --->   "%select_ln346_310 = select i1 %overflow_183, i16 32767, i16 32768"   --->   Operation 1999 'select' 'select_ln346_310' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2000 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_807)   --->   "%or_ln346_183 = or i1 %overflow_183, i1 %underflow_183"   --->   Operation 2000 'or' 'or_ln346_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2001 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_807 = select i1 %or_ln346_183, i16 %select_ln346_310, i16 %out_data_V_942"   --->   Operation 2001 'select' 'out_data_V_807' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2002 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_56, i16 %out_data_V_807" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2002 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 2003 [1/1] (0.12ns)   --->   "%xor_ln896_369 = xor i1 %p_Result_1696, i1 1"   --->   Operation 2003 'xor' 'xor_ln896_369' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2004 [1/1] (0.12ns)   --->   "%carry_370 = and i1 %p_Result_1695, i1 %xor_ln896_369"   --->   Operation 2004 'and' 'carry_370' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2005 [1/1] (0.12ns)   --->   "%Range1_all_zeros_184 = xor i1 %p_Result_1693, i1 1"   --->   Operation 2005 'xor' 'Range1_all_zeros_184' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2006 [1/1] (0.00ns) (grouped into LUT with out node overflow_184)   --->   "%deleted_zeros_184 = select i1 %carry_370, i1 %p_Result_1693, i1 %Range1_all_zeros_184"   --->   Operation 2006 'select' 'deleted_zeros_184' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2007 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_369)   --->   "%deleted_ones_184 = select i1 %carry_370, i1 %Range1_all_zeros_184, i1 %p_Result_1693"   --->   Operation 2007 'select' 'deleted_ones_184' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2008 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_369)   --->   "%xor_ln891_184 = xor i1 %p_Result_1695, i1 1"   --->   Operation 2008 'xor' 'xor_ln891_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2009 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_369)   --->   "%or_ln891_184 = or i1 %p_Result_1696, i1 %xor_ln891_184"   --->   Operation 2009 'or' 'or_ln891_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2010 [1/1] (0.00ns) (grouped into LUT with out node overflow_184)   --->   "%xor_ln895_184 = xor i1 %deleted_zeros_184, i1 1"   --->   Operation 2010 'xor' 'xor_ln895_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2011 [1/1] (0.00ns) (grouped into LUT with out node overflow_184)   --->   "%or_ln895_184 = or i1 %p_Result_1696, i1 %xor_ln895_184"   --->   Operation 2011 'or' 'or_ln895_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2012 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_184 = and i1 %or_ln895_184, i1 %Range1_all_zeros_184"   --->   Operation 2012 'and' 'overflow_184' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2013 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_369)   --->   "%xor_ln896_370 = xor i1 %deleted_ones_184, i1 1"   --->   Operation 2013 'xor' 'xor_ln896_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2014 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_369)   --->   "%or_ln896_184 = or i1 %xor_ln896_369, i1 %xor_ln896_370"   --->   Operation 2014 'or' 'or_ln896_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2015 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_369 = and i1 %or_ln891_184, i1 %or_ln896_184"   --->   Operation 2015 'and' 'and_ln896_369' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2016 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_810)   --->   "%underflow_184 = and i1 %and_ln896_369, i1 %p_Result_1693"   --->   Operation 2016 'and' 'underflow_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2017 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_810)   --->   "%select_ln346_311 = select i1 %overflow_184, i16 32767, i16 32768"   --->   Operation 2017 'select' 'select_ln346_311' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2018 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_810)   --->   "%or_ln346_184 = or i1 %overflow_184, i1 %underflow_184"   --->   Operation 2018 'or' 'or_ln346_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2019 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_810 = select i1 %or_ln346_184, i16 %select_ln346_311, i16 %out_data_V_944"   --->   Operation 2019 'select' 'out_data_V_810' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2020 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_57, i16 %out_data_V_810" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2020 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 2021 [1/1] (0.12ns)   --->   "%xor_ln896_371 = xor i1 %p_Result_1700, i1 1"   --->   Operation 2021 'xor' 'xor_ln896_371' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2022 [1/1] (0.12ns)   --->   "%carry_372 = and i1 %p_Result_1699, i1 %xor_ln896_371"   --->   Operation 2022 'and' 'carry_372' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2023 [1/1] (0.12ns)   --->   "%Range1_all_zeros_185 = xor i1 %p_Result_1697, i1 1"   --->   Operation 2023 'xor' 'Range1_all_zeros_185' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2024 [1/1] (0.00ns) (grouped into LUT with out node overflow_185)   --->   "%deleted_zeros_185 = select i1 %carry_372, i1 %p_Result_1697, i1 %Range1_all_zeros_185"   --->   Operation 2024 'select' 'deleted_zeros_185' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2025 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_371)   --->   "%deleted_ones_185 = select i1 %carry_372, i1 %Range1_all_zeros_185, i1 %p_Result_1697"   --->   Operation 2025 'select' 'deleted_ones_185' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2026 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_371)   --->   "%xor_ln891_185 = xor i1 %p_Result_1699, i1 1"   --->   Operation 2026 'xor' 'xor_ln891_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2027 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_371)   --->   "%or_ln891_185 = or i1 %p_Result_1700, i1 %xor_ln891_185"   --->   Operation 2027 'or' 'or_ln891_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2028 [1/1] (0.00ns) (grouped into LUT with out node overflow_185)   --->   "%xor_ln895_185 = xor i1 %deleted_zeros_185, i1 1"   --->   Operation 2028 'xor' 'xor_ln895_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2029 [1/1] (0.00ns) (grouped into LUT with out node overflow_185)   --->   "%or_ln895_185 = or i1 %p_Result_1700, i1 %xor_ln895_185"   --->   Operation 2029 'or' 'or_ln895_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2030 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_185 = and i1 %or_ln895_185, i1 %Range1_all_zeros_185"   --->   Operation 2030 'and' 'overflow_185' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2031 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_371)   --->   "%xor_ln896_372 = xor i1 %deleted_ones_185, i1 1"   --->   Operation 2031 'xor' 'xor_ln896_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2032 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_371)   --->   "%or_ln896_185 = or i1 %xor_ln896_371, i1 %xor_ln896_372"   --->   Operation 2032 'or' 'or_ln896_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2033 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_371 = and i1 %or_ln891_185, i1 %or_ln896_185"   --->   Operation 2033 'and' 'and_ln896_371' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2034 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_813)   --->   "%underflow_185 = and i1 %and_ln896_371, i1 %p_Result_1697"   --->   Operation 2034 'and' 'underflow_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2035 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_813)   --->   "%select_ln346_312 = select i1 %overflow_185, i16 32767, i16 32768"   --->   Operation 2035 'select' 'select_ln346_312' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_813)   --->   "%or_ln346_185 = or i1 %overflow_185, i1 %underflow_185"   --->   Operation 2036 'or' 'or_ln346_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2037 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_813 = select i1 %or_ln346_185, i16 %select_ln346_312, i16 %out_data_V_946"   --->   Operation 2037 'select' 'out_data_V_813' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2038 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_58, i16 %out_data_V_813" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2038 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 2039 [1/1] (0.12ns)   --->   "%xor_ln896_373 = xor i1 %p_Result_1704, i1 1"   --->   Operation 2039 'xor' 'xor_ln896_373' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2040 [1/1] (0.12ns)   --->   "%carry_374 = and i1 %p_Result_1703, i1 %xor_ln896_373"   --->   Operation 2040 'and' 'carry_374' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2041 [1/1] (0.12ns)   --->   "%Range1_all_zeros_186 = xor i1 %p_Result_1701, i1 1"   --->   Operation 2041 'xor' 'Range1_all_zeros_186' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2042 [1/1] (0.00ns) (grouped into LUT with out node overflow_186)   --->   "%deleted_zeros_186 = select i1 %carry_374, i1 %p_Result_1701, i1 %Range1_all_zeros_186"   --->   Operation 2042 'select' 'deleted_zeros_186' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2043 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_373)   --->   "%deleted_ones_186 = select i1 %carry_374, i1 %Range1_all_zeros_186, i1 %p_Result_1701"   --->   Operation 2043 'select' 'deleted_ones_186' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2044 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_373)   --->   "%xor_ln891_186 = xor i1 %p_Result_1703, i1 1"   --->   Operation 2044 'xor' 'xor_ln891_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2045 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_373)   --->   "%or_ln891_186 = or i1 %p_Result_1704, i1 %xor_ln891_186"   --->   Operation 2045 'or' 'or_ln891_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2046 [1/1] (0.00ns) (grouped into LUT with out node overflow_186)   --->   "%xor_ln895_186 = xor i1 %deleted_zeros_186, i1 1"   --->   Operation 2046 'xor' 'xor_ln895_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2047 [1/1] (0.00ns) (grouped into LUT with out node overflow_186)   --->   "%or_ln895_186 = or i1 %p_Result_1704, i1 %xor_ln895_186"   --->   Operation 2047 'or' 'or_ln895_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2048 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_186 = and i1 %or_ln895_186, i1 %Range1_all_zeros_186"   --->   Operation 2048 'and' 'overflow_186' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2049 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_373)   --->   "%xor_ln896_374 = xor i1 %deleted_ones_186, i1 1"   --->   Operation 2049 'xor' 'xor_ln896_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2050 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_373)   --->   "%or_ln896_186 = or i1 %xor_ln896_373, i1 %xor_ln896_374"   --->   Operation 2050 'or' 'or_ln896_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2051 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_373 = and i1 %or_ln891_186, i1 %or_ln896_186"   --->   Operation 2051 'and' 'and_ln896_373' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2052 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_816)   --->   "%underflow_186 = and i1 %and_ln896_373, i1 %p_Result_1701"   --->   Operation 2052 'and' 'underflow_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2053 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_816)   --->   "%select_ln346_313 = select i1 %overflow_186, i16 32767, i16 32768"   --->   Operation 2053 'select' 'select_ln346_313' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2054 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_816)   --->   "%or_ln346_186 = or i1 %overflow_186, i1 %underflow_186"   --->   Operation 2054 'or' 'or_ln346_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2055 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_816 = select i1 %or_ln346_186, i16 %select_ln346_313, i16 %out_data_V_948"   --->   Operation 2055 'select' 'out_data_V_816' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2056 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_59, i16 %out_data_V_816" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2056 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 2057 [1/1] (0.12ns)   --->   "%xor_ln896_375 = xor i1 %p_Result_1708, i1 1"   --->   Operation 2057 'xor' 'xor_ln896_375' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2058 [1/1] (0.12ns)   --->   "%carry_376 = and i1 %p_Result_1707, i1 %xor_ln896_375"   --->   Operation 2058 'and' 'carry_376' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2059 [1/1] (0.12ns)   --->   "%Range1_all_zeros_187 = xor i1 %p_Result_1705, i1 1"   --->   Operation 2059 'xor' 'Range1_all_zeros_187' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2060 [1/1] (0.00ns) (grouped into LUT with out node overflow_187)   --->   "%deleted_zeros_187 = select i1 %carry_376, i1 %p_Result_1705, i1 %Range1_all_zeros_187"   --->   Operation 2060 'select' 'deleted_zeros_187' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2061 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_375)   --->   "%deleted_ones_187 = select i1 %carry_376, i1 %Range1_all_zeros_187, i1 %p_Result_1705"   --->   Operation 2061 'select' 'deleted_ones_187' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2062 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_375)   --->   "%xor_ln891_187 = xor i1 %p_Result_1707, i1 1"   --->   Operation 2062 'xor' 'xor_ln891_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2063 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_375)   --->   "%or_ln891_187 = or i1 %p_Result_1708, i1 %xor_ln891_187"   --->   Operation 2063 'or' 'or_ln891_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2064 [1/1] (0.00ns) (grouped into LUT with out node overflow_187)   --->   "%xor_ln895_187 = xor i1 %deleted_zeros_187, i1 1"   --->   Operation 2064 'xor' 'xor_ln895_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2065 [1/1] (0.00ns) (grouped into LUT with out node overflow_187)   --->   "%or_ln895_187 = or i1 %p_Result_1708, i1 %xor_ln895_187"   --->   Operation 2065 'or' 'or_ln895_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2066 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_187 = and i1 %or_ln895_187, i1 %Range1_all_zeros_187"   --->   Operation 2066 'and' 'overflow_187' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2067 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_375)   --->   "%xor_ln896_376 = xor i1 %deleted_ones_187, i1 1"   --->   Operation 2067 'xor' 'xor_ln896_376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2068 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_375)   --->   "%or_ln896_187 = or i1 %xor_ln896_375, i1 %xor_ln896_376"   --->   Operation 2068 'or' 'or_ln896_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2069 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_375 = and i1 %or_ln891_187, i1 %or_ln896_187"   --->   Operation 2069 'and' 'and_ln896_375' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2070 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_819)   --->   "%underflow_187 = and i1 %and_ln896_375, i1 %p_Result_1705"   --->   Operation 2070 'and' 'underflow_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2071 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_819)   --->   "%select_ln346_314 = select i1 %overflow_187, i16 32767, i16 32768"   --->   Operation 2071 'select' 'select_ln346_314' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2072 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_819)   --->   "%or_ln346_187 = or i1 %overflow_187, i1 %underflow_187"   --->   Operation 2072 'or' 'or_ln346_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2073 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_819 = select i1 %or_ln346_187, i16 %select_ln346_314, i16 %out_data_V_950"   --->   Operation 2073 'select' 'out_data_V_819' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2074 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_60, i16 %out_data_V_819" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2074 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 2075 [1/1] (0.12ns)   --->   "%xor_ln896_377 = xor i1 %p_Result_1712, i1 1"   --->   Operation 2075 'xor' 'xor_ln896_377' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2076 [1/1] (0.12ns)   --->   "%carry_378 = and i1 %p_Result_1711, i1 %xor_ln896_377"   --->   Operation 2076 'and' 'carry_378' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2077 [1/1] (0.12ns)   --->   "%Range1_all_zeros_188 = xor i1 %p_Result_1709, i1 1"   --->   Operation 2077 'xor' 'Range1_all_zeros_188' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2078 [1/1] (0.00ns) (grouped into LUT with out node overflow_188)   --->   "%deleted_zeros_188 = select i1 %carry_378, i1 %p_Result_1709, i1 %Range1_all_zeros_188"   --->   Operation 2078 'select' 'deleted_zeros_188' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2079 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_377)   --->   "%deleted_ones_188 = select i1 %carry_378, i1 %Range1_all_zeros_188, i1 %p_Result_1709"   --->   Operation 2079 'select' 'deleted_ones_188' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2080 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_377)   --->   "%xor_ln891_188 = xor i1 %p_Result_1711, i1 1"   --->   Operation 2080 'xor' 'xor_ln891_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2081 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_377)   --->   "%or_ln891_188 = or i1 %p_Result_1712, i1 %xor_ln891_188"   --->   Operation 2081 'or' 'or_ln891_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2082 [1/1] (0.00ns) (grouped into LUT with out node overflow_188)   --->   "%xor_ln895_188 = xor i1 %deleted_zeros_188, i1 1"   --->   Operation 2082 'xor' 'xor_ln895_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2083 [1/1] (0.00ns) (grouped into LUT with out node overflow_188)   --->   "%or_ln895_188 = or i1 %p_Result_1712, i1 %xor_ln895_188"   --->   Operation 2083 'or' 'or_ln895_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2084 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_188 = and i1 %or_ln895_188, i1 %Range1_all_zeros_188"   --->   Operation 2084 'and' 'overflow_188' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2085 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_377)   --->   "%xor_ln896_378 = xor i1 %deleted_ones_188, i1 1"   --->   Operation 2085 'xor' 'xor_ln896_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2086 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_377)   --->   "%or_ln896_188 = or i1 %xor_ln896_377, i1 %xor_ln896_378"   --->   Operation 2086 'or' 'or_ln896_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2087 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_377 = and i1 %or_ln891_188, i1 %or_ln896_188"   --->   Operation 2087 'and' 'and_ln896_377' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2088 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_822)   --->   "%underflow_188 = and i1 %and_ln896_377, i1 %p_Result_1709"   --->   Operation 2088 'and' 'underflow_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2089 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_822)   --->   "%select_ln346_315 = select i1 %overflow_188, i16 32767, i16 32768"   --->   Operation 2089 'select' 'select_ln346_315' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2090 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_822)   --->   "%or_ln346_188 = or i1 %overflow_188, i1 %underflow_188"   --->   Operation 2090 'or' 'or_ln346_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2091 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_822 = select i1 %or_ln346_188, i16 %select_ln346_315, i16 %out_data_V_952"   --->   Operation 2091 'select' 'out_data_V_822' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2092 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_61, i16 %out_data_V_822" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2092 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 2093 [1/1] (0.12ns)   --->   "%xor_ln896_379 = xor i1 %p_Result_1716, i1 1"   --->   Operation 2093 'xor' 'xor_ln896_379' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2094 [1/1] (0.12ns)   --->   "%carry_380 = and i1 %p_Result_1715, i1 %xor_ln896_379"   --->   Operation 2094 'and' 'carry_380' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2095 [1/1] (0.12ns)   --->   "%Range1_all_zeros_189 = xor i1 %p_Result_1713, i1 1"   --->   Operation 2095 'xor' 'Range1_all_zeros_189' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2096 [1/1] (0.00ns) (grouped into LUT with out node overflow_189)   --->   "%deleted_zeros_189 = select i1 %carry_380, i1 %p_Result_1713, i1 %Range1_all_zeros_189"   --->   Operation 2096 'select' 'deleted_zeros_189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_379)   --->   "%deleted_ones_189 = select i1 %carry_380, i1 %Range1_all_zeros_189, i1 %p_Result_1713"   --->   Operation 2097 'select' 'deleted_ones_189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_379)   --->   "%xor_ln891_189 = xor i1 %p_Result_1715, i1 1"   --->   Operation 2098 'xor' 'xor_ln891_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_379)   --->   "%or_ln891_189 = or i1 %p_Result_1716, i1 %xor_ln891_189"   --->   Operation 2099 'or' 'or_ln891_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2100 [1/1] (0.00ns) (grouped into LUT with out node overflow_189)   --->   "%xor_ln895_189 = xor i1 %deleted_zeros_189, i1 1"   --->   Operation 2100 'xor' 'xor_ln895_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2101 [1/1] (0.00ns) (grouped into LUT with out node overflow_189)   --->   "%or_ln895_189 = or i1 %p_Result_1716, i1 %xor_ln895_189"   --->   Operation 2101 'or' 'or_ln895_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2102 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_189 = and i1 %or_ln895_189, i1 %Range1_all_zeros_189"   --->   Operation 2102 'and' 'overflow_189' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2103 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_379)   --->   "%xor_ln896_380 = xor i1 %deleted_ones_189, i1 1"   --->   Operation 2103 'xor' 'xor_ln896_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2104 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_379)   --->   "%or_ln896_189 = or i1 %xor_ln896_379, i1 %xor_ln896_380"   --->   Operation 2104 'or' 'or_ln896_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2105 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_379 = and i1 %or_ln891_189, i1 %or_ln896_189"   --->   Operation 2105 'and' 'and_ln896_379' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2106 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_825)   --->   "%underflow_189 = and i1 %and_ln896_379, i1 %p_Result_1713"   --->   Operation 2106 'and' 'underflow_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2107 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_825)   --->   "%select_ln346_316 = select i1 %overflow_189, i16 32767, i16 32768"   --->   Operation 2107 'select' 'select_ln346_316' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2108 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_825)   --->   "%or_ln346_189 = or i1 %overflow_189, i1 %underflow_189"   --->   Operation 2108 'or' 'or_ln346_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2109 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_825 = select i1 %or_ln346_189, i16 %select_ln346_316, i16 %out_data_V_954"   --->   Operation 2109 'select' 'out_data_V_825' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2110 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_62, i16 %out_data_V_825" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2110 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 2111 [1/1] (0.12ns)   --->   "%xor_ln896_381 = xor i1 %p_Result_1720, i1 1"   --->   Operation 2111 'xor' 'xor_ln896_381' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2112 [1/1] (0.12ns)   --->   "%carry_382 = and i1 %p_Result_1719, i1 %xor_ln896_381"   --->   Operation 2112 'and' 'carry_382' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2113 [1/1] (0.12ns)   --->   "%Range1_all_zeros_190 = xor i1 %p_Result_1717, i1 1"   --->   Operation 2113 'xor' 'Range1_all_zeros_190' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2114 [1/1] (0.00ns) (grouped into LUT with out node overflow_190)   --->   "%deleted_zeros_190 = select i1 %carry_382, i1 %p_Result_1717, i1 %Range1_all_zeros_190"   --->   Operation 2114 'select' 'deleted_zeros_190' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2115 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_381)   --->   "%deleted_ones_190 = select i1 %carry_382, i1 %Range1_all_zeros_190, i1 %p_Result_1717"   --->   Operation 2115 'select' 'deleted_ones_190' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2116 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_381)   --->   "%xor_ln891_190 = xor i1 %p_Result_1719, i1 1"   --->   Operation 2116 'xor' 'xor_ln891_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2117 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_381)   --->   "%or_ln891_190 = or i1 %p_Result_1720, i1 %xor_ln891_190"   --->   Operation 2117 'or' 'or_ln891_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2118 [1/1] (0.00ns) (grouped into LUT with out node overflow_190)   --->   "%xor_ln895_190 = xor i1 %deleted_zeros_190, i1 1"   --->   Operation 2118 'xor' 'xor_ln895_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2119 [1/1] (0.00ns) (grouped into LUT with out node overflow_190)   --->   "%or_ln895_190 = or i1 %p_Result_1720, i1 %xor_ln895_190"   --->   Operation 2119 'or' 'or_ln895_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2120 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_190 = and i1 %or_ln895_190, i1 %Range1_all_zeros_190"   --->   Operation 2120 'and' 'overflow_190' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2121 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_381)   --->   "%xor_ln896_382 = xor i1 %deleted_ones_190, i1 1"   --->   Operation 2121 'xor' 'xor_ln896_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2122 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_381)   --->   "%or_ln896_190 = or i1 %xor_ln896_381, i1 %xor_ln896_382"   --->   Operation 2122 'or' 'or_ln896_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2123 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_381 = and i1 %or_ln891_190, i1 %or_ln896_190"   --->   Operation 2123 'and' 'and_ln896_381' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2124 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_828)   --->   "%underflow_190 = and i1 %and_ln896_381, i1 %p_Result_1717"   --->   Operation 2124 'and' 'underflow_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2125 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_828)   --->   "%select_ln346_317 = select i1 %overflow_190, i16 32767, i16 32768"   --->   Operation 2125 'select' 'select_ln346_317' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2126 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_828)   --->   "%or_ln346_190 = or i1 %overflow_190, i1 %underflow_190"   --->   Operation 2126 'or' 'or_ln346_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2127 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_828 = select i1 %or_ln346_190, i16 %select_ln346_317, i16 %out_data_V_956"   --->   Operation 2127 'select' 'out_data_V_828' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2128 [1/1] (1.05ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer20_out_63, i16 %out_data_V_828" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2128 'write' 'write_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 2129 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.body13" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:16]   --->   Operation 2129 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('i') [129]  (0 ns)
	'load' operation ('i', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:16) on local variable 'i' [261]  (0 ns)
	'add' operation ('i', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:16) [264]  (0.706 ns)
	'store' operation ('store_ln16', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:16) of variable 'i', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:16 on local variable 'i' [2253]  (0.387 ns)

 <State 2>: 2.72ns
The critical path consists of the following:
	fifo read operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23) on port 'layer19_out_0' (/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23) [269]  (1.27 ns)
	'icmp' operation ('r') [338]  (0.664 ns)
	'or' operation ('or_ln374') [340]  (0 ns)
	'and' operation ('qb') [341]  (0 ns)
	'add' operation ('out_data.V') [343]  (0.785 ns)

 <State 3>: 1.82ns
The critical path consists of the following:
	'xor' operation ('xor_ln896') [345]  (0.122 ns)
	'and' operation ('carry') [346]  (0.122 ns)
	'select' operation ('deleted_zeros') [348]  (0 ns)
	'xor' operation ('xor_ln895') [352]  (0 ns)
	'or' operation ('or_ln895') [353]  (0 ns)
	'and' operation ('overflow') [354]  (0.278 ns)
	'select' operation ('select_ln346_255') [359]  (0 ns)
	'select' operation ('out_data.V') [361]  (0.243 ns)
	fifo write operation ('write_ln28', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28) on port 'layer20_out_0' (/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28) [362]  (1.06 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
