{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1574608951452 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_115 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DE2_115\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1574608951526 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574608951598 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574608951598 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Altpll:pll0\|Altpll_altpll_0:altpll_0\|Altpll_altpll_0_altpll_0eh2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"Altpll:pll0\|Altpll_altpll_0:altpll_0\|Altpll_altpll_0_altpll_0eh2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Altpll:pll0\|Altpll_altpll_0:altpll_0\|Altpll_altpll_0_altpll_0eh2:sd1\|wire_pll7_clk\[0\] 6 25 0 0 " "Implementing clock multiplication of 6, clock division of 25, and phase shift of 0 degrees (0 ps) for Altpll:pll0\|Altpll_altpll_0:altpll_0\|Altpll_altpll_0_altpll_0eh2:sd1\|wire_pll7_clk\[0\] port" {  } { { "../Altpll/synthesis/submodules/Altpll_altpll_0.v" "" { Text "C:/Users/ray94/Desktop/lab3/Altpll/synthesis/submodules/Altpll_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Users/ray94/Desktop/lab3/src/" { { 0 { 0 ""} 0 974 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1574608951733 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Altpll:pll0\|Altpll_altpll_0:altpll_0\|Altpll_altpll_0_altpll_0eh2:sd1\|wire_pll7_clk\[1\] 1 500 0 0 " "Implementing clock multiplication of 1, clock division of 500, and phase shift of 0 degrees (0 ps) for Altpll:pll0\|Altpll_altpll_0:altpll_0\|Altpll_altpll_0_altpll_0eh2:sd1\|wire_pll7_clk\[1\] port" {  } { { "../Altpll/synthesis/submodules/Altpll_altpll_0.v" "" { Text "C:/Users/ray94/Desktop/lab3/Altpll/synthesis/submodules/Altpll_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Users/ray94/Desktop/lab3/src/" { { 0 { 0 ""} 0 975 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1574608951733 ""}  } { { "../Altpll/synthesis/submodules/Altpll_altpll_0.v" "" { Text "C:/Users/ray94/Desktop/lab3/Altpll/synthesis/submodules/Altpll_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Users/ray94/Desktop/lab3/src/" { { 0 { 0 ""} 0 974 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1574608951733 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1574608952117 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574608952266 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574608952266 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574608952266 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574608952266 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574608952266 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574608952266 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574608952266 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574608952266 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574608952266 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1574608952266 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ray94/Desktop/lab3/src/" { { 0 { 0 ""} 0 3415 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1574608952274 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ray94/Desktop/lab3/src/" { { 0 { 0 ""} 0 3417 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1574608952274 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ray94/Desktop/lab3/src/" { { 0 { 0 ""} 0 3419 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1574608952274 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ray94/Desktop/lab3/src/" { { 0 { 0 ""} 0 3421 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1574608952274 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1574608952274 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1574608952283 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "480 480 " "No exact pin location assignment(s) for 480 pins of 480 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1574608953642 ""}
{ "Info" "ISTA_SDC_FOUND" "../Altpll/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: '../Altpll/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1574608954479 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115/DE2_115.sdc " "Reading SDC File: 'DE2_115/DE2_115.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1574608954487 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name \{pll0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{pll0\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{pll0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name \{pll0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{pll0\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1574608954488 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{pll0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{pll0\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{pll0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{pll0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{pll0\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1574608954488 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1574608954488 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1574608954489 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_ADCLRCK " "Node: AUD_ADCLRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Top:top0\|AudRecorder:recorder0\|flag_r AUD_ADCLRCK " "Register Top:top0\|AudRecorder:recorder0\|flag_r is being clocked by AUD_ADCLRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1574608954493 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1574608954493 "|DE2_115|AUD_ADCLRCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_DACLRCK " "Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Top:top0\|AudDSP:dsp0\|o_addr_r\[0\] AUD_DACLRCK " "Register Top:top0\|AudDSP:dsp0\|o_addr_r\[0\] is being clocked by AUD_DACLRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1574608954493 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1574608954493 "|DE2_115|AUD_DACLRCK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1574608954500 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1574608954501 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1574608954503 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1574608954503 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  83.000     AUD_BCLK " "  83.000     AUD_BCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1574608954503 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1574608954503 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1574608954503 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1574608954503 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  83.333 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " "  83.333 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1574608954503 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "10000.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " "10000.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1574608954503 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1574608954503 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Altpll:pll0\|Altpll_altpll_0:altpll_0\|Altpll_altpll_0_altpll_0eh2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node Altpll:pll0\|Altpll_altpll_0:altpll_0\|Altpll_altpll_0_altpll_0eh2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1574608954686 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1574608954686 ""}  } { { "../Altpll/synthesis/submodules/Altpll_altpll_0.v" "" { Text "C:/Users/ray94/Desktop/lab3/Altpll/synthesis/submodules/Altpll_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ray94/Desktop/lab3/src/" { { 0 { 0 ""} 0 974 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574608954686 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Altpll:pll0\|Altpll_altpll_0:altpll_0\|Altpll_altpll_0_altpll_0eh2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node Altpll:pll0\|Altpll_altpll_0:altpll_0\|Altpll_altpll_0_altpll_0eh2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1574608954687 ""}  } { { "../Altpll/synthesis/submodules/Altpll_altpll_0.v" "" { Text "C:/Users/ray94/Desktop/lab3/Altpll/synthesis/submodules/Altpll_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ray94/Desktop/lab3/src/" { { 0 { 0 ""} 0 974 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574608954687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUD_DACLRCK~input (placed in PIN K2 (DIFFIO_L12p, DQS0L/CQ1L,DPCLK0)) " "Automatically promoted node AUD_DACLRCK~input (placed in PIN K2 (DIFFIO_L12p, DQS0L/CQ1L,DPCLK0))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1574608954687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Top:top0\|Selector5~4 " "Destination node Top:top0\|Selector5~4" {  } { { "Top.sv" "" { Text "C:/Users/ray94/Desktop/lab3/src/Top.sv" 157 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ray94/Desktop/lab3/src/" { { 0 { 0 ""} 0 1558 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1574608954687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Top:top0\|Selector10~1 " "Destination node Top:top0\|Selector10~1" {  } { { "Top.sv" "" { Text "C:/Users/ray94/Desktop/lab3/src/Top.sv" 157 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ray94/Desktop/lab3/src/" { { 0 { 0 ""} 0 1801 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1574608954687 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1574608954687 ""}  } { { "DE2_115/DE2_115.sv" "" { Text "C:/Users/ray94/Desktop/lab3/src/DE2_115/DE2_115.sv" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ray94/Desktop/lab3/src/" { { 0 { 0 ""} 0 3380 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574608954687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUD_BCLK~input (placed in PIN AE10 (DIFFIO_B15p, DQS3B/CQ3B#,DPCLK2)) " "Automatically promoted node AUD_BCLK~input (placed in PIN AE10 (DIFFIO_B15p, DQS3B/CQ3B#,DPCLK2))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1574608954687 ""}  } { { "DE2_115/DE2_115.sv" "" { Text "C:/Users/ray94/Desktop/lab3/src/DE2_115/DE2_115.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ray94/Desktop/lab3/src/" { { 0 { 0 ""} 0 3379 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574608954687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY\[3\]~input (placed in PIN AH14 (CLK14, DIFFCLK_6n)) " "Automatically promoted node KEY\[3\]~input (placed in PIN AH14 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1574608954687 ""}  } { { "DE2_115/DE2_115.sv" "" { Text "C:/Users/ray94/Desktop/lab3/src/DE2_115/DE2_115.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ray94/Desktop/lab3/src/" { { 0 { 0 ""} 0 3398 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574608954687 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1574608955843 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574608955845 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574608955846 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574608955848 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574608955853 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1574608955856 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1574608955906 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Embedded multiplier block " "Packed 16 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1574608955909 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1574608955909 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "475 unused 2.5V 89 247 139 " "Number of I/O pins in group: 475 (unused VREF, 2.5V VCCIO, 89 input, 247 output, 139 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1574608955937 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1574608955937 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1574608955937 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 6 50 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574608955941 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574608955941 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 3 70 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  70 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574608955941 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 p