EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 4
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 1750 1450 1550 1250
U 6058AC66
F0 "Power" 50
F1 "power.sch" 50
$EndSheet
$Sheet
S 4500 1500 1100 2650
U 606E9E62
F0 "CPU, RAM and ROM" 50
F1 "CPU.sch" 50
F2 "A[1..23]" O L 4500 1850 50 
F3 "D[0..15]" B L 4500 1950 50 
F4 "~AS" O R 5600 2300 50 
F5 "~UDS" O R 5600 2700 50 
F6 "~LDS" O R 5600 2800 50 
F7 "RD~WR" O R 5600 2500 50 
F8 "CLK10" I R 5600 1950 50 
F9 "~IPL0" I R 5600 3100 50 
F10 "~IPL1" I R 5600 3200 50 
F11 "~IPL2" I R 5600 3300 50 
F12 "FC0" O R 5600 3550 50 
F13 "FC1" O R 5600 3650 50 
F14 "FC2" O R 5600 3750 50 
F15 "~VMA" O L 4500 3450 50 
F16 "E" O L 4500 3550 50 
F17 "~VPA" I L 4500 3650 50 
F18 "~RESET" O L 4500 3150 50 
F19 "~RD~WR" O R 5600 2400 50 
F20 "~CS_SRAM" I L 4500 2950 50 
F21 "~CS_ROM" I L 4500 2800 50 
$EndSheet
$Sheet
S 6600 1450 1250 2700
U 60E7F270
F0 "Decode and Logic" 50
F1 "decode.sch" 50
$EndSheet
$EndSCHEMATC
