{
	"PDK": "gf180mcuD",
	"STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
	"DESIGN_NAME": "ram_wishbone_interface",
	"VERILOG_FILES": [
		"dir::../mos6502/logisim/hdl/gates/AND_GATE.v",
		"dir::../mos6502/logisim/hdl/gates/OR_GATE.v",
		"dir::../mos6502/logisim/hdl/plexers/Decoder_16.v",
		"dir::../mos6502/logisim/hdl/circuit/main.v",
		"dir::../mos6502/logisim/hdl/toplevel/logisimTopLevelShell.v",
		"dir::../mos6502/src/mos6502_decoder.v",
        "dir::ram_wishbone_interface.v"
	],
	"DESIGN_IS_CORE": 0,
	"RUN_CTS": 1,
	"CLOCK_PORT": "wb_clk_i",
	"CLOCK_PERIOD": 25,
	"_commentPL_RESIZER_HOLD_SLACK_MARGIN": 0.8,
	"_commentGLB_RESIZER_HOLD_SLACK_MARGIN": 0.8,
	"_commentFP_PIN_ORDER_CFG": "dir::pin_order.cfg",
	"FP_SIZING": "absolute",
	"DIE_AREA": "0 0 300 300",
	"FP_CORE_UTIL": 40,
	"PL_BASIC_PLACEMENT": 0,
	"MAX_FANOUT_CONSTRAINT": 4,
	"RT_MAX_LAYER": "Metal4",
	"VDD_NETS": [
		"vdd"
	],
	"GND_NETS": [
		"vss"
	],
    "BASE_SDC_FILE": "dir::base_user_proj_example.sdc",
	"RUN_HEURISTIC_DIODE_INSERTION": 1,
	"RUN_CVC": 1,
	"QUIT_ON_LINTER_ERRORS": 0
}