Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Mar 24 14:09:00 2025
| Host         : Caribou-VM-HEPHY running 64-bit Rocky Linux release 8.9 (Green Obsidian)
| Command      : report_timing_summary -max_paths 10 -file caribou_top_wrapper_timing_summary_routed.rpt -pb caribou_top_wrapper_timing_summary_routed.pb -rpx caribou_top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : caribou_top_wrapper
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  3           
TIMING-6   Critical Warning  No common primary clock between related clocks      17          
TIMING-7   Critical Warning  No common node between related clocks               17          
TIMING-17  Critical Warning  Non-clocked sequential cell                         4           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           2           
LUTAR-1    Warning           LUT drives async reset alert                        13          
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-10  Warning           Missing property on synchronizer                    1           
TIMING-15  Warning           Large hold violation                                1           
TIMING-16  Warning           Large setup violation                               2           
TIMING-18  Warning           Missing input or output delay                       51          
RTGT-1     Advisory          RAM retargeting possibility                         1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (16)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: USER_SMA_CLOCK_P (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.526     -103.434                     50               103962       -4.113       -4.113                      1               103962        0.264        0.000                       0                 30028  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                        ------------         ----------      --------------
FMC_ADC_DCO2_P                                                                                               {0.000 1.786}        3.571           280.034         
FMC_TLU_CLK_P                                                                                                {0.000 12.500}       25.000          40.000          
GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {0.000 8.000}        16.000          62.500          
GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK  {0.000 8.000}        16.000          62.500          
  clkfbout                                                                                                   {0.000 8.000}        16.000          62.500          
  clkout0                                                                                                    {0.000 4.000}        8.000           125.000         
  clkout1                                                                                                    {0.000 8.000}        16.000          62.500          
MGTREFCLK1P                                                                                                  {0.000 4.000}        8.000           125.000         
PLL_clk_main/inst/clk_in1                                                                                    {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0                                                                                         {0.000 2.500}        5.000           200.000         
  clk_out2_clk_wiz_0                                                                                         {0.000 25.000}       50.000          20.000          
  clk_out4_clk_wiz_0                                                                                         {0.000 12.500}       25.000          40.000          
  clkfbout_clk_wiz_0                                                                                         {0.000 2.500}        5.000           200.000         
SI5345_CLK_OUT8_clk_p                                                                                        {0.000 12.500}       25.000          40.000          
TLU_CLK_PLL_inst/inst/clk_in1                                                                                {0.000 12.500}       25.000          40.000          
  clk_out1_PLL_40MHz_to_640MHz                                                                               {0.000 12.500}       25.000          40.000          
  clk_out3_PLL_40MHz_to_640MHz                                                                               {0.000 7.812}        15.625          64.000          
  clk_out4_PLL_40MHz_to_640MHz                                                                               {0.000 1.563}        3.125           320.000         
  clk_out5_PLL_40MHz_to_640MHz                                                                               {0.000 3.125}        6.250           160.000         
  clk_out6_PLL_40MHz_to_640MHz                                                                               {1.074 8.887}        15.625          64.000          
  clkfbout_PLL_40MHz_to_640MHz                                                                               {0.000 12.500}       25.000          40.000          
TLU_CLK_PLL_inst/inst/clk_in2                                                                                {0.000 12.500}       25.000          40.000          
  clk_out1_PLL_40MHz_to_640MHz_1                                                                             {0.000 12.500}       25.000          40.000          
  clk_out3_PLL_40MHz_to_640MHz_1                                                                             {0.000 7.812}        15.625          64.000          
  clk_out4_PLL_40MHz_to_640MHz_1                                                                             {0.000 1.563}        3.125           320.000         
  clk_out5_PLL_40MHz_to_640MHz_1                                                                             {0.000 3.125}        6.250           160.000         
  clk_out6_PLL_40MHz_to_640MHz_1                                                                             {1.074 8.887}        15.625          64.000          
  clkfbout_PLL_40MHz_to_640MHz_1                                                                             {0.000 12.500}       25.000          40.000          
USRCLK_P                                                                                                     {0.000 4.000}        8.000           125.000         
clk_fpga_0                                                                                                   {0.000 10.000}       20.000          50.000          
clk_fpga_1                                                                                                   {0.000 12.500}       25.000          40.000          
clk_p                                                                                                        {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK                                                                                                                                                    5.000        0.000                       0                     3  
  clkfbout                                                                                                                                                                                                                                                    14.929        0.000                       0                     2  
  clkout0                                                                                                          3.811        0.000                      0                  460        0.113        0.000                      0                  460        3.358        0.000                       0                   285  
  clkout1                                                                                                         13.391        0.000                      0                  144        0.100        0.000                      0                  144        7.600        0.000                       0                   114  
MGTREFCLK1P                                                                                                        1.971        0.000                      0                 3015        0.085        0.000                      0                 3015        2.286        0.000                       0                  1563  
PLL_clk_main/inst/clk_in1                                                                                                                                                                                                                                      1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                                                                                                           0.264        0.000                       0                     7  
  clk_out2_clk_wiz_0                                                                                                                                                                                                                                          48.592        0.000                       0                     2  
  clk_out4_clk_wiz_0                                                                                                                                                                                                                                          23.592        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                                           3.592        0.000                       0                     3  
SI5345_CLK_OUT8_clk_p                                                                                                                                                                                                                                         23.592        0.000                       0                     1  
TLU_CLK_PLL_inst/inst/clk_in1                                                                                                                                                                                                                                  7.500        0.000                       0                     1  
  clk_out1_PLL_40MHz_to_640MHz                                                                                    10.177        0.000                      0                  444        0.117        0.000                      0                  444       11.858        0.000                       0                   251  
  clk_out3_PLL_40MHz_to_640MHz                                                                                    11.521        0.000                      0                  619        0.108        0.000                      0                  619        7.170        0.000                       0                   451  
  clk_out4_PLL_40MHz_to_640MHz                                                                                     0.512        0.000                      0                  238        0.093        0.000                      0                  238        0.920        0.000                       0                   134  
  clk_out5_PLL_40MHz_to_640MHz                                                                                     4.087        0.000                      0                   94        0.149        0.000                      0                   94        2.725        0.000                       0                    51  
  clk_out6_PLL_40MHz_to_640MHz                                                                                                                                                                                                                                14.217        0.000                       0                     2  
  clkfbout_PLL_40MHz_to_640MHz                                                                                                                                                                                                                                23.592        0.000                       0                     3  
TLU_CLK_PLL_inst/inst/clk_in2                                                                                                                                                                                                                                  7.500        0.000                       0                     1  
  clk_out1_PLL_40MHz_to_640MHz_1                                                                                  10.177        0.000                      0                  444        0.117        0.000                      0                  444       11.858        0.000                       0                   251  
  clk_out3_PLL_40MHz_to_640MHz_1                                                                                  11.521        0.000                      0                  619        0.108        0.000                      0                  619        7.170        0.000                       0                   451  
  clk_out4_PLL_40MHz_to_640MHz_1                                                                                   0.512        0.000                      0                  238        0.093        0.000                      0                  238        0.920        0.000                       0                   134  
  clk_out5_PLL_40MHz_to_640MHz_1                                                                                   4.087        0.000                      0                   94        0.149        0.000                      0                   94        2.725        0.000                       0                    51  
  clk_out6_PLL_40MHz_to_640MHz_1                                                                                                                                                                                                                              14.217        0.000                       0                     2  
  clkfbout_PLL_40MHz_to_640MHz_1                                                                                                                                                                                                                              23.592        0.000                       0                     3  
clk_fpga_0                                                                                                         5.734        0.000                      0                97739        0.042        0.000                      0                97739        9.232        0.000                       0                 26874  
clk_p                                                                                                              2.625        0.000                      0                  496        0.103        0.000                      0                  496        2.100        0.000                       0                   277  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1                         clkout0                               5.933        0.000                      0                   26        0.137        0.000                      0                   26  
MGTREFCLK1P                     clkout0                               3.082        0.000                      0                   15        0.158        0.000                      0                   15  
clkout0                         clkout1                               5.387        0.000                      0                   24        0.137        0.000                      0                   24  
clkout0                         MGTREFCLK1P                           4.813        0.000                      0                   10        0.594        0.000                      0                   10  
clk_out1_PLL_40MHz_to_640MHz    MGTREFCLK1P                           1.000        0.000                      0                    1       -4.113       -4.113                      1                    1  
clk_out1_PLL_40MHz_to_640MHz_1  MGTREFCLK1P                           0.998        0.000                      0                    1       -4.111       -4.111                      1                    1  
clk_fpga_0                      clk_out1_clk_wiz_0                    1.215        0.000                      0                   24        0.757        0.000                      0                   24  
MGTREFCLK1P                     clk_out1_PLL_40MHz_to_640MHz         -3.526       -3.526                      1                    1        0.732        0.000                      0                    1  
clk_fpga_0                      clk_out1_PLL_40MHz_to_640MHz          1.383        0.000                      0                   13        0.353        0.000                      0                   13  
clk_out4_PLL_40MHz_to_640MHz    clk_out3_PLL_40MHz_to_640MHz          0.214        0.000                      0                  110        0.070        0.000                      0                  110  
clk_out5_PLL_40MHz_to_640MHz    clk_out3_PLL_40MHz_to_640MHz          1.005        0.000                      0                   46        0.086        0.000                      0                   46  
SI5345_CLK_OUT8_clk_p           clk_out4_PLL_40MHz_to_640MHz          0.095        0.000                      0                    1        0.760        0.000                      0                    1  
clk_out6_PLL_40MHz_to_640MHz    clk_out4_PLL_40MHz_to_640MHz         -0.095       -0.189                      2                    2        0.589        0.000                      0                    2  
MGTREFCLK1P                     clk_out1_PLL_40MHz_to_640MHz_1       -3.524       -3.524                      1                    1        0.730        0.000                      0                    1  
clk_fpga_0                      clk_out1_PLL_40MHz_to_640MHz_1        1.385        0.000                      0                   13        0.351        0.000                      0                   13  
clk_out4_PLL_40MHz_to_640MHz_1  clk_out3_PLL_40MHz_to_640MHz_1        0.214        0.000                      0                  110        0.070        0.000                      0                  110  
clk_out5_PLL_40MHz_to_640MHz_1  clk_out3_PLL_40MHz_to_640MHz_1        1.005        0.000                      0                   46        0.086        0.000                      0                   46  
SI5345_CLK_OUT8_clk_p           clk_out4_PLL_40MHz_to_640MHz_1        0.097        0.000                      0                    1        0.758        0.000                      0                    1  
clk_out6_PLL_40MHz_to_640MHz_1  clk_out4_PLL_40MHz_to_640MHz_1       -0.095       -0.189                      2                    2        0.589        0.000                      0                    2  
clk_out1_PLL_40MHz_to_640MHz    clk_fpga_0                            0.740        0.000                      0                  257        0.164        0.000                      0                  257  
clk_out4_PLL_40MHz_to_640MHz    clk_fpga_0                           -1.505       -1.505                      1                    1        0.111        0.000                      0                    1  
clk_out1_PLL_40MHz_to_640MHz_1  clk_fpga_0                            0.738        0.000                      0                  257        0.166        0.000                      0                  257  
clk_out4_PLL_40MHz_to_640MHz_1  clk_fpga_0                           -1.507       -1.507                      1                    1        0.113        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      ----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**               MGTREFCLK1P                     MGTREFCLK1P                           5.544        0.000                      0                  138        0.366        0.000                      0                  138  
**async_default**               clk_fpga_0                      clk_fpga_0                           18.576        0.000                      0                    2        0.290        0.000                      0                    2  
**async_default**               clk_fpga_0                      clk_out1_PLL_40MHz_to_640MHz          1.945        0.000                      0                   27        0.403        0.000                      0                   27  
**async_default**               clk_fpga_0                      clk_out1_PLL_40MHz_to_640MHz_1        1.947        0.000                      0                   27        0.401        0.000                      0                   27  
**async_default**               clk_out3_PLL_40MHz_to_640MHz    clk_out3_PLL_40MHz_to_640MHz         14.591        0.000                      0                    4        0.313        0.000                      0                    4  
**async_default**               clk_out3_PLL_40MHz_to_640MHz_1  clk_out3_PLL_40MHz_to_640MHz_1       14.591        0.000                      0                    4        0.313        0.000                      0                    4  
**async_default**               clk_fpga_0                      clk_out5_PLL_40MHz_to_640MHz         -2.216      -98.212                     46                   46        0.724        0.000                      0                   46  
**async_default**               clk_out4_PLL_40MHz_to_640MHz    clk_out5_PLL_40MHz_to_640MHz          1.188        0.000                      0                   46        0.181        0.000                      0                   46  
**async_default**               clk_fpga_0                      clk_out5_PLL_40MHz_to_640MHz_1       -2.214      -98.120                     46                   46        0.722        0.000                      0                   46  
**async_default**               clk_out4_PLL_40MHz_to_640MHz_1  clk_out5_PLL_40MHz_to_640MHz_1        1.188        0.000                      0                   46        0.181        0.000                      0                   46  
**async_default**               clk_p                           clk_p                                 3.034        0.000                      0                   16        0.269        0.000                      0                   16  
**async_default**               clkout0                         clkout0                               6.658        0.000                      0                    2        0.576        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
  To Clock:  GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         16.000      13.576     GTXE2_CHANNEL_X0Y10  GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.408         16.000      14.591     BUFGCTRL_X0Y8        GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         16.000      14.929     MMCME2_ADV_X1Y5      GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X1Y5      GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X1Y5      GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X1Y5      GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X1Y5      GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X1Y5      GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         16.000      14.929     MMCME2_ADV_X1Y5  GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         16.000      14.929     MMCME2_ADV_X1Y5  GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X1Y5  GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y5  GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TX_PACKET_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/V_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 0.543ns (12.994%)  route 3.636ns (87.006%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.591ns = ( 13.591 - 8.000 ) 
    Source Clock Delay      (SCD):    6.189ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.321     6.189                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X158Y138       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TX_PACKET_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X158Y138       FDRE (Prop_fdre_C_Q)         0.236     6.425 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TX_PACKET_reg/Q
                         net (fo=16, routed)          0.483     6.908                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TX_PACKET
    SLICE_X158Y140       LUT3 (Prop_lut3_I2_O)        0.130     7.038 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/V_i_6/O
                         net (fo=1, routed)           1.245     8.283                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/V_i_6_n_0
    SLICE_X158Y140       LUT5 (Prop_lut5_I4_O)        0.134     8.417 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/V_i_2/O
                         net (fo=1, routed)           1.908    10.325                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/V_i_2_n_0
    SLICE_X158Y138       LUT3 (Prop_lut3_I0_O)        0.043    10.368 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/V_i_1/O
                         net (fo=1, routed)           0.000    10.368                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/V_i_1_n_0
    SLICE_X158Y138       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/V_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     8.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    10.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.322                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.186    13.591                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X158Y138       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/V_reg/C
                         clock pessimism              0.598    14.189                           
                         clock uncertainty           -0.077    14.112                           
    SLICE_X158Y138       FDRE (Setup_fdre_C_D)        0.066    14.178    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/V_reg
  -------------------------------------------------------------------
                         required time                         14.178                           
                         arrival time                         -10.368                           
  -------------------------------------------------------------------
                         slack                                  3.811                           

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.266ns (12.884%)  route 1.799ns (87.116%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.583ns = ( 13.583 - 8.000 ) 
    Source Clock Delay      (SCD):    6.191ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.323     6.191                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/userclk2
    SLICE_X159Y140       FDSE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X159Y140       FDSE (Prop_fdse_C_Q)         0.223     6.414 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/Q
                         net (fo=70, routed)          1.389     7.803                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/RESET
    SLICE_X159Y122       LUT2 (Prop_lut2_I0_O)        0.043     7.846 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE[12]_i_1/O
                         net (fo=13, routed)          0.409     8.256                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE[12]_i_1_n_0
    SLICE_X162Y121       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[10]/R
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     8.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    10.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.322                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.178    13.583                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/RX_CLK
    SLICE_X162Y121       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[10]/C
                         clock pessimism              0.549    14.132                           
                         clock uncertainty           -0.077    14.055                           
    SLICE_X162Y121       FDRE (Setup_fdre_C_R)       -0.304    13.751    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[10]
  -------------------------------------------------------------------
                         required time                         13.751                           
                         arrival time                          -8.256                           
  -------------------------------------------------------------------
                         slack                                  5.496                           

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.266ns (12.884%)  route 1.799ns (87.116%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.583ns = ( 13.583 - 8.000 ) 
    Source Clock Delay      (SCD):    6.191ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.323     6.191                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/userclk2
    SLICE_X159Y140       FDSE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X159Y140       FDSE (Prop_fdse_C_Q)         0.223     6.414 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/Q
                         net (fo=70, routed)          1.389     7.803                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/RESET
    SLICE_X159Y122       LUT2 (Prop_lut2_I0_O)        0.043     7.846 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE[12]_i_1/O
                         net (fo=13, routed)          0.409     8.256                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE[12]_i_1_n_0
    SLICE_X162Y121       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[4]/R
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     8.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    10.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.322                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.178    13.583                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/RX_CLK
    SLICE_X162Y121       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[4]/C
                         clock pessimism              0.549    14.132                           
                         clock uncertainty           -0.077    14.055                           
    SLICE_X162Y121       FDRE (Setup_fdre_C_R)       -0.304    13.751    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[4]
  -------------------------------------------------------------------
                         required time                         13.751                           
                         arrival time                          -8.256                           
  -------------------------------------------------------------------
                         slack                                  5.496                           

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/FALSE_K_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.463ns (20.577%)  route 1.787ns (79.423%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.586ns = ( 13.586 - 8.000 ) 
    Source Clock Delay      (SCD):    6.183ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.315     6.183                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/userclk2
    SLICE_X161Y132       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y132       FDRE (Prop_fdre_C_Q)         0.223     6.406 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[2]/Q
                         net (fo=11, routed)          1.053     7.459                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/Q[2]
    SLICE_X163Y118       LUT2 (Prop_lut2_I0_O)        0.049     7.508 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/FALSE_K_i_3/O
                         net (fo=1, routed)           0.100     7.608                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/FALSE_K_i_3_n_0
    SLICE_X163Y118       LUT6 (Prop_lut6_I3_O)        0.136     7.744 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/FALSE_K_i_2/O
                         net (fo=2, routed)           0.323     8.067                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/FALSE_K_i_2_n_0
    SLICE_X162Y119       LUT4 (Prop_lut4_I3_O)        0.055     8.122 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/FALSE_K_i_1/O
                         net (fo=1, routed)           0.311     8.433                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/FALSE_K0
    SLICE_X161Y119       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/FALSE_K_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     8.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    10.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.322                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.181    13.586                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X161Y119       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/FALSE_K_reg/C
                         clock pessimism              0.549    14.135                           
                         clock uncertainty           -0.077    14.058                           
    SLICE_X161Y119       FDRE (Setup_fdre_C_D)       -0.125    13.933    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/FALSE_K_reg
  -------------------------------------------------------------------
                         required time                         13.933                           
                         arrival time                          -8.433                           
  -------------------------------------------------------------------
                         slack                                  5.500                           

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.266ns (13.041%)  route 1.774ns (86.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.583ns = ( 13.583 - 8.000 ) 
    Source Clock Delay      (SCD):    6.191ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.323     6.191                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/userclk2
    SLICE_X159Y140       FDSE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X159Y140       FDSE (Prop_fdse_C_Q)         0.223     6.414 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/Q
                         net (fo=70, routed)          1.389     7.803                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/RESET
    SLICE_X159Y122       LUT2 (Prop_lut2_I0_O)        0.043     7.846 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE[12]_i_1/O
                         net (fo=13, routed)          0.385     8.231                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE[12]_i_1_n_0
    SLICE_X160Y121       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[0]/R
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     8.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    10.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.322                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.178    13.583                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/RX_CLK
    SLICE_X160Y121       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[0]/C
                         clock pessimism              0.549    14.132                           
                         clock uncertainty           -0.077    14.055                           
    SLICE_X160Y121       FDRE (Setup_fdre_C_R)       -0.281    13.774    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         13.774                           
                         arrival time                          -8.231                           
  -------------------------------------------------------------------
                         slack                                  5.544                           

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.266ns (13.041%)  route 1.774ns (86.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.583ns = ( 13.583 - 8.000 ) 
    Source Clock Delay      (SCD):    6.191ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.323     6.191                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/userclk2
    SLICE_X159Y140       FDSE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X159Y140       FDSE (Prop_fdse_C_Q)         0.223     6.414 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/Q
                         net (fo=70, routed)          1.389     7.803                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/RESET
    SLICE_X159Y122       LUT2 (Prop_lut2_I0_O)        0.043     7.846 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE[12]_i_1/O
                         net (fo=13, routed)          0.385     8.231                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE[12]_i_1_n_0
    SLICE_X160Y121       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[1]/R
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     8.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    10.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.322                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.178    13.583                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/RX_CLK
    SLICE_X160Y121       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[1]/C
                         clock pessimism              0.549    14.132                           
                         clock uncertainty           -0.077    14.055                           
    SLICE_X160Y121       FDRE (Setup_fdre_C_R)       -0.281    13.774    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         13.774                           
                         arrival time                          -8.231                           
  -------------------------------------------------------------------
                         slack                                  5.544                           

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.266ns (13.041%)  route 1.774ns (86.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.583ns = ( 13.583 - 8.000 ) 
    Source Clock Delay      (SCD):    6.191ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.323     6.191                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/userclk2
    SLICE_X159Y140       FDSE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X159Y140       FDSE (Prop_fdse_C_Q)         0.223     6.414 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/Q
                         net (fo=70, routed)          1.389     7.803                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/RESET
    SLICE_X159Y122       LUT2 (Prop_lut2_I0_O)        0.043     7.846 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE[12]_i_1/O
                         net (fo=13, routed)          0.385     8.231                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE[12]_i_1_n_0
    SLICE_X160Y121       FDSE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[2]/S
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     8.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    10.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.322                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.178    13.583                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/RX_CLK
    SLICE_X160Y121       FDSE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[2]/C
                         clock pessimism              0.549    14.132                           
                         clock uncertainty           -0.077    14.055                           
    SLICE_X160Y121       FDSE (Setup_fdse_C_S)       -0.281    13.774    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         13.774                           
                         arrival time                          -8.231                           
  -------------------------------------------------------------------
                         slack                                  5.544                           

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.266ns (13.041%)  route 1.774ns (86.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.583ns = ( 13.583 - 8.000 ) 
    Source Clock Delay      (SCD):    6.191ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.323     6.191                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/userclk2
    SLICE_X159Y140       FDSE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X159Y140       FDSE (Prop_fdse_C_Q)         0.223     6.414 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/Q
                         net (fo=70, routed)          1.389     7.803                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/RESET
    SLICE_X159Y122       LUT2 (Prop_lut2_I0_O)        0.043     7.846 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE[12]_i_1/O
                         net (fo=13, routed)          0.385     8.231                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE[12]_i_1_n_0
    SLICE_X160Y121       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[3]/R
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     8.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    10.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.322                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.178    13.583                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/RX_CLK
    SLICE_X160Y121       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[3]/C
                         clock pessimism              0.549    14.132                           
                         clock uncertainty           -0.077    14.055                           
    SLICE_X160Y121       FDRE (Setup_fdre_C_R)       -0.281    13.774    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[3]
  -------------------------------------------------------------------
                         required time                         13.774                           
                         arrival time                          -8.231                           
  -------------------------------------------------------------------
                         slack                                  5.544                           

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/FALSE_CARRIER_REG3_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.276ns (14.699%)  route 1.602ns (85.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.586ns = ( 13.586 - 8.000 ) 
    Source Clock Delay      (SCD):    6.191ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.323     6.191                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/userclk2
    SLICE_X159Y140       FDSE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X159Y140       FDSE (Prop_fdse_C_Q)         0.223     6.414 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/Q
                         net (fo=70, routed)          1.209     7.623                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/SR[0]
    SLICE_X161Y118       LUT2 (Prop_lut2_I0_O)        0.053     7.676 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_INVALID_i_1/O
                         net (fo=14, routed)          0.393     8.069                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/SYNC_STATUS_REG0
    SLICE_X161Y118       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/FALSE_CARRIER_REG3_reg/R
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     8.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    10.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.322                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.181    13.586                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X161Y118       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/FALSE_CARRIER_REG3_reg/C
                         clock pessimism              0.549    14.135                           
                         clock uncertainty           -0.077    14.058                           
    SLICE_X161Y118       FDRE (Setup_fdre_C_R)       -0.396    13.662    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/FALSE_CARRIER_REG3_reg
  -------------------------------------------------------------------
                         required time                         13.662                           
                         arrival time                          -8.069                           
  -------------------------------------------------------------------
                         slack                                  5.594                           

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/ILLEGAL_K_REG1_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.276ns (14.699%)  route 1.602ns (85.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.586ns = ( 13.586 - 8.000 ) 
    Source Clock Delay      (SCD):    6.191ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.323     6.191                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/userclk2
    SLICE_X159Y140       FDSE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X159Y140       FDSE (Prop_fdse_C_Q)         0.223     6.414 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/Q
                         net (fo=70, routed)          1.209     7.623                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/SR[0]
    SLICE_X161Y118       LUT2 (Prop_lut2_I0_O)        0.053     7.676 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_INVALID_i_1/O
                         net (fo=14, routed)          0.393     8.069                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/SYNC_STATUS_REG0
    SLICE_X161Y118       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/ILLEGAL_K_REG1_reg/R
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     8.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    10.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.322                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.181    13.586                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X161Y118       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/ILLEGAL_K_REG1_reg/C
                         clock pessimism              0.549    14.135                           
                         clock uncertainty           -0.077    14.058                           
    SLICE_X161Y118       FDRE (Setup_fdre_C_R)       -0.396    13.662    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/ILLEGAL_K_REG1_reg
  -------------------------------------------------------------------
                         required time                         13.662                           
                         arrival time                          -8.069                           
  -------------------------------------------------------------------
                         slack                                  5.594                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.380ns
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.607     2.796                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/userclk2
    SLICE_X162Y146       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X162Y146       FDPE (Prop_fdpe_C_Q)         0.100     2.896 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/Q
                         net (fo=1, routed)           0.060     2.956                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RESET_INT_PIPE
    SLICE_X162Y146       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.809     3.380                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/userclk2
    SLICE_X162Y146       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism             -0.584     2.796                           
    SLICE_X162Y146       FDPE (Hold_fdpe_C_D)         0.047     2.843    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         -2.843                           
                         arrival time                           2.956                           
  -------------------------------------------------------------------
                         slack                                  0.113                           

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/I_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/I_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.370ns
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.599     2.788                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X158Y119       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/I_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X158Y119       FDRE (Prop_fdre_C_Q)         0.118     2.906 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/I_reg/Q
                         net (fo=1, routed)           0.055     2.961                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/I
    SLICE_X158Y119       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/I_REG_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.799     3.370                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X158Y119       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/I_REG_reg/C
                         clock pessimism             -0.582     2.788                           
    SLICE_X158Y119       FDRE (Hold_fdre_C_D)         0.042     2.830    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/I_REG_reg
  -------------------------------------------------------------------
                         required time                         -2.830                           
                         arrival time                           2.961                           
  -------------------------------------------------------------------
                         slack                                  0.131                           

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/FALSE_CARRIER_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/FALSE_CARRIER_REG1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.578%)  route 0.106ns (51.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.372ns
    Source Clock Delay      (SCD):    2.789ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.600     2.789                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X159Y118       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/FALSE_CARRIER_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X159Y118       FDRE (Prop_fdre_C_Q)         0.100     2.889 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/FALSE_CARRIER_reg/Q
                         net (fo=2, routed)           0.106     2.995                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/FALSE_CARRIER
    SLICE_X160Y117       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/FALSE_CARRIER_REG1_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.801     3.372                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X160Y117       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/FALSE_CARRIER_REG1_reg/C
                         clock pessimism             -0.570     2.802                           
    SLICE_X160Y117       FDRE (Hold_fdre_C_D)         0.059     2.861    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/FALSE_CARRIER_REG1_reg
  -------------------------------------------------------------------
                         required time                         -2.861                           
                         arrival time                           2.995                           
  -------------------------------------------------------------------
                         slack                                  0.134                           

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CONFIG_DATA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.146ns (70.892%)  route 0.060ns (29.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns
    Source Clock Delay      (SCD):    2.793ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.604     2.793                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X158Y137       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CONFIG_DATA_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X158Y137       FDRE (Prop_fdre_C_Q)         0.118     2.911 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CONFIG_DATA_reg[4]/Q
                         net (fo=4, routed)           0.060     2.971                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CONFIG_DATA_reg_n_0_[4]
    SLICE_X159Y137       LUT6 (Prop_lut6_I0_O)        0.028     2.999 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP[2]_i_1/O
                         net (fo=1, routed)           0.000     2.999                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP[2]_i_1_n_0
    SLICE_X159Y137       FDSE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.805     3.376                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X159Y137       FDSE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP_reg[2]/C
                         clock pessimism             -0.572     2.804                           
    SLICE_X159Y137       FDSE (Hold_fdse_C_D)         0.061     2.865    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.865                           
                         arrival time                           2.999                           
  -------------------------------------------------------------------
                         slack                                  0.134                           

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.539%)  route 0.107ns (47.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.594     2.783                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X160Y125       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_reg_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X160Y125       FDRE (Prop_fdre_C_Q)         0.118     2.901 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_reg_reg/Q
                         net (fo=1, routed)           0.107     3.008                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_reg
    SLICE_X160Y124       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.793     3.364                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X160Y124       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
                         clock pessimism             -0.550     2.814                           
    SLICE_X160Y124       FDRE (Hold_fdre_C_D)         0.059     2.873    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.873                           
                         arrival time                           3.008                           
  -------------------------------------------------------------------
                         slack                                  0.135                           

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.128ns (60.480%)  route 0.084ns (39.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.379ns
    Source Clock Delay      (SCD):    2.795ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.606     2.795                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X163Y140       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X163Y140       FDRE (Prop_fdre_C_Q)         0.100     2.895 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/Q
                         net (fo=1, routed)           0.084     2.979                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double[0]
    SLICE_X162Y140       LUT3 (Prop_lut3_I2_O)        0.028     3.007 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata[0]_i_1/O
                         net (fo=1, routed)           0.000     3.007                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata[0]_i_1_n_0
    SLICE_X162Y140       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.808     3.379                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X162Y140       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[0]/C
                         clock pessimism             -0.573     2.806                           
    SLICE_X162Y140       FDRE (Hold_fdre_C_D)         0.060     2.866    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.866                           
                         arrival time                           3.007                           
  -------------------------------------------------------------------
                         slack                                  0.141                           

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.773%)  route 0.097ns (49.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.380ns
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.607     2.796                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/userclk2
    SLICE_X161Y144       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y144       FDRE (Prop_fdre_C_Q)         0.100     2.896 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]/Q
                         net (fo=2, routed)           0.097     2.993                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[11]
    SLICE_X158Y144       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.809     3.380                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/userclk2
    SLICE_X158Y144       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]/C
                         clock pessimism             -0.570     2.810                           
    SLICE_X158Y144       FDRE (Hold_fdre_C_D)         0.042     2.852    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.852                           
                         arrival time                           2.993                           
  -------------------------------------------------------------------
                         slack                                  0.141                           

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.171ns (74.026%)  route 0.060ns (25.974%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.375ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.603     2.792                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X160Y135       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.107     2.899 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP_reg[0]/Q
                         net (fo=2, routed)           0.060     2.959                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP_reg_n_0_[0]
    SLICE_X160Y135       LUT5 (Prop_lut5_I4_O)        0.064     3.023 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA[0]_i_1/O
                         net (fo=1, routed)           0.000     3.023                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA[0]_i_1_n_0
    SLICE_X160Y135       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.804     3.375                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X160Y135       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA_reg[0]/C
                         clock pessimism             -0.583     2.792                           
    SLICE_X160Y135       FDRE (Hold_fdre_C_D)         0.087     2.879    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.879                           
                         arrival time                           3.023                           
  -------------------------------------------------------------------
                         slack                                  0.144                           

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.107ns (63.851%)  route 0.061ns (36.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.380ns
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.607     2.796                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/userclk2
    SLICE_X158Y144       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X158Y144       FDRE (Prop_fdre_C_Q)         0.107     2.903 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]/Q
                         net (fo=2, routed)           0.061     2.964                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[12]
    SLICE_X158Y144       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.809     3.380                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/userclk2
    SLICE_X158Y144       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]/C
                         clock pessimism             -0.584     2.796                           
    SLICE_X158Y144       FDRE (Hold_fdre_C_D)         0.023     2.819    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.819                           
                         arrival time                           2.964                           
  -------------------------------------------------------------------
                         slack                                  0.145                           

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.265%)  route 0.092ns (41.735%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.378ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.605     2.794                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X159Y139       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X159Y139       FDRE (Prop_fdre_C_Q)         0.100     2.894 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[3]/Q
                         net (fo=1, routed)           0.092     2.986                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1[3]
    SLICE_X159Y138       LUT4 (Prop_lut4_I1_O)        0.028     3.014 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP[3]_i_1/O
                         net (fo=1, routed)           0.000     3.014                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP[3]_i_1_n_0
    SLICE_X159Y138       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.807     3.378                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X159Y138       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP_reg[3]/C
                         clock pessimism             -0.570     2.808                           
    SLICE_X159Y138       FDRE (Hold_fdre_C_D)         0.060     2.868    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.868                           
                         arrival time                           3.014                           
  -------------------------------------------------------------------
                         slack                                  0.146                           





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         8.000       6.591      BUFGCTRL_X0Y17   GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y5  GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X159Y140   GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X158Y144   GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X158Y144   GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X158Y144   GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X158Y144   GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]/C
Min Period        n/a     FDPE/C              n/a            0.750         8.000       7.250      SLICE_X162Y146   GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X161Y119   GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X161Y117   GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y5  GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y120   GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y120   GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y120   GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y120   GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y120   GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y120   GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y120   GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[3]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y120   GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[3]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y120   GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[4]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y120   GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[4]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y120   GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y120   GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y120   GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y120   GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y120   GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y120   GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y120   GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[3]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y120   GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[3]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y120   GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[4]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y120   GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[4]_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       13.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.391ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.352ns (15.268%)  route 1.953ns (84.732%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.583ns = ( 21.583 - 16.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.306     6.174                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X161Y124       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y124       FDRE (Prop_fdre_C_Q)         0.223     6.397 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.535     6.932                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X160Y122       LUT6 (Prop_lut6_I3_O)        0.043     6.975 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.435     7.410                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X160Y123       LUT6 (Prop_lut6_I5_O)        0.043     7.453 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.478     7.931                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X162Y125       LUT2 (Prop_lut2_I0_O)        0.043     7.974 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.505     8.479                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X161Y121       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)   16.000    16.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    16.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    18.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788    20.322                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.178    21.583                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X161Y121       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.573    22.156                           
                         clock uncertainty           -0.085    22.071                           
    SLICE_X161Y121       FDRE (Setup_fdre_C_CE)      -0.201    21.870    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         21.870                           
                         arrival time                          -8.479                           
  -------------------------------------------------------------------
                         slack                                 13.391                           

Slack (MET) :             13.391ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.352ns (15.268%)  route 1.953ns (84.732%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.583ns = ( 21.583 - 16.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.306     6.174                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X161Y124       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y124       FDRE (Prop_fdre_C_Q)         0.223     6.397 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.535     6.932                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X160Y122       LUT6 (Prop_lut6_I3_O)        0.043     6.975 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.435     7.410                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X160Y123       LUT6 (Prop_lut6_I5_O)        0.043     7.453 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.478     7.931                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X162Y125       LUT2 (Prop_lut2_I0_O)        0.043     7.974 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.505     8.479                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X161Y121       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)   16.000    16.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    16.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    18.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788    20.322                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.178    21.583                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X161Y121       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.573    22.156                           
                         clock uncertainty           -0.085    22.071                           
    SLICE_X161Y121       FDRE (Setup_fdre_C_CE)      -0.201    21.870    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         21.870                           
                         arrival time                          -8.479                           
  -------------------------------------------------------------------
                         slack                                 13.391                           

Slack (MET) :             13.391ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.352ns (15.268%)  route 1.953ns (84.732%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.583ns = ( 21.583 - 16.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.306     6.174                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X161Y124       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y124       FDRE (Prop_fdre_C_Q)         0.223     6.397 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.535     6.932                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X160Y122       LUT6 (Prop_lut6_I3_O)        0.043     6.975 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.435     7.410                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X160Y123       LUT6 (Prop_lut6_I5_O)        0.043     7.453 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.478     7.931                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X162Y125       LUT2 (Prop_lut2_I0_O)        0.043     7.974 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.505     8.479                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X161Y121       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)   16.000    16.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    16.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    18.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788    20.322                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.178    21.583                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X161Y121       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.573    22.156                           
                         clock uncertainty           -0.085    22.071                           
    SLICE_X161Y121       FDRE (Setup_fdre_C_CE)      -0.201    21.870    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         21.870                           
                         arrival time                          -8.479                           
  -------------------------------------------------------------------
                         slack                                 13.391                           

Slack (MET) :             13.391ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.352ns (15.268%)  route 1.953ns (84.732%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.583ns = ( 21.583 - 16.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.306     6.174                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X161Y124       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y124       FDRE (Prop_fdre_C_Q)         0.223     6.397 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.535     6.932                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X160Y122       LUT6 (Prop_lut6_I3_O)        0.043     6.975 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.435     7.410                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X160Y123       LUT6 (Prop_lut6_I5_O)        0.043     7.453 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.478     7.931                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X162Y125       LUT2 (Prop_lut2_I0_O)        0.043     7.974 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.505     8.479                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X161Y121       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)   16.000    16.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    16.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    18.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788    20.322                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.178    21.583                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X161Y121       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.573    22.156                           
                         clock uncertainty           -0.085    22.071                           
    SLICE_X161Y121       FDRE (Setup_fdre_C_CE)      -0.201    21.870    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         21.870                           
                         arrival time                          -8.479                           
  -------------------------------------------------------------------
                         slack                                 13.391                           

Slack (MET) :             13.402ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.352ns (15.347%)  route 1.942ns (84.653%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.582ns = ( 21.582 - 16.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.306     6.174                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X161Y124       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y124       FDRE (Prop_fdre_C_Q)         0.223     6.397 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.535     6.932                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X160Y122       LUT6 (Prop_lut6_I3_O)        0.043     6.975 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.435     7.410                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X160Y123       LUT6 (Prop_lut6_I5_O)        0.043     7.453 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.478     7.931                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X162Y125       LUT2 (Prop_lut2_I0_O)        0.043     7.974 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.493     8.468                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X161Y122       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)   16.000    16.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    16.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    18.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788    20.322                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.177    21.582                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X161Y122       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.573    22.155                           
                         clock uncertainty           -0.085    22.070                           
    SLICE_X161Y122       FDRE (Setup_fdre_C_CE)      -0.201    21.869    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         21.869                           
                         arrival time                          -8.468                           
  -------------------------------------------------------------------
                         slack                                 13.402                           

Slack (MET) :             13.402ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.352ns (15.347%)  route 1.942ns (84.653%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.582ns = ( 21.582 - 16.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.306     6.174                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X161Y124       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y124       FDRE (Prop_fdre_C_Q)         0.223     6.397 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.535     6.932                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X160Y122       LUT6 (Prop_lut6_I3_O)        0.043     6.975 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.435     7.410                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X160Y123       LUT6 (Prop_lut6_I5_O)        0.043     7.453 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.478     7.931                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X162Y125       LUT2 (Prop_lut2_I0_O)        0.043     7.974 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.493     8.468                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X161Y122       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)   16.000    16.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    16.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    18.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788    20.322                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.177    21.582                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X161Y122       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.573    22.155                           
                         clock uncertainty           -0.085    22.070                           
    SLICE_X161Y122       FDRE (Setup_fdre_C_CE)      -0.201    21.869    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         21.869                           
                         arrival time                          -8.468                           
  -------------------------------------------------------------------
                         slack                                 13.402                           

Slack (MET) :             13.402ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.352ns (15.347%)  route 1.942ns (84.653%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.582ns = ( 21.582 - 16.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.306     6.174                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X161Y124       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y124       FDRE (Prop_fdre_C_Q)         0.223     6.397 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.535     6.932                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X160Y122       LUT6 (Prop_lut6_I3_O)        0.043     6.975 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.435     7.410                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X160Y123       LUT6 (Prop_lut6_I5_O)        0.043     7.453 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.478     7.931                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X162Y125       LUT2 (Prop_lut2_I0_O)        0.043     7.974 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.493     8.468                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X161Y122       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)   16.000    16.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    16.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    18.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788    20.322                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.177    21.582                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X161Y122       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              0.573    22.155                           
                         clock uncertainty           -0.085    22.070                           
    SLICE_X161Y122       FDRE (Setup_fdre_C_CE)      -0.201    21.869    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         21.869                           
                         arrival time                          -8.468                           
  -------------------------------------------------------------------
                         slack                                 13.402                           

Slack (MET) :             13.402ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.352ns (15.347%)  route 1.942ns (84.653%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.582ns = ( 21.582 - 16.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.306     6.174                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X161Y124       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y124       FDRE (Prop_fdre_C_Q)         0.223     6.397 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.535     6.932                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X160Y122       LUT6 (Prop_lut6_I3_O)        0.043     6.975 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.435     7.410                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X160Y123       LUT6 (Prop_lut6_I5_O)        0.043     7.453 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.478     7.931                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X162Y125       LUT2 (Prop_lut2_I0_O)        0.043     7.974 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.493     8.468                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X161Y122       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)   16.000    16.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    16.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    18.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788    20.322                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.177    21.582                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X161Y122       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              0.573    22.155                           
                         clock uncertainty           -0.085    22.070                           
    SLICE_X161Y122       FDRE (Setup_fdre_C_CE)      -0.201    21.869    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         21.869                           
                         arrival time                          -8.468                           
  -------------------------------------------------------------------
                         slack                                 13.402                           

Slack (MET) :             13.483ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.352ns (15.918%)  route 1.859ns (84.082%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.581ns = ( 21.581 - 16.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.306     6.174                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X161Y124       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y124       FDRE (Prop_fdre_C_Q)         0.223     6.397 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.535     6.932                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X160Y122       LUT6 (Prop_lut6_I3_O)        0.043     6.975 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.435     7.410                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X160Y123       LUT6 (Prop_lut6_I5_O)        0.043     7.453 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.478     7.931                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X162Y125       LUT2 (Prop_lut2_I0_O)        0.043     7.974 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.411     8.385                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X161Y123       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)   16.000    16.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    16.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    18.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788    20.322                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.176    21.581                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X161Y123       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.573    22.154                           
                         clock uncertainty           -0.085    22.069                           
    SLICE_X161Y123       FDRE (Setup_fdre_C_CE)      -0.201    21.868    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         21.868                           
                         arrival time                          -8.385                           
  -------------------------------------------------------------------
                         slack                                 13.483                           

Slack (MET) :             13.483ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.352ns (15.918%)  route 1.859ns (84.082%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.581ns = ( 21.581 - 16.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.306     6.174                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X161Y124       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y124       FDRE (Prop_fdre_C_Q)         0.223     6.397 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.535     6.932                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X160Y122       LUT6 (Prop_lut6_I3_O)        0.043     6.975 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.435     7.410                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X160Y123       LUT6 (Prop_lut6_I5_O)        0.043     7.453 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.478     7.931                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X162Y125       LUT2 (Prop_lut2_I0_O)        0.043     7.974 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.411     8.385                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X161Y123       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)   16.000    16.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    16.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    18.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788    20.322                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.176    21.581                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X161Y123       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.573    22.154                           
                         clock uncertainty           -0.085    22.069                           
    SLICE_X161Y123       FDRE (Setup_fdre_C_CE)      -0.201    21.868    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         21.868                           
                         arrival time                          -8.385                           
  -------------------------------------------------------------------
                         slack                                 13.483                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.266ns (69.773%)  route 0.115ns (30.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.368ns
    Source Clock Delay      (SCD):    2.797ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.608     2.797                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X158Y149       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X158Y149       FDRE (Prop_fdre_C_Q)         0.118     2.915 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.115     3.030                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X158Y149       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     3.137 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.137                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__0_n_0
    SLICE_X158Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.178 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.178                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[12]_i_1__0_n_7
    SLICE_X158Y150       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.797     3.368                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X158Y150       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism             -0.382     2.986                           
    SLICE_X158Y150       FDRE (Hold_fdre_C_D)         0.092     3.078    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.078                           
                         arrival time                           3.178                           
  -------------------------------------------------------------------
                         slack                                  0.100                           

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXCHARISK[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.100ns (25.053%)  route 0.299ns (74.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    2.787ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.598     2.787                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X163Y129       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X163Y129       FDRE (Prop_fdre_C_Q)         0.100     2.887 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/Q
                         net (fo=1, routed)           0.299     3.186                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_11[1]
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXCHARISK[1]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.973     3.544                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_8
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.570     2.974                           
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXCHARISK[1])
                                                      0.078     3.052    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -3.052                           
                         arrival time                           3.186                           
  -------------------------------------------------------------------
                         slack                                  0.134                           

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.453%)  route 0.098ns (49.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.368ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.597     2.786                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X162Y128       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X162Y128       FDRE (Prop_fdre_C_Q)         0.100     2.886 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.098     2.984                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s2
    SLICE_X163Y128       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.797     3.368                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X163Y128       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.571     2.797                           
    SLICE_X163Y128       FDRE (Hold_fdre_C_D)         0.040     2.837    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.837                           
                         arrival time                           2.984                           
  -------------------------------------------------------------------
                         slack                                  0.147                           

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.453%)  route 0.098ns (49.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.367ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.596     2.785                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X162Y127       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X162Y127       FDRE (Prop_fdre_C_Q)         0.100     2.885 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.098     2.983                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_out
    SLICE_X163Y127       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.796     3.367                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X163Y127       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                         clock pessimism             -0.571     2.796                           
    SLICE_X163Y127       FDRE (Hold_fdre_C_D)         0.040     2.836    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.836                           
                         arrival time                           2.983                           
  -------------------------------------------------------------------
                         slack                                  0.147                           

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.309%)  route 0.103ns (44.691%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.367ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.597     2.786                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X163Y128       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X163Y128       FDRE (Prop_fdre_C_Q)         0.100     2.886 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/Q
                         net (fo=2, routed)           0.103     2.989                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3
    SLICE_X162Y127       LUT4 (Prop_lut4_I1_O)        0.028     3.017 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     3.017                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_1_n_0
    SLICE_X162Y127       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.796     3.367                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X162Y127       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.570     2.797                           
    SLICE_X162Y127       FDRE (Hold_fdre_C_D)         0.061     2.858    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.858                           
                         arrival time                           3.017                           
  -------------------------------------------------------------------
                         slack                                  0.159                           

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[13]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.091ns (20.217%)  route 0.359ns (79.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.594     2.783                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X162Y124       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X162Y124       FDRE (Prop_fdre_C_Q)         0.091     2.874 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/Q
                         net (fo=1, routed)           0.359     3.233                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[13]
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[13]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.973     3.544                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_8
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.550     2.994                           
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[13])
                                                      0.040     3.034    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -3.034                           
                         arrival time                           3.233                           
  -------------------------------------------------------------------
                         slack                                  0.199                           

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXCHARDISPMODE[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.100ns (20.396%)  route 0.390ns (79.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.594     2.783                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X162Y124       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X162Y124       FDRE (Prop_fdre_C_Q)         0.100     2.883 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/Q
                         net (fo=1, routed)           0.390     3.273                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_9[0]
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXCHARDISPMODE[0]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.973     3.544                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_8
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.550     2.994                           
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXCHARDISPMODE[0])
                                                      0.078     3.072    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -3.072                           
                         arrival time                           3.273                           
  -------------------------------------------------------------------
                         slack                                  0.201                           

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (50.009%)  route 0.146ns (49.991%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.368ns
    Source Clock Delay      (SCD):    2.779ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.590     2.779                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X160Y150       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X160Y150       FDRE (Prop_fdre_C_Q)         0.118     2.897 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.146     3.043                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg_n_0
    SLICE_X160Y150       LUT4 (Prop_lut4_I0_O)        0.028     3.071 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     3.071                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_1_n_0
    SLICE_X160Y150       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.797     3.368                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X160Y150       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.589     2.779                           
    SLICE_X160Y150       FDRE (Hold_fdre_C_D)         0.087     2.866    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.866                           
                         arrival time                           3.071                           
  -------------------------------------------------------------------
                         slack                                  0.205                           

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.674%)  route 0.101ns (36.326%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.594     2.783                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X161Y124       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y124       FDRE (Prop_fdre_C_Q)         0.100     2.883 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.101     2.984                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X161Y124       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.061 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.061                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]_i_1_n_4
    SLICE_X161Y124       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.793     3.364                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X161Y124       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                         clock pessimism             -0.581     2.783                           
    SLICE_X161Y124       FDRE (Hold_fdre_C_D)         0.071     2.854    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.854                           
                         arrival time                           3.061                           
  -------------------------------------------------------------------
                         slack                                  0.207                           

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.368ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.597     2.786                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X161Y121       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y121       FDRE (Prop_fdre_C_Q)         0.100     2.886 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.101     2.987                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X161Y121       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.064 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     3.064                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]_i_3_n_4
    SLICE_X161Y121       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.797     3.368                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X161Y121       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism             -0.582     2.786                           
    SLICE_X161Y121       FDRE (Hold_fdre_C_D)         0.071     2.857    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.857                           
                         arrival time                           3.064                           
  -------------------------------------------------------------------
                         slack                                  0.207                           





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y10  GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y10  GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y10  GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y10  GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            1.408         16.000      14.591     BUFGCTRL_X0Y19       GBE_inst/U0/U0/core_clocking_i/bufg_userclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1       n/a            1.071         16.000      14.929     MMCME2_ADV_X1Y5      GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                   n/a            0.750         16.000      15.250     SLICE_X163Y117       GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         16.000      15.250     SLICE_X163Y117       GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
Min Period        n/a     FDRE/C                   n/a            0.750         16.000      15.250     SLICE_X163Y117       GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/C
Min Period        n/a     FDRE/C                   n/a            0.750         16.000      15.250     SLICE_X163Y117       GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1       n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y5      GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X163Y117       GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X163Y117       GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X163Y117       GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X163Y117       GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X163Y117       GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X163Y117       GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X163Y117       GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X163Y117       GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X163Y138       GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X163Y138       GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X162Y138       GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X162Y138       GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X163Y133       GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X163Y133       GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X163Y134       GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X163Y134       GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X163Y134       GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X163Y134       GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X163Y133       GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X163Y133       GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  MGTREFCLK1P
  To Clock:  MGTREFCLK1P

Setup :            0  Failing Endpoints,  Worst Slack        1.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.971ns  (required time - arrival time)
  Source:                 GBE_inst/ARP_chek_inst/tell_IPaddr_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/PING_reply_inst/ff_tx_data_o_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MGTREFCLK1P rise@8.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        5.847ns  (logic 2.307ns (39.455%)  route 3.540ns (60.545%))
  Logic Levels:           17  (CARRY4=9 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns = ( 11.815 - 8.000 ) 
    Source Clock Delay      (SCD):    4.955ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.244     3.599                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.692 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.263     4.955                         GBE_inst/ARP_chek_inst/s_IP_tell_addr_reg[31]_0
    SLICE_X137Y134       FDRE                                         r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/tell_IPaddr_out_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X137Y134       FDRE (Prop_fdre_C_Q)         0.223     5.178 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/tell_IPaddr_out_reg[5]/Q
                         net (fo=10, routed)          0.568     5.746                         GBE_inst/ARP_chek_inst/Q[5]
    SLICE_X135Y139       LUT3 (Prop_lut3_I1_O)        0.052     5.798 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_89__0/O
                         net (fo=2, routed)           0.338     6.136                         GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_89__0_n_0
    SLICE_X137Y139       LUT5 (Prop_lut5_I4_O)        0.136     6.272 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_76__0/O
                         net (fo=2, routed)           0.386     6.658                         GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_76__0_n_0
    SLICE_X136Y139       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     6.860 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_58__0/CO[3]
                         net (fo=1, routed)           0.000     6.860                         GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_58__0_n_0
    SLICE_X136Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.914 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[2]_i_26__0/CO[3]
                         net (fo=1, routed)           0.000     6.914                         GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[2]_i_26__0_n_0
    SLICE_X136Y141       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     7.079 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_84/O[1]
                         net (fo=1, routed)           0.323     7.402                         GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_46_1[1]
    SLICE_X139Y141       LUT2 (Prop_lut2_I1_O)        0.125     7.527 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o[7]_i_63__0/O
                         net (fo=1, routed)           0.000     7.527                         GBE_inst/PING_check_inst/ff_tx_data_o[7]_i_63__0_n_0
    SLICE_X139Y141       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.794 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.794                         GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_46_n_0
    SLICE_X139Y142       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.960 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_56/O[1]
                         net (fo=1, routed)           0.485     8.445                         GBE_inst/PING_check_inst/PING_reply_inst/R[1]
    SLICE_X140Y138       LUT2 (Prop_lut2_I1_O)        0.123     8.568 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o[7]_i_37__0/O
                         net (fo=1, routed)           0.000     8.568                         GBE_inst/PING_check_inst/ff_tx_data_o[7]_i_37__0_n_0
    SLICE_X140Y138       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.824 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.824                         GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_18_n_0
    SLICE_X140Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.878 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.878                         GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_7_n_0
    SLICE_X140Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.932 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.932                         GBE_inst/PING_check_inst/ff_tx_data_o_reg[2]_i_12_n_0
    SLICE_X140Y141       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.097 f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_25/O[1]
                         net (fo=1, routed)           0.359     9.456                         GBE_inst/PING_reply_inst/ff_tx_data_o[7]_i_4__0_0[9]
    SLICE_X142Y138       LUT6 (Prop_lut6_I3_O)        0.125     9.581 r  GBE_arp_ping_UDP     GBE_inst/PING_reply_inst/ff_tx_data_o[5]_i_13__0/O
                         net (fo=1, routed)           0.272     9.853                         GBE_inst/PING_reply_inst/ff_tx_data_o[5]_i_13__0_n_0
    SLICE_X141Y136       LUT6 (Prop_lut6_I5_O)        0.043     9.896 r  GBE_arp_ping_UDP     GBE_inst/PING_reply_inst/ff_tx_data_o[5]_i_7__1/O
                         net (fo=1, routed)           0.181    10.077                         GBE_inst/PING_reply_inst/ff_tx_data_o[5]_i_7__1_n_0
    SLICE_X141Y137       LUT5 (Prop_lut5_I4_O)        0.043    10.120 r  GBE_arp_ping_UDP     GBE_inst/PING_reply_inst/ff_tx_data_o[5]_i_2__1/O
                         net (fo=1, routed)           0.346    10.466                         GBE_inst/PING_reply_inst/ff_tx_data_o[5]_i_2__1_n_0
    SLICE_X143Y136       LUT4 (Prop_lut4_I0_O)        0.054    10.520 r  GBE_arp_ping_UDP     GBE_inst/PING_reply_inst/ff_tx_data_o[5]_i_1__1/O
                         net (fo=1, routed)           0.282    10.802                         GBE_inst/PING_reply_inst/ff_tx_data_o[5]_i_1__1_n_0
    SLICE_X143Y136       FDCE                                         r  GBE_arp_ping_UDP     GBE_inst/PING_reply_inst/ff_tx_data_o_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      8.000     8.000 r                       
    AC8                                               0.000     8.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     8.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.180    10.598                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.681 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.134    11.815                         GBE_inst/PING_reply_inst/CLK
    SLICE_X143Y136       FDCE                                         r  GBE_arp_ping_UDP     GBE_inst/PING_reply_inst/ff_tx_data_o_reg[5]/C
                         clock pessimism              1.097    12.912                           
                         clock uncertainty           -0.035    12.877                           
    SLICE_X143Y136       FDCE (Setup_fdce_C_D)       -0.104    12.773    GBE_arp_ping_UDP       GBE_inst/PING_reply_inst/ff_tx_data_o_reg[5]
  -------------------------------------------------------------------
                         required time                         12.773                           
                         arrival time                         -10.802                           
  -------------------------------------------------------------------
                         slack                                  1.971                           

Slack (MET) :             2.391ns  (required time - arrival time)
  Source:                 GBE_inst/ARP_chek_inst/tell_IPaddr_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/transmit_inst1/ff_tx_data_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MGTREFCLK1P rise@8.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 2.242ns (40.314%)  route 3.319ns (59.686%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns = ( 11.811 - 8.000 ) 
    Source Clock Delay      (SCD):    4.954ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.244     3.599                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.692 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.262     4.954                         GBE_inst/ARP_chek_inst/s_IP_tell_addr_reg[31]_0
    SLICE_X137Y133       FDRE                                         r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/tell_IPaddr_out_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X137Y133       FDRE (Prop_fdre_C_Q)         0.223     5.177 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/tell_IPaddr_out_reg[6]/Q
                         net (fo=10, routed)          0.647     5.824                         GBE_inst/ARP_chek_inst/Q[6]
    SLICE_X137Y139       LUT3 (Prop_lut3_I0_O)        0.043     5.867 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_75/O
                         net (fo=2, routed)           0.252     6.119                         GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_75_n_0
    SLICE_X135Y139       LUT5 (Prop_lut5_I1_O)        0.043     6.162 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_43/O
                         net (fo=2, routed)           0.355     6.517                         GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_43_n_0
    SLICE_X134Y139       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     6.707 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.707                         GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_33_n_0
    SLICE_X134Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.760 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.760                         GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_41_n_0
    SLICE_X134Y141       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.926 f  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_39/O[1]
                         net (fo=1, routed)           0.326     7.253                         GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_39_n_6
    SLICE_X131Y141       LUT1 (Prop_lut1_I0_O)        0.123     7.376 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_40/O
                         net (fo=1, routed)           0.000     7.376                         GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_40_n_0
    SLICE_X131Y141       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.635 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.635                         GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_30_n_0
    SLICE_X131Y142       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.746 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[2]_i_26/O[0]
                         net (fo=1, routed)           0.534     8.279                         GBE_inst/ARP_chek_inst/transmit_inst1/R[1]
    SLICE_X130Y138       LUT2 (Prop_lut2_I1_O)        0.124     8.403 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o[2]_i_24/O
                         net (fo=1, routed)           0.000     8.403                         GBE_inst/ARP_chek_inst/ff_tx_data_o[2]_i_24_n_0
    SLICE_X130Y138       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.670 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.670                         GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[2]_i_21_n_0
    SLICE_X130Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.723 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.723                         GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_26_n_0
    SLICE_X130Y140       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.872 f  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[2]_i_22/O[3]
                         net (fo=1, routed)           0.361     9.234                         GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[2]_i_22_n_4
    SLICE_X132Y140       LUT6 (Prop_lut6_I5_O)        0.120     9.354 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o[3]_i_20/O
                         net (fo=1, routed)           0.189     9.543                         GBE_inst/transmit_inst1/ff_tx_data_o_reg[3]_i_6_0
    SLICE_X132Y141       LUT6 (Prop_lut6_I1_O)        0.043     9.586 r  GBE_arp_ping_UDP     GBE_inst/transmit_inst1/ff_tx_data_o[3]_i_12/O
                         net (fo=1, routed)           0.000     9.586                         GBE_inst/transmit_inst1/ff_tx_data_o[3]_i_12_n_0
    SLICE_X132Y141       MUXF7 (Prop_muxf7_I1_O)      0.108     9.694 r  GBE_arp_ping_UDP     GBE_inst/transmit_inst1/ff_tx_data_o_reg[3]_i_6/O
                         net (fo=1, routed)           0.468    10.162                         GBE_inst/transmit_inst1/ff_tx_data_o_reg[3]_i_6_n_0
    SLICE_X129Y138       LUT5 (Prop_lut5_I0_O)        0.124    10.286 r  GBE_arp_ping_UDP     GBE_inst/transmit_inst1/ff_tx_data_o[3]_i_3/O
                         net (fo=1, routed)           0.187    10.472                         GBE_inst/transmit_inst1/ff_tx_data_o[3]_i_3_n_0
    SLICE_X128Y137       LUT6 (Prop_lut6_I1_O)        0.043    10.515 r  GBE_arp_ping_UDP     GBE_inst/transmit_inst1/ff_tx_data_o[3]_i_1/O
                         net (fo=1, routed)           0.000    10.515                         GBE_inst/transmit_inst1/ff_tx_data_o[3]_i_1_n_0
    SLICE_X128Y137       FDCE                                         r  GBE_arp_ping_UDP     GBE_inst/transmit_inst1/ff_tx_data_o_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      8.000     8.000 r                       
    AC8                                               0.000     8.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     8.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.180    10.598                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.681 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.130    11.811                         GBE_inst/transmit_inst1/CLK
    SLICE_X128Y137       FDCE                                         r  GBE_arp_ping_UDP     GBE_inst/transmit_inst1/ff_tx_data_o_reg[3]/C
                         clock pessimism              1.097    12.908                           
                         clock uncertainty           -0.035    12.873                           
    SLICE_X128Y137       FDCE (Setup_fdce_C_D)        0.034    12.907    GBE_arp_ping_UDP       GBE_inst/transmit_inst1/ff_tx_data_o_reg[3]
  -------------------------------------------------------------------
                         required time                         12.907                           
                         arrival time                         -10.515                           
  -------------------------------------------------------------------
                         slack                                  2.391                           

Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 GBE_inst/ARP_chek_inst/tell_IPaddr_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/PING_reply_inst/ff_tx_data_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MGTREFCLK1P rise@8.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 2.183ns (39.323%)  route 3.368ns (60.677%))
  Logic Levels:           16  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.814ns = ( 11.814 - 8.000 ) 
    Source Clock Delay      (SCD):    4.955ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.244     3.599                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.692 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.263     4.955                         GBE_inst/ARP_chek_inst/s_IP_tell_addr_reg[31]_0
    SLICE_X137Y134       FDRE                                         r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/tell_IPaddr_out_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X137Y134       FDRE (Prop_fdre_C_Q)         0.223     5.178 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/tell_IPaddr_out_reg[5]/Q
                         net (fo=10, routed)          0.568     5.746                         GBE_inst/ARP_chek_inst/Q[5]
    SLICE_X135Y139       LUT3 (Prop_lut3_I1_O)        0.052     5.798 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_89__0/O
                         net (fo=2, routed)           0.338     6.136                         GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_89__0_n_0
    SLICE_X137Y139       LUT5 (Prop_lut5_I4_O)        0.136     6.272 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_76__0/O
                         net (fo=2, routed)           0.386     6.658                         GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_76__0_n_0
    SLICE_X136Y139       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     6.860 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_58__0/CO[3]
                         net (fo=1, routed)           0.000     6.860                         GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_58__0_n_0
    SLICE_X136Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.914 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[2]_i_26__0/CO[3]
                         net (fo=1, routed)           0.000     6.914                         GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[2]_i_26__0_n_0
    SLICE_X136Y141       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     7.079 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_84/O[1]
                         net (fo=1, routed)           0.323     7.402                         GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_46_1[1]
    SLICE_X139Y141       LUT2 (Prop_lut2_I1_O)        0.125     7.527 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o[7]_i_63__0/O
                         net (fo=1, routed)           0.000     7.527                         GBE_inst/PING_check_inst/ff_tx_data_o[7]_i_63__0_n_0
    SLICE_X139Y141       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.794 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.794                         GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_46_n_0
    SLICE_X139Y142       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.960 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_56/O[1]
                         net (fo=1, routed)           0.485     8.445                         GBE_inst/PING_check_inst/PING_reply_inst/R[1]
    SLICE_X140Y138       LUT2 (Prop_lut2_I1_O)        0.123     8.568 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o[7]_i_37__0/O
                         net (fo=1, routed)           0.000     8.568                         GBE_inst/PING_check_inst/ff_tx_data_o[7]_i_37__0_n_0
    SLICE_X140Y138       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.824 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.824                         GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_18_n_0
    SLICE_X140Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.878 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.878                         GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_7_n_0
    SLICE_X140Y140       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     8.986 f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o_reg[2]_i_12/O[0]
                         net (fo=1, routed)           0.186     9.172                         GBE_inst/PING_reply_inst/ff_tx_data_o[7]_i_4__0_0[5]
    SLICE_X143Y139       LUT5 (Prop_lut5_I4_O)        0.123     9.295 r  GBE_arp_ping_UDP     GBE_inst/PING_reply_inst/ff_tx_data_o[0]_i_10/O
                         net (fo=1, routed)           0.271     9.566                         GBE_inst/PING_reply_inst/ff_tx_data_o[0]_i_10_n_0
    SLICE_X142Y139       LUT6 (Prop_lut6_I5_O)        0.043     9.609 r  GBE_arp_ping_UDP     GBE_inst/PING_reply_inst/ff_tx_data_o[0]_i_3__0/O
                         net (fo=1, routed)           0.348     9.957                         GBE_inst/PING_reply_inst/ff_tx_data_o[0]_i_3__0_n_0
    SLICE_X143Y139       LUT6 (Prop_lut6_I0_O)        0.043    10.000 r  GBE_arp_ping_UDP     GBE_inst/PING_reply_inst/ff_tx_data_o[0]_i_2__1/O
                         net (fo=1, routed)           0.463    10.463                         GBE_inst/PING_reply_inst/ff_tx_data_o[0]_i_2__1_n_0
    SLICE_X143Y135       LUT4 (Prop_lut4_I3_O)        0.043    10.506 r  GBE_arp_ping_UDP     GBE_inst/PING_reply_inst/ff_tx_data_o[0]_i_1__1/O
                         net (fo=1, routed)           0.000    10.506                         GBE_inst/PING_reply_inst/ff_tx_data_o[0]_i_1__1_n_0
    SLICE_X143Y135       FDCE                                         r  GBE_arp_ping_UDP     GBE_inst/PING_reply_inst/ff_tx_data_o_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      8.000     8.000 r                       
    AC8                                               0.000     8.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     8.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.180    10.598                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.681 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.133    11.814                         GBE_inst/PING_reply_inst/CLK
    SLICE_X143Y135       FDCE                                         r  GBE_arp_ping_UDP     GBE_inst/PING_reply_inst/ff_tx_data_o_reg[0]/C
                         clock pessimism              1.097    12.911                           
                         clock uncertainty           -0.035    12.876                           
    SLICE_X143Y135       FDCE (Setup_fdce_C_D)        0.034    12.910    GBE_arp_ping_UDP       GBE_inst/PING_reply_inst/ff_tx_data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         12.910                           
                         arrival time                         -10.506                           
  -------------------------------------------------------------------
                         slack                                  2.403                           

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 GBE_inst/ARP_chek_inst/tell_IPaddr_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/PING_reply_inst/ff_tx_data_o_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MGTREFCLK1P rise@8.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 2.245ns (40.999%)  route 3.231ns (59.001%))
  Logic Levels:           17  (CARRY4=9 LUT2=2 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns = ( 11.815 - 8.000 ) 
    Source Clock Delay      (SCD):    4.955ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.244     3.599                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.692 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.263     4.955                         GBE_inst/ARP_chek_inst/s_IP_tell_addr_reg[31]_0
    SLICE_X137Y134       FDRE                                         r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/tell_IPaddr_out_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X137Y134       FDRE (Prop_fdre_C_Q)         0.223     5.178 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/tell_IPaddr_out_reg[5]/Q
                         net (fo=10, routed)          0.568     5.746                         GBE_inst/ARP_chek_inst/Q[5]
    SLICE_X135Y139       LUT3 (Prop_lut3_I1_O)        0.052     5.798 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_89__0/O
                         net (fo=2, routed)           0.338     6.136                         GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_89__0_n_0
    SLICE_X137Y139       LUT5 (Prop_lut5_I4_O)        0.136     6.272 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_76__0/O
                         net (fo=2, routed)           0.386     6.658                         GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_76__0_n_0
    SLICE_X136Y139       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     6.860 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_58__0/CO[3]
                         net (fo=1, routed)           0.000     6.860                         GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_58__0_n_0
    SLICE_X136Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.914 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[2]_i_26__0/CO[3]
                         net (fo=1, routed)           0.000     6.914                         GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[2]_i_26__0_n_0
    SLICE_X136Y141       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     7.079 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_84/O[1]
                         net (fo=1, routed)           0.323     7.402                         GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_46_1[1]
    SLICE_X139Y141       LUT2 (Prop_lut2_I1_O)        0.125     7.527 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o[7]_i_63__0/O
                         net (fo=1, routed)           0.000     7.527                         GBE_inst/PING_check_inst/ff_tx_data_o[7]_i_63__0_n_0
    SLICE_X139Y141       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.794 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.794                         GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_46_n_0
    SLICE_X139Y142       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.960 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_56/O[1]
                         net (fo=1, routed)           0.485     8.445                         GBE_inst/PING_check_inst/PING_reply_inst/R[1]
    SLICE_X140Y138       LUT2 (Prop_lut2_I1_O)        0.123     8.568 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o[7]_i_37__0/O
                         net (fo=1, routed)           0.000     8.568                         GBE_inst/PING_check_inst/ff_tx_data_o[7]_i_37__0_n_0
    SLICE_X140Y138       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.824 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.824                         GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_18_n_0
    SLICE_X140Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.878 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.878                         GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_7_n_0
    SLICE_X140Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.932 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.932                         GBE_inst/PING_check_inst/ff_tx_data_o_reg[2]_i_12_n_0
    SLICE_X140Y141       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.044 f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_25/O[2]
                         net (fo=1, routed)           0.188     9.232                         GBE_inst/PING_check_inst/PING_reply_inst/p_0_in[14]
    SLICE_X142Y141       LUT5 (Prop_lut5_I4_O)        0.127     9.359 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o[6]_i_9__1/O
                         net (fo=1, routed)           0.323     9.682                         GBE_inst/PING_check_inst/ff_tx_data_o[6]_i_9__1_n_0
    SLICE_X144Y141       LUT6 (Prop_lut6_I0_O)        0.043     9.725 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o[6]_i_5__0/O
                         net (fo=1, routed)           0.287    10.012                         GBE_inst/PING_reply_inst/ff_tx_data_o_reg[6]_0
    SLICE_X143Y141       LUT6 (Prop_lut6_I5_O)        0.043    10.055 r  GBE_arp_ping_UDP     GBE_inst/PING_reply_inst/ff_tx_data_o[6]_i_2__1/O
                         net (fo=1, routed)           0.333    10.388                         GBE_inst/PING_reply_inst/ff_tx_data_o[6]_i_2__1_n_0
    SLICE_X143Y137       LUT5 (Prop_lut5_I3_O)        0.043    10.431 r  GBE_arp_ping_UDP     GBE_inst/PING_reply_inst/ff_tx_data_o[6]_i_1__1/O
                         net (fo=1, routed)           0.000    10.431                         GBE_inst/PING_reply_inst/ff_tx_data_o[6]_i_1__1_n_0
    SLICE_X143Y137       FDCE                                         r  GBE_arp_ping_UDP     GBE_inst/PING_reply_inst/ff_tx_data_o_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      8.000     8.000 r                       
    AC8                                               0.000     8.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     8.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.180    10.598                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.681 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.134    11.815                         GBE_inst/PING_reply_inst/CLK
    SLICE_X143Y137       FDCE                                         r  GBE_arp_ping_UDP     GBE_inst/PING_reply_inst/ff_tx_data_o_reg[6]/C
                         clock pessimism              1.097    12.912                           
                         clock uncertainty           -0.035    12.877                           
    SLICE_X143Y137       FDCE (Setup_fdce_C_D)        0.034    12.911    GBE_arp_ping_UDP       GBE_inst/PING_reply_inst/ff_tx_data_o_reg[6]
  -------------------------------------------------------------------
                         required time                         12.911                           
                         arrival time                         -10.431                           
  -------------------------------------------------------------------
                         slack                                  2.480                           

Slack (MET) :             2.504ns  (required time - arrival time)
  Source:                 GBE_inst/ARP_chek_inst/tell_IPaddr_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/PING_reply_inst/ff_tx_data_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MGTREFCLK1P rise@8.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 2.242ns (40.799%)  route 3.253ns (59.201%))
  Logic Levels:           16  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.859ns = ( 11.859 - 8.000 ) 
    Source Clock Delay      (SCD):    4.955ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.244     3.599                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.692 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.263     4.955                         GBE_inst/ARP_chek_inst/s_IP_tell_addr_reg[31]_0
    SLICE_X137Y134       FDRE                                         r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/tell_IPaddr_out_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X137Y134       FDRE (Prop_fdre_C_Q)         0.223     5.178 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/tell_IPaddr_out_reg[5]/Q
                         net (fo=10, routed)          0.568     5.746                         GBE_inst/ARP_chek_inst/Q[5]
    SLICE_X135Y139       LUT3 (Prop_lut3_I1_O)        0.052     5.798 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_89__0/O
                         net (fo=2, routed)           0.338     6.136                         GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_89__0_n_0
    SLICE_X137Y139       LUT5 (Prop_lut5_I4_O)        0.136     6.272 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_76__0/O
                         net (fo=2, routed)           0.386     6.658                         GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_76__0_n_0
    SLICE_X136Y139       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     6.860 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_58__0/CO[3]
                         net (fo=1, routed)           0.000     6.860                         GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_58__0_n_0
    SLICE_X136Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.914 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[2]_i_26__0/CO[3]
                         net (fo=1, routed)           0.000     6.914                         GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[2]_i_26__0_n_0
    SLICE_X136Y141       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     7.079 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_84/O[1]
                         net (fo=1, routed)           0.323     7.402                         GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_46_1[1]
    SLICE_X139Y141       LUT2 (Prop_lut2_I1_O)        0.125     7.527 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o[7]_i_63__0/O
                         net (fo=1, routed)           0.000     7.527                         GBE_inst/PING_check_inst/ff_tx_data_o[7]_i_63__0_n_0
    SLICE_X139Y141       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.794 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.794                         GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_46_n_0
    SLICE_X139Y142       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.960 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_56/O[1]
                         net (fo=1, routed)           0.485     8.445                         GBE_inst/PING_check_inst/PING_reply_inst/R[1]
    SLICE_X140Y138       LUT2 (Prop_lut2_I1_O)        0.123     8.568 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o[7]_i_37__0/O
                         net (fo=1, routed)           0.000     8.568                         GBE_inst/PING_check_inst/ff_tx_data_o[7]_i_37__0_n_0
    SLICE_X140Y138       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.824 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.824                         GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_18_n_0
    SLICE_X140Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.878 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.878                         GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_7_n_0
    SLICE_X140Y140       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.043 f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o_reg[2]_i_12/O[1]
                         net (fo=1, routed)           0.405     9.448                         GBE_inst/PING_reply_inst/ff_tx_data_o[7]_i_4__0_0[6]
    SLICE_X144Y139       LUT5 (Prop_lut5_I4_O)        0.125     9.573 r  GBE_arp_ping_UDP     GBE_inst/PING_reply_inst/ff_tx_data_o[1]_i_10__1/O
                         net (fo=1, routed)           0.321     9.895                         GBE_inst/PING_reply_inst/ff_tx_data_o[1]_i_10__1_n_0
    SLICE_X145Y136       LUT6 (Prop_lut6_I5_O)        0.043     9.938 r  GBE_arp_ping_UDP     GBE_inst/PING_reply_inst/ff_tx_data_o[1]_i_3__0/O
                         net (fo=1, routed)           0.187    10.125                         GBE_inst/PING_reply_inst/ff_tx_data_o[1]_i_3__0_n_0
    SLICE_X144Y135       LUT6 (Prop_lut6_I0_O)        0.043    10.168 r  GBE_arp_ping_UDP     GBE_inst/PING_reply_inst/ff_tx_data_o[1]_i_2__1/O
                         net (fo=1, routed)           0.239    10.407                         GBE_inst/PING_reply_inst/ff_tx_data_o[1]_i_2__1_n_0
    SLICE_X144Y135       LUT4 (Prop_lut4_I0_O)        0.043    10.450 r  GBE_arp_ping_UDP     GBE_inst/PING_reply_inst/ff_tx_data_o[1]_i_1__1/O
                         net (fo=1, routed)           0.000    10.450                         GBE_inst/PING_reply_inst/ff_tx_data_o[1]_i_1__1_n_0
    SLICE_X144Y135       FDCE                                         r  GBE_arp_ping_UDP     GBE_inst/PING_reply_inst/ff_tx_data_o_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      8.000     8.000 r                       
    AC8                                               0.000     8.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     8.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.180    10.598                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.681 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.178    11.859                         GBE_inst/PING_reply_inst/CLK
    SLICE_X144Y135       FDCE                                         r  GBE_arp_ping_UDP     GBE_inst/PING_reply_inst/ff_tx_data_o_reg[1]/C
                         clock pessimism              1.097    12.956                           
                         clock uncertainty           -0.035    12.921                           
    SLICE_X144Y135       FDCE (Setup_fdce_C_D)        0.034    12.955    GBE_arp_ping_UDP       GBE_inst/PING_reply_inst/ff_tx_data_o_reg[1]
  -------------------------------------------------------------------
                         required time                         12.955                           
                         arrival time                         -10.450                           
  -------------------------------------------------------------------
                         slack                                  2.504                           

Slack (MET) :             2.507ns  (required time - arrival time)
  Source:                 GBE_inst/ARP_chek_inst/tell_IPaddr_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/PING_reply_inst/ff_tx_data_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MGTREFCLK1P rise@8.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 2.223ns (40.803%)  route 3.225ns (59.197%))
  Logic Levels:           16  (CARRY4=8 LUT2=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns = ( 11.815 - 8.000 ) 
    Source Clock Delay      (SCD):    4.955ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.244     3.599                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.692 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.263     4.955                         GBE_inst/ARP_chek_inst/s_IP_tell_addr_reg[31]_0
    SLICE_X137Y134       FDRE                                         r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/tell_IPaddr_out_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X137Y134       FDRE (Prop_fdre_C_Q)         0.223     5.178 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/tell_IPaddr_out_reg[5]/Q
                         net (fo=10, routed)          0.568     5.746                         GBE_inst/ARP_chek_inst/Q[5]
    SLICE_X135Y139       LUT3 (Prop_lut3_I1_O)        0.052     5.798 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_89__0/O
                         net (fo=2, routed)           0.338     6.136                         GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_89__0_n_0
    SLICE_X137Y139       LUT5 (Prop_lut5_I4_O)        0.136     6.272 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_76__0/O
                         net (fo=2, routed)           0.386     6.658                         GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_76__0_n_0
    SLICE_X136Y139       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     6.860 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_58__0/CO[3]
                         net (fo=1, routed)           0.000     6.860                         GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_58__0_n_0
    SLICE_X136Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.914 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[2]_i_26__0/CO[3]
                         net (fo=1, routed)           0.000     6.914                         GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[2]_i_26__0_n_0
    SLICE_X136Y141       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     7.079 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_84/O[1]
                         net (fo=1, routed)           0.323     7.402                         GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_46_1[1]
    SLICE_X139Y141       LUT2 (Prop_lut2_I1_O)        0.125     7.527 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o[7]_i_63__0/O
                         net (fo=1, routed)           0.000     7.527                         GBE_inst/PING_check_inst/ff_tx_data_o[7]_i_63__0_n_0
    SLICE_X139Y141       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.794 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.794                         GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_46_n_0
    SLICE_X139Y142       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.960 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_56/O[1]
                         net (fo=1, routed)           0.485     8.445                         GBE_inst/PING_check_inst/PING_reply_inst/R[1]
    SLICE_X140Y138       LUT2 (Prop_lut2_I1_O)        0.123     8.568 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o[7]_i_37__0/O
                         net (fo=1, routed)           0.000     8.568                         GBE_inst/PING_check_inst/ff_tx_data_o[7]_i_37__0_n_0
    SLICE_X140Y138       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.824 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.824                         GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_18_n_0
    SLICE_X140Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.878 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.878                         GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_7_n_0
    SLICE_X140Y140       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     9.029 f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o_reg[2]_i_12/O[3]
                         net (fo=1, routed)           0.276     9.305                         GBE_inst/PING_check_inst/PING_reply_inst/p_0_in[11]
    SLICE_X142Y141       LUT6 (Prop_lut6_I5_O)        0.120     9.425 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o[3]_i_15__0/O
                         net (fo=1, routed)           0.269     9.693                         GBE_inst/PING_check_inst/ff_tx_data_o[3]_i_15__0_n_0
    SLICE_X141Y142       LUT6 (Prop_lut6_I0_O)        0.043     9.736 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o[3]_i_10__0/O
                         net (fo=1, routed)           0.150     9.886                         GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[3]
    SLICE_X141Y142       LUT6 (Prop_lut6_I5_O)        0.043     9.929 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o[3]_i_4__0/O
                         net (fo=1, routed)           0.431    10.360                         GBE_inst/PING_reply_inst/ff_tx_data_o_reg[3]_0
    SLICE_X143Y137       LUT6 (Prop_lut6_I4_O)        0.043    10.403 r  GBE_arp_ping_UDP     GBE_inst/PING_reply_inst/ff_tx_data_o[3]_i_1__1/O
                         net (fo=1, routed)           0.000    10.403                         GBE_inst/PING_reply_inst/ff_tx_data_o[3]_i_1__1_n_0
    SLICE_X143Y137       FDCE                                         r  GBE_arp_ping_UDP     GBE_inst/PING_reply_inst/ff_tx_data_o_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      8.000     8.000 r                       
    AC8                                               0.000     8.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     8.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.180    10.598                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.681 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.134    11.815                         GBE_inst/PING_reply_inst/CLK
    SLICE_X143Y137       FDCE                                         r  GBE_arp_ping_UDP     GBE_inst/PING_reply_inst/ff_tx_data_o_reg[3]/C
                         clock pessimism              1.097    12.912                           
                         clock uncertainty           -0.035    12.877                           
    SLICE_X143Y137       FDCE (Setup_fdce_C_D)        0.034    12.911    GBE_arp_ping_UDP       GBE_inst/PING_reply_inst/ff_tx_data_o_reg[3]
  -------------------------------------------------------------------
                         required time                         12.911                           
                         arrival time                         -10.403                           
  -------------------------------------------------------------------
                         slack                                  2.507                           

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 GBE_inst/ARP_chek_inst/tell_IPaddr_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/transmit_inst1/ff_tx_data_o_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MGTREFCLK1P rise@8.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        5.391ns  (logic 2.111ns (39.160%)  route 3.280ns (60.840%))
  Logic Levels:           15  (CARRY4=7 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns = ( 11.810 - 8.000 ) 
    Source Clock Delay      (SCD):    4.954ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.244     3.599                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.692 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.262     4.954                         GBE_inst/ARP_chek_inst/s_IP_tell_addr_reg[31]_0
    SLICE_X137Y133       FDRE                                         r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/tell_IPaddr_out_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X137Y133       FDRE (Prop_fdre_C_Q)         0.223     5.177 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/tell_IPaddr_out_reg[6]/Q
                         net (fo=10, routed)          0.647     5.824                         GBE_inst/ARP_chek_inst/Q[6]
    SLICE_X137Y139       LUT3 (Prop_lut3_I0_O)        0.043     5.867 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_75/O
                         net (fo=2, routed)           0.252     6.119                         GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_75_n_0
    SLICE_X135Y139       LUT5 (Prop_lut5_I1_O)        0.043     6.162 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_43/O
                         net (fo=2, routed)           0.355     6.517                         GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_43_n_0
    SLICE_X134Y139       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     6.707 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.707                         GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_33_n_0
    SLICE_X134Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.760 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.760                         GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_41_n_0
    SLICE_X134Y141       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.926 f  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_39/O[1]
                         net (fo=1, routed)           0.326     7.253                         GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_39_n_6
    SLICE_X131Y141       LUT1 (Prop_lut1_I0_O)        0.123     7.376 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_40/O
                         net (fo=1, routed)           0.000     7.376                         GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_40_n_0
    SLICE_X131Y141       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.635 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.635                         GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_30_n_0
    SLICE_X131Y142       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.746 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[2]_i_26/O[0]
                         net (fo=1, routed)           0.534     8.279                         GBE_inst/ARP_chek_inst/transmit_inst1/R[1]
    SLICE_X130Y138       LUT2 (Prop_lut2_I1_O)        0.124     8.403 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o[2]_i_24/O
                         net (fo=1, routed)           0.000     8.403                         GBE_inst/ARP_chek_inst/ff_tx_data_o[2]_i_24_n_0
    SLICE_X130Y138       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.670 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.670                         GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[2]_i_21_n_0
    SLICE_X130Y139       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.781 f  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_26/O[0]
                         net (fo=1, routed)           0.333     9.114                         GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_26_n_7
    SLICE_X132Y140       LUT6 (Prop_lut6_I2_O)        0.124     9.238 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o[4]_i_13/O
                         net (fo=1, routed)           0.000     9.238                         GBE_inst/transmit_inst1/ff_tx_data_o[4]_i_3_0
    SLICE_X132Y140       MUXF7 (Prop_muxf7_I0_O)      0.107     9.345 r  GBE_arp_ping_UDP     GBE_inst/transmit_inst1/ff_tx_data_o_reg[4]_i_6/O
                         net (fo=1, routed)           0.504     9.850                         GBE_inst/transmit_inst1/ff_tx_data_o_reg[4]_i_6_n_0
    SLICE_X127Y138       LUT6 (Prop_lut6_I0_O)        0.124     9.974 r  GBE_arp_ping_UDP     GBE_inst/transmit_inst1/ff_tx_data_o[4]_i_3/O
                         net (fo=1, routed)           0.328    10.302                         GBE_inst/transmit_inst1/ff_tx_data_o[4]_i_3_n_0
    SLICE_X126Y136       LUT6 (Prop_lut6_I1_O)        0.043    10.345 r  GBE_arp_ping_UDP     GBE_inst/transmit_inst1/ff_tx_data_o[4]_i_1/O
                         net (fo=1, routed)           0.000    10.345                         GBE_inst/transmit_inst1/ff_tx_data_o[4]_i_1_n_0
    SLICE_X126Y136       FDCE                                         r  GBE_arp_ping_UDP     GBE_inst/transmit_inst1/ff_tx_data_o_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      8.000     8.000 r                       
    AC8                                               0.000     8.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     8.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.180    10.598                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.681 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.129    11.810                         GBE_inst/transmit_inst1/CLK
    SLICE_X126Y136       FDCE                                         r  GBE_arp_ping_UDP     GBE_inst/transmit_inst1/ff_tx_data_o_reg[4]/C
                         clock pessimism              1.097    12.907                           
                         clock uncertainty           -0.035    12.872                           
    SLICE_X126Y136       FDCE (Setup_fdce_C_D)        0.034    12.906    GBE_arp_ping_UDP       GBE_inst/transmit_inst1/ff_tx_data_o_reg[4]
  -------------------------------------------------------------------
                         required time                         12.906                           
                         arrival time                         -10.345                           
  -------------------------------------------------------------------
                         slack                                  2.561                           

Slack (MET) :             2.655ns  (required time - arrival time)
  Source:                 GBE_inst/ARP_chek_inst/tell_IPaddr_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/PING_reply_inst/ff_tx_data_o_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MGTREFCLK1P rise@8.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 2.086ns (39.354%)  route 3.215ns (60.646%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns = ( 11.815 - 8.000 ) 
    Source Clock Delay      (SCD):    4.955ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.244     3.599                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.692 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.263     4.955                         GBE_inst/ARP_chek_inst/s_IP_tell_addr_reg[31]_0
    SLICE_X137Y134       FDRE                                         r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/tell_IPaddr_out_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X137Y134       FDRE (Prop_fdre_C_Q)         0.223     5.178 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/tell_IPaddr_out_reg[5]/Q
                         net (fo=10, routed)          0.568     5.746                         GBE_inst/ARP_chek_inst/Q[5]
    SLICE_X135Y139       LUT3 (Prop_lut3_I1_O)        0.052     5.798 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_89__0/O
                         net (fo=2, routed)           0.338     6.136                         GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_89__0_n_0
    SLICE_X137Y139       LUT5 (Prop_lut5_I4_O)        0.136     6.272 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_76__0/O
                         net (fo=2, routed)           0.386     6.658                         GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_76__0_n_0
    SLICE_X136Y139       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     6.860 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_58__0/CO[3]
                         net (fo=1, routed)           0.000     6.860                         GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_58__0_n_0
    SLICE_X136Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.914 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[2]_i_26__0/CO[3]
                         net (fo=1, routed)           0.000     6.914                         GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[2]_i_26__0_n_0
    SLICE_X136Y141       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     7.079 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_84/O[1]
                         net (fo=1, routed)           0.323     7.402                         GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_46_1[1]
    SLICE_X139Y141       LUT2 (Prop_lut2_I1_O)        0.125     7.527 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o[7]_i_63__0/O
                         net (fo=1, routed)           0.000     7.527                         GBE_inst/PING_check_inst/ff_tx_data_o[7]_i_63__0_n_0
    SLICE_X139Y141       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.794 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.794                         GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_46_n_0
    SLICE_X139Y142       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.960 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_56/O[1]
                         net (fo=1, routed)           0.485     8.445                         GBE_inst/PING_check_inst/PING_reply_inst/R[1]
    SLICE_X140Y138       LUT2 (Prop_lut2_I1_O)        0.123     8.568 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o[7]_i_37__0/O
                         net (fo=1, routed)           0.000     8.568                         GBE_inst/PING_check_inst/ff_tx_data_o[7]_i_37__0_n_0
    SLICE_X140Y138       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.824 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.824                         GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_18_n_0
    SLICE_X140Y139       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     8.932 f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_7/O[0]
                         net (fo=1, routed)           0.505     9.437                         GBE_inst/PING_check_inst/PING_reply_inst/p_0_in[4]
    SLICE_X145Y143       LUT6 (Prop_lut6_I1_O)        0.123     9.560 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o[4]_i_4__0/O
                         net (fo=1, routed)           0.288     9.848                         GBE_inst/PING_reply_inst/ff_tx_data_o_reg[4]_0
    SLICE_X143Y143       LUT6 (Prop_lut6_I1_O)        0.043     9.891 r  GBE_arp_ping_UDP     GBE_inst/PING_reply_inst/ff_tx_data_o[4]_i_2__1/O
                         net (fo=1, routed)           0.322    10.213                         GBE_inst/PING_reply_inst/ff_tx_data_o[4]_i_2__1_n_0
    SLICE_X143Y136       LUT4 (Prop_lut4_I0_O)        0.043    10.256 r  GBE_arp_ping_UDP     GBE_inst/PING_reply_inst/ff_tx_data_o[4]_i_1__1/O
                         net (fo=1, routed)           0.000    10.256                         GBE_inst/PING_reply_inst/ff_tx_data_o[4]_i_1__1_n_0
    SLICE_X143Y136       FDCE                                         r  GBE_arp_ping_UDP     GBE_inst/PING_reply_inst/ff_tx_data_o_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      8.000     8.000 r                       
    AC8                                               0.000     8.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     8.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.180    10.598                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.681 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.134    11.815                         GBE_inst/PING_reply_inst/CLK
    SLICE_X143Y136       FDCE                                         r  GBE_arp_ping_UDP     GBE_inst/PING_reply_inst/ff_tx_data_o_reg[4]/C
                         clock pessimism              1.097    12.912                           
                         clock uncertainty           -0.035    12.877                           
    SLICE_X143Y136       FDCE (Setup_fdce_C_D)        0.034    12.911    GBE_arp_ping_UDP       GBE_inst/PING_reply_inst/ff_tx_data_o_reg[4]
  -------------------------------------------------------------------
                         required time                         12.911                           
                         arrival time                         -10.256                           
  -------------------------------------------------------------------
                         slack                                  2.655                           

Slack (MET) :             2.670ns  (required time - arrival time)
  Source:                 GBE_inst/ARP_chek_inst/tell_IPaddr_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/PING_reply_inst/ff_tx_data_o_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MGTREFCLK1P rise@8.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 2.234ns (42.272%)  route 3.051ns (57.728%))
  Logic Levels:           16  (CARRY4=9 LUT2=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns = ( 11.815 - 8.000 ) 
    Source Clock Delay      (SCD):    4.955ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.244     3.599                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.692 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.263     4.955                         GBE_inst/ARP_chek_inst/s_IP_tell_addr_reg[31]_0
    SLICE_X137Y134       FDRE                                         r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/tell_IPaddr_out_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X137Y134       FDRE (Prop_fdre_C_Q)         0.223     5.178 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/tell_IPaddr_out_reg[5]/Q
                         net (fo=10, routed)          0.568     5.746                         GBE_inst/ARP_chek_inst/Q[5]
    SLICE_X135Y139       LUT3 (Prop_lut3_I1_O)        0.052     5.798 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_89__0/O
                         net (fo=2, routed)           0.338     6.136                         GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_89__0_n_0
    SLICE_X137Y139       LUT5 (Prop_lut5_I4_O)        0.136     6.272 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_76__0/O
                         net (fo=2, routed)           0.386     6.658                         GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_76__0_n_0
    SLICE_X136Y139       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     6.860 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_58__0/CO[3]
                         net (fo=1, routed)           0.000     6.860                         GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_58__0_n_0
    SLICE_X136Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.914 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[2]_i_26__0/CO[3]
                         net (fo=1, routed)           0.000     6.914                         GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[2]_i_26__0_n_0
    SLICE_X136Y141       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     7.079 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_84/O[1]
                         net (fo=1, routed)           0.323     7.402                         GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_46_1[1]
    SLICE_X139Y141       LUT2 (Prop_lut2_I1_O)        0.125     7.527 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o[7]_i_63__0/O
                         net (fo=1, routed)           0.000     7.527                         GBE_inst/PING_check_inst/ff_tx_data_o[7]_i_63__0_n_0
    SLICE_X139Y141       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.794 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.794                         GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_46_n_0
    SLICE_X139Y142       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.960 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_56/O[1]
                         net (fo=1, routed)           0.485     8.445                         GBE_inst/PING_check_inst/PING_reply_inst/R[1]
    SLICE_X140Y138       LUT2 (Prop_lut2_I1_O)        0.123     8.568 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o[7]_i_37__0/O
                         net (fo=1, routed)           0.000     8.568                         GBE_inst/PING_check_inst/ff_tx_data_o[7]_i_37__0_n_0
    SLICE_X140Y138       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.824 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.824                         GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_18_n_0
    SLICE_X140Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.878 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.878                         GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_7_n_0
    SLICE_X140Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.932 r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.932                         GBE_inst/PING_check_inst/ff_tx_data_o_reg[2]_i_12_n_0
    SLICE_X140Y141       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     9.083 f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/ff_tx_data_o_reg[7]_i_25/O[3]
                         net (fo=1, routed)           0.183     9.266                         GBE_inst/PING_reply_inst/ff_tx_data_o[7]_i_4__0_0[10]
    SLICE_X143Y141       LUT6 (Prop_lut6_I1_O)        0.120     9.386 r  GBE_arp_ping_UDP     GBE_inst/PING_reply_inst/ff_tx_data_o[7]_i_10__0/O
                         net (fo=1, routed)           0.315     9.701                         GBE_inst/PING_reply_inst/ff_tx_data_o[7]_i_10__0_n_0
    SLICE_X143Y142       LUT5 (Prop_lut5_I1_O)        0.043     9.744 r  GBE_arp_ping_UDP     GBE_inst/PING_reply_inst/ff_tx_data_o[7]_i_4__0/O
                         net (fo=1, routed)           0.453    10.197                         GBE_inst/PING_reply_inst/ff_tx_data_o[7]_i_4__0_n_0
    SLICE_X143Y137       LUT5 (Prop_lut5_I1_O)        0.043    10.240 r  GBE_arp_ping_UDP     GBE_inst/PING_reply_inst/ff_tx_data_o[7]_i_2__1/O
                         net (fo=1, routed)           0.000    10.240                         GBE_inst/PING_reply_inst/ff_tx_data_o[7]_i_2__1_n_0
    SLICE_X143Y137       FDCE                                         r  GBE_arp_ping_UDP     GBE_inst/PING_reply_inst/ff_tx_data_o_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      8.000     8.000 r                       
    AC8                                               0.000     8.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     8.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.180    10.598                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.681 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.134    11.815                         GBE_inst/PING_reply_inst/CLK
    SLICE_X143Y137       FDCE                                         r  GBE_arp_ping_UDP     GBE_inst/PING_reply_inst/ff_tx_data_o_reg[7]/C
                         clock pessimism              1.097    12.912                           
                         clock uncertainty           -0.035    12.877                           
    SLICE_X143Y137       FDCE (Setup_fdce_C_D)        0.033    12.910    GBE_arp_ping_UDP       GBE_inst/PING_reply_inst/ff_tx_data_o_reg[7]
  -------------------------------------------------------------------
                         required time                         12.910                           
                         arrival time                         -10.240                           
  -------------------------------------------------------------------
                         slack                                  2.670                           

Slack (MET) :             2.677ns  (required time - arrival time)
  Source:                 GBE_inst/ARP_chek_inst/tell_IPaddr_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/transmit_inst1/ff_tx_data_o_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MGTREFCLK1P rise@8.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 2.126ns (40.314%)  route 3.148ns (59.686%))
  Logic Levels:           17  (CARRY4=9 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 11.809 - 8.000 ) 
    Source Clock Delay      (SCD):    4.954ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.244     3.599                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.692 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.262     4.954                         GBE_inst/ARP_chek_inst/s_IP_tell_addr_reg[31]_0
    SLICE_X137Y133       FDRE                                         r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/tell_IPaddr_out_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X137Y133       FDRE (Prop_fdre_C_Q)         0.223     5.177 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/tell_IPaddr_out_reg[6]/Q
                         net (fo=10, routed)          0.647     5.824                         GBE_inst/ARP_chek_inst/Q[6]
    SLICE_X137Y139       LUT3 (Prop_lut3_I0_O)        0.043     5.867 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_75/O
                         net (fo=2, routed)           0.252     6.119                         GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_75_n_0
    SLICE_X135Y139       LUT5 (Prop_lut5_I1_O)        0.043     6.162 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_43/O
                         net (fo=2, routed)           0.355     6.517                         GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_43_n_0
    SLICE_X134Y139       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     6.707 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.707                         GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_33_n_0
    SLICE_X134Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.760 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.760                         GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_41_n_0
    SLICE_X134Y141       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.926 f  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_39/O[1]
                         net (fo=1, routed)           0.326     7.253                         GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_39_n_6
    SLICE_X131Y141       LUT1 (Prop_lut1_I0_O)        0.123     7.376 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_40/O
                         net (fo=1, routed)           0.000     7.376                         GBE_inst/ARP_chek_inst/ff_tx_data_o[7]_i_40_n_0
    SLICE_X131Y141       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.635 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.635                         GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_30_n_0
    SLICE_X131Y142       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.746 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[2]_i_26/O[0]
                         net (fo=1, routed)           0.534     8.279                         GBE_inst/ARP_chek_inst/transmit_inst1/R[1]
    SLICE_X130Y138       LUT2 (Prop_lut2_I1_O)        0.124     8.403 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o[2]_i_24/O
                         net (fo=1, routed)           0.000     8.403                         GBE_inst/ARP_chek_inst/ff_tx_data_o[2]_i_24_n_0
    SLICE_X130Y138       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.670 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.670                         GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[2]_i_21_n_0
    SLICE_X130Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.723 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.723                         GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_26_n_0
    SLICE_X130Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.776 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.776                         GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[2]_i_22_n_0
    SLICE_X130Y141       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.942 f  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_27/O[1]
                         net (fo=1, routed)           0.245     9.188                         GBE_inst/ARP_chek_inst/ff_tx_data_o_reg[7]_i_27_n_6
    SLICE_X128Y141       LUT6 (Prop_lut6_I5_O)        0.123     9.311 r  GBE_arp_ping_UDP     GBE_inst/ARP_chek_inst/ff_tx_data_o[5]_i_13/O
                         net (fo=1, routed)           0.159     9.469                         GBE_inst/transmit_inst1/ff_tx_data_o[5]_i_3_0
    SLICE_X128Y141       LUT6 (Prop_lut6_I1_O)        0.043     9.512 r  GBE_arp_ping_UDP     GBE_inst/transmit_inst1/ff_tx_data_o[5]_i_6/O
                         net (fo=1, routed)           0.292     9.804                         GBE_inst/transmit_inst1/ff_tx_data_o[5]_i_6_n_0
    SLICE_X128Y137       LUT6 (Prop_lut6_I0_O)        0.043     9.847 r  GBE_arp_ping_UDP     GBE_inst/transmit_inst1/ff_tx_data_o[5]_i_3/O
                         net (fo=1, routed)           0.337    10.184                         GBE_inst/transmit_inst1/ff_tx_data_o[5]_i_3_n_0
    SLICE_X126Y135       LUT6 (Prop_lut6_I1_O)        0.043    10.227 r  GBE_arp_ping_UDP     GBE_inst/transmit_inst1/ff_tx_data_o[5]_i_1/O
                         net (fo=1, routed)           0.000    10.227                         GBE_inst/transmit_inst1/ff_tx_data_o[5]_i_1_n_0
    SLICE_X126Y135       FDCE                                         r  GBE_arp_ping_UDP     GBE_inst/transmit_inst1/ff_tx_data_o_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      8.000     8.000 r                       
    AC8                                               0.000     8.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     8.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.180    10.598                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.681 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.128    11.809                         GBE_inst/transmit_inst1/CLK
    SLICE_X126Y135       FDCE                                         r  GBE_arp_ping_UDP     GBE_inst/transmit_inst1/ff_tx_data_o_reg[5]/C
                         clock pessimism              1.097    12.906                           
                         clock uncertainty           -0.035    12.871                           
    SLICE_X126Y135       FDCE (Setup_fdce_C_D)        0.034    12.905    GBE_arp_ping_UDP       GBE_inst/transmit_inst1/ff_tx_data_o_reg[5]
  -------------------------------------------------------------------
                         required time                         12.905                           
                         arrival time                         -10.227                           
  -------------------------------------------------------------------
                         slack                                  2.677                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/FCS_CHECK/CALC_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/FCS_CHECK/CALC_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGTREFCLK1P rise@0.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.542     0.983                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.009 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.596     1.605                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/FCS_CHECK/CLK
    SLICE_X155Y129       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/FCS_CHECK/CALC_reg[19]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X155Y129       FDRE (Prop_fdre_C_Q)         0.100     1.705 r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/FCS_CHECK/CALC_reg[19]/Q
                         net (fo=1, routed)           0.055     1.759                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/FCS_CHECK/CALC_reg_n_0_[19]
    SLICE_X154Y129       LUT6 (Prop_lut6_I5_O)        0.028     1.787 r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/FCS_CHECK/CALC[27]_i_1/O
                         net (fo=1, routed)           0.000     1.787                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/FCS_CHECK/p_1_in[27]
    SLICE_X154Y129       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/FCS_CHECK/CALC_reg[27]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.584     1.316                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.346 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.796     2.142                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/FCS_CHECK/CLK
    SLICE_X154Y129       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/FCS_CHECK/CALC_reg[27]/C
                         clock pessimism             -0.526     1.616                           
    SLICE_X154Y129       FDRE (Hold_fdre_C_D)         0.087     1.703    GBE_MAC                GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/FCS_CHECK/CALC_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.703                           
                         arrival time                           1.787                           
  -------------------------------------------------------------------
                         slack                                  0.085                           

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGTREFCLK1P rise@0.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.542     0.983                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.009 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.592     1.601                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/rx_axi_clk
    SLICE_X151Y122       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X151Y122       FDRE (Prop_fdre_C_Q)         0.100     1.701 r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     1.756                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync0
    SLICE_X151Y122       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.584     1.316                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.346 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.792     2.138                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/rx_axi_clk
    SLICE_X151Y122       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/C
                         clock pessimism             -0.537     1.601                           
    SLICE_X151Y122       FDRE (Hold_fdre_C_D)         0.047     1.648    GBE_MAC                GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.648                           
                         arrival time                           1.756                           
  -------------------------------------------------------------------
                         slack                                  0.108                           

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/flow/tx_pause/sync_good_rx/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/flow/tx_pause/sync_good_rx/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGTREFCLK1P rise@0.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.542     0.983                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.009 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.594     1.603                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/flow/tx_pause/sync_good_rx/rx_axi_clk
    SLICE_X149Y129       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/flow/tx_pause/sync_good_rx/data_sync_reg0/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X149Y129       FDRE (Prop_fdre_C_Q)         0.100     1.703 r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/flow/tx_pause/sync_good_rx/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     1.758                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/flow/tx_pause/sync_good_rx/data_sync0
    SLICE_X149Y129       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/flow/tx_pause/sync_good_rx/data_sync_reg1/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.584     1.316                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.346 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.794     2.140                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/flow/tx_pause/sync_good_rx/rx_axi_clk
    SLICE_X149Y129       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/flow/tx_pause/sync_good_rx/data_sync_reg1/C
                         clock pessimism             -0.537     1.603                           
    SLICE_X149Y129       FDRE (Hold_fdre_C_D)         0.047     1.650    GBE_MAC                GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/flow/tx_pause/sync_good_rx/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.650                           
                         arrival time                           1.758                           
  -------------------------------------------------------------------
                         slack                                  0.108                           

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/flow/tx/data_control_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/DATA_REG_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGTREFCLK1P rise@0.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.542     0.983                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.009 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.604     1.613                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/flow/tx/rx_axi_clk
    SLICE_X155Y141       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/flow/tx/data_control_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X155Y141       FDRE (Prop_fdre_C_Q)         0.100     1.713 r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/flow/tx/data_control_reg[5]/Q
                         net (fo=1, routed)           0.081     1.793                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/flow/tx/data_control[5]
    SLICE_X154Y141       LUT3 (Prop_lut3_I0_O)        0.028     1.821 r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/flow/tx/DATA_REG[0][5]_i_1/O
                         net (fo=1, routed)           0.000     1.821                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/DATA_REG_reg[0][7]_0[5]
    SLICE_X154Y141       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/DATA_REG_reg[0][5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.584     1.316                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.346 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.806     2.152                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/rx_axi_clk
    SLICE_X154Y141       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/DATA_REG_reg[0][5]/C
                         clock pessimism             -0.528     1.624                           
    SLICE_X154Y141       FDRE (Hold_fdre_C_D)         0.087     1.711    GBE_MAC                GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/DATA_REG_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.711                           
                         arrival time                           1.821                           
  -------------------------------------------------------------------
                         slack                                  0.111                           

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[1]_rep_rep/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGTREFCLK1P rise@0.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (60.918%)  route 0.082ns (39.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.542     0.983                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.009 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.602     1.611                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/rx_axi_clk
    SLICE_X155Y137       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[1]_rep_rep/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X155Y137       FDRE (Prop_fdre_C_Q)         0.100     1.711 f  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[1]_rep_rep/Q
                         net (fo=4, routed)           0.082     1.793                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[1]_rep_rep_n_0
    SLICE_X154Y137       LUT6 (Prop_lut6_I2_O)        0.028     1.821 r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.821                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_rep_i_1_n_0
    SLICE_X154Y137       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[0]_rep/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.584     1.316                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.346 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.803     2.149                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/rx_axi_clk
    SLICE_X154Y137       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[0]_rep/C
                         clock pessimism             -0.527     1.622                           
    SLICE_X154Y137       FDRE (Hold_fdre_C_D)         0.087     1.709    GBE_MAC                GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         -1.709                           
                         arrival time                           1.821                           
  -------------------------------------------------------------------
                         slack                                  0.112                           

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/CRCGEN/CALC_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/CRCGEN/CALC_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGTREFCLK1P rise@0.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.542     0.983                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.009 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.605     1.614                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/CRCGEN/CLK
    SLICE_X157Y144       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/CRCGEN/CALC_reg[11]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X157Y144       FDRE (Prop_fdre_C_Q)         0.100     1.714 r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/CRCGEN/CALC_reg[11]/Q
                         net (fo=1, routed)           0.083     1.796                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/CRCGEN/CALC_reg_n_0_[11]
    SLICE_X156Y144       LUT6 (Prop_lut6_I5_O)        0.028     1.824 r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/CRCGEN/CALC[19]_i_1/O
                         net (fo=1, routed)           0.000     1.824                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/CRCGEN/p_1_in[19]
    SLICE_X156Y144       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/CRCGEN/CALC_reg[19]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.584     1.316                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.346 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.807     2.153                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/CRCGEN/CLK
    SLICE_X156Y144       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/CRCGEN/CALC_reg[19]/C
                         clock pessimism             -0.528     1.625                           
    SLICE_X156Y144       FDRE (Hold_fdre_C_D)         0.087     1.712    GBE_MAC                GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/CRCGEN/CALC_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.712                           
                         arrival time                           1.824                           
  -------------------------------------------------------------------
                         slack                                  0.113                           

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[1]_rep_rep/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[0]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGTREFCLK1P rise@0.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.629%)  route 0.083ns (39.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.542     0.983                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.009 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.602     1.611                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/rx_axi_clk
    SLICE_X155Y137       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[1]_rep_rep/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X155Y137       FDRE (Prop_fdre_C_Q)         0.100     1.711 f  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[1]_rep_rep/Q
                         net (fo=4, routed)           0.083     1.794                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[1]_rep_rep_n_0
    SLICE_X154Y137       LUT6 (Prop_lut6_I2_O)        0.028     1.822 r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_rep__2_i_1/O
                         net (fo=1, routed)           0.000     1.822                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_rep__2_i_1_n_0
    SLICE_X154Y137       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[0]_rep__2/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.584     1.316                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.346 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.803     2.149                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/rx_axi_clk
    SLICE_X154Y137       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[0]_rep__2/C
                         clock pessimism             -0.527     1.622                           
    SLICE_X154Y137       FDRE (Hold_fdre_C_D)         0.087     1.709    GBE_MAC                GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         -1.709                           
                         arrival time                           1.822                           
  -------------------------------------------------------------------
                         slack                                  0.113                           

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/flow/sync_rx_enable/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/flow/sync_rx_enable/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGTREFCLK1P rise@0.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.542     0.983                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.009 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.593     1.602                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/flow/sync_rx_enable/rx_axi_clk
    SLICE_X146Y121       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/flow/sync_rx_enable/data_sync_reg0/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X146Y121       FDRE (Prop_fdre_C_Q)         0.100     1.702 r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/flow/sync_rx_enable/data_sync_reg0/Q
                         net (fo=1, routed)           0.060     1.762                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/flow/sync_rx_enable/data_sync0
    SLICE_X146Y121       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/flow/sync_rx_enable/data_sync_reg1/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.584     1.316                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.346 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.793     2.139                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/flow/sync_rx_enable/rx_axi_clk
    SLICE_X146Y121       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/flow/sync_rx_enable/data_sync_reg1/C
                         clock pessimism             -0.537     1.602                           
    SLICE_X146Y121       FDRE (Hold_fdre_C_D)         0.047     1.649    GBE_MAC                GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/flow/sync_rx_enable/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.649                           
                         arrival time                           1.762                           
  -------------------------------------------------------------------
                         slack                                  0.113                           

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/flow/tx_pause/pause_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGTREFCLK1P rise@0.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.661%)  route 0.064ns (33.339%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.542     0.983                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.009 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.595     1.604                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/flow/rx_pause/rx_axi_clk
    SLICE_X151Y130       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X151Y130       FDRE (Prop_fdre_C_Q)         0.100     1.704 r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/flow/rx_pause/pause_value_to_tx_reg[3]/Q
                         net (fo=2, routed)           0.064     1.768                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/flow/tx_pause/sync_good_rx/Q[3]
    SLICE_X150Y130       LUT4 (Prop_lut4_I0_O)        0.028     1.796 r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/flow/tx_pause/sync_good_rx/pause_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.796                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/flow/tx_pause/sync_good_rx_n_17
    SLICE_X150Y130       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/flow/tx_pause/pause_count_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.584     1.316                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.346 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.795     2.141                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/flow/tx_pause/rx_axi_clk
    SLICE_X150Y130       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/flow/tx_pause/pause_count_reg[3]/C
                         clock pessimism             -0.526     1.615                           
    SLICE_X150Y130       FDRE (Hold_fdre_C_D)         0.060     1.675    GBE_MAC                GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/flow/tx_pause/pause_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.675                           
                         arrival time                           1.796                           
  -------------------------------------------------------------------
                         slack                                  0.121                           

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RX_DV_REG6_reg/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RX_DV_REG7_reg/D
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGTREFCLK1P rise@0.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.100ns (58.795%)  route 0.070ns (41.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.542     0.983                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.009 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.592     1.601                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/rx_axi_clk
    SLICE_X155Y125       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RX_DV_REG6_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X155Y125       FDRE (Prop_fdre_C_Q)         0.100     1.701 r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RX_DV_REG6_reg/Q
                         net (fo=11, routed)          0.070     1.771                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RX_DV_REG6
    SLICE_X155Y125       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RX_DV_REG7_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.584     1.316                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.346 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.791     2.137                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/rx_axi_clk
    SLICE_X155Y125       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RX_DV_REG7_reg/C
                         clock pessimism             -0.536     1.601                           
    SLICE_X155Y125       FDRE (Hold_fdre_C_D)         0.049     1.650    GBE_MAC                GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RX_DV_REG7_reg
  -------------------------------------------------------------------
                         required time                         -1.650                           
                         arrival time                           1.771                           
  -------------------------------------------------------------------
                         slack                                  0.121                           





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MGTREFCLK1P
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MGTREFCLK1P }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y10  GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/DRPCLK
Min Period        n/a     FIFO18E1/RDCLK        n/a            1.839         8.000       6.161      RAMB18_X6Y54         GBE_inst/receive_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
Min Period        n/a     FIFO18E1/WRCLK        n/a            1.839         8.000       6.161      RAMB18_X6Y54         GBE_inst/receive_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     FIFO18E1/RDCLK        n/a            1.839         8.000       6.161      RAMB18_X6Y56         GBE_inst/transmit_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
Min Period        n/a     FIFO18E1/WRCLK        n/a            1.839         8.000       6.161      RAMB18_X6Y56         GBE_inst/transmit_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK        n/a            1.839         8.000       6.161      RAMB36_X4Y26         UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/RDCLK        n/a            1.839         8.000       6.161      RAMB36_X5Y26         UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/RDCLK        n/a            1.839         8.000       6.161      RAMB36_X4Y25         UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/RDCLK        n/a            1.839         8.000       6.161      RAMB36_X5Y24         UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/RDCLK        n/a            1.839         8.000       6.161      RAMB36_X5Y27         UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.768         4.000       3.232      SLICE_X154Y122       GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK           n/a            0.768         4.000       3.232      SLICE_X154Y122       GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.768         4.000       3.232      SLICE_X154Y122       GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK           n/a            0.768         4.000       3.232      SLICE_X154Y122       GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.768         4.000       3.232      SLICE_X154Y122       GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK           n/a            0.768         4.000       3.232      SLICE_X154Y122       GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.768         4.000       3.232      SLICE_X154Y122       GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK           n/a            0.768         4.000       3.232      SLICE_X154Y122       GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.768         4.000       3.232      SLICE_X154Y121       GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK           n/a            0.768         4.000       3.232      SLICE_X154Y121       GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK           n/a            0.768         4.000       3.232      SLICE_X154Y122       GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK           n/a            0.768         4.000       3.232      SLICE_X154Y122       GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK           n/a            0.768         4.000       3.232      SLICE_X154Y122       GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK           n/a            0.768         4.000       3.232      SLICE_X154Y122       GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK           n/a            0.768         4.000       3.232      SLICE_X154Y122       GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK           n/a            0.768         4.000       3.232      SLICE_X154Y122       GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK           n/a            0.768         4.000       3.232      SLICE_X154Y122       GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK           n/a            0.768         4.000       3.232      SLICE_X154Y122       GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK           n/a            0.768         4.000       3.232      SLICE_X154Y121       GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK           n/a            0.768         4.000       3.232      SLICE_X154Y121       GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  PLL_clk_main/inst/clk_in1
  To Clock:  PLL_clk_main/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_clk_main/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLL_clk_main/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y6  PLL_clk_main/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y6  PLL_clk_main/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y6  PLL_clk_main/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y6  PLL_clk_main/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y6  PLL_clk_main/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y6  PLL_clk_main/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLL_clk_main/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2  IDELAYCTRL_inst/REFCLK
Min Period  n/a     IDELAYE2/C          n/a            2.000         5.000       3.000      IDELAY_X0Y108    Deser_inst/IDELAYE2_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.000         5.000       3.000      IDELAY_X0Y114    Deser_inst/IDELAYE2_inst1/C
Min Period  n/a     IDELAYE2/C          n/a            2.000         5.000       3.000      IDELAY_X0Y113    Deser_inst/IDELAYE2_inst1_casc/C
Min Period  n/a     IDELAYE2/C          n/a            2.000         5.000       3.000      IDELAY_X0Y107    Deser_inst/IDELAYE2_inst_casc/C
Min Period  n/a     BUFG/I              n/a            1.408         5.000       3.591      BUFGCTRL_X0Y20   PLL_clk_main/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y6  PLL_clk_main/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2  IDELAYCTRL_inst/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y6  PLL_clk_main/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { PLL_clk_main/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408         50.000      48.592     BUFGCTRL_X0Y21   PLL_clk_main/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y6  PLL_clk_main/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y6  PLL_clk_main/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { PLL_clk_main/inst/mmcm_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408         25.000      23.592     BUFGCTRL_X0Y23   PLL_clk_main/inst/clkout4_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         25.000      23.929     MMCME2_ADV_X1Y6  PLL_clk_main/inst/mmcm_adv_inst/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y6  PLL_clk_main/inst/mmcm_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLL_clk_main/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y22   PLL_clk_main/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y6  PLL_clk_main/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y6  PLL_clk_main/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y6  PLL_clk_main/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y6  PLL_clk_main/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  SI5345_CLK_OUT8_clk_p
  To Clock:  SI5345_CLK_OUT8_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SI5345_CLK_OUT8_clk_p
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { SI5345_CLK_OUT8_clk_p }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            1.408         25.000      23.592     BUFGCTRL_X0Y7  BUFG_inst_TLU_clk/I



---------------------------------------------------------------------------------------------------
From Clock:  TLU_CLK_PLL_inst/inst/clk_in1
  To Clock:  TLU_CLK_PLL_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TLU_CLK_PLL_inst/inst/clk_in1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { TLU_CLK_PLL_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y2  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y2  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y2  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y2  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y2  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y2  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL_40MHz_to_640MHz
  To Clock:  clk_out1_PLL_40MHz_to_640MHz

Setup :            0  Failing Endpoints,  Worst Slack       10.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.858ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.177ns  (required time - arrival time)
  Source:                 TLU_inst1/s_TLU_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TLU_inst1/TLU_busy_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40MHz_to_640MHz fall@12.500ns - clk_out1_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.223ns (9.824%)  route 2.047ns (90.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 13.719 - 12.500 ) 
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.018    -1.577 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -0.093    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.245     1.245    TLU_inst1/s_clk_TLU_pll_gbuf
    SLICE_X53Y191        FDRE                                         r  TLU_inst1/s_TLU_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y191        FDRE (Prop_fdre_C_Q)         0.223     1.468 r  TLU_inst1/s_TLU_busy_reg/Q
                         net (fo=5, routed)           2.047     3.515    TLU_inst1/s_TLU_busy
    SLICE_X3Y166         FDRE                                         r  TLU_inst1/TLU_busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y7        BUFG                         0.000    12.500 f  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    13.785    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.735    11.050 f  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    12.417    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.500 f  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.219    13.719    TLU_inst1/s_clk_TLU_pll_gbuf
    SLICE_X3Y166         FDRE                                         r  TLU_inst1/TLU_busy_reg/C  (IS_INVERTED)
                         clock pessimism              0.083    13.802    
                         clock uncertainty           -0.092    13.710    
    SLICE_X3Y166         FDRE (Setup_fdre_C_D)       -0.018    13.692    TLU_inst1/TLU_busy_reg
  -------------------------------------------------------------------
                         required time                         13.692    
                         arrival time                          -3.515    
  -------------------------------------------------------------------
                         slack                                 10.177    

Slack (MET) :             10.381ns  (required time - arrival time)
  Source:                 s_SER_OUT_in_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s_SOUT_PC_sr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40MHz_to_640MHz rise@25.000ns - clk_out1_PLL_40MHz_to_640MHz fall@12.500ns)
  Data Path Delay:        1.886ns  (logic 0.228ns (12.091%)  route 1.658ns (87.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.107ns = ( 26.107 - 25.000 ) 
    Source Clock Delay      (SCD):    1.309ns = ( 13.809 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y7        BUFG                         0.000    12.500 f  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441    13.941    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.018    10.923 f  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    12.407    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    12.500 f  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.309    13.809    s_clk_TLU_pll_gbuf
    SLICE_X11Y161        FDRE                                         r  s_SER_OUT_in_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y161        FDRE (Prop_fdre_C_Q)         0.228    14.037 r  s_SER_OUT_in_reg/Q
                         net (fo=1, routed)           1.658    15.695    s_SOUT_PC_sr[0]
    SLICE_X43Y193        FDRE                                         r  s_SOUT_PC_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    25.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    26.285    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.735    23.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.917    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.107    26.107    s_clk_TLU_pll_gbuf
    SLICE_X43Y193        FDRE                                         r  s_SOUT_PC_sr_reg[0]/C
                         clock pessimism              0.083    26.190    
                         clock uncertainty           -0.092    26.098    
    SLICE_X43Y193        FDRE (Setup_fdre_C_D)       -0.022    26.076    s_SOUT_PC_sr_reg[0]
  -------------------------------------------------------------------
                         required time                         26.076    
                         arrival time                         -15.695    
  -------------------------------------------------------------------
                         slack                                 10.381    

Slack (MET) :             11.725ns  (required time - arrival time)
  Source:                 s_SHIFT_IN_PROGR_in_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s_SHIFT_IN_PROGR_in_p_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40MHz_to_640MHz rise@25.000ns - clk_out1_PLL_40MHz_to_640MHz fall@12.500ns)
  Data Path Delay:        0.608ns  (logic 0.228ns (37.531%)  route 0.380ns (62.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 26.227 - 25.000 ) 
    Source Clock Delay      (SCD):    1.359ns = ( 13.859 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y7        BUFG                         0.000    12.500 f  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441    13.941    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.018    10.923 f  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    12.407    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    12.500 f  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.359    13.859    s_clk_TLU_pll_gbuf
    SLICE_X1Y125         FDRE                                         r  s_SHIFT_IN_PROGR_in_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.228    14.087 r  s_SHIFT_IN_PROGR_in_reg/Q
                         net (fo=1, routed)           0.380    14.467    s_SHIFT_IN_PROGR_in
    SLICE_X5Y127         FDRE                                         r  s_SHIFT_IN_PROGR_in_p_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    25.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    26.285    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.735    23.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.917    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.227    26.227    s_clk_TLU_pll_gbuf
    SLICE_X5Y127         FDRE                                         r  s_SHIFT_IN_PROGR_in_p_reg/C
                         clock pessimism              0.076    26.303    
                         clock uncertainty           -0.092    26.211    
    SLICE_X5Y127         FDRE (Setup_fdre_C_D)       -0.019    26.192    s_SHIFT_IN_PROGR_in_p_reg
  -------------------------------------------------------------------
                         required time                         26.192    
                         arrival time                         -14.467    
  -------------------------------------------------------------------
                         slack                                 11.725    

Slack (MET) :             20.232ns  (required time - arrival time)
  Source:                 s_SHIFT_IN_PROGR_in_p_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s_SOUT_PC_sr_reg[107]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@25.000ns - clk_out1_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.223ns (5.292%)  route 3.991ns (94.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.099ns = ( 26.099 - 25.000 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.018    -1.577 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -0.093    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.360     1.360    s_clk_TLU_pll_gbuf
    SLICE_X5Y127         FDRE                                         r  s_SHIFT_IN_PROGR_in_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.223     1.583 r  s_SHIFT_IN_PROGR_in_p_reg/Q
                         net (fo=128, routed)         3.991     5.574    s_SHIFT_IN_PROGR_in_p
    SLICE_X61Y195        FDRE                                         r  s_SOUT_PC_sr_reg[107]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    25.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    26.285    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.735    23.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.917    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.099    26.099    s_clk_TLU_pll_gbuf
    SLICE_X61Y195        FDRE                                         r  s_SOUT_PC_sr_reg[107]/C
                         clock pessimism              0.000    26.099    
                         clock uncertainty           -0.092    26.007    
    SLICE_X61Y195        FDRE (Setup_fdre_C_CE)      -0.201    25.806    s_SOUT_PC_sr_reg[107]
  -------------------------------------------------------------------
                         required time                         25.806    
                         arrival time                          -5.574    
  -------------------------------------------------------------------
                         slack                                 20.232    

Slack (MET) :             20.232ns  (required time - arrival time)
  Source:                 s_SHIFT_IN_PROGR_in_p_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s_SOUT_PC_sr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@25.000ns - clk_out1_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.223ns (5.292%)  route 3.991ns (94.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.099ns = ( 26.099 - 25.000 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.018    -1.577 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -0.093    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.360     1.360    s_clk_TLU_pll_gbuf
    SLICE_X5Y127         FDRE                                         r  s_SHIFT_IN_PROGR_in_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.223     1.583 r  s_SHIFT_IN_PROGR_in_p_reg/Q
                         net (fo=128, routed)         3.991     5.574    s_SHIFT_IN_PROGR_in_p
    SLICE_X61Y195        FDRE                                         r  s_SOUT_PC_sr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    25.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    26.285    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.735    23.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.917    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.099    26.099    s_clk_TLU_pll_gbuf
    SLICE_X61Y195        FDRE                                         r  s_SOUT_PC_sr_reg[11]/C
                         clock pessimism              0.000    26.099    
                         clock uncertainty           -0.092    26.007    
    SLICE_X61Y195        FDRE (Setup_fdre_C_CE)      -0.201    25.806    s_SOUT_PC_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         25.806    
                         arrival time                          -5.574    
  -------------------------------------------------------------------
                         slack                                 20.232    

Slack (MET) :             20.232ns  (required time - arrival time)
  Source:                 s_SHIFT_IN_PROGR_in_p_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s_SOUT_PC_sr_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@25.000ns - clk_out1_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.223ns (5.292%)  route 3.991ns (94.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.099ns = ( 26.099 - 25.000 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.018    -1.577 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -0.093    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.360     1.360    s_clk_TLU_pll_gbuf
    SLICE_X5Y127         FDRE                                         r  s_SHIFT_IN_PROGR_in_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.223     1.583 r  s_SHIFT_IN_PROGR_in_p_reg/Q
                         net (fo=128, routed)         3.991     5.574    s_SHIFT_IN_PROGR_in_p
    SLICE_X61Y195        FDRE                                         r  s_SOUT_PC_sr_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    25.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    26.285    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.735    23.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.917    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.099    26.099    s_clk_TLU_pll_gbuf
    SLICE_X61Y195        FDRE                                         r  s_SOUT_PC_sr_reg[43]/C
                         clock pessimism              0.000    26.099    
                         clock uncertainty           -0.092    26.007    
    SLICE_X61Y195        FDRE (Setup_fdre_C_CE)      -0.201    25.806    s_SOUT_PC_sr_reg[43]
  -------------------------------------------------------------------
                         required time                         25.806    
                         arrival time                          -5.574    
  -------------------------------------------------------------------
                         slack                                 20.232    

Slack (MET) :             20.232ns  (required time - arrival time)
  Source:                 s_SHIFT_IN_PROGR_in_p_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s_SOUT_PC_sr_reg[74]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@25.000ns - clk_out1_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.223ns (5.292%)  route 3.991ns (94.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.099ns = ( 26.099 - 25.000 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.018    -1.577 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -0.093    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.360     1.360    s_clk_TLU_pll_gbuf
    SLICE_X5Y127         FDRE                                         r  s_SHIFT_IN_PROGR_in_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.223     1.583 r  s_SHIFT_IN_PROGR_in_p_reg/Q
                         net (fo=128, routed)         3.991     5.574    s_SHIFT_IN_PROGR_in_p
    SLICE_X61Y195        FDRE                                         r  s_SOUT_PC_sr_reg[74]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    25.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    26.285    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.735    23.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.917    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.099    26.099    s_clk_TLU_pll_gbuf
    SLICE_X61Y195        FDRE                                         r  s_SOUT_PC_sr_reg[74]/C
                         clock pessimism              0.000    26.099    
                         clock uncertainty           -0.092    26.007    
    SLICE_X61Y195        FDRE (Setup_fdre_C_CE)      -0.201    25.806    s_SOUT_PC_sr_reg[74]
  -------------------------------------------------------------------
                         required time                         25.806    
                         arrival time                          -5.574    
  -------------------------------------------------------------------
                         slack                                 20.232    

Slack (MET) :             20.232ns  (required time - arrival time)
  Source:                 s_SHIFT_IN_PROGR_in_p_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s_SOUT_PC_sr_reg[75]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@25.000ns - clk_out1_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.223ns (5.292%)  route 3.991ns (94.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.099ns = ( 26.099 - 25.000 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.018    -1.577 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -0.093    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.360     1.360    s_clk_TLU_pll_gbuf
    SLICE_X5Y127         FDRE                                         r  s_SHIFT_IN_PROGR_in_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.223     1.583 r  s_SHIFT_IN_PROGR_in_p_reg/Q
                         net (fo=128, routed)         3.991     5.574    s_SHIFT_IN_PROGR_in_p
    SLICE_X61Y195        FDRE                                         r  s_SOUT_PC_sr_reg[75]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    25.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    26.285    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.735    23.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.917    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.099    26.099    s_clk_TLU_pll_gbuf
    SLICE_X61Y195        FDRE                                         r  s_SOUT_PC_sr_reg[75]/C
                         clock pessimism              0.000    26.099    
                         clock uncertainty           -0.092    26.007    
    SLICE_X61Y195        FDRE (Setup_fdre_C_CE)      -0.201    25.806    s_SOUT_PC_sr_reg[75]
  -------------------------------------------------------------------
                         required time                         25.806    
                         arrival time                          -5.574    
  -------------------------------------------------------------------
                         slack                                 20.232    

Slack (MET) :             20.244ns  (required time - arrival time)
  Source:                 s_SHIFT_IN_PROGR_in_p_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s_SOUT_PC_sr_reg[106]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@25.000ns - clk_out1_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.223ns (5.277%)  route 4.003ns (94.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.100ns = ( 26.100 - 25.000 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.018    -1.577 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -0.093    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.360     1.360    s_clk_TLU_pll_gbuf
    SLICE_X5Y127         FDRE                                         r  s_SHIFT_IN_PROGR_in_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.223     1.583 r  s_SHIFT_IN_PROGR_in_p_reg/Q
                         net (fo=128, routed)         4.003     5.586    s_SHIFT_IN_PROGR_in_p
    SLICE_X58Y195        FDRE                                         r  s_SOUT_PC_sr_reg[106]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    25.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    26.285    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.735    23.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.917    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.100    26.100    s_clk_TLU_pll_gbuf
    SLICE_X58Y195        FDRE                                         r  s_SOUT_PC_sr_reg[106]/C
                         clock pessimism              0.000    26.100    
                         clock uncertainty           -0.092    26.008    
    SLICE_X58Y195        FDRE (Setup_fdre_C_CE)      -0.178    25.830    s_SOUT_PC_sr_reg[106]
  -------------------------------------------------------------------
                         required time                         25.830    
                         arrival time                          -5.586    
  -------------------------------------------------------------------
                         slack                                 20.244    

Slack (MET) :             20.298ns  (required time - arrival time)
  Source:                 s_SHIFT_IN_PROGR_in_p_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s_SOUT_PC_sr_reg[109]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@25.000ns - clk_out1_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 0.223ns (5.379%)  route 3.923ns (94.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.097ns = ( 26.097 - 25.000 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.018    -1.577 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -0.093    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.360     1.360    s_clk_TLU_pll_gbuf
    SLICE_X5Y127         FDRE                                         r  s_SHIFT_IN_PROGR_in_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.223     1.583 r  s_SHIFT_IN_PROGR_in_p_reg/Q
                         net (fo=128, routed)         3.923     5.506    s_SHIFT_IN_PROGR_in_p
    SLICE_X64Y195        FDRE                                         r  s_SOUT_PC_sr_reg[109]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    25.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    26.285    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.735    23.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.917    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.097    26.097    s_clk_TLU_pll_gbuf
    SLICE_X64Y195        FDRE                                         r  s_SOUT_PC_sr_reg[109]/C
                         clock pessimism              0.000    26.097    
                         clock uncertainty           -0.092    26.005    
    SLICE_X64Y195        FDRE (Setup_fdre_C_CE)      -0.201    25.804    s_SOUT_PC_sr_reg[109]
  -------------------------------------------------------------------
                         required time                         25.804    
                         arrival time                          -5.506    
  -------------------------------------------------------------------
                         slack                                 20.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 TLU_inst1/pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TLU_inst1/pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.755ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.026    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.549     0.549    TLU_inst1/s_clk_TLU_pll_gbuf
    SLICE_X51Y191        FDRE                                         r  TLU_inst1/pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y191        FDRE (Prop_fdre_C_Q)         0.100     0.649 r  TLU_inst1/pipe_reg[1]/Q
                         net (fo=2, routed)           0.064     0.713    TLU_inst1/p_0_in
    SLICE_X51Y191        FDRE                                         r  TLU_inst1/pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.755     0.755    TLU_inst1/s_clk_TLU_pll_gbuf
    SLICE_X51Y191        FDRE                                         r  TLU_inst1/pipe_reg[2]/C
                         clock pessimism             -0.206     0.549    
    SLICE_X51Y191        FDRE (Hold_fdre_C_D)         0.047     0.596    TLU_inst1/pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.596    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 TLU_inst1/s_TriggerData_sr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TLU_inst1/o_trg_tag_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.100ns (60.247%)  route 0.066ns (39.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.026    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.542     0.542    TLU_inst1/s_clk_TLU_pll_gbuf
    SLICE_X61Y196        FDRE                                         r  TLU_inst1/s_TriggerData_sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y196        FDRE (Prop_fdre_C_Q)         0.100     0.642 r  TLU_inst1/s_TriggerData_sr_reg[11]/Q
                         net (fo=2, routed)           0.066     0.708    TLU_inst1/p_0_in__0[12]
    SLICE_X60Y196        FDRE                                         r  TLU_inst1/o_trg_tag_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.748     0.748    TLU_inst1/s_clk_TLU_pll_gbuf
    SLICE_X60Y196        FDRE                                         r  TLU_inst1/o_trg_tag_reg[4]/C
                         clock pessimism             -0.195     0.553    
    SLICE_X60Y196        FDRE (Hold_fdre_C_D)         0.033     0.586    TLU_inst1/o_trg_tag_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.586    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 s_SOUT_PC_sr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s_SOUT_PC_sr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.592%)  route 0.102ns (50.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.753ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.026    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.549     0.549    s_clk_TLU_pll_gbuf
    SLICE_X53Y194        FDRE                                         r  s_SOUT_PC_sr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y194        FDRE (Prop_fdre_C_Q)         0.100     0.649 r  s_SOUT_PC_sr_reg[8]/Q
                         net (fo=2, routed)           0.102     0.751    s_SOUT_PC_sr[9]
    SLICE_X55Y194        FDRE                                         r  s_SOUT_PC_sr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.753     0.753    s_clk_TLU_pll_gbuf
    SLICE_X55Y194        FDRE                                         r  s_SOUT_PC_sr_reg[9]/C
                         clock pessimism             -0.173     0.580    
    SLICE_X55Y194        FDRE (Hold_fdre_C_D)         0.047     0.627    s_SOUT_PC_sr_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 TLU_inst1/o_trg_tag_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s_trg_tag_TOTcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.161%)  route 0.099ns (49.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.026    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.542     0.542    TLU_inst1/s_clk_TLU_pll_gbuf
    SLICE_X60Y196        FDRE                                         r  TLU_inst1/o_trg_tag_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y196        FDRE (Prop_fdre_C_Q)         0.100     0.642 r  TLU_inst1/o_trg_tag_reg[3]/Q
                         net (fo=1, routed)           0.099     0.741    o_trg_tag[3]
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.749     0.749    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[3]/C
                         clock pessimism             -0.173     0.576    
    SLICE_X59Y196        FDRE (Hold_fdre_C_D)         0.033     0.609    s_trg_tag_TOTcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.609    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 TLU_inst1/o_trg_tag_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s_trg_tag_TOTcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.460%)  route 0.102ns (50.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.026    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.542     0.542    TLU_inst1/s_clk_TLU_pll_gbuf
    SLICE_X60Y196        FDRE                                         r  TLU_inst1/o_trg_tag_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y196        FDRE (Prop_fdre_C_Q)         0.100     0.642 r  TLU_inst1/o_trg_tag_reg[2]/Q
                         net (fo=1, routed)           0.102     0.744    o_trg_tag[2]
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.749     0.749    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[2]/C
                         clock pessimism             -0.173     0.576    
    SLICE_X59Y196        FDRE (Hold_fdre_C_D)         0.032     0.608    s_trg_tag_TOTcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.608    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 s_SOUT_PC_sr_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s_SOUT_PC_sr_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.003%)  route 0.108ns (51.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.026    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.542     0.542    s_clk_TLU_pll_gbuf
    SLICE_X64Y198        FDRE                                         r  s_SOUT_PC_sr_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y198        FDRE (Prop_fdre_C_Q)         0.100     0.642 r  s_SOUT_PC_sr_reg[49]/Q
                         net (fo=2, routed)           0.108     0.750    s_SOUT_PC_sr[50]
    SLICE_X63Y198        FDRE                                         r  s_SOUT_PC_sr_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.749     0.749    s_clk_TLU_pll_gbuf
    SLICE_X63Y198        FDRE                                         r  s_SOUT_PC_sr_reg[50]/C
                         clock pessimism             -0.173     0.576    
    SLICE_X63Y198        FDRE (Hold_fdre_C_D)         0.038     0.614    s_SOUT_PC_sr_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.614    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 s_SOUT_PC_sr_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s_SOUT_PC_sr_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.310%)  route 0.111ns (52.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.750ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.026    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.543     0.543    s_clk_TLU_pll_gbuf
    SLICE_X60Y198        FDRE                                         r  s_SOUT_PC_sr_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y198        FDRE (Prop_fdre_C_Q)         0.100     0.643 r  s_SOUT_PC_sr_reg[84]/Q
                         net (fo=2, routed)           0.111     0.754    s_SOUT_PC_sr[85]
    SLICE_X59Y198        FDRE                                         r  s_SOUT_PC_sr_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.750     0.750    s_clk_TLU_pll_gbuf
    SLICE_X59Y198        FDRE                                         r  s_SOUT_PC_sr_reg[85]/C
                         clock pessimism             -0.173     0.577    
    SLICE_X59Y198        FDRE (Hold_fdre_C_D)         0.041     0.618    s_SOUT_PC_sr_reg[85]
  -------------------------------------------------------------------
                         required time                         -0.618    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 s_SOUT_PC_sr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s_SOUT_PC_sr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.419%)  route 0.111ns (52.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.757ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.026    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.550     0.550    s_clk_TLU_pll_gbuf
    SLICE_X49Y195        FDRE                                         r  s_SOUT_PC_sr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y195        FDRE (Prop_fdre_C_Q)         0.100     0.650 r  s_SOUT_PC_sr_reg[30]/Q
                         net (fo=2, routed)           0.111     0.761    s_SOUT_PC_sr[31]
    SLICE_X47Y195        FDRE                                         r  s_SOUT_PC_sr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.757     0.757    s_clk_TLU_pll_gbuf
    SLICE_X47Y195        FDRE                                         r  s_SOUT_PC_sr_reg[31]/C
                         clock pessimism             -0.173     0.584    
    SLICE_X47Y195        FDRE (Hold_fdre_C_D)         0.040     0.624    s_SOUT_PC_sr_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 s_SOUT_PC_sr_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s_SOUT_PC_sr_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.118ns (65.534%)  route 0.062ns (34.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.757ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.026    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.550     0.550    s_clk_TLU_pll_gbuf
    SLICE_X46Y193        FDRE                                         r  s_SOUT_PC_sr_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y193        FDRE (Prop_fdre_C_Q)         0.118     0.668 r  s_SOUT_PC_sr_reg[33]/Q
                         net (fo=2, routed)           0.062     0.730    s_SOUT_PC_sr[34]
    SLICE_X47Y193        FDRE                                         r  s_SOUT_PC_sr_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.757     0.757    s_clk_TLU_pll_gbuf
    SLICE_X47Y193        FDRE                                         r  s_SOUT_PC_sr_reg[34]/C
                         clock pessimism             -0.196     0.561    
    SLICE_X47Y193        FDRE (Hold_fdre_C_D)         0.032     0.593    s_SOUT_PC_sr_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.593    
                         arrival time                           0.730    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 s_SOUT_PC_sr_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s_SOUT_PC_sr_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (47.003%)  route 0.113ns (52.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.026    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.542     0.542    s_clk_TLU_pll_gbuf
    SLICE_X64Y198        FDRE                                         r  s_SOUT_PC_sr_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y198        FDRE (Prop_fdre_C_Q)         0.100     0.642 r  s_SOUT_PC_sr_reg[80]/Q
                         net (fo=2, routed)           0.113     0.755    s_SOUT_PC_sr[81]
    SLICE_X63Y198        FDRE                                         r  s_SOUT_PC_sr_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.749     0.749    s_clk_TLU_pll_gbuf
    SLICE_X63Y198        FDRE                                         r  s_SOUT_PC_sr_reg[81]/C
                         clock pessimism             -0.173     0.576    
    SLICE_X63Y198        FDRE (Hold_fdre_C_D)         0.041     0.617    s_SOUT_PC_sr_reg[81]
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PLL_40MHz_to_640MHz
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         25.000      23.592     BUFGCTRL_X0Y2    BUFG_inst_TLU_clk_1/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y2  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         25.000      24.250     SLICE_X119Y116   pipe_reg[2]__2/C
Min Period        n/a     FDRE/C              n/a            0.750         25.000      24.250     SLICE_X64Y195    s_SOUT_PC_sr_reg[46]/C
Min Period        n/a     FDRE/C              n/a            0.750         25.000      24.250     SLICE_X64Y196    s_SOUT_PC_sr_reg[47]/C
Min Period        n/a     FDRE/C              n/a            0.750         25.000      24.250     SLICE_X47Y193    s_SOUT_PC_sr_reg[67]/C
Min Period        n/a     FDRE/C              n/a            0.750         25.000      24.250     SLICE_X48Y193    s_SOUT_PC_sr_reg[69]/C
Min Period        n/a     FDRE/C              n/a            0.750         25.000      24.250     SLICE_X61Y195    s_SOUT_PC_sr_reg[75]/C
Min Period        n/a     FDRE/C              n/a            0.750         25.000      24.250     SLICE_X64Y195    s_SOUT_PC_sr_reg[77]/C
Min Period        n/a     FDRE/C              n/a            0.750         25.000      24.250     SLICE_X64Y196    s_SOUT_PC_sr_reg[78]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y2  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         12.500      11.858     SLICE_X52Y190    TLU_inst1/s_TLU_busy_riseedge_ppp_reg_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         12.500      11.858     SLICE_X52Y190    TLU_inst1/s_TLU_busy_riseedge_ppp_reg_srl4/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X119Y116   pipe_reg[2]__2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X119Y116   pipe_reg[2]__2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X64Y195    s_SOUT_PC_sr_reg[46]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X64Y195    s_SOUT_PC_sr_reg[46]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X64Y196    s_SOUT_PC_sr_reg[47]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X64Y196    s_SOUT_PC_sr_reg[47]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X47Y193    s_SOUT_PC_sr_reg[67]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X47Y193    s_SOUT_PC_sr_reg[67]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         12.500      11.858     SLICE_X52Y190    TLU_inst1/s_TLU_busy_riseedge_ppp_reg_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         12.500      11.858     SLICE_X52Y190    TLU_inst1/s_TLU_busy_riseedge_ppp_reg_srl4/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X118Y130   pipe_reg[1]__2/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X118Y130   pipe_reg[1]__2/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X119Y116   pipe_reg[2]__2/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X119Y116   pipe_reg[2]__2/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X11Y161    s_SER_OUT_in_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X11Y161    s_SER_OUT_in_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X5Y127     s_SHIFT_IN_PROGR_in_p_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X5Y127     s_SHIFT_IN_PROGR_in_p_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_PLL_40MHz_to_640MHz
  To Clock:  clk_out3_PLL_40MHz_to_640MHz

Setup :            0  Failing Endpoints,  Worst Slack       11.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.521ns  (required time - arrival time)
  Source:                 Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out3_PLL_40MHz_to_640MHz rise@15.625ns - clk_out3_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.733ns (18.408%)  route 3.249ns (81.592%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.183ns = ( 16.808 - 15.625 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.018    -1.577 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.484    -0.093                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.371     1.371                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X6Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.236     1.607 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/Q
                         net (fo=8, routed)           0.904     2.511                         Deser_inst/DATA_FIFO_MPW3_decode1/p_6_in__0[7]
    SLICE_X7Y112         LUT4 (Prop_lut4_I0_O)        0.133     2.644 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0/O
                         net (fo=1, routed)           0.359     3.003                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.132     3.135 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0/O
                         net (fo=1, routed)           0.442     3.576                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0_n_0
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.043     3.619 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0/O
                         net (fo=53, routed)          0.730     4.349                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0_n_0
    SLICE_X6Y115         LUT2 (Prop_lut2_I0_O)        0.051     4.400 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0/O
                         net (fo=23, routed)          0.815     5.215                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I5_O)        0.138     5.353 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[5]_i_1__0/O
                         net (fo=1, routed)           0.000     5.353                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[5]_i_1__0_n_0
    SLICE_X10Y112        FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    15.625 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    16.910                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.735    14.175 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.542                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.625 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.183    16.808                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X10Y112        FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[5]/C
                         clock pessimism              0.086    16.894                           
                         clock uncertainty           -0.085    16.809                           
    SLICE_X10Y112        FDRE (Setup_fdre_C_D)        0.065    16.874    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[5]
  -------------------------------------------------------------------
                         required time                         16.874                           
                         arrival time                          -5.353                           
  -------------------------------------------------------------------
                         slack                                 11.521                           

Slack (MET) :             11.527ns  (required time - arrival time)
  Source:                 Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out3_PLL_40MHz_to_640MHz rise@15.625ns - clk_out3_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 0.733ns (18.438%)  route 3.243ns (81.562%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.183ns = ( 16.808 - 15.625 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.018    -1.577 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.484    -0.093                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.371     1.371                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X6Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.236     1.607 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/Q
                         net (fo=8, routed)           0.904     2.511                         Deser_inst/DATA_FIFO_MPW3_decode1/p_6_in__0[7]
    SLICE_X7Y112         LUT4 (Prop_lut4_I0_O)        0.133     2.644 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0/O
                         net (fo=1, routed)           0.359     3.003                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.132     3.135 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0/O
                         net (fo=1, routed)           0.442     3.576                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0_n_0
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.043     3.619 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0/O
                         net (fo=53, routed)          0.730     4.349                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0_n_0
    SLICE_X6Y115         LUT2 (Prop_lut2_I0_O)        0.051     4.400 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0/O
                         net (fo=23, routed)          0.809     5.209                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I5_O)        0.138     5.347 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[3]_i_1__0/O
                         net (fo=1, routed)           0.000     5.347                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[3]_i_1__0_n_0
    SLICE_X10Y112        FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    15.625 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    16.910                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.735    14.175 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.542                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.625 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.183    16.808                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X10Y112        FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[3]/C
                         clock pessimism              0.086    16.894                           
                         clock uncertainty           -0.085    16.809                           
    SLICE_X10Y112        FDRE (Setup_fdre_C_D)        0.064    16.873    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[3]
  -------------------------------------------------------------------
                         required time                         16.873                           
                         arrival time                          -5.347                           
  -------------------------------------------------------------------
                         slack                                 11.527                           

Slack (MET) :             11.600ns  (required time - arrival time)
  Source:                 Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out3_PLL_40MHz_to_640MHz rise@15.625ns - clk_out3_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 0.733ns (18.932%)  route 3.139ns (81.068%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.183ns = ( 16.808 - 15.625 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.018    -1.577 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.484    -0.093                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.371     1.371                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X6Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.236     1.607 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/Q
                         net (fo=8, routed)           0.904     2.511                         Deser_inst/DATA_FIFO_MPW3_decode1/p_6_in__0[7]
    SLICE_X7Y112         LUT4 (Prop_lut4_I0_O)        0.133     2.644 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0/O
                         net (fo=1, routed)           0.359     3.003                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.132     3.135 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0/O
                         net (fo=1, routed)           0.442     3.576                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0_n_0
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.043     3.619 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0/O
                         net (fo=53, routed)          0.730     4.349                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0_n_0
    SLICE_X6Y115         LUT2 (Prop_lut2_I0_O)        0.051     4.400 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0/O
                         net (fo=23, routed)          0.705     5.105                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I4_O)        0.138     5.243 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[4]_i_1__0/O
                         net (fo=1, routed)           0.000     5.243                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[4]_i_1__0_n_0
    SLICE_X9Y112         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    15.625 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    16.910                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.735    14.175 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.542                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.625 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.183    16.808                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X9Y112         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[4]/C
                         clock pessimism              0.086    16.894                           
                         clock uncertainty           -0.085    16.809                           
    SLICE_X9Y112         FDRE (Setup_fdre_C_D)        0.034    16.843    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[4]
  -------------------------------------------------------------------
                         required time                         16.843                           
                         arrival time                          -5.243                           
  -------------------------------------------------------------------
                         slack                                 11.600                           

Slack (MET) :             11.607ns  (required time - arrival time)
  Source:                 Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out3_PLL_40MHz_to_640MHz rise@15.625ns - clk_out3_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.733ns (18.809%)  route 3.164ns (81.191%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.183ns = ( 16.808 - 15.625 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.018    -1.577 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.484    -0.093                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.371     1.371                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X6Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.236     1.607 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/Q
                         net (fo=8, routed)           0.904     2.511                         Deser_inst/DATA_FIFO_MPW3_decode1/p_6_in__0[7]
    SLICE_X7Y112         LUT4 (Prop_lut4_I0_O)        0.133     2.644 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0/O
                         net (fo=1, routed)           0.359     3.003                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.132     3.135 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0/O
                         net (fo=1, routed)           0.442     3.576                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0_n_0
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.043     3.619 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0/O
                         net (fo=53, routed)          0.730     4.349                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0_n_0
    SLICE_X6Y115         LUT2 (Prop_lut2_I0_O)        0.051     4.400 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0/O
                         net (fo=23, routed)          0.730     5.130                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I5_O)        0.138     5.268 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[7]_i_1__0/O
                         net (fo=1, routed)           0.000     5.268                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[7]_i_1__0_n_0
    SLICE_X10Y112        FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    15.625 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    16.910                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.735    14.175 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.542                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.625 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.183    16.808                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X10Y112        FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[7]/C
                         clock pessimism              0.086    16.894                           
                         clock uncertainty           -0.085    16.809                           
    SLICE_X10Y112        FDRE (Setup_fdre_C_D)        0.066    16.875    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[7]
  -------------------------------------------------------------------
                         required time                         16.875                           
                         arrival time                          -5.268                           
  -------------------------------------------------------------------
                         slack                                 11.607                           

Slack (MET) :             11.612ns  (required time - arrival time)
  Source:                 Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out3_PLL_40MHz_to_640MHz rise@15.625ns - clk_out3_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.733ns (18.996%)  route 3.126ns (81.004%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.182ns = ( 16.807 - 15.625 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.018    -1.577 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.484    -0.093                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.371     1.371                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X6Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.236     1.607 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/Q
                         net (fo=8, routed)           0.904     2.511                         Deser_inst/DATA_FIFO_MPW3_decode1/p_6_in__0[7]
    SLICE_X7Y112         LUT4 (Prop_lut4_I0_O)        0.133     2.644 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0/O
                         net (fo=1, routed)           0.359     3.003                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.132     3.135 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0/O
                         net (fo=1, routed)           0.442     3.576                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0_n_0
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.043     3.619 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0/O
                         net (fo=53, routed)          0.730     4.349                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0_n_0
    SLICE_X6Y115         LUT2 (Prop_lut2_I0_O)        0.051     4.400 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0/O
                         net (fo=23, routed)          0.692     5.092                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0_n_0
    SLICE_X9Y114         LUT6 (Prop_lut6_I5_O)        0.138     5.230 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[18]_i_1__0/O
                         net (fo=1, routed)           0.000     5.230                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[18]_i_1__0_n_0
    SLICE_X9Y114         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[18]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    15.625 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    16.910                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.735    14.175 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.542                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.625 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.182    16.807                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X9Y114         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[18]/C
                         clock pessimism              0.086    16.893                           
                         clock uncertainty           -0.085    16.808                           
    SLICE_X9Y114         FDRE (Setup_fdre_C_D)        0.034    16.842    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[18]
  -------------------------------------------------------------------
                         required time                         16.842                           
                         arrival time                          -5.230                           
  -------------------------------------------------------------------
                         slack                                 11.612                           

Slack (MET) :             11.619ns  (required time - arrival time)
  Source:                 Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out3_PLL_40MHz_to_640MHz rise@15.625ns - clk_out3_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.733ns (18.878%)  route 3.150ns (81.122%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.183ns = ( 16.808 - 15.625 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.018    -1.577 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.484    -0.093                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.371     1.371                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X6Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.236     1.607 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/Q
                         net (fo=8, routed)           0.904     2.511                         Deser_inst/DATA_FIFO_MPW3_decode1/p_6_in__0[7]
    SLICE_X7Y112         LUT4 (Prop_lut4_I0_O)        0.133     2.644 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0/O
                         net (fo=1, routed)           0.359     3.003                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.132     3.135 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0/O
                         net (fo=1, routed)           0.442     3.576                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0_n_0
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.043     3.619 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0/O
                         net (fo=53, routed)          0.730     4.349                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0_n_0
    SLICE_X6Y115         LUT2 (Prop_lut2_I0_O)        0.051     4.400 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0/O
                         net (fo=23, routed)          0.716     5.116                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0_n_0
    SLICE_X8Y112         LUT6 (Prop_lut6_I5_O)        0.138     5.254 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.254                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[1]_i_1__0_n_0
    SLICE_X8Y112         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    15.625 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    16.910                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.735    14.175 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.542                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.625 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.183    16.808                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X8Y112         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[1]/C
                         clock pessimism              0.086    16.894                           
                         clock uncertainty           -0.085    16.809                           
    SLICE_X8Y112         FDRE (Setup_fdre_C_D)        0.064    16.873    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[1]
  -------------------------------------------------------------------
                         required time                         16.873                           
                         arrival time                          -5.254                           
  -------------------------------------------------------------------
                         slack                                 11.619                           

Slack (MET) :             11.677ns  (required time - arrival time)
  Source:                 Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out3_PLL_40MHz_to_640MHz rise@15.625ns - clk_out3_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.733ns (19.322%)  route 3.061ns (80.678%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.182ns = ( 16.807 - 15.625 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.018    -1.577 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.484    -0.093                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.371     1.371                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X6Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.236     1.607 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/Q
                         net (fo=8, routed)           0.904     2.511                         Deser_inst/DATA_FIFO_MPW3_decode1/p_6_in__0[7]
    SLICE_X7Y112         LUT4 (Prop_lut4_I0_O)        0.133     2.644 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0/O
                         net (fo=1, routed)           0.359     3.003                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.132     3.135 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0/O
                         net (fo=1, routed)           0.442     3.576                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0_n_0
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.043     3.619 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0/O
                         net (fo=53, routed)          0.730     4.349                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0_n_0
    SLICE_X6Y115         LUT2 (Prop_lut2_I0_O)        0.051     4.400 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0/O
                         net (fo=23, routed)          0.627     5.027                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0_n_0
    SLICE_X11Y114        LUT6 (Prop_lut6_I5_O)        0.138     5.165 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[15]_i_1__0/O
                         net (fo=1, routed)           0.000     5.165                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[15]_i_1__0_n_0
    SLICE_X11Y114        FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[15]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    15.625 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    16.910                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.735    14.175 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.542                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.625 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.182    16.807                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X11Y114        FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[15]/C
                         clock pessimism              0.086    16.893                           
                         clock uncertainty           -0.085    16.808                           
    SLICE_X11Y114        FDRE (Setup_fdre_C_D)        0.033    16.841    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[15]
  -------------------------------------------------------------------
                         required time                         16.841                           
                         arrival time                          -5.165                           
  -------------------------------------------------------------------
                         slack                                 11.677                           

Slack (MET) :             11.678ns  (required time - arrival time)
  Source:                 Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out3_PLL_40MHz_to_640MHz rise@15.625ns - clk_out3_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 0.733ns (18.785%)  route 3.169ns (81.215%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.236ns = ( 16.861 - 15.625 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.018    -1.577 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.484    -0.093                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.371     1.371                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X6Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.236     1.607 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/Q
                         net (fo=8, routed)           0.904     2.511                         Deser_inst/DATA_FIFO_MPW3_decode1/p_6_in__0[7]
    SLICE_X7Y112         LUT4 (Prop_lut4_I0_O)        0.133     2.644 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0/O
                         net (fo=1, routed)           0.359     3.003                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.132     3.135 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0/O
                         net (fo=1, routed)           0.442     3.576                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0_n_0
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.043     3.619 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0/O
                         net (fo=53, routed)          0.730     4.349                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0_n_0
    SLICE_X6Y115         LUT2 (Prop_lut2_I0_O)        0.051     4.400 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0/O
                         net (fo=23, routed)          0.735     5.135                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I5_O)        0.138     5.273 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[17]_i_1__0/O
                         net (fo=1, routed)           0.000     5.273                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[17]_i_1__0_n_0
    SLICE_X4Y112         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[17]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    15.625 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    16.910                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.735    14.175 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.542                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.625 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.236    16.861                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X4Y112         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[17]/C
                         clock pessimism              0.111    16.972                           
                         clock uncertainty           -0.085    16.887                           
    SLICE_X4Y112         FDRE (Setup_fdre_C_D)        0.064    16.951    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[17]
  -------------------------------------------------------------------
                         required time                         16.951                           
                         arrival time                          -5.273                           
  -------------------------------------------------------------------
                         slack                                 11.678                           

Slack (MET) :             11.679ns  (required time - arrival time)
  Source:                 Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out3_PLL_40MHz_to_640MHz rise@15.625ns - clk_out3_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.733ns (19.328%)  route 3.059ns (80.672%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.183ns = ( 16.808 - 15.625 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.018    -1.577 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.484    -0.093                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.371     1.371                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X6Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.236     1.607 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/Q
                         net (fo=8, routed)           0.904     2.511                         Deser_inst/DATA_FIFO_MPW3_decode1/p_6_in__0[7]
    SLICE_X7Y112         LUT4 (Prop_lut4_I0_O)        0.133     2.644 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0/O
                         net (fo=1, routed)           0.359     3.003                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.132     3.135 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0/O
                         net (fo=1, routed)           0.442     3.576                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0_n_0
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.043     3.619 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0/O
                         net (fo=53, routed)          0.730     4.349                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0_n_0
    SLICE_X6Y115         LUT2 (Prop_lut2_I0_O)        0.051     4.400 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0/O
                         net (fo=23, routed)          0.626     5.025                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0_n_0
    SLICE_X9Y113         LUT6 (Prop_lut6_I5_O)        0.138     5.163 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[9]_i_1__0/O
                         net (fo=1, routed)           0.000     5.163                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[9]_i_1__0_n_0
    SLICE_X9Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    15.625 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    16.910                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.735    14.175 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.542                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.625 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.183    16.808                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X9Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[9]/C
                         clock pessimism              0.086    16.894                           
                         clock uncertainty           -0.085    16.809                           
    SLICE_X9Y113         FDRE (Setup_fdre_C_D)        0.033    16.842    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[9]
  -------------------------------------------------------------------
                         required time                         16.842                           
                         arrival time                          -5.163                           
  -------------------------------------------------------------------
                         slack                                 11.679                           

Slack (MET) :             11.685ns  (required time - arrival time)
  Source:                 Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out3_PLL_40MHz_to_640MHz rise@15.625ns - clk_out3_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.733ns (19.353%)  route 3.054ns (80.647%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.183ns = ( 16.808 - 15.625 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.018    -1.577 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.484    -0.093                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.371     1.371                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X6Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.236     1.607 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/Q
                         net (fo=8, routed)           0.904     2.511                         Deser_inst/DATA_FIFO_MPW3_decode1/p_6_in__0[7]
    SLICE_X7Y112         LUT4 (Prop_lut4_I0_O)        0.133     2.644 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0/O
                         net (fo=1, routed)           0.359     3.003                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.132     3.135 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0/O
                         net (fo=1, routed)           0.442     3.576                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0_n_0
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.043     3.619 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0/O
                         net (fo=53, routed)          0.730     4.349                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0_n_0
    SLICE_X6Y115         LUT2 (Prop_lut2_I0_O)        0.051     4.400 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0/O
                         net (fo=23, routed)          0.621     5.020                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0_n_0
    SLICE_X9Y113         LUT6 (Prop_lut6_I4_O)        0.138     5.158 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[12]_i_1__0/O
                         net (fo=1, routed)           0.000     5.158                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[12]_i_1__0_n_0
    SLICE_X9Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[12]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    15.625 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    16.910                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.735    14.175 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.542                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.625 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.183    16.808                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X9Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[12]/C
                         clock pessimism              0.086    16.894                           
                         clock uncertainty           -0.085    16.809                           
    SLICE_X9Y113         FDRE (Setup_fdre_C_D)        0.034    16.843    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[12]
  -------------------------------------------------------------------
                         required time                         16.843                           
                         arrival time                          -5.158                           
  -------------------------------------------------------------------
                         slack                                 11.685                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz rise@0.000ns - clk_out3_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.788ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -0.026    s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.589     0.589    AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X21Y125        FDPE                                         r  AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y125        FDPE (Prop_fdpe_C_Q)         0.100     0.689 r  AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.055     0.744    AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X21Y125        FDPE                                         r  AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.788     0.788    AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X21Y125        FDPE                                         r  AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                         clock pessimism             -0.199     0.589    
    SLICE_X21Y125        FDPE (Hold_fdpe_C_D)         0.047     0.636    AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz rise@0.000ns - clk_out3_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.798ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -0.026    s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.598     0.598    AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X21Y115        FDPE                                         r  AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y115        FDPE (Prop_fdpe_C_Q)         0.100     0.698 r  AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.055     0.753    AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X21Y115        FDPE                                         r  AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.798     0.798    AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X21Y115        FDPE                                         r  AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                         clock pessimism             -0.200     0.598    
    SLICE_X21Y115        FDPE (Hold_fdpe_C_D)         0.047     0.645    AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz rise@0.000ns - clk_out3_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.222    -0.606 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -0.026                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.563     0.563                         UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X126Y130       FDPE                                         r  GBE_arp_ping_UDP     UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X126Y130       FDPE (Prop_fdpe_C_Q)         0.100     0.663 r  GBE_arp_ping_UDP     UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.056     0.719                         UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X126Y130       FDPE                                         r  GBE_arp_ping_UDP     UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.030                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.762     0.762                         UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X126Y130       FDPE                                         r  GBE_arp_ping_UDP     UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                         clock pessimism             -0.199     0.563                           
    SLICE_X126Y130       FDPE (Hold_fdpe_C_D)         0.044     0.607    GBE_arp_ping_UDP       UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.607                           
                         arrival time                           0.719                           
  -------------------------------------------------------------------
                         slack                                  0.112                           

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Deser_inst/DATA_FIFO_MPW3_decode/s_TLU_TS_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode/s_mdata_to_fifo_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz rise@0.000ns - clk_out3_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.222    -0.606 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -0.026                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.632     0.632                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X7Y109         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/s_TLU_TS_reg_reg[41]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.100     0.732 r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/s_TLU_TS_reg_reg[41]/Q
                         net (fo=1, routed)           0.083     0.815                         Deser_inst/DATA_FIFO_MPW3_decode/s_TLU_TS_reg[41]
    SLICE_X6Y109         LUT5 (Prop_lut5_I2_O)        0.028     0.843 r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/s_mdata_to_fifo[18]_i_1/O
                         net (fo=1, routed)           0.000     0.843                         Deser_inst/DATA_FIFO_MPW3_decode/s_mdata_to_fifo[18]_i_1_n_0
    SLICE_X6Y109         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/s_mdata_to_fifo_reg[18]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.030                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.835     0.835                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X6Y109         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/s_mdata_to_fifo_reg[18]/C
                         clock pessimism             -0.192     0.643                           
    SLICE_X6Y109         FDRE (Hold_fdre_C_D)         0.087     0.730    DECODE                 Deser_inst/DATA_FIFO_MPW3_decode/s_mdata_to_fifo_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.730                           
                         arrival time                           0.843                           
  -------------------------------------------------------------------
                         slack                                  0.113                           

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Deser_inst/DATA_FIFO_MPW3_decode/s_TLU_TS_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode/s_mdata_to_fifo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz rise@0.000ns - clk_out3_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.804ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.222    -0.606 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -0.026                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.603     0.603                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X11Y109        FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/s_TLU_TS_reg_reg[28]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X11Y109        FDRE (Prop_fdre_C_Q)         0.100     0.703 r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/s_TLU_TS_reg_reg[28]/Q
                         net (fo=1, routed)           0.083     0.786                         Deser_inst/DATA_FIFO_MPW3_decode/s_TLU_TS_reg[28]
    SLICE_X10Y109        LUT5 (Prop_lut5_I2_O)        0.028     0.814 r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/s_mdata_to_fifo[5]_i_1/O
                         net (fo=1, routed)           0.000     0.814                         Deser_inst/DATA_FIFO_MPW3_decode/s_mdata_to_fifo[5]_i_1_n_0
    SLICE_X10Y109        FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/s_mdata_to_fifo_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.030                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.804     0.804                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X10Y109        FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/s_mdata_to_fifo_reg[5]/C
                         clock pessimism             -0.190     0.614                           
    SLICE_X10Y109        FDRE (Hold_fdre_C_D)         0.087     0.701    DECODE                 Deser_inst/DATA_FIFO_MPW3_decode/s_mdata_to_fifo_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.701                           
                         arrival time                           0.814                           
  -------------------------------------------------------------------
                         slack                                  0.113                           

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz rise@0.000ns - clk_out3_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.222    -0.606 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -0.026                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.563     0.563                         UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X126Y130       FDPE                                         r  GBE_arp_ping_UDP     UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X126Y130       FDPE (Prop_fdpe_C_Q)         0.100     0.663 r  GBE_arp_ping_UDP     UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.060     0.723                         UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X126Y130       FDPE                                         r  GBE_arp_ping_UDP     UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.030                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.762     0.762                         UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X126Y130       FDPE                                         r  GBE_arp_ping_UDP     UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                         clock pessimism             -0.199     0.563                           
    SLICE_X126Y130       FDPE (Hold_fdpe_C_D)         0.047     0.610    GBE_arp_ping_UDP       UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.610                           
                         arrival time                           0.723                           
  -------------------------------------------------------------------
                         slack                                  0.113                           

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Deser_inst/DATA_FIFO_MPW3_decode/s_decode_out_p_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode/s_decode_out_pp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz rise@0.000ns - clk_out3_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.222    -0.606 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -0.026                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.632     0.632                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X5Y107         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/s_decode_out_p_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.100     0.732 r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/s_decode_out_p_reg[1]/Q
                         net (fo=4, routed)           0.062     0.794                         Deser_inst/DATA_FIFO_MPW3_decode/s_decode_out_p_reg_n_0_[1]
    SLICE_X5Y107         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/s_decode_out_pp_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.030                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.835     0.835                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X5Y107         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/s_decode_out_pp_reg[1]/C
                         clock pessimism             -0.203     0.632                           
    SLICE_X5Y107         FDRE (Hold_fdre_C_D)         0.047     0.679    DECODE                 Deser_inst/DATA_FIFO_MPW3_decode/s_decode_out_pp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.679                           
                         arrival time                           0.794                           
  -------------------------------------------------------------------
                         slack                                  0.115                           

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 pipe_reg[1]__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            pipe_reg[2]__3/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz rise@0.000ns - clk_out3_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.760ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -0.026    s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.561     0.561    s_clk_TLU_pll_par
    SLICE_X123Y131       FDRE                                         r  pipe_reg[1]__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y131       FDRE (Prop_fdre_C_Q)         0.100     0.661 r  pipe_reg[1]__3/Q
                         net (fo=2, routed)           0.064     0.725    p_1_in23_in
    SLICE_X123Y131       FDRE                                         r  pipe_reg[2]__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.760     0.760    s_clk_TLU_pll_par
    SLICE_X123Y131       FDRE                                         r  pipe_reg[2]__3/C
                         clock pessimism             -0.199     0.561    
    SLICE_X123Y131       FDRE (Hold_fdre_C_D)         0.047     0.608    pipe_reg[2]__3
  -------------------------------------------------------------------
                         required time                         -0.608    
                         arrival time                           0.725    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Deser_inst/CW_8b10b_dec_inst1/dataout_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_p_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz rise@0.000ns - clk_out3_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.118ns (70.017%)  route 0.051ns (29.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.222    -0.606 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -0.026                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.629     0.629                         Deser_inst/CW_8b10b_dec_inst1/clk
    SLICE_X4Y114         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X4Y114         FDCE (Prop_fdce_C_Q)         0.118     0.747 r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[6]/Q
                         net (fo=1, routed)           0.051     0.798                         Deser_inst/DATA_FIFO_MPW3_decode1/D[6]
    SLICE_X5Y114         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_p_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.030                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.831     0.831                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X5Y114         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_p_reg[6]/C
                         clock pessimism             -0.191     0.640                           
    SLICE_X5Y114         FDRE (Hold_fdre_C_D)         0.033     0.673    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_p_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.673                           
                         arrival time                           0.798                           
  -------------------------------------------------------------------
                         slack                                  0.125                           

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Deser_inst/DATA_FIFO_MPW3_decode/s_decode_out_p_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode/s_decode_out_pp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz rise@0.000ns - clk_out3_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.100ns (58.859%)  route 0.070ns (41.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.222    -0.606 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -0.026                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.632     0.632                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X5Y107         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/s_decode_out_p_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.100     0.732 r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/s_decode_out_p_reg[2]/Q
                         net (fo=4, routed)           0.070     0.802                         Deser_inst/DATA_FIFO_MPW3_decode/s_decode_out_p_reg_n_0_[2]
    SLICE_X5Y107         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/s_decode_out_pp_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.030                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.835     0.835                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X5Y107         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/s_decode_out_pp_reg[2]/C
                         clock pessimism             -0.203     0.632                           
    SLICE_X5Y107         FDRE (Hold_fdre_C_D)         0.044     0.676    DECODE                 Deser_inst/DATA_FIFO_MPW3_decode/s_decode_out_pp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.676                           
                         arrival time                           0.802                           
  -------------------------------------------------------------------
                         slack                                  0.126                           





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_PLL_40MHz_to_640MHz
Waveform(ns):       { 0.000 7.812 }
Period(ns):         15.625
Sources:            { TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/WRCLK      n/a            1.839         15.625      13.786     RAMB18_X0Y58     AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            1.839         15.625      13.786     RAMB18_X1Y44     AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            1.839         15.625      13.786     RAMB36_X0Y22     Deser_inst/DATA_FIFO_MPW3_decode/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            1.839         15.625      13.786     RAMB36_X0Y21     Deser_inst/DATA_FIFO_MPW3_decode/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            1.839         15.625      13.786     RAMB36_X0Y23     Deser_inst/DATA_FIFO_MPW3_decode1/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            1.839         15.625      13.786     RAMB36_X0Y24     Deser_inst/DATA_FIFO_MPW3_decode1/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            1.839         15.625      13.786     RAMB36_X4Y26     UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            1.839         15.625      13.786     RAMB36_X5Y26     UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            1.839         15.625      13.786     RAMB36_X4Y25     UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            1.839         15.625      13.786     RAMB36_X5Y24     UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       15.625      197.735    MMCME2_ADV_X0Y2  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         7.812       7.170      SLICE_X26Y119    AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         7.812       7.170      SLICE_X26Y119    AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         7.812       7.170      SLICE_X22Y113    AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         7.812       7.170      SLICE_X22Y113    AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         7.812       7.170      SLICE_X136Y130   UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         7.813       7.171      SLICE_X136Y130   UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         7.812       7.170      SLICE_X136Y130   UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         7.813       7.171      SLICE_X136Y130   UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         7.812       7.412      SLICE_X123Y131   pipe_reg[2]__3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         7.812       7.412      SLICE_X123Y131   pipe_reg[2]__3/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         7.812       7.170      SLICE_X26Y119    AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         7.812       7.170      SLICE_X26Y119    AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         7.812       7.170      SLICE_X22Y113    AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         7.812       7.170      SLICE_X22Y113    AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         7.812       7.170      SLICE_X136Y130   UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         7.812       7.170      SLICE_X136Y130   UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         7.812       7.170      SLICE_X136Y130   UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         7.812       7.170      SLICE_X136Y130   UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         7.812       7.462      SLICE_X123Y131   pipe_reg[1]__3/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         7.812       7.462      SLICE_X123Y131   pipe_reg[1]__3/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_PLL_40MHz_to_640MHz
  To Clock:  clk_out4_PLL_40MHz_to_640MHz

Setup :            0  Failing Endpoints,  Worst Slack        0.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.920ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 Deser_inst/IDDR_inst/C
                            (falling edge-triggered cell IDDR clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/DDR_IN_SHIFT_inst/s_shift_h_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.562ns  (clk_out4_PLL_40MHz_to_640MHz rise@3.125ns - clk_out4_PLL_40MHz_to_640MHz fall@1.562ns)
  Data Path Delay:        0.752ns  (logic 0.392ns (52.099%)  route 0.360ns (47.901%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 4.366 - 3.125 ) 
    Source Clock Delay      (SCD):    1.493ns = ( 3.055 - 1.562 ) 
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz fall edge)
                                                      1.562     1.562 f                       
    BUFGCTRL_X0Y7        BUFG                         0.000     1.562 f                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     3.003                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.018    -0.015 f                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484     1.469                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.562 f                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.493     3.056                         Deser_inst/s_clk_TLU_pll_parx5
    ILOGIC_X0Y107        IDDR                                         f                       Deser_inst/IDDR_inst/C
  -------------------------------------------------------------------    ----------------------------------------
    ILOGIC_X0Y107        IDDR (Prop_iddr_C_Q2)        0.392     3.447 r                       Deser_inst/IDDR_inst/Q2
                         net (fo=1, routed)           0.360     3.808                         Deser_inst/DDR_IN_SHIFT_inst/sin_h
    SLICE_X1Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/s_shift_h_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      3.125     3.125 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     3.125 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285     4.410                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.735     1.675 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.367     3.042                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.125 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.241     4.366                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X1Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/s_shift_h_reg[0]/C
                         clock pessimism              0.086     4.452                           
                         clock uncertainty           -0.070     4.382                           
    SLICE_X1Y107         FDRE (Setup_fdre_C_D)       -0.062     4.320    SERIN                  Deser_inst/DDR_IN_SHIFT_inst/s_shift_h_reg[0]
  -------------------------------------------------------------------
                         required time                          4.320                           
                         arrival time                          -3.808                           
  -------------------------------------------------------------------
                         slack                                  0.512                           

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 Deser_inst/IDDR_inst1/C
                            (falling edge-triggered cell IDDR clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/DDR_IN_SHIFT_inst1/s_shift_h_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.562ns  (clk_out4_PLL_40MHz_to_640MHz rise@3.125ns - clk_out4_PLL_40MHz_to_640MHz fall@1.562ns)
  Data Path Delay:        0.748ns  (logic 0.392ns (52.396%)  route 0.356ns (47.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 4.363 - 3.125 ) 
    Source Clock Delay      (SCD):    1.490ns = ( 3.052 - 1.562 ) 
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz fall edge)
                                                      1.562     1.562 f                       
    BUFGCTRL_X0Y7        BUFG                         0.000     1.562 f                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     3.003                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.018    -0.015 f                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484     1.469                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.562 f                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.490     3.052                         Deser_inst/s_clk_TLU_pll_parx5
    ILOGIC_X0Y113        IDDR                                         f                       Deser_inst/IDDR_inst1/C
  -------------------------------------------------------------------    ----------------------------------------
    ILOGIC_X0Y113        IDDR (Prop_iddr_C_Q2)        0.392     3.444 r                       Deser_inst/IDDR_inst1/Q2
                         net (fo=1, routed)           0.356     3.801                         Deser_inst/DDR_IN_SHIFT_inst1/sin_h
    SLICE_X0Y113         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/s_shift_h_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      3.125     3.125 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     3.125 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285     4.410                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.735     1.675 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.367     3.042                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.125 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.238     4.363                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X0Y113         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/s_shift_h_reg[0]/C
                         clock pessimism              0.086     4.449                           
                         clock uncertainty           -0.070     4.379                           
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)       -0.020     4.359    SERIN1                 Deser_inst/DDR_IN_SHIFT_inst1/s_shift_h_reg[0]
  -------------------------------------------------------------------
                         required time                          4.359                           
                         arrival time                          -3.801                           
  -------------------------------------------------------------------
                         slack                                  0.558                           

Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            tluCounterVector_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out4_PLL_40MHz_to_640MHz rise@3.125ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.302ns (22.473%)  route 1.042ns (77.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 4.311 - 3.125 ) 
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.018    -1.577 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    -0.093    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.309     1.309    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.259     1.568 r  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.336     1.904    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.043     1.947 r  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.706     2.653    TS_ovfl_cnt0
    SLICE_X13Y106        FDRE                                         r  tluCounterVector_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     3.125 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285     4.410    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.735     1.675 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.367     3.042    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.125 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.186     4.311    s_clk_TLU_pll_320
    SLICE_X13Y106        FDRE                                         r  tluCounterVector_reg[0]/C
                         clock pessimism              0.086     4.397    
                         clock uncertainty           -0.070     4.327    
    SLICE_X13Y106        FDRE (Setup_fdre_C_R)       -0.304     4.023    tluCounterVector_reg[0]
  -------------------------------------------------------------------
                         required time                          4.023    
                         arrival time                          -2.653    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            tluCounterVector_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out4_PLL_40MHz_to_640MHz rise@3.125ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.302ns (22.473%)  route 1.042ns (77.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 4.311 - 3.125 ) 
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.018    -1.577 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    -0.093    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.309     1.309    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.259     1.568 r  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.336     1.904    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.043     1.947 r  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.706     2.653    TS_ovfl_cnt0
    SLICE_X13Y106        FDRE                                         r  tluCounterVector_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     3.125 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285     4.410    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.735     1.675 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.367     3.042    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.125 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.186     4.311    s_clk_TLU_pll_320
    SLICE_X13Y106        FDRE                                         r  tluCounterVector_reg[1]/C
                         clock pessimism              0.086     4.397    
                         clock uncertainty           -0.070     4.327    
    SLICE_X13Y106        FDRE (Setup_fdre_C_R)       -0.304     4.023    tluCounterVector_reg[1]
  -------------------------------------------------------------------
                         required time                          4.023    
                         arrival time                          -2.653    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            tluCounterVector_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out4_PLL_40MHz_to_640MHz rise@3.125ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.302ns (22.473%)  route 1.042ns (77.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 4.311 - 3.125 ) 
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.018    -1.577 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    -0.093    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.309     1.309    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.259     1.568 r  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.336     1.904    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.043     1.947 r  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.706     2.653    TS_ovfl_cnt0
    SLICE_X13Y106        FDRE                                         r  tluCounterVector_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     3.125 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285     4.410    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.735     1.675 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.367     3.042    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.125 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.186     4.311    s_clk_TLU_pll_320
    SLICE_X13Y106        FDRE                                         r  tluCounterVector_reg[2]/C
                         clock pessimism              0.086     4.397    
                         clock uncertainty           -0.070     4.327    
    SLICE_X13Y106        FDRE (Setup_fdre_C_R)       -0.304     4.023    tluCounterVector_reg[2]
  -------------------------------------------------------------------
                         required time                          4.023    
                         arrival time                          -2.653    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            tluCounterVector_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out4_PLL_40MHz_to_640MHz rise@3.125ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.302ns (22.473%)  route 1.042ns (77.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 4.311 - 3.125 ) 
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.018    -1.577 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    -0.093    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.309     1.309    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.259     1.568 r  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.336     1.904    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.043     1.947 r  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.706     2.653    TS_ovfl_cnt0
    SLICE_X13Y106        FDRE                                         r  tluCounterVector_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     3.125 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285     4.410    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.735     1.675 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.367     3.042    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.125 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.186     4.311    s_clk_TLU_pll_320
    SLICE_X13Y106        FDRE                                         r  tluCounterVector_reg[3]/C
                         clock pessimism              0.086     4.397    
                         clock uncertainty           -0.070     4.327    
    SLICE_X13Y106        FDRE (Setup_fdre_C_R)       -0.304     4.023    tluCounterVector_reg[3]
  -------------------------------------------------------------------
                         required time                          4.023    
                         arrival time                          -2.653    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            tluCounterVector_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out4_PLL_40MHz_to_640MHz rise@3.125ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.302ns (22.585%)  route 1.035ns (77.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 4.311 - 3.125 ) 
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.018    -1.577 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    -0.093    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.309     1.309    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.259     1.568 r  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.336     1.904    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.043     1.947 r  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.699     2.646    TS_ovfl_cnt0
    SLICE_X13Y107        FDRE                                         r  tluCounterVector_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     3.125 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285     4.410    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.735     1.675 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.367     3.042    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.125 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.186     4.311    s_clk_TLU_pll_320
    SLICE_X13Y107        FDRE                                         r  tluCounterVector_reg[4]/C
                         clock pessimism              0.086     4.397    
                         clock uncertainty           -0.070     4.327    
    SLICE_X13Y107        FDRE (Setup_fdre_C_R)       -0.304     4.023    tluCounterVector_reg[4]
  -------------------------------------------------------------------
                         required time                          4.023    
                         arrival time                          -2.646    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            tluCounterVector_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out4_PLL_40MHz_to_640MHz rise@3.125ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.302ns (22.585%)  route 1.035ns (77.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 4.311 - 3.125 ) 
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.018    -1.577 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    -0.093    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.309     1.309    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.259     1.568 r  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.336     1.904    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.043     1.947 r  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.699     2.646    TS_ovfl_cnt0
    SLICE_X13Y107        FDRE                                         r  tluCounterVector_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     3.125 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285     4.410    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.735     1.675 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.367     3.042    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.125 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.186     4.311    s_clk_TLU_pll_320
    SLICE_X13Y107        FDRE                                         r  tluCounterVector_reg[5]/C
                         clock pessimism              0.086     4.397    
                         clock uncertainty           -0.070     4.327    
    SLICE_X13Y107        FDRE (Setup_fdre_C_R)       -0.304     4.023    tluCounterVector_reg[5]
  -------------------------------------------------------------------
                         required time                          4.023    
                         arrival time                          -2.646    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            tluCounterVector_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out4_PLL_40MHz_to_640MHz rise@3.125ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.302ns (22.585%)  route 1.035ns (77.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 4.311 - 3.125 ) 
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.018    -1.577 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    -0.093    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.309     1.309    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.259     1.568 r  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.336     1.904    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.043     1.947 r  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.699     2.646    TS_ovfl_cnt0
    SLICE_X13Y107        FDRE                                         r  tluCounterVector_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     3.125 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285     4.410    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.735     1.675 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.367     3.042    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.125 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.186     4.311    s_clk_TLU_pll_320
    SLICE_X13Y107        FDRE                                         r  tluCounterVector_reg[6]/C
                         clock pessimism              0.086     4.397    
                         clock uncertainty           -0.070     4.327    
    SLICE_X13Y107        FDRE (Setup_fdre_C_R)       -0.304     4.023    tluCounterVector_reg[6]
  -------------------------------------------------------------------
                         required time                          4.023    
                         arrival time                          -2.646    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            tluCounterVector_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out4_PLL_40MHz_to_640MHz rise@3.125ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.302ns (22.585%)  route 1.035ns (77.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 4.311 - 3.125 ) 
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.018    -1.577 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    -0.093    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.309     1.309    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.259     1.568 r  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.336     1.904    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.043     1.947 r  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.699     2.646    TS_ovfl_cnt0
    SLICE_X13Y107        FDRE                                         r  tluCounterVector_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     3.125 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285     4.410    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.735     1.675 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.367     3.042    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.125 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.186     4.311    s_clk_TLU_pll_320
    SLICE_X13Y107        FDRE                                         r  tluCounterVector_reg[7]/C
                         clock pessimism              0.086     4.397    
                         clock uncertainty           -0.070     4.327    
    SLICE_X13Y107        FDRE (Setup_fdre_C_R)       -0.304     4.023    tluCounterVector_reg[7]
  -------------------------------------------------------------------
                         required time                          4.023    
                         arrival time                          -2.646    
  -------------------------------------------------------------------
                         slack                                  1.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst1/s_shift_h_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/DDR_IN_SHIFT_inst1/Qh_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_PLL_40MHz_to_640MHz rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.100ns (61.370%)  route 0.063ns (38.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.222    -0.606 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.026                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.631     0.631                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X3Y113         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/s_shift_h_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.100     0.731 r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/s_shift_h_reg[2]/Q
                         net (fo=2, routed)           0.063     0.794                         Deser_inst/DDR_IN_SHIFT_inst1/p_0_in[3]
    SLICE_X2Y113         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Qh_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.649    -0.030                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.833     0.833                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X2Y113         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Qh_reg[2]/C
                         clock pessimism             -0.191     0.642                           
    SLICE_X2Y113         FDRE (Hold_fdre_C_D)         0.059     0.701    SERIN1                 Deser_inst/DDR_IN_SHIFT_inst1/Qh_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.701                           
                         arrival time                           0.794                           
  -------------------------------------------------------------------
                         slack                                  0.093                           

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst/Qh_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/DDR_IN_SHIFT_inst/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_PLL_40MHz_to_640MHz rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.118ns (69.604%)  route 0.052ns (30.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.222    -0.606 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.026                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.634     0.634                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X2Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Qh_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.118     0.752 r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Qh_reg[3]/Q
                         net (fo=1, routed)           0.052     0.804                         Deser_inst/DDR_IN_SHIFT_inst/Qh[3]
    SLICE_X3Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Q_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.649    -0.030                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.837     0.837                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X3Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Q_reg[3]/C
                         clock pessimism             -0.192     0.645                           
    SLICE_X3Y107         FDRE (Hold_fdre_C_D)         0.032     0.677    SERIN                  Deser_inst/DDR_IN_SHIFT_inst/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.677                           
                         arrival time                           0.804                           
  -------------------------------------------------------------------
                         slack                                  0.127                           

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst1/Qh_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_PLL_40MHz_to_640MHz rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.118ns (69.196%)  route 0.053ns (30.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.222    -0.606 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.026                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.631     0.631                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X2Y113         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Qh_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.118     0.749 r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Qh_reg[4]/Q
                         net (fo=1, routed)           0.053     0.802                         Deser_inst/DDR_IN_SHIFT_inst1/Qh[4]
    SLICE_X3Y113         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.649    -0.030                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.833     0.833                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X3Y113         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[1]/C
                         clock pessimism             -0.191     0.642                           
    SLICE_X3Y113         FDRE (Hold_fdre_C_D)         0.032     0.674    SERIN1                 Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.674                           
                         arrival time                           0.802                           
  -------------------------------------------------------------------
                         slack                                  0.128                           

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst/Ql_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/DDR_IN_SHIFT_inst/Q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_PLL_40MHz_to_640MHz rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.107ns (66.843%)  route 0.053ns (33.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.222    -0.606 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.026                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.634     0.634                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X2Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Ql_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.107     0.741 r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Ql_reg[0]/Q
                         net (fo=1, routed)           0.053     0.794                         Deser_inst/DDR_IN_SHIFT_inst/Ql[0]
    SLICE_X3Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Q_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.649    -0.030                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.837     0.837                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X3Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Q_reg[8]/C
                         clock pessimism             -0.192     0.645                           
    SLICE_X3Y107         FDRE (Hold_fdre_C_D)         0.011     0.656    SERIN                  Deser_inst/DDR_IN_SHIFT_inst/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.656                           
                         arrival time                           0.794                           
  -------------------------------------------------------------------
                         slack                                  0.138                           

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst/s_shift_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/DDR_IN_SHIFT_inst/s_shift_l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_PLL_40MHz_to_640MHz rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.680%)  route 0.101ns (50.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.222    -0.606 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.026                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.634     0.634                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X1Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/s_shift_l_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.100     0.734 r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/s_shift_l_reg[3]/Q
                         net (fo=2, routed)           0.101     0.835                         Deser_inst/DDR_IN_SHIFT_inst/p_0_in__0[4]
    SLICE_X2Y108         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/s_shift_l_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.649    -0.030                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.837     0.837                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X2Y108         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/s_shift_l_reg[4]/C
                         clock pessimism             -0.189     0.648                           
    SLICE_X2Y108         FDRE (Hold_fdre_C_D)         0.042     0.690    SERIN                  Deser_inst/DDR_IN_SHIFT_inst/s_shift_l_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.690                           
                         arrival time                           0.835                           
  -------------------------------------------------------------------
                         slack                                  0.145                           

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst/s_frame_40_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/DDR_IN_SHIFT_inst/s_frame_40_pedge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_PLL_40MHz_to_640MHz rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.157ns (75.238%)  route 0.052ns (24.762%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.222    -0.606 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.026                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.634     0.634                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X3Y108         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/s_frame_40_d_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.091     0.725 f  SERIN                Deser_inst/DDR_IN_SHIFT_inst/s_frame_40_d_reg/Q
                         net (fo=1, routed)           0.052     0.777                         Deser_inst/DDR_IN_SHIFT_inst/s_frame_40_d
    SLICE_X3Y108         LUT2 (Prop_lut2_I1_O)        0.066     0.843 r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/s_frame_40_pedge_i_1/O
                         net (fo=1, routed)           0.000     0.843                         Deser_inst/DDR_IN_SHIFT_inst/s_frame_40_pedge_i_1_n_0
    SLICE_X3Y108         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/s_frame_40_pedge_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.649    -0.030                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.837     0.837                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X3Y108         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/s_frame_40_pedge_reg/C
                         clock pessimism             -0.203     0.634                           
    SLICE_X3Y108         FDRE (Hold_fdre_C_D)         0.060     0.694    SERIN                  Deser_inst/DDR_IN_SHIFT_inst/s_frame_40_pedge_reg
  -------------------------------------------------------------------
                         required time                         -0.694                           
                         arrival time                           0.843                           
  -------------------------------------------------------------------
                         slack                                  0.149                           

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 pipe_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TSini_pedge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_PLL_40MHz_to_640MHz rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.157ns (75.238%)  route 0.052ns (24.762%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.796ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.026    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.597     0.597    s_clk_TLU_pll_320
    SLICE_X9Y118         FDRE                                         r  pipe_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_fdre_C_Q)         0.091     0.688 f  pipe_reg[2]__0/Q
                         net (fo=1, routed)           0.052     0.740    pipe_reg[2]__0_n_0
    SLICE_X9Y118         LUT2 (Prop_lut2_I1_O)        0.066     0.806 r  s_TSini_pedge_i_1/O
                         net (fo=1, routed)           0.000     0.806    s_TSini_pedge0
    SLICE_X9Y118         FDRE                                         r  s_TSini_pedge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.649    -0.030    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.796     0.796    s_clk_TLU_pll_320
    SLICE_X9Y118         FDRE                                         r  s_TSini_pedge_reg/C
                         clock pessimism             -0.199     0.597    
    SLICE_X9Y118         FDRE (Hold_fdre_C_D)         0.060     0.657    s_TSini_pedge_reg
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst/s_shift_h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/DDR_IN_SHIFT_inst/Qh_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_PLL_40MHz_to_640MHz rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.195%)  route 0.102ns (52.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.222    -0.606 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.026                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.634     0.634                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X1Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/s_shift_h_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.091     0.725 r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/s_shift_h_reg[0]/Q
                         net (fo=2, routed)           0.102     0.827                         Deser_inst/DDR_IN_SHIFT_inst/p_0_in[1]
    SLICE_X2Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Qh_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.649    -0.030                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.837     0.837                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X2Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Qh_reg[0]/C
                         clock pessimism             -0.189     0.648                           
    SLICE_X2Y107         FDRE (Hold_fdre_C_D)         0.023     0.671    SERIN                  Deser_inst/DDR_IN_SHIFT_inst/Qh_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.671                           
                         arrival time                           0.827                           
  -------------------------------------------------------------------
                         slack                                  0.156                           

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst1/Qh_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_PLL_40MHz_to_640MHz rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.520%)  route 0.102ns (46.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.222    -0.606 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.026                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.631     0.631                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X2Y113         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Qh_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.118     0.749 r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Qh_reg[2]/Q
                         net (fo=1, routed)           0.102     0.851                         Deser_inst/DDR_IN_SHIFT_inst1/Qh[2]
    SLICE_X3Y114         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.649    -0.030                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.833     0.833                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X3Y114         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[5]/C
                         clock pessimism             -0.189     0.644                           
    SLICE_X3Y114         FDRE (Hold_fdre_C_D)         0.043     0.687    SERIN1                 Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.687                           
                         arrival time                           0.851                           
  -------------------------------------------------------------------
                         slack                                  0.164                           

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst1/s_shift_h_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/DDR_IN_SHIFT_inst1/Qh_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_PLL_40MHz_to_640MHz rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.181%)  route 0.106ns (53.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.222    -0.606 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.026                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.631     0.631                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X3Y113         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/s_shift_h_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.091     0.722 r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/s_shift_h_reg[4]/Q
                         net (fo=1, routed)           0.106     0.828                         Deser_inst/DDR_IN_SHIFT_inst1/s_shift_h_reg_n_0_[4]
    SLICE_X2Y113         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Qh_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.649    -0.030                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.833     0.833                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X2Y113         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Qh_reg[4]/C
                         clock pessimism             -0.191     0.642                           
    SLICE_X2Y113         FDRE (Hold_fdre_C_D)         0.021     0.663    SERIN1                 Deser_inst/DDR_IN_SHIFT_inst1/Qh_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.663                           
                         arrival time                           0.828                           
  -------------------------------------------------------------------
                         slack                                  0.165                           





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_PLL_40MHz_to_640MHz
Waveform(ns):       { 0.000 1.562 }
Period(ns):         3.125
Sources:            { TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         3.125       1.717      BUFGCTRL_X0Y3    TLU_CLK_PLL_inst/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         3.125       2.054      MMCME2_ADV_X0Y2  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     IDDR/C              n/a            1.070         3.125       2.055      ILOGIC_X0Y107    Deser_inst/IDDR_inst/C
Min Period        n/a     IDDR/C              n/a            1.070         3.125       2.055      ILOGIC_X0Y113    Deser_inst/IDDR_inst1/C
Min Period        n/a     FDRE/C              n/a            0.750         3.125       2.375      SLICE_X9Y111     pipe_reg[1]__0/C
Min Period        n/a     FDRE/C              n/a            0.750         3.125       2.375      SLICE_X9Y111     pipe_reg[1]__7/C
Min Period        n/a     FDRE/C              n/a            0.750         3.125       2.375      SLICE_X9Y118     pipe_reg[2]__0/C
Min Period        n/a     FDRE/C              n/a            0.750         3.125       2.375      SLICE_X8Y123     s_tsini_tmp_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         3.125       2.375      SLICE_X3Y107     Deser_inst/DDR_IN_SHIFT_inst/Q_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.750         3.125       2.375      SLICE_X3Y107     Deser_inst/DDR_IN_SHIFT_inst/Q_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       3.125       210.235    MMCME2_ADV_X0Y2  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.563       0.921      SLICE_X8Y123     s_tsini_tmp_reg[7]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.563       0.921      SLICE_X8Y123     s_tsini_tmp_reg[7]_srl8/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.563       1.162      SLICE_X9Y111     pipe_reg[1]__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.563       1.163      SLICE_X9Y111     pipe_reg[1]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.563       1.162      SLICE_X9Y111     pipe_reg[1]__7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.563       1.163      SLICE_X9Y111     pipe_reg[1]__7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.563       1.162      SLICE_X9Y118     pipe_reg[2]__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.563       1.162      SLICE_X9Y118     pipe_reg[2]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.563       1.162      SLICE_X8Y123     s_tsini_tmp_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.563       1.163      SLICE_X8Y123     s_tsini_tmp_reg[8]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X8Y123     s_tsini_tmp_reg[7]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X8Y123     s_tsini_tmp_reg[7]_srl8/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         1.562       1.212      SLICE_X9Y111     pipe_reg[1]__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.562       1.212      SLICE_X9Y111     pipe_reg[1]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         1.562       1.212      SLICE_X9Y111     pipe_reg[1]__7/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.562       1.212      SLICE_X9Y111     pipe_reg[1]__7/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         1.562       1.212      SLICE_X9Y118     pipe_reg[2]__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.563       1.212      SLICE_X9Y118     pipe_reg[2]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         1.562       1.212      SLICE_X9Y111     pipe_reg[2]__7/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.562       1.212      SLICE_X9Y111     pipe_reg[2]__7/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_PLL_40MHz_to_640MHz
  To Clock:  clk_out5_PLL_40MHz_to_640MHz

Setup :            0  Failing Endpoints,  Worst Slack        4.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.087ns  (required time - arrival time)
  Source:                 s_TS_OVFL_p_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_ovfl_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out5_PLL_40MHz_to_640MHz rise@6.250ns - clk_out5_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.223ns (12.266%)  route 1.595ns (87.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 7.436 - 6.250 ) 
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.018    -1.577 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    -0.093    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.363     1.363    s_clk_TLU_pll_parx2p5
    SLICE_X5Y129         FDRE                                         r  s_TS_OVFL_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.223     1.586 r  s_TS_OVFL_p_reg/Q
                         net (fo=46, routed)          1.595     3.181    s_TS_OVFL_p
    SLICE_X12Y106        FDCE                                         r  s_TS_ovfl_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     6.250 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285     7.535    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.735     4.800 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.167    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.250 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186     7.436    s_clk_TLU_pll_parx2p5
    SLICE_X12Y106        FDCE                                         r  s_TS_ovfl_cnt_reg[0]/C
                         clock pessimism              0.086     7.522    
                         clock uncertainty           -0.076     7.446    
    SLICE_X12Y106        FDCE (Setup_fdce_C_CE)      -0.178     7.268    s_TS_ovfl_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.268    
                         arrival time                          -3.181    
  -------------------------------------------------------------------
                         slack                                  4.087    

Slack (MET) :             4.087ns  (required time - arrival time)
  Source:                 s_TS_OVFL_p_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_ovfl_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out5_PLL_40MHz_to_640MHz rise@6.250ns - clk_out5_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.223ns (12.266%)  route 1.595ns (87.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 7.436 - 6.250 ) 
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.018    -1.577 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    -0.093    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.363     1.363    s_clk_TLU_pll_parx2p5
    SLICE_X5Y129         FDRE                                         r  s_TS_OVFL_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.223     1.586 r  s_TS_OVFL_p_reg/Q
                         net (fo=46, routed)          1.595     3.181    s_TS_OVFL_p
    SLICE_X12Y106        FDCE                                         r  s_TS_ovfl_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     6.250 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285     7.535    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.735     4.800 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.167    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.250 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186     7.436    s_clk_TLU_pll_parx2p5
    SLICE_X12Y106        FDCE                                         r  s_TS_ovfl_cnt_reg[1]/C
                         clock pessimism              0.086     7.522    
                         clock uncertainty           -0.076     7.446    
    SLICE_X12Y106        FDCE (Setup_fdce_C_CE)      -0.178     7.268    s_TS_ovfl_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.268    
                         arrival time                          -3.181    
  -------------------------------------------------------------------
                         slack                                  4.087    

Slack (MET) :             4.087ns  (required time - arrival time)
  Source:                 s_TS_OVFL_p_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_ovfl_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out5_PLL_40MHz_to_640MHz rise@6.250ns - clk_out5_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.223ns (12.266%)  route 1.595ns (87.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 7.436 - 6.250 ) 
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.018    -1.577 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    -0.093    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.363     1.363    s_clk_TLU_pll_parx2p5
    SLICE_X5Y129         FDRE                                         r  s_TS_OVFL_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.223     1.586 r  s_TS_OVFL_p_reg/Q
                         net (fo=46, routed)          1.595     3.181    s_TS_OVFL_p
    SLICE_X12Y106        FDCE                                         r  s_TS_ovfl_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     6.250 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285     7.535    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.735     4.800 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.167    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.250 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186     7.436    s_clk_TLU_pll_parx2p5
    SLICE_X12Y106        FDCE                                         r  s_TS_ovfl_cnt_reg[2]/C
                         clock pessimism              0.086     7.522    
                         clock uncertainty           -0.076     7.446    
    SLICE_X12Y106        FDCE (Setup_fdce_C_CE)      -0.178     7.268    s_TS_ovfl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.268    
                         arrival time                          -3.181    
  -------------------------------------------------------------------
                         slack                                  4.087    

Slack (MET) :             4.087ns  (required time - arrival time)
  Source:                 s_TS_OVFL_p_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_ovfl_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out5_PLL_40MHz_to_640MHz rise@6.250ns - clk_out5_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.223ns (12.266%)  route 1.595ns (87.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 7.436 - 6.250 ) 
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.018    -1.577 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    -0.093    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.363     1.363    s_clk_TLU_pll_parx2p5
    SLICE_X5Y129         FDRE                                         r  s_TS_OVFL_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.223     1.586 r  s_TS_OVFL_p_reg/Q
                         net (fo=46, routed)          1.595     3.181    s_TS_OVFL_p
    SLICE_X12Y106        FDCE                                         r  s_TS_ovfl_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     6.250 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285     7.535    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.735     4.800 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.167    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.250 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186     7.436    s_clk_TLU_pll_parx2p5
    SLICE_X12Y106        FDCE                                         r  s_TS_ovfl_cnt_reg[3]/C
                         clock pessimism              0.086     7.522    
                         clock uncertainty           -0.076     7.446    
    SLICE_X12Y106        FDCE (Setup_fdce_C_CE)      -0.178     7.268    s_TS_ovfl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.268    
                         arrival time                          -3.181    
  -------------------------------------------------------------------
                         slack                                  4.087    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 s_TS_OVFL_p_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_ovfl_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out5_PLL_40MHz_to_640MHz rise@6.250ns - clk_out5_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.223ns (12.847%)  route 1.513ns (87.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 7.436 - 6.250 ) 
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.018    -1.577 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    -0.093    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.363     1.363    s_clk_TLU_pll_parx2p5
    SLICE_X5Y129         FDRE                                         r  s_TS_OVFL_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.223     1.586 r  s_TS_OVFL_p_reg/Q
                         net (fo=46, routed)          1.513     3.099    s_TS_OVFL_p
    SLICE_X12Y107        FDCE                                         r  s_TS_ovfl_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     6.250 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285     7.535    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.735     4.800 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.167    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.250 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186     7.436    s_clk_TLU_pll_parx2p5
    SLICE_X12Y107        FDCE                                         r  s_TS_ovfl_cnt_reg[4]/C
                         clock pessimism              0.086     7.522    
                         clock uncertainty           -0.076     7.446    
    SLICE_X12Y107        FDCE (Setup_fdce_C_CE)      -0.178     7.268    s_TS_ovfl_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.268    
                         arrival time                          -3.099    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 s_TS_OVFL_p_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_ovfl_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out5_PLL_40MHz_to_640MHz rise@6.250ns - clk_out5_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.223ns (12.847%)  route 1.513ns (87.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 7.436 - 6.250 ) 
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.018    -1.577 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    -0.093    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.363     1.363    s_clk_TLU_pll_parx2p5
    SLICE_X5Y129         FDRE                                         r  s_TS_OVFL_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.223     1.586 r  s_TS_OVFL_p_reg/Q
                         net (fo=46, routed)          1.513     3.099    s_TS_OVFL_p
    SLICE_X12Y107        FDCE                                         r  s_TS_ovfl_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     6.250 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285     7.535    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.735     4.800 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.167    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.250 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186     7.436    s_clk_TLU_pll_parx2p5
    SLICE_X12Y107        FDCE                                         r  s_TS_ovfl_cnt_reg[5]/C
                         clock pessimism              0.086     7.522    
                         clock uncertainty           -0.076     7.446    
    SLICE_X12Y107        FDCE (Setup_fdce_C_CE)      -0.178     7.268    s_TS_ovfl_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.268    
                         arrival time                          -3.099    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 s_TS_OVFL_p_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_ovfl_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out5_PLL_40MHz_to_640MHz rise@6.250ns - clk_out5_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.223ns (12.847%)  route 1.513ns (87.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 7.436 - 6.250 ) 
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.018    -1.577 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    -0.093    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.363     1.363    s_clk_TLU_pll_parx2p5
    SLICE_X5Y129         FDRE                                         r  s_TS_OVFL_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.223     1.586 r  s_TS_OVFL_p_reg/Q
                         net (fo=46, routed)          1.513     3.099    s_TS_OVFL_p
    SLICE_X12Y107        FDCE                                         r  s_TS_ovfl_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     6.250 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285     7.535    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.735     4.800 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.167    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.250 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186     7.436    s_clk_TLU_pll_parx2p5
    SLICE_X12Y107        FDCE                                         r  s_TS_ovfl_cnt_reg[6]/C
                         clock pessimism              0.086     7.522    
                         clock uncertainty           -0.076     7.446    
    SLICE_X12Y107        FDCE (Setup_fdce_C_CE)      -0.178     7.268    s_TS_ovfl_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.268    
                         arrival time                          -3.099    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 s_TS_OVFL_p_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_ovfl_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out5_PLL_40MHz_to_640MHz rise@6.250ns - clk_out5_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.223ns (12.847%)  route 1.513ns (87.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 7.436 - 6.250 ) 
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.018    -1.577 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    -0.093    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.363     1.363    s_clk_TLU_pll_parx2p5
    SLICE_X5Y129         FDRE                                         r  s_TS_OVFL_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.223     1.586 r  s_TS_OVFL_p_reg/Q
                         net (fo=46, routed)          1.513     3.099    s_TS_OVFL_p
    SLICE_X12Y107        FDCE                                         r  s_TS_ovfl_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     6.250 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285     7.535    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.735     4.800 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.167    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.250 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186     7.436    s_clk_TLU_pll_parx2p5
    SLICE_X12Y107        FDCE                                         r  s_TS_ovfl_cnt_reg[7]/C
                         clock pessimism              0.086     7.522    
                         clock uncertainty           -0.076     7.446    
    SLICE_X12Y107        FDCE (Setup_fdce_C_CE)      -0.178     7.268    s_TS_ovfl_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.268    
                         arrival time                          -3.099    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 s_TS_OVFL_p_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_ovfl_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out5_PLL_40MHz_to_640MHz rise@6.250ns - clk_out5_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.223ns (13.519%)  route 1.426ns (86.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.185ns = ( 7.435 - 6.250 ) 
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.018    -1.577 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    -0.093    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.363     1.363    s_clk_TLU_pll_parx2p5
    SLICE_X5Y129         FDRE                                         r  s_TS_OVFL_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.223     1.586 r  s_TS_OVFL_p_reg/Q
                         net (fo=46, routed)          1.426     3.012    s_TS_OVFL_p
    SLICE_X12Y108        FDCE                                         r  s_TS_ovfl_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     6.250 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285     7.535    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.735     4.800 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.167    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.250 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.185     7.435    s_clk_TLU_pll_parx2p5
    SLICE_X12Y108        FDCE                                         r  s_TS_ovfl_cnt_reg[10]/C
                         clock pessimism              0.086     7.521    
                         clock uncertainty           -0.076     7.445    
    SLICE_X12Y108        FDCE (Setup_fdce_C_CE)      -0.178     7.267    s_TS_ovfl_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          7.267    
                         arrival time                          -3.012    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 s_TS_OVFL_p_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_ovfl_cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out5_PLL_40MHz_to_640MHz rise@6.250ns - clk_out5_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.223ns (13.519%)  route 1.426ns (86.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.185ns = ( 7.435 - 6.250 ) 
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.018    -1.577 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    -0.093    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.363     1.363    s_clk_TLU_pll_parx2p5
    SLICE_X5Y129         FDRE                                         r  s_TS_OVFL_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.223     1.586 r  s_TS_OVFL_p_reg/Q
                         net (fo=46, routed)          1.426     3.012    s_TS_OVFL_p
    SLICE_X12Y108        FDCE                                         r  s_TS_ovfl_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     6.250 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285     7.535    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.735     4.800 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.167    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.250 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.185     7.435    s_clk_TLU_pll_parx2p5
    SLICE_X12Y108        FDCE                                         r  s_TS_ovfl_cnt_reg[11]/C
                         clock pessimism              0.086     7.521    
                         clock uncertainty           -0.076     7.445    
    SLICE_X12Y108        FDCE (Setup_fdce_C_CE)      -0.178     7.267    s_TS_ovfl_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          7.267    
                         arrival time                          -3.012    
  -------------------------------------------------------------------
                         slack                                  4.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 pipe_reg[2]__5/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_OVFL_p_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.157ns (75.238%)  route 0.052ns (24.762%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.026    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.624     0.624    s_clk_TLU_pll_parx2p5
    SLICE_X5Y129         FDRE                                         r  pipe_reg[2]__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.091     0.715 f  pipe_reg[2]__5/Q
                         net (fo=1, routed)           0.052     0.767    pipe_reg[2]__5_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.066     0.833 r  s_TS_OVFL_p_i_1/O
                         net (fo=1, routed)           0.000     0.833    s_TS_OVFL_p0
    SLICE_X5Y129         FDRE                                         r  s_TS_OVFL_p_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.825     0.825    s_clk_TLU_pll_parx2p5
    SLICE_X5Y129         FDRE                                         r  s_TS_OVFL_p_reg/C
                         clock pessimism             -0.201     0.624    
    SLICE_X5Y129         FDRE (Hold_fdre_C_D)         0.060     0.684    s_TS_OVFL_p_reg
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 s_TS_ovfl_cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_ovfl_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.641%)  route 0.115ns (37.359%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.803ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.026    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.602     0.602    s_clk_TLU_pll_parx2p5
    SLICE_X12Y110        FDCE                                         r  s_TS_ovfl_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.118     0.720 r  s_TS_ovfl_cnt_reg[18]/Q
                         net (fo=3, routed)           0.115     0.835    s_TS_ovfl_cnt_reg[18]
    SLICE_X12Y110        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     0.910 r  s_TS_ovfl_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.910    s_TS_ovfl_cnt_reg[16]_i_1_n_5
    SLICE_X12Y110        FDCE                                         r  s_TS_ovfl_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.803     0.803    s_clk_TLU_pll_parx2p5
    SLICE_X12Y110        FDCE                                         r  s_TS_ovfl_cnt_reg[18]/C
                         clock pessimism             -0.201     0.602    
    SLICE_X12Y110        FDCE (Hold_fdce_C_D)         0.092     0.694    s_TS_ovfl_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 s_TS_ovfl_cnt_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_ovfl_cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.641%)  route 0.115ns (37.359%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.800ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.026    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.600     0.600    s_clk_TLU_pll_parx2p5
    SLICE_X12Y113        FDCE                                         r  s_TS_ovfl_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113        FDCE (Prop_fdce_C_Q)         0.118     0.718 r  s_TS_ovfl_cnt_reg[30]/Q
                         net (fo=3, routed)           0.115     0.833    s_TS_ovfl_cnt_reg[30]
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     0.908 r  s_TS_ovfl_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.908    s_TS_ovfl_cnt_reg[28]_i_1_n_5
    SLICE_X12Y113        FDCE                                         r  s_TS_ovfl_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.800     0.800    s_clk_TLU_pll_parx2p5
    SLICE_X12Y113        FDCE                                         r  s_TS_ovfl_cnt_reg[30]/C
                         clock pessimism             -0.200     0.600    
    SLICE_X12Y113        FDCE (Hold_fdce_C_D)         0.092     0.692    s_TS_ovfl_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 s_TS_ovfl_cnt_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_ovfl_cnt_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.641%)  route 0.115ns (37.359%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.800ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.026    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.600     0.600    s_clk_TLU_pll_parx2p5
    SLICE_X12Y114        FDCE                                         r  s_TS_ovfl_cnt_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y114        FDCE (Prop_fdce_C_Q)         0.118     0.718 r  s_TS_ovfl_cnt_reg[34]/Q
                         net (fo=3, routed)           0.115     0.833    s_TS_ovfl_cnt_reg[34]
    SLICE_X12Y114        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     0.908 r  s_TS_ovfl_cnt_reg[32]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.908    s_TS_ovfl_cnt_reg[32]_i_1_n_5
    SLICE_X12Y114        FDCE                                         r  s_TS_ovfl_cnt_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.800     0.800    s_clk_TLU_pll_parx2p5
    SLICE_X12Y114        FDCE                                         r  s_TS_ovfl_cnt_reg[34]/C
                         clock pessimism             -0.200     0.600    
    SLICE_X12Y114        FDCE (Hold_fdce_C_D)         0.092     0.692    s_TS_ovfl_cnt_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 s_TS_ovfl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_ovfl_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.641%)  route 0.115ns (37.359%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.026    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.604     0.604    s_clk_TLU_pll_parx2p5
    SLICE_X12Y106        FDCE                                         r  s_TS_ovfl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDCE (Prop_fdce_C_Q)         0.118     0.722 r  s_TS_ovfl_cnt_reg[2]/Q
                         net (fo=3, routed)           0.115     0.837    s_TS_ovfl_cnt_reg[2]
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     0.912 r  s_TS_ovfl_cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.912    s_TS_ovfl_cnt_reg[0]_i_1_n_5
    SLICE_X12Y106        FDCE                                         r  s_TS_ovfl_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.805     0.805    s_clk_TLU_pll_parx2p5
    SLICE_X12Y106        FDCE                                         r  s_TS_ovfl_cnt_reg[2]/C
                         clock pessimism             -0.201     0.604    
    SLICE_X12Y106        FDCE (Hold_fdce_C_D)         0.092     0.696    s_TS_ovfl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 s_TS_ovfl_cnt_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_ovfl_cnt_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.641%)  route 0.115ns (37.359%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.798ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.026    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.599     0.599    s_clk_TLU_pll_parx2p5
    SLICE_X12Y116        FDCE                                         r  s_TS_ovfl_cnt_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y116        FDCE (Prop_fdce_C_Q)         0.118     0.717 r  s_TS_ovfl_cnt_reg[42]/Q
                         net (fo=3, routed)           0.115     0.832    s_TS_ovfl_cnt_reg[42]
    SLICE_X12Y116        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     0.907 r  s_TS_ovfl_cnt_reg[40]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.907    s_TS_ovfl_cnt_reg[40]_i_1_n_5
    SLICE_X12Y116        FDCE                                         r  s_TS_ovfl_cnt_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.798     0.798    s_clk_TLU_pll_parx2p5
    SLICE_X12Y116        FDCE                                         r  s_TS_ovfl_cnt_reg[42]/C
                         clock pessimism             -0.199     0.599    
    SLICE_X12Y116        FDCE (Hold_fdce_C_D)         0.092     0.691    s_TS_ovfl_cnt_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 s_TS_ovfl_cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_ovfl_cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.641%)  route 0.115ns (37.359%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.026    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.601     0.601    s_clk_TLU_pll_parx2p5
    SLICE_X12Y112        FDCE                                         r  s_TS_ovfl_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y112        FDCE (Prop_fdce_C_Q)         0.118     0.719 r  s_TS_ovfl_cnt_reg[26]/Q
                         net (fo=3, routed)           0.115     0.834    s_TS_ovfl_cnt_reg[26]
    SLICE_X12Y112        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     0.909 r  s_TS_ovfl_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.909    s_TS_ovfl_cnt_reg[24]_i_1_n_5
    SLICE_X12Y112        FDCE                                         r  s_TS_ovfl_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.801     0.801    s_clk_TLU_pll_parx2p5
    SLICE_X12Y112        FDCE                                         r  s_TS_ovfl_cnt_reg[26]/C
                         clock pessimism             -0.200     0.601    
    SLICE_X12Y112        FDCE (Hold_fdce_C_D)         0.092     0.693    s_TS_ovfl_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 s_TS_ovfl_cnt_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_ovfl_cnt_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.641%)  route 0.115ns (37.359%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.026    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.600     0.600    s_clk_TLU_pll_parx2p5
    SLICE_X12Y115        FDCE                                         r  s_TS_ovfl_cnt_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y115        FDCE (Prop_fdce_C_Q)         0.118     0.718 r  s_TS_ovfl_cnt_reg[38]/Q
                         net (fo=3, routed)           0.115     0.833    s_TS_ovfl_cnt_reg[38]
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     0.908 r  s_TS_ovfl_cnt_reg[36]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.908    s_TS_ovfl_cnt_reg[36]_i_1_n_5
    SLICE_X12Y115        FDCE                                         r  s_TS_ovfl_cnt_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.799     0.799    s_clk_TLU_pll_parx2p5
    SLICE_X12Y115        FDCE                                         r  s_TS_ovfl_cnt_reg[38]/C
                         clock pessimism             -0.199     0.600    
    SLICE_X12Y115        FDCE (Hold_fdce_C_D)         0.092     0.692    s_TS_ovfl_cnt_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 s_TS_ovfl_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_ovfl_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.641%)  route 0.115ns (37.359%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.804ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.026    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.603     0.603    s_clk_TLU_pll_parx2p5
    SLICE_X12Y109        FDCE                                         r  s_TS_ovfl_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDCE (Prop_fdce_C_Q)         0.118     0.721 r  s_TS_ovfl_cnt_reg[14]/Q
                         net (fo=3, routed)           0.115     0.836    s_TS_ovfl_cnt_reg[14]
    SLICE_X12Y109        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     0.911 r  s_TS_ovfl_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.911    s_TS_ovfl_cnt_reg[12]_i_1_n_5
    SLICE_X12Y109        FDCE                                         r  s_TS_ovfl_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.804     0.804    s_clk_TLU_pll_parx2p5
    SLICE_X12Y109        FDCE                                         r  s_TS_ovfl_cnt_reg[14]/C
                         clock pessimism             -0.201     0.603    
    SLICE_X12Y109        FDCE (Hold_fdce_C_D)         0.092     0.695    s_TS_ovfl_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 s_TS_ovfl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_ovfl_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.641%)  route 0.115ns (37.359%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.804ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.026    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.603     0.603    s_clk_TLU_pll_parx2p5
    SLICE_X12Y107        FDCE                                         r  s_TS_ovfl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDCE (Prop_fdce_C_Q)         0.118     0.721 r  s_TS_ovfl_cnt_reg[6]/Q
                         net (fo=3, routed)           0.115     0.836    s_TS_ovfl_cnt_reg[6]
    SLICE_X12Y107        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     0.911 r  s_TS_ovfl_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.911    s_TS_ovfl_cnt_reg[4]_i_1_n_5
    SLICE_X12Y107        FDCE                                         r  s_TS_ovfl_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.804     0.804    s_clk_TLU_pll_parx2p5
    SLICE_X12Y107        FDCE                                         r  s_TS_ovfl_cnt_reg[6]/C
                         clock pessimism             -0.201     0.603    
    SLICE_X12Y107        FDCE (Hold_fdce_C_D)         0.092     0.695    s_TS_ovfl_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_PLL_40MHz_to_640MHz
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         6.250       4.842      BUFGCTRL_X0Y6    BUFG_inst_TLU_clk_5/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.071         6.250       5.179      MMCME2_ADV_X0Y2  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDRE/C              n/a            0.750         6.250       5.500      SLICE_X5Y129     pipe_reg[2]__5/C
Min Period        n/a     FDRE/C              n/a            0.700         6.250       5.550      SLICE_X2Y162     pipe_reg[1]__5/C
Min Period        n/a     FDRE/C              n/a            0.700         6.250       5.550      SLICE_X5Y129     s_TS_OVFL_p_reg/C
Min Period        n/a     FDCE/C              n/a            0.700         6.250       5.550      SLICE_X12Y106    s_TS_ovfl_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.700         6.250       5.550      SLICE_X12Y108    s_TS_ovfl_cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            0.700         6.250       5.550      SLICE_X12Y108    s_TS_ovfl_cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.700         6.250       5.550      SLICE_X12Y109    s_TS_ovfl_cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            0.700         6.250       5.550      SLICE_X12Y109    s_TS_ovfl_cnt_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       6.250       207.110    MMCME2_ADV_X0Y2  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDRE/C              n/a            0.400         3.125       2.725      SLICE_X5Y129     pipe_reg[2]__5/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.125       2.725      SLICE_X5Y129     pipe_reg[2]__5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         3.125       2.775      SLICE_X2Y162     pipe_reg[1]__5/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.125       2.775      SLICE_X2Y162     pipe_reg[1]__5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         3.125       2.775      SLICE_X5Y129     s_TS_OVFL_p_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.125       2.775      SLICE_X5Y129     s_TS_OVFL_p_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X12Y106    s_TS_ovfl_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X12Y106    s_TS_ovfl_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X12Y108    s_TS_ovfl_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X12Y108    s_TS_ovfl_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.125       2.775      SLICE_X2Y162     pipe_reg[1]__5/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.125       2.775      SLICE_X2Y162     pipe_reg[1]__5/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.125       2.775      SLICE_X5Y129     pipe_reg[2]__5/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.125       2.775      SLICE_X5Y129     pipe_reg[2]__5/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.125       2.775      SLICE_X5Y129     s_TS_OVFL_p_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.125       2.775      SLICE_X5Y129     s_TS_OVFL_p_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X12Y106    s_TS_ovfl_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X12Y106    s_TS_ovfl_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X12Y108    s_TS_ovfl_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X12Y108    s_TS_ovfl_cnt_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out6_PLL_40MHz_to_640MHz
  To Clock:  clk_out6_PLL_40MHz_to_640MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.217ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out6_PLL_40MHz_to_640MHz
Waveform(ns):       { 1.074 8.887 }
Period(ns):         15.625
Sources:            { TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT5 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408         15.625      14.217     BUFGCTRL_X0Y5    TLU_CLK_PLL_inst/inst/clkout6_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT5  n/a            1.071         15.625      14.554     MMCME2_ADV_X0Y2  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT5
Max Period  n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       15.625      197.735    MMCME2_ADV_X0Y2  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT5



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL_40MHz_to_640MHz
  To Clock:  clkfbout_PLL_40MHz_to_640MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL_40MHz_to_640MHz
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         25.000      23.592     BUFGCTRL_X0Y9    TLU_CLK_PLL_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y2  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y2  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y2  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y2  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  TLU_CLK_PLL_inst/inst/clk_in2
  To Clock:  TLU_CLK_PLL_inst/inst/clk_in2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TLU_CLK_PLL_inst/inst/clk_in2
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { TLU_CLK_PLL_inst/inst/clk_in2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN2  n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y2  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKIN2
Max Period        n/a     MMCME2_ADV/CLKIN2  n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y2  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKIN2
Low Pulse Width   Slow    MMCME2_ADV/CLKIN2  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y2  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKIN2
Low Pulse Width   Fast    MMCME2_ADV/CLKIN2  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y2  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKIN2
High Pulse Width  Slow    MMCME2_ADV/CLKIN2  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y2  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKIN2
High Pulse Width  Fast    MMCME2_ADV/CLKIN2  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y2  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKIN2



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL_40MHz_to_640MHz_1
  To Clock:  clk_out1_PLL_40MHz_to_640MHz_1

Setup :            0  Failing Endpoints,  Worst Slack       10.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.858ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.177ns  (required time - arrival time)
  Source:                 TLU_inst1/s_TLU_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TLU_inst1/TLU_busy_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40MHz_to_640MHz_1 fall@12.500ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.223ns (9.824%)  route 2.047ns (90.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.221ns = ( 13.721 - 12.500 ) 
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -3.018    -1.575 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -0.091    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.245     1.247    TLU_inst1/s_clk_TLU_pll_gbuf
    SLICE_X53Y191        FDRE                                         r  TLU_inst1/s_TLU_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y191        FDRE (Prop_fdre_C_Q)         0.223     1.470 r  TLU_inst1/s_TLU_busy_reg/Q
                         net (fo=5, routed)           2.047     3.517    TLU_inst1/s_TLU_busy
    SLICE_X3Y166         FDRE                                         r  TLU_inst1/TLU_busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    12.500 f  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    13.787    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -2.735    11.052 f  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    12.419    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 f  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.219    13.721    TLU_inst1/s_clk_TLU_pll_gbuf
    SLICE_X3Y166         FDRE                                         r  TLU_inst1/TLU_busy_reg/C  (IS_INVERTED)
                         clock pessimism              0.083    13.804    
                         clock uncertainty           -0.092    13.712    
    SLICE_X3Y166         FDRE (Setup_fdre_C_D)       -0.018    13.694    TLU_inst1/TLU_busy_reg
  -------------------------------------------------------------------
                         required time                         13.694    
                         arrival time                          -3.517    
  -------------------------------------------------------------------
                         slack                                 10.177    

Slack (MET) :             10.381ns  (required time - arrival time)
  Source:                 s_SER_OUT_in_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s_SOUT_PC_sr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@25.000ns - clk_out1_PLL_40MHz_to_640MHz_1 fall@12.500ns)
  Data Path Delay:        1.886ns  (logic 0.228ns (12.091%)  route 1.658ns (87.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 26.109 - 25.000 ) 
    Source Clock Delay      (SCD):    1.311ns = ( 13.811 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    12.500 f  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443    13.943    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -3.018    10.925 f  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    12.409    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    12.502 f  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.309    13.811    s_clk_TLU_pll_gbuf
    SLICE_X11Y161        FDRE                                         r  s_SER_OUT_in_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y161        FDRE (Prop_fdre_C_Q)         0.228    14.039 r  s_SER_OUT_in_reg/Q
                         net (fo=1, routed)           1.658    15.697    s_SOUT_PC_sr[0]
    SLICE_X43Y193        FDRE                                         r  s_SOUT_PC_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    26.287    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -2.735    23.552 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.919    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.107    26.109    s_clk_TLU_pll_gbuf
    SLICE_X43Y193        FDRE                                         r  s_SOUT_PC_sr_reg[0]/C
                         clock pessimism              0.083    26.192    
                         clock uncertainty           -0.092    26.100    
    SLICE_X43Y193        FDRE (Setup_fdre_C_D)       -0.022    26.078    s_SOUT_PC_sr_reg[0]
  -------------------------------------------------------------------
                         required time                         26.078    
                         arrival time                         -15.697    
  -------------------------------------------------------------------
                         slack                                 10.381    

Slack (MET) :             11.725ns  (required time - arrival time)
  Source:                 s_SHIFT_IN_PROGR_in_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s_SHIFT_IN_PROGR_in_p_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@25.000ns - clk_out1_PLL_40MHz_to_640MHz_1 fall@12.500ns)
  Data Path Delay:        0.608ns  (logic 0.228ns (37.531%)  route 0.380ns (62.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.229ns = ( 26.229 - 25.000 ) 
    Source Clock Delay      (SCD):    1.361ns = ( 13.861 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    12.500 f  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443    13.943    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -3.018    10.925 f  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    12.409    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    12.502 f  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.359    13.861    s_clk_TLU_pll_gbuf
    SLICE_X1Y125         FDRE                                         r  s_SHIFT_IN_PROGR_in_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.228    14.089 r  s_SHIFT_IN_PROGR_in_reg/Q
                         net (fo=1, routed)           0.380    14.469    s_SHIFT_IN_PROGR_in
    SLICE_X5Y127         FDRE                                         r  s_SHIFT_IN_PROGR_in_p_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    26.287    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -2.735    23.552 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.919    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.227    26.229    s_clk_TLU_pll_gbuf
    SLICE_X5Y127         FDRE                                         r  s_SHIFT_IN_PROGR_in_p_reg/C
                         clock pessimism              0.076    26.305    
                         clock uncertainty           -0.092    26.213    
    SLICE_X5Y127         FDRE (Setup_fdre_C_D)       -0.019    26.194    s_SHIFT_IN_PROGR_in_p_reg
  -------------------------------------------------------------------
                         required time                         26.194    
                         arrival time                         -14.469    
  -------------------------------------------------------------------
                         slack                                 11.725    

Slack (MET) :             20.232ns  (required time - arrival time)
  Source:                 s_SHIFT_IN_PROGR_in_p_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s_SOUT_PC_sr_reg[107]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@25.000ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.223ns (5.292%)  route 3.991ns (94.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 26.101 - 25.000 ) 
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -3.018    -1.575 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -0.091    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.360     1.362    s_clk_TLU_pll_gbuf
    SLICE_X5Y127         FDRE                                         r  s_SHIFT_IN_PROGR_in_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.223     1.585 r  s_SHIFT_IN_PROGR_in_p_reg/Q
                         net (fo=128, routed)         3.991     5.576    s_SHIFT_IN_PROGR_in_p
    SLICE_X61Y195        FDRE                                         r  s_SOUT_PC_sr_reg[107]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    26.287    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -2.735    23.552 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.919    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.099    26.101    s_clk_TLU_pll_gbuf
    SLICE_X61Y195        FDRE                                         r  s_SOUT_PC_sr_reg[107]/C
                         clock pessimism              0.000    26.101    
                         clock uncertainty           -0.092    26.009    
    SLICE_X61Y195        FDRE (Setup_fdre_C_CE)      -0.201    25.808    s_SOUT_PC_sr_reg[107]
  -------------------------------------------------------------------
                         required time                         25.808    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                 20.232    

Slack (MET) :             20.232ns  (required time - arrival time)
  Source:                 s_SHIFT_IN_PROGR_in_p_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s_SOUT_PC_sr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@25.000ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.223ns (5.292%)  route 3.991ns (94.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 26.101 - 25.000 ) 
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -3.018    -1.575 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -0.091    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.360     1.362    s_clk_TLU_pll_gbuf
    SLICE_X5Y127         FDRE                                         r  s_SHIFT_IN_PROGR_in_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.223     1.585 r  s_SHIFT_IN_PROGR_in_p_reg/Q
                         net (fo=128, routed)         3.991     5.576    s_SHIFT_IN_PROGR_in_p
    SLICE_X61Y195        FDRE                                         r  s_SOUT_PC_sr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    26.287    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -2.735    23.552 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.919    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.099    26.101    s_clk_TLU_pll_gbuf
    SLICE_X61Y195        FDRE                                         r  s_SOUT_PC_sr_reg[11]/C
                         clock pessimism              0.000    26.101    
                         clock uncertainty           -0.092    26.009    
    SLICE_X61Y195        FDRE (Setup_fdre_C_CE)      -0.201    25.808    s_SOUT_PC_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         25.808    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                 20.232    

Slack (MET) :             20.232ns  (required time - arrival time)
  Source:                 s_SHIFT_IN_PROGR_in_p_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s_SOUT_PC_sr_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@25.000ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.223ns (5.292%)  route 3.991ns (94.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 26.101 - 25.000 ) 
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -3.018    -1.575 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -0.091    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.360     1.362    s_clk_TLU_pll_gbuf
    SLICE_X5Y127         FDRE                                         r  s_SHIFT_IN_PROGR_in_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.223     1.585 r  s_SHIFT_IN_PROGR_in_p_reg/Q
                         net (fo=128, routed)         3.991     5.576    s_SHIFT_IN_PROGR_in_p
    SLICE_X61Y195        FDRE                                         r  s_SOUT_PC_sr_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    26.287    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -2.735    23.552 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.919    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.099    26.101    s_clk_TLU_pll_gbuf
    SLICE_X61Y195        FDRE                                         r  s_SOUT_PC_sr_reg[43]/C
                         clock pessimism              0.000    26.101    
                         clock uncertainty           -0.092    26.009    
    SLICE_X61Y195        FDRE (Setup_fdre_C_CE)      -0.201    25.808    s_SOUT_PC_sr_reg[43]
  -------------------------------------------------------------------
                         required time                         25.808    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                 20.232    

Slack (MET) :             20.232ns  (required time - arrival time)
  Source:                 s_SHIFT_IN_PROGR_in_p_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s_SOUT_PC_sr_reg[74]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@25.000ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.223ns (5.292%)  route 3.991ns (94.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 26.101 - 25.000 ) 
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -3.018    -1.575 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -0.091    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.360     1.362    s_clk_TLU_pll_gbuf
    SLICE_X5Y127         FDRE                                         r  s_SHIFT_IN_PROGR_in_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.223     1.585 r  s_SHIFT_IN_PROGR_in_p_reg/Q
                         net (fo=128, routed)         3.991     5.576    s_SHIFT_IN_PROGR_in_p
    SLICE_X61Y195        FDRE                                         r  s_SOUT_PC_sr_reg[74]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    26.287    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -2.735    23.552 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.919    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.099    26.101    s_clk_TLU_pll_gbuf
    SLICE_X61Y195        FDRE                                         r  s_SOUT_PC_sr_reg[74]/C
                         clock pessimism              0.000    26.101    
                         clock uncertainty           -0.092    26.009    
    SLICE_X61Y195        FDRE (Setup_fdre_C_CE)      -0.201    25.808    s_SOUT_PC_sr_reg[74]
  -------------------------------------------------------------------
                         required time                         25.808    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                 20.232    

Slack (MET) :             20.232ns  (required time - arrival time)
  Source:                 s_SHIFT_IN_PROGR_in_p_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s_SOUT_PC_sr_reg[75]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@25.000ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.223ns (5.292%)  route 3.991ns (94.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 26.101 - 25.000 ) 
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -3.018    -1.575 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -0.091    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.360     1.362    s_clk_TLU_pll_gbuf
    SLICE_X5Y127         FDRE                                         r  s_SHIFT_IN_PROGR_in_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.223     1.585 r  s_SHIFT_IN_PROGR_in_p_reg/Q
                         net (fo=128, routed)         3.991     5.576    s_SHIFT_IN_PROGR_in_p
    SLICE_X61Y195        FDRE                                         r  s_SOUT_PC_sr_reg[75]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    26.287    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -2.735    23.552 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.919    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.099    26.101    s_clk_TLU_pll_gbuf
    SLICE_X61Y195        FDRE                                         r  s_SOUT_PC_sr_reg[75]/C
                         clock pessimism              0.000    26.101    
                         clock uncertainty           -0.092    26.009    
    SLICE_X61Y195        FDRE (Setup_fdre_C_CE)      -0.201    25.808    s_SOUT_PC_sr_reg[75]
  -------------------------------------------------------------------
                         required time                         25.808    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                 20.232    

Slack (MET) :             20.244ns  (required time - arrival time)
  Source:                 s_SHIFT_IN_PROGR_in_p_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s_SOUT_PC_sr_reg[106]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@25.000ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.223ns (5.277%)  route 4.003ns (94.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 26.102 - 25.000 ) 
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -3.018    -1.575 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -0.091    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.360     1.362    s_clk_TLU_pll_gbuf
    SLICE_X5Y127         FDRE                                         r  s_SHIFT_IN_PROGR_in_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.223     1.585 r  s_SHIFT_IN_PROGR_in_p_reg/Q
                         net (fo=128, routed)         4.003     5.588    s_SHIFT_IN_PROGR_in_p
    SLICE_X58Y195        FDRE                                         r  s_SOUT_PC_sr_reg[106]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    26.287    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -2.735    23.552 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.919    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.100    26.102    s_clk_TLU_pll_gbuf
    SLICE_X58Y195        FDRE                                         r  s_SOUT_PC_sr_reg[106]/C
                         clock pessimism              0.000    26.102    
                         clock uncertainty           -0.092    26.010    
    SLICE_X58Y195        FDRE (Setup_fdre_C_CE)      -0.178    25.832    s_SOUT_PC_sr_reg[106]
  -------------------------------------------------------------------
                         required time                         25.832    
                         arrival time                          -5.588    
  -------------------------------------------------------------------
                         slack                                 20.244    

Slack (MET) :             20.298ns  (required time - arrival time)
  Source:                 s_SHIFT_IN_PROGR_in_p_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s_SOUT_PC_sr_reg[109]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@25.000ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 0.223ns (5.379%)  route 3.923ns (94.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.099ns = ( 26.099 - 25.000 ) 
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -3.018    -1.575 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -0.091    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.360     1.362    s_clk_TLU_pll_gbuf
    SLICE_X5Y127         FDRE                                         r  s_SHIFT_IN_PROGR_in_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.223     1.585 r  s_SHIFT_IN_PROGR_in_p_reg/Q
                         net (fo=128, routed)         3.923     5.508    s_SHIFT_IN_PROGR_in_p
    SLICE_X64Y195        FDRE                                         r  s_SOUT_PC_sr_reg[109]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    26.287    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -2.735    23.552 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.919    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.097    26.099    s_clk_TLU_pll_gbuf
    SLICE_X64Y195        FDRE                                         r  s_SOUT_PC_sr_reg[109]/C
                         clock pessimism              0.000    26.099    
                         clock uncertainty           -0.092    26.007    
    SLICE_X64Y195        FDRE (Setup_fdre_C_CE)      -0.201    25.806    s_SOUT_PC_sr_reg[109]
  -------------------------------------------------------------------
                         required time                         25.806    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                 20.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 TLU_inst1/pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TLU_inst1/pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.757ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.024    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.549     0.551    TLU_inst1/s_clk_TLU_pll_gbuf
    SLICE_X51Y191        FDRE                                         r  TLU_inst1/pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y191        FDRE (Prop_fdre_C_Q)         0.100     0.651 r  TLU_inst1/pipe_reg[1]/Q
                         net (fo=2, routed)           0.064     0.715    TLU_inst1/p_0_in
    SLICE_X51Y191        FDRE                                         r  TLU_inst1/pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.755     0.757    TLU_inst1/s_clk_TLU_pll_gbuf
    SLICE_X51Y191        FDRE                                         r  TLU_inst1/pipe_reg[2]/C
                         clock pessimism             -0.206     0.551    
    SLICE_X51Y191        FDRE (Hold_fdre_C_D)         0.047     0.598    TLU_inst1/pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.598    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 TLU_inst1/s_TriggerData_sr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TLU_inst1/o_trg_tag_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.100ns (60.247%)  route 0.066ns (39.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.750ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.024    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.542     0.544    TLU_inst1/s_clk_TLU_pll_gbuf
    SLICE_X61Y196        FDRE                                         r  TLU_inst1/s_TriggerData_sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y196        FDRE (Prop_fdre_C_Q)         0.100     0.644 r  TLU_inst1/s_TriggerData_sr_reg[11]/Q
                         net (fo=2, routed)           0.066     0.710    TLU_inst1/p_0_in__0[12]
    SLICE_X60Y196        FDRE                                         r  TLU_inst1/o_trg_tag_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.748     0.750    TLU_inst1/s_clk_TLU_pll_gbuf
    SLICE_X60Y196        FDRE                                         r  TLU_inst1/o_trg_tag_reg[4]/C
                         clock pessimism             -0.195     0.555    
    SLICE_X60Y196        FDRE (Hold_fdre_C_D)         0.033     0.588    TLU_inst1/o_trg_tag_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 s_SOUT_PC_sr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s_SOUT_PC_sr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.592%)  route 0.102ns (50.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.755ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.024    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.549     0.551    s_clk_TLU_pll_gbuf
    SLICE_X53Y194        FDRE                                         r  s_SOUT_PC_sr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y194        FDRE (Prop_fdre_C_Q)         0.100     0.651 r  s_SOUT_PC_sr_reg[8]/Q
                         net (fo=2, routed)           0.102     0.753    s_SOUT_PC_sr[9]
    SLICE_X55Y194        FDRE                                         r  s_SOUT_PC_sr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.753     0.755    s_clk_TLU_pll_gbuf
    SLICE_X55Y194        FDRE                                         r  s_SOUT_PC_sr_reg[9]/C
                         clock pessimism             -0.173     0.582    
    SLICE_X55Y194        FDRE (Hold_fdre_C_D)         0.047     0.629    s_SOUT_PC_sr_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 TLU_inst1/o_trg_tag_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s_trg_tag_TOTcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.161%)  route 0.099ns (49.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.024    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.542     0.544    TLU_inst1/s_clk_TLU_pll_gbuf
    SLICE_X60Y196        FDRE                                         r  TLU_inst1/o_trg_tag_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y196        FDRE (Prop_fdre_C_Q)         0.100     0.644 r  TLU_inst1/o_trg_tag_reg[3]/Q
                         net (fo=1, routed)           0.099     0.743    o_trg_tag[3]
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.749     0.751    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[3]/C
                         clock pessimism             -0.173     0.578    
    SLICE_X59Y196        FDRE (Hold_fdre_C_D)         0.033     0.611    s_trg_tag_TOTcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.611    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 TLU_inst1/o_trg_tag_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s_trg_tag_TOTcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.460%)  route 0.102ns (50.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.024    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.542     0.544    TLU_inst1/s_clk_TLU_pll_gbuf
    SLICE_X60Y196        FDRE                                         r  TLU_inst1/o_trg_tag_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y196        FDRE (Prop_fdre_C_Q)         0.100     0.644 r  TLU_inst1/o_trg_tag_reg[2]/Q
                         net (fo=1, routed)           0.102     0.746    o_trg_tag[2]
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.749     0.751    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[2]/C
                         clock pessimism             -0.173     0.578    
    SLICE_X59Y196        FDRE (Hold_fdre_C_D)         0.032     0.610    s_trg_tag_TOTcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.610    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 s_SOUT_PC_sr_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s_SOUT_PC_sr_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.003%)  route 0.108ns (51.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.024    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.542     0.544    s_clk_TLU_pll_gbuf
    SLICE_X64Y198        FDRE                                         r  s_SOUT_PC_sr_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y198        FDRE (Prop_fdre_C_Q)         0.100     0.644 r  s_SOUT_PC_sr_reg[49]/Q
                         net (fo=2, routed)           0.108     0.752    s_SOUT_PC_sr[50]
    SLICE_X63Y198        FDRE                                         r  s_SOUT_PC_sr_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.749     0.751    s_clk_TLU_pll_gbuf
    SLICE_X63Y198        FDRE                                         r  s_SOUT_PC_sr_reg[50]/C
                         clock pessimism             -0.173     0.578    
    SLICE_X63Y198        FDRE (Hold_fdre_C_D)         0.038     0.616    s_SOUT_PC_sr_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 s_SOUT_PC_sr_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s_SOUT_PC_sr_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.310%)  route 0.111ns (52.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.752ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.024    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.543     0.545    s_clk_TLU_pll_gbuf
    SLICE_X60Y198        FDRE                                         r  s_SOUT_PC_sr_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y198        FDRE (Prop_fdre_C_Q)         0.100     0.645 r  s_SOUT_PC_sr_reg[84]/Q
                         net (fo=2, routed)           0.111     0.756    s_SOUT_PC_sr[85]
    SLICE_X59Y198        FDRE                                         r  s_SOUT_PC_sr_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.750     0.752    s_clk_TLU_pll_gbuf
    SLICE_X59Y198        FDRE                                         r  s_SOUT_PC_sr_reg[85]/C
                         clock pessimism             -0.173     0.579    
    SLICE_X59Y198        FDRE (Hold_fdre_C_D)         0.041     0.620    s_SOUT_PC_sr_reg[85]
  -------------------------------------------------------------------
                         required time                         -0.620    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 s_SOUT_PC_sr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s_SOUT_PC_sr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.419%)  route 0.111ns (52.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.759ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.024    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.550     0.552    s_clk_TLU_pll_gbuf
    SLICE_X49Y195        FDRE                                         r  s_SOUT_PC_sr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y195        FDRE (Prop_fdre_C_Q)         0.100     0.652 r  s_SOUT_PC_sr_reg[30]/Q
                         net (fo=2, routed)           0.111     0.763    s_SOUT_PC_sr[31]
    SLICE_X47Y195        FDRE                                         r  s_SOUT_PC_sr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.757     0.759    s_clk_TLU_pll_gbuf
    SLICE_X47Y195        FDRE                                         r  s_SOUT_PC_sr_reg[31]/C
                         clock pessimism             -0.173     0.586    
    SLICE_X47Y195        FDRE (Hold_fdre_C_D)         0.040     0.626    s_SOUT_PC_sr_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 s_SOUT_PC_sr_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s_SOUT_PC_sr_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.118ns (65.534%)  route 0.062ns (34.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.759ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.024    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.550     0.552    s_clk_TLU_pll_gbuf
    SLICE_X46Y193        FDRE                                         r  s_SOUT_PC_sr_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y193        FDRE (Prop_fdre_C_Q)         0.118     0.670 r  s_SOUT_PC_sr_reg[33]/Q
                         net (fo=2, routed)           0.062     0.732    s_SOUT_PC_sr[34]
    SLICE_X47Y193        FDRE                                         r  s_SOUT_PC_sr_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.757     0.759    s_clk_TLU_pll_gbuf
    SLICE_X47Y193        FDRE                                         r  s_SOUT_PC_sr_reg[34]/C
                         clock pessimism             -0.196     0.563    
    SLICE_X47Y193        FDRE (Hold_fdre_C_D)         0.032     0.595    s_SOUT_PC_sr_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.595    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 s_SOUT_PC_sr_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s_SOUT_PC_sr_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (47.003%)  route 0.113ns (52.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.024    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.542     0.544    s_clk_TLU_pll_gbuf
    SLICE_X64Y198        FDRE                                         r  s_SOUT_PC_sr_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y198        FDRE (Prop_fdre_C_Q)         0.100     0.644 r  s_SOUT_PC_sr_reg[80]/Q
                         net (fo=2, routed)           0.113     0.757    s_SOUT_PC_sr[81]
    SLICE_X63Y198        FDRE                                         r  s_SOUT_PC_sr_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.749     0.751    s_clk_TLU_pll_gbuf
    SLICE_X63Y198        FDRE                                         r  s_SOUT_PC_sr_reg[81]/C
                         clock pessimism             -0.173     0.578    
    SLICE_X63Y198        FDRE (Hold_fdre_C_D)         0.041     0.619    s_SOUT_PC_sr_reg[81]
  -------------------------------------------------------------------
                         required time                         -0.619    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PLL_40MHz_to_640MHz_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         25.000      23.592     BUFGCTRL_X0Y2    BUFG_inst_TLU_clk_1/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y2  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         25.000      24.250     SLICE_X119Y116   pipe_reg[2]__2/C
Min Period        n/a     FDRE/C              n/a            0.750         25.000      24.250     SLICE_X64Y195    s_SOUT_PC_sr_reg[46]/C
Min Period        n/a     FDRE/C              n/a            0.750         25.000      24.250     SLICE_X64Y196    s_SOUT_PC_sr_reg[47]/C
Min Period        n/a     FDRE/C              n/a            0.750         25.000      24.250     SLICE_X47Y193    s_SOUT_PC_sr_reg[67]/C
Min Period        n/a     FDRE/C              n/a            0.750         25.000      24.250     SLICE_X48Y193    s_SOUT_PC_sr_reg[69]/C
Min Period        n/a     FDRE/C              n/a            0.750         25.000      24.250     SLICE_X61Y195    s_SOUT_PC_sr_reg[75]/C
Min Period        n/a     FDRE/C              n/a            0.750         25.000      24.250     SLICE_X64Y195    s_SOUT_PC_sr_reg[77]/C
Min Period        n/a     FDRE/C              n/a            0.750         25.000      24.250     SLICE_X64Y196    s_SOUT_PC_sr_reg[78]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y2  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         12.500      11.858     SLICE_X52Y190    TLU_inst1/s_TLU_busy_riseedge_ppp_reg_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         12.500      11.858     SLICE_X52Y190    TLU_inst1/s_TLU_busy_riseedge_ppp_reg_srl4/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X119Y116   pipe_reg[2]__2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X119Y116   pipe_reg[2]__2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X64Y195    s_SOUT_PC_sr_reg[46]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X64Y195    s_SOUT_PC_sr_reg[46]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X64Y196    s_SOUT_PC_sr_reg[47]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X64Y196    s_SOUT_PC_sr_reg[47]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X47Y193    s_SOUT_PC_sr_reg[67]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X47Y193    s_SOUT_PC_sr_reg[67]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         12.500      11.858     SLICE_X52Y190    TLU_inst1/s_TLU_busy_riseedge_ppp_reg_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         12.500      11.858     SLICE_X52Y190    TLU_inst1/s_TLU_busy_riseedge_ppp_reg_srl4/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X118Y130   pipe_reg[1]__2/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X118Y130   pipe_reg[1]__2/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X119Y116   pipe_reg[2]__2/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X119Y116   pipe_reg[2]__2/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X11Y161    s_SER_OUT_in_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X11Y161    s_SER_OUT_in_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X5Y127     s_SHIFT_IN_PROGR_in_p_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X5Y127     s_SHIFT_IN_PROGR_in_p_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_PLL_40MHz_to_640MHz_1
  To Clock:  clk_out3_PLL_40MHz_to_640MHz_1

Setup :            0  Failing Endpoints,  Worst Slack       11.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.521ns  (required time - arrival time)
  Source:                 Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@15.625ns - clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.733ns (18.408%)  route 3.249ns (81.592%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.185ns = ( 16.810 - 15.625 ) 
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -3.018    -1.575 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.484    -0.091                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.371     1.373                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X6Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.236     1.609 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/Q
                         net (fo=8, routed)           0.904     2.513                         Deser_inst/DATA_FIFO_MPW3_decode1/p_6_in__0[7]
    SLICE_X7Y112         LUT4 (Prop_lut4_I0_O)        0.133     2.646 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0/O
                         net (fo=1, routed)           0.359     3.005                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.132     3.137 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0/O
                         net (fo=1, routed)           0.442     3.578                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0_n_0
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.043     3.621 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0/O
                         net (fo=53, routed)          0.730     4.351                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0_n_0
    SLICE_X6Y115         LUT2 (Prop_lut2_I0_O)        0.051     4.402 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0/O
                         net (fo=23, routed)          0.815     5.217                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I5_O)        0.138     5.355 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[5]_i_1__0/O
                         net (fo=1, routed)           0.000     5.355                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[5]_i_1__0_n_0
    SLICE_X10Y112        FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    15.625 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    16.912                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -2.735    14.177 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.544                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.627 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.183    16.810                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X10Y112        FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[5]/C
                         clock pessimism              0.086    16.896                           
                         clock uncertainty           -0.085    16.811                           
    SLICE_X10Y112        FDRE (Setup_fdre_C_D)        0.065    16.876    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[5]
  -------------------------------------------------------------------
                         required time                         16.876                           
                         arrival time                          -5.355                           
  -------------------------------------------------------------------
                         slack                                 11.521                           

Slack (MET) :             11.527ns  (required time - arrival time)
  Source:                 Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@15.625ns - clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 0.733ns (18.438%)  route 3.243ns (81.562%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.185ns = ( 16.810 - 15.625 ) 
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -3.018    -1.575 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.484    -0.091                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.371     1.373                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X6Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.236     1.609 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/Q
                         net (fo=8, routed)           0.904     2.513                         Deser_inst/DATA_FIFO_MPW3_decode1/p_6_in__0[7]
    SLICE_X7Y112         LUT4 (Prop_lut4_I0_O)        0.133     2.646 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0/O
                         net (fo=1, routed)           0.359     3.005                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.132     3.137 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0/O
                         net (fo=1, routed)           0.442     3.578                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0_n_0
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.043     3.621 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0/O
                         net (fo=53, routed)          0.730     4.351                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0_n_0
    SLICE_X6Y115         LUT2 (Prop_lut2_I0_O)        0.051     4.402 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0/O
                         net (fo=23, routed)          0.809     5.211                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I5_O)        0.138     5.349 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[3]_i_1__0/O
                         net (fo=1, routed)           0.000     5.349                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[3]_i_1__0_n_0
    SLICE_X10Y112        FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    15.625 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    16.912                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -2.735    14.177 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.544                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.627 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.183    16.810                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X10Y112        FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[3]/C
                         clock pessimism              0.086    16.896                           
                         clock uncertainty           -0.085    16.811                           
    SLICE_X10Y112        FDRE (Setup_fdre_C_D)        0.064    16.875    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[3]
  -------------------------------------------------------------------
                         required time                         16.875                           
                         arrival time                          -5.349                           
  -------------------------------------------------------------------
                         slack                                 11.527                           

Slack (MET) :             11.600ns  (required time - arrival time)
  Source:                 Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@15.625ns - clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 0.733ns (18.932%)  route 3.139ns (81.068%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.185ns = ( 16.810 - 15.625 ) 
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -3.018    -1.575 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.484    -0.091                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.371     1.373                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X6Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.236     1.609 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/Q
                         net (fo=8, routed)           0.904     2.513                         Deser_inst/DATA_FIFO_MPW3_decode1/p_6_in__0[7]
    SLICE_X7Y112         LUT4 (Prop_lut4_I0_O)        0.133     2.646 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0/O
                         net (fo=1, routed)           0.359     3.005                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.132     3.137 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0/O
                         net (fo=1, routed)           0.442     3.578                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0_n_0
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.043     3.621 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0/O
                         net (fo=53, routed)          0.730     4.351                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0_n_0
    SLICE_X6Y115         LUT2 (Prop_lut2_I0_O)        0.051     4.402 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0/O
                         net (fo=23, routed)          0.705     5.107                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I4_O)        0.138     5.245 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[4]_i_1__0/O
                         net (fo=1, routed)           0.000     5.245                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[4]_i_1__0_n_0
    SLICE_X9Y112         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    15.625 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    16.912                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -2.735    14.177 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.544                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.627 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.183    16.810                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X9Y112         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[4]/C
                         clock pessimism              0.086    16.896                           
                         clock uncertainty           -0.085    16.811                           
    SLICE_X9Y112         FDRE (Setup_fdre_C_D)        0.034    16.845    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[4]
  -------------------------------------------------------------------
                         required time                         16.845                           
                         arrival time                          -5.245                           
  -------------------------------------------------------------------
                         slack                                 11.600                           

Slack (MET) :             11.607ns  (required time - arrival time)
  Source:                 Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@15.625ns - clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.733ns (18.809%)  route 3.164ns (81.191%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.185ns = ( 16.810 - 15.625 ) 
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -3.018    -1.575 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.484    -0.091                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.371     1.373                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X6Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.236     1.609 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/Q
                         net (fo=8, routed)           0.904     2.513                         Deser_inst/DATA_FIFO_MPW3_decode1/p_6_in__0[7]
    SLICE_X7Y112         LUT4 (Prop_lut4_I0_O)        0.133     2.646 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0/O
                         net (fo=1, routed)           0.359     3.005                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.132     3.137 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0/O
                         net (fo=1, routed)           0.442     3.578                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0_n_0
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.043     3.621 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0/O
                         net (fo=53, routed)          0.730     4.351                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0_n_0
    SLICE_X6Y115         LUT2 (Prop_lut2_I0_O)        0.051     4.402 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0/O
                         net (fo=23, routed)          0.730     5.132                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I5_O)        0.138     5.270 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[7]_i_1__0/O
                         net (fo=1, routed)           0.000     5.270                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[7]_i_1__0_n_0
    SLICE_X10Y112        FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    15.625 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    16.912                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -2.735    14.177 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.544                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.627 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.183    16.810                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X10Y112        FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[7]/C
                         clock pessimism              0.086    16.896                           
                         clock uncertainty           -0.085    16.811                           
    SLICE_X10Y112        FDRE (Setup_fdre_C_D)        0.066    16.877    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[7]
  -------------------------------------------------------------------
                         required time                         16.877                           
                         arrival time                          -5.270                           
  -------------------------------------------------------------------
                         slack                                 11.607                           

Slack (MET) :             11.612ns  (required time - arrival time)
  Source:                 Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@15.625ns - clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.733ns (18.996%)  route 3.126ns (81.004%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.184ns = ( 16.809 - 15.625 ) 
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -3.018    -1.575 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.484    -0.091                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.371     1.373                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X6Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.236     1.609 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/Q
                         net (fo=8, routed)           0.904     2.513                         Deser_inst/DATA_FIFO_MPW3_decode1/p_6_in__0[7]
    SLICE_X7Y112         LUT4 (Prop_lut4_I0_O)        0.133     2.646 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0/O
                         net (fo=1, routed)           0.359     3.005                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.132     3.137 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0/O
                         net (fo=1, routed)           0.442     3.578                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0_n_0
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.043     3.621 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0/O
                         net (fo=53, routed)          0.730     4.351                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0_n_0
    SLICE_X6Y115         LUT2 (Prop_lut2_I0_O)        0.051     4.402 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0/O
                         net (fo=23, routed)          0.692     5.094                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0_n_0
    SLICE_X9Y114         LUT6 (Prop_lut6_I5_O)        0.138     5.232 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[18]_i_1__0/O
                         net (fo=1, routed)           0.000     5.232                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[18]_i_1__0_n_0
    SLICE_X9Y114         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[18]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    15.625 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    16.912                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -2.735    14.177 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.544                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.627 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.182    16.809                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X9Y114         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[18]/C
                         clock pessimism              0.086    16.895                           
                         clock uncertainty           -0.085    16.810                           
    SLICE_X9Y114         FDRE (Setup_fdre_C_D)        0.034    16.844    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[18]
  -------------------------------------------------------------------
                         required time                         16.844                           
                         arrival time                          -5.232                           
  -------------------------------------------------------------------
                         slack                                 11.612                           

Slack (MET) :             11.619ns  (required time - arrival time)
  Source:                 Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@15.625ns - clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.733ns (18.878%)  route 3.150ns (81.122%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.185ns = ( 16.810 - 15.625 ) 
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -3.018    -1.575 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.484    -0.091                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.371     1.373                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X6Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.236     1.609 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/Q
                         net (fo=8, routed)           0.904     2.513                         Deser_inst/DATA_FIFO_MPW3_decode1/p_6_in__0[7]
    SLICE_X7Y112         LUT4 (Prop_lut4_I0_O)        0.133     2.646 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0/O
                         net (fo=1, routed)           0.359     3.005                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.132     3.137 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0/O
                         net (fo=1, routed)           0.442     3.578                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0_n_0
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.043     3.621 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0/O
                         net (fo=53, routed)          0.730     4.351                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0_n_0
    SLICE_X6Y115         LUT2 (Prop_lut2_I0_O)        0.051     4.402 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0/O
                         net (fo=23, routed)          0.716     5.118                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0_n_0
    SLICE_X8Y112         LUT6 (Prop_lut6_I5_O)        0.138     5.256 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.256                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[1]_i_1__0_n_0
    SLICE_X8Y112         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    15.625 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    16.912                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -2.735    14.177 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.544                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.627 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.183    16.810                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X8Y112         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[1]/C
                         clock pessimism              0.086    16.896                           
                         clock uncertainty           -0.085    16.811                           
    SLICE_X8Y112         FDRE (Setup_fdre_C_D)        0.064    16.875    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[1]
  -------------------------------------------------------------------
                         required time                         16.875                           
                         arrival time                          -5.256                           
  -------------------------------------------------------------------
                         slack                                 11.619                           

Slack (MET) :             11.677ns  (required time - arrival time)
  Source:                 Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@15.625ns - clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.733ns (19.322%)  route 3.061ns (80.678%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.184ns = ( 16.809 - 15.625 ) 
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -3.018    -1.575 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.484    -0.091                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.371     1.373                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X6Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.236     1.609 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/Q
                         net (fo=8, routed)           0.904     2.513                         Deser_inst/DATA_FIFO_MPW3_decode1/p_6_in__0[7]
    SLICE_X7Y112         LUT4 (Prop_lut4_I0_O)        0.133     2.646 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0/O
                         net (fo=1, routed)           0.359     3.005                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.132     3.137 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0/O
                         net (fo=1, routed)           0.442     3.578                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0_n_0
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.043     3.621 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0/O
                         net (fo=53, routed)          0.730     4.351                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0_n_0
    SLICE_X6Y115         LUT2 (Prop_lut2_I0_O)        0.051     4.402 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0/O
                         net (fo=23, routed)          0.627     5.029                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0_n_0
    SLICE_X11Y114        LUT6 (Prop_lut6_I5_O)        0.138     5.167 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[15]_i_1__0/O
                         net (fo=1, routed)           0.000     5.167                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[15]_i_1__0_n_0
    SLICE_X11Y114        FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[15]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    15.625 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    16.912                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -2.735    14.177 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.544                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.627 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.182    16.809                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X11Y114        FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[15]/C
                         clock pessimism              0.086    16.895                           
                         clock uncertainty           -0.085    16.810                           
    SLICE_X11Y114        FDRE (Setup_fdre_C_D)        0.033    16.843    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[15]
  -------------------------------------------------------------------
                         required time                         16.843                           
                         arrival time                          -5.167                           
  -------------------------------------------------------------------
                         slack                                 11.677                           

Slack (MET) :             11.678ns  (required time - arrival time)
  Source:                 Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@15.625ns - clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 0.733ns (18.785%)  route 3.169ns (81.215%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 16.863 - 15.625 ) 
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -3.018    -1.575 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.484    -0.091                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.371     1.373                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X6Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.236     1.609 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/Q
                         net (fo=8, routed)           0.904     2.513                         Deser_inst/DATA_FIFO_MPW3_decode1/p_6_in__0[7]
    SLICE_X7Y112         LUT4 (Prop_lut4_I0_O)        0.133     2.646 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0/O
                         net (fo=1, routed)           0.359     3.005                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.132     3.137 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0/O
                         net (fo=1, routed)           0.442     3.578                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0_n_0
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.043     3.621 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0/O
                         net (fo=53, routed)          0.730     4.351                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0_n_0
    SLICE_X6Y115         LUT2 (Prop_lut2_I0_O)        0.051     4.402 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0/O
                         net (fo=23, routed)          0.735     5.137                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I5_O)        0.138     5.275 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[17]_i_1__0/O
                         net (fo=1, routed)           0.000     5.275                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[17]_i_1__0_n_0
    SLICE_X4Y112         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[17]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    15.625 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    16.912                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -2.735    14.177 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.544                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.627 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.236    16.863                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X4Y112         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[17]/C
                         clock pessimism              0.111    16.974                           
                         clock uncertainty           -0.085    16.889                           
    SLICE_X4Y112         FDRE (Setup_fdre_C_D)        0.064    16.953    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[17]
  -------------------------------------------------------------------
                         required time                         16.953                           
                         arrival time                          -5.275                           
  -------------------------------------------------------------------
                         slack                                 11.678                           

Slack (MET) :             11.679ns  (required time - arrival time)
  Source:                 Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@15.625ns - clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.733ns (19.328%)  route 3.059ns (80.672%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.185ns = ( 16.810 - 15.625 ) 
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -3.018    -1.575 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.484    -0.091                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.371     1.373                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X6Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.236     1.609 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/Q
                         net (fo=8, routed)           0.904     2.513                         Deser_inst/DATA_FIFO_MPW3_decode1/p_6_in__0[7]
    SLICE_X7Y112         LUT4 (Prop_lut4_I0_O)        0.133     2.646 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0/O
                         net (fo=1, routed)           0.359     3.005                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.132     3.137 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0/O
                         net (fo=1, routed)           0.442     3.578                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0_n_0
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.043     3.621 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0/O
                         net (fo=53, routed)          0.730     4.351                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0_n_0
    SLICE_X6Y115         LUT2 (Prop_lut2_I0_O)        0.051     4.402 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0/O
                         net (fo=23, routed)          0.626     5.027                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0_n_0
    SLICE_X9Y113         LUT6 (Prop_lut6_I5_O)        0.138     5.165 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[9]_i_1__0/O
                         net (fo=1, routed)           0.000     5.165                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[9]_i_1__0_n_0
    SLICE_X9Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    15.625 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    16.912                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -2.735    14.177 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.544                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.627 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.183    16.810                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X9Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[9]/C
                         clock pessimism              0.086    16.896                           
                         clock uncertainty           -0.085    16.811                           
    SLICE_X9Y113         FDRE (Setup_fdre_C_D)        0.033    16.844    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[9]
  -------------------------------------------------------------------
                         required time                         16.844                           
                         arrival time                          -5.165                           
  -------------------------------------------------------------------
                         slack                                 11.679                           

Slack (MET) :             11.685ns  (required time - arrival time)
  Source:                 Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@15.625ns - clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.733ns (19.353%)  route 3.054ns (80.647%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.185ns = ( 16.810 - 15.625 ) 
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -3.018    -1.575 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.484    -0.091                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.371     1.373                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X6Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.236     1.609 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_pppp_reg[7]/Q
                         net (fo=8, routed)           0.904     2.513                         Deser_inst/DATA_FIFO_MPW3_decode1/p_6_in__0[7]
    SLICE_X7Y112         LUT4 (Prop_lut4_I0_O)        0.133     2.646 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0/O
                         net (fo=1, routed)           0.359     3.005                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_9__0_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.132     3.137 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0/O
                         net (fo=1, routed)           0.442     3.578                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_5__0_n_0
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.043     3.621 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0/O
                         net (fo=53, routed)          0.730     4.351                         Deser_inst/DATA_FIFO_MPW3_decode1/s_sel_SOFEOF_0_p_i_1__0_n_0
    SLICE_X6Y115         LUT2 (Prop_lut2_I0_O)        0.051     4.402 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0/O
                         net (fo=23, routed)          0.621     5.022                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[28]_i_2__0_n_0
    SLICE_X9Y113         LUT6 (Prop_lut6_I4_O)        0.138     5.160 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[12]_i_1__0/O
                         net (fo=1, routed)           0.000     5.160                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[12]_i_1__0_n_0
    SLICE_X9Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[12]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    15.625 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    16.912                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -2.735    14.177 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.544                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.627 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.183    16.810                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X9Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[12]/C
                         clock pessimism              0.086    16.896                           
                         clock uncertainty           -0.085    16.811                           
    SLICE_X9Y113         FDRE (Setup_fdre_C_D)        0.034    16.845    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[12]
  -------------------------------------------------------------------
                         required time                         16.845                           
                         arrival time                          -5.160                           
  -------------------------------------------------------------------
                         slack                                 11.685                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.790ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -0.024    s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.589     0.591    AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X21Y125        FDPE                                         r  AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y125        FDPE (Prop_fdpe_C_Q)         0.100     0.691 r  AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.055     0.746    AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X21Y125        FDPE                                         r  AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.788     0.790    AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X21Y125        FDPE                                         r  AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                         clock pessimism             -0.199     0.591    
    SLICE_X21Y125        FDPE (Hold_fdpe_C_D)         0.047     0.638    AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.800ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -0.024    s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.598     0.600    AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X21Y115        FDPE                                         r  AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y115        FDPE (Prop_fdpe_C_Q)         0.100     0.700 r  AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.055     0.755    AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X21Y115        FDPE                                         r  AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.798     0.800    AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X21Y115        FDPE                                         r  AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                         clock pessimism             -0.200     0.600    
    SLICE_X21Y115        FDPE (Hold_fdpe_C_D)         0.047     0.647    AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.222    -0.604 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -0.024                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.563     0.565                         UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X126Y130       FDPE                                         r  GBE_arp_ping_UDP     UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X126Y130       FDPE (Prop_fdpe_C_Q)         0.100     0.665 r  GBE_arp_ping_UDP     UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.056     0.721                         UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X126Y130       FDPE                                         r  GBE_arp_ping_UDP     UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.028                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.762     0.764                         UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X126Y130       FDPE                                         r  GBE_arp_ping_UDP     UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                         clock pessimism             -0.199     0.565                           
    SLICE_X126Y130       FDPE (Hold_fdpe_C_D)         0.044     0.609    GBE_arp_ping_UDP       UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.609                           
                         arrival time                           0.721                           
  -------------------------------------------------------------------
                         slack                                  0.112                           

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Deser_inst/DATA_FIFO_MPW3_decode/s_TLU_TS_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode/s_mdata_to_fifo_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.222    -0.604 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -0.024                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.632     0.634                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X7Y109         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/s_TLU_TS_reg_reg[41]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.100     0.734 r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/s_TLU_TS_reg_reg[41]/Q
                         net (fo=1, routed)           0.083     0.817                         Deser_inst/DATA_FIFO_MPW3_decode/s_TLU_TS_reg[41]
    SLICE_X6Y109         LUT5 (Prop_lut5_I2_O)        0.028     0.845 r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/s_mdata_to_fifo[18]_i_1/O
                         net (fo=1, routed)           0.000     0.845                         Deser_inst/DATA_FIFO_MPW3_decode/s_mdata_to_fifo[18]_i_1_n_0
    SLICE_X6Y109         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/s_mdata_to_fifo_reg[18]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.028                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.835     0.837                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X6Y109         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/s_mdata_to_fifo_reg[18]/C
                         clock pessimism             -0.192     0.645                           
    SLICE_X6Y109         FDRE (Hold_fdre_C_D)         0.087     0.732    DECODE                 Deser_inst/DATA_FIFO_MPW3_decode/s_mdata_to_fifo_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.732                           
                         arrival time                           0.845                           
  -------------------------------------------------------------------
                         slack                                  0.113                           

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Deser_inst/DATA_FIFO_MPW3_decode/s_TLU_TS_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode/s_mdata_to_fifo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.222    -0.604 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -0.024                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.603     0.605                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X11Y109        FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/s_TLU_TS_reg_reg[28]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X11Y109        FDRE (Prop_fdre_C_Q)         0.100     0.705 r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/s_TLU_TS_reg_reg[28]/Q
                         net (fo=1, routed)           0.083     0.788                         Deser_inst/DATA_FIFO_MPW3_decode/s_TLU_TS_reg[28]
    SLICE_X10Y109        LUT5 (Prop_lut5_I2_O)        0.028     0.816 r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/s_mdata_to_fifo[5]_i_1/O
                         net (fo=1, routed)           0.000     0.816                         Deser_inst/DATA_FIFO_MPW3_decode/s_mdata_to_fifo[5]_i_1_n_0
    SLICE_X10Y109        FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/s_mdata_to_fifo_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.028                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.804     0.806                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X10Y109        FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/s_mdata_to_fifo_reg[5]/C
                         clock pessimism             -0.190     0.616                           
    SLICE_X10Y109        FDRE (Hold_fdre_C_D)         0.087     0.703    DECODE                 Deser_inst/DATA_FIFO_MPW3_decode/s_mdata_to_fifo_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.703                           
                         arrival time                           0.816                           
  -------------------------------------------------------------------
                         slack                                  0.113                           

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.222    -0.604 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -0.024                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.563     0.565                         UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X126Y130       FDPE                                         r  GBE_arp_ping_UDP     UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X126Y130       FDPE (Prop_fdpe_C_Q)         0.100     0.665 r  GBE_arp_ping_UDP     UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.060     0.725                         UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X126Y130       FDPE                                         r  GBE_arp_ping_UDP     UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.028                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.762     0.764                         UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X126Y130       FDPE                                         r  GBE_arp_ping_UDP     UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                         clock pessimism             -0.199     0.565                           
    SLICE_X126Y130       FDPE (Hold_fdpe_C_D)         0.047     0.612    GBE_arp_ping_UDP       UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.612                           
                         arrival time                           0.725                           
  -------------------------------------------------------------------
                         slack                                  0.113                           

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Deser_inst/DATA_FIFO_MPW3_decode/s_decode_out_p_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode/s_decode_out_pp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.222    -0.604 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -0.024                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.632     0.634                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X5Y107         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/s_decode_out_p_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.100     0.734 r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/s_decode_out_p_reg[1]/Q
                         net (fo=4, routed)           0.062     0.796                         Deser_inst/DATA_FIFO_MPW3_decode/s_decode_out_p_reg_n_0_[1]
    SLICE_X5Y107         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/s_decode_out_pp_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.028                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.835     0.837                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X5Y107         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/s_decode_out_pp_reg[1]/C
                         clock pessimism             -0.203     0.634                           
    SLICE_X5Y107         FDRE (Hold_fdre_C_D)         0.047     0.681    DECODE                 Deser_inst/DATA_FIFO_MPW3_decode/s_decode_out_pp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.681                           
                         arrival time                           0.796                           
  -------------------------------------------------------------------
                         slack                                  0.115                           

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 pipe_reg[1]__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            pipe_reg[2]__3/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -0.024    s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.561     0.563    s_clk_TLU_pll_par
    SLICE_X123Y131       FDRE                                         r  pipe_reg[1]__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y131       FDRE (Prop_fdre_C_Q)         0.100     0.663 r  pipe_reg[1]__3/Q
                         net (fo=2, routed)           0.064     0.727    p_1_in23_in
    SLICE_X123Y131       FDRE                                         r  pipe_reg[2]__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.760     0.762    s_clk_TLU_pll_par
    SLICE_X123Y131       FDRE                                         r  pipe_reg[2]__3/C
                         clock pessimism             -0.199     0.563    
    SLICE_X123Y131       FDRE (Hold_fdre_C_D)         0.047     0.610    pipe_reg[2]__3
  -------------------------------------------------------------------
                         required time                         -0.610    
                         arrival time                           0.727    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Deser_inst/CW_8b10b_dec_inst1/dataout_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_p_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.118ns (70.017%)  route 0.051ns (29.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.222    -0.604 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -0.024                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.629     0.631                         Deser_inst/CW_8b10b_dec_inst1/clk
    SLICE_X4Y114         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X4Y114         FDCE (Prop_fdce_C_Q)         0.118     0.749 r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[6]/Q
                         net (fo=1, routed)           0.051     0.800                         Deser_inst/DATA_FIFO_MPW3_decode1/D[6]
    SLICE_X5Y114         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_p_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.028                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.831     0.833                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X5Y114         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_p_reg[6]/C
                         clock pessimism             -0.191     0.642                           
    SLICE_X5Y114         FDRE (Hold_fdre_C_D)         0.033     0.675    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/s_decode_out_p_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.675                           
                         arrival time                           0.800                           
  -------------------------------------------------------------------
                         slack                                  0.125                           

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Deser_inst/DATA_FIFO_MPW3_decode/s_decode_out_p_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode/s_decode_out_pp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.100ns (58.859%)  route 0.070ns (41.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.222    -0.604 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -0.024                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.632     0.634                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X5Y107         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/s_decode_out_p_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.100     0.734 r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/s_decode_out_p_reg[2]/Q
                         net (fo=4, routed)           0.070     0.804                         Deser_inst/DATA_FIFO_MPW3_decode/s_decode_out_p_reg_n_0_[2]
    SLICE_X5Y107         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/s_decode_out_pp_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.028                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.835     0.837                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X5Y107         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/s_decode_out_pp_reg[2]/C
                         clock pessimism             -0.203     0.634                           
    SLICE_X5Y107         FDRE (Hold_fdre_C_D)         0.044     0.678    DECODE                 Deser_inst/DATA_FIFO_MPW3_decode/s_decode_out_pp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.678                           
                         arrival time                           0.804                           
  -------------------------------------------------------------------
                         slack                                  0.126                           





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_PLL_40MHz_to_640MHz_1
Waveform(ns):       { 0.000 7.812 }
Period(ns):         15.625
Sources:            { TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/WRCLK      n/a            1.839         15.625      13.786     RAMB18_X0Y58     AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            1.839         15.625      13.786     RAMB18_X1Y44     AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            1.839         15.625      13.786     RAMB36_X0Y22     Deser_inst/DATA_FIFO_MPW3_decode/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            1.839         15.625      13.786     RAMB36_X0Y21     Deser_inst/DATA_FIFO_MPW3_decode/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            1.839         15.625      13.786     RAMB36_X0Y23     Deser_inst/DATA_FIFO_MPW3_decode1/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            1.839         15.625      13.786     RAMB36_X0Y24     Deser_inst/DATA_FIFO_MPW3_decode1/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            1.839         15.625      13.786     RAMB36_X4Y26     UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            1.839         15.625      13.786     RAMB36_X5Y26     UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            1.839         15.625      13.786     RAMB36_X4Y25     UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            1.839         15.625      13.786     RAMB36_X5Y24     UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       15.625      197.735    MMCME2_ADV_X0Y2  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         7.812       7.170      SLICE_X26Y119    AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         7.812       7.170      SLICE_X26Y119    AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         7.812       7.170      SLICE_X22Y113    AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         7.812       7.170      SLICE_X22Y113    AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         7.812       7.170      SLICE_X136Y130   UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         7.813       7.171      SLICE_X136Y130   UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         7.812       7.170      SLICE_X136Y130   UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         7.813       7.171      SLICE_X136Y130   UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         7.812       7.412      SLICE_X123Y131   pipe_reg[2]__3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         7.812       7.412      SLICE_X123Y131   pipe_reg[2]__3/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         7.812       7.170      SLICE_X26Y119    AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         7.812       7.170      SLICE_X26Y119    AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         7.813       7.171      SLICE_X22Y113    AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         7.812       7.170      SLICE_X22Y113    AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         7.812       7.170      SLICE_X136Y130   UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         7.812       7.170      SLICE_X136Y130   UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         7.812       7.170      SLICE_X136Y130   UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         7.812       7.170      SLICE_X136Y130   UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         7.812       7.462      SLICE_X123Y131   pipe_reg[1]__3/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         7.812       7.462      SLICE_X123Y131   pipe_reg[1]__3/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_PLL_40MHz_to_640MHz_1
  To Clock:  clk_out4_PLL_40MHz_to_640MHz_1

Setup :            0  Failing Endpoints,  Worst Slack        0.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.920ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 Deser_inst/IDDR_inst/C
                            (falling edge-triggered cell IDDR clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/DDR_IN_SHIFT_inst/s_shift_h_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.562ns  (clk_out4_PLL_40MHz_to_640MHz_1 rise@3.125ns - clk_out4_PLL_40MHz_to_640MHz_1 fall@1.562ns)
  Data Path Delay:        0.752ns  (logic 0.392ns (52.099%)  route 0.360ns (47.901%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 4.368 - 3.125 ) 
    Source Clock Delay      (SCD):    1.495ns = ( 3.057 - 1.562 ) 
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 fall edge)
                                                      1.562     1.562 f                       
    BUFGCTRL_X0Y23       BUFG                         0.000     1.562 f                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     3.005                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -3.018    -0.013 f                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484     1.471                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.564 f                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.493     3.057                         Deser_inst/s_clk_TLU_pll_parx5
    ILOGIC_X0Y107        IDDR                                         f                       Deser_inst/IDDR_inst/C
  -------------------------------------------------------------------    ----------------------------------------
    ILOGIC_X0Y107        IDDR (Prop_iddr_C_Q2)        0.392     3.449 r                       Deser_inst/IDDR_inst/Q2
                         net (fo=1, routed)           0.360     3.810                         Deser_inst/DDR_IN_SHIFT_inst/sin_h
    SLICE_X1Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/s_shift_h_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      3.125     3.125 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     3.125 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287     4.412                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -2.735     1.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.367     3.044                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.127 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.241     4.368                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X1Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/s_shift_h_reg[0]/C
                         clock pessimism              0.086     4.454                           
                         clock uncertainty           -0.070     4.384                           
    SLICE_X1Y107         FDRE (Setup_fdre_C_D)       -0.062     4.322    SERIN                  Deser_inst/DDR_IN_SHIFT_inst/s_shift_h_reg[0]
  -------------------------------------------------------------------
                         required time                          4.322                           
                         arrival time                          -3.810                           
  -------------------------------------------------------------------
                         slack                                  0.512                           

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 Deser_inst/IDDR_inst1/C
                            (falling edge-triggered cell IDDR clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/DDR_IN_SHIFT_inst1/s_shift_h_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.562ns  (clk_out4_PLL_40MHz_to_640MHz_1 rise@3.125ns - clk_out4_PLL_40MHz_to_640MHz_1 fall@1.562ns)
  Data Path Delay:        0.748ns  (logic 0.392ns (52.396%)  route 0.356ns (47.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.240ns = ( 4.365 - 3.125 ) 
    Source Clock Delay      (SCD):    1.492ns = ( 3.054 - 1.562 ) 
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 fall edge)
                                                      1.562     1.562 f                       
    BUFGCTRL_X0Y23       BUFG                         0.000     1.562 f                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     3.005                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -3.018    -0.013 f                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484     1.471                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.564 f                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.490     3.054                         Deser_inst/s_clk_TLU_pll_parx5
    ILOGIC_X0Y113        IDDR                                         f                       Deser_inst/IDDR_inst1/C
  -------------------------------------------------------------------    ----------------------------------------
    ILOGIC_X0Y113        IDDR (Prop_iddr_C_Q2)        0.392     3.446 r                       Deser_inst/IDDR_inst1/Q2
                         net (fo=1, routed)           0.356     3.803                         Deser_inst/DDR_IN_SHIFT_inst1/sin_h
    SLICE_X0Y113         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/s_shift_h_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      3.125     3.125 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     3.125 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287     4.412                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -2.735     1.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.367     3.044                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.127 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.238     4.365                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X0Y113         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/s_shift_h_reg[0]/C
                         clock pessimism              0.086     4.451                           
                         clock uncertainty           -0.070     4.381                           
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)       -0.020     4.361    SERIN1                 Deser_inst/DDR_IN_SHIFT_inst1/s_shift_h_reg[0]
  -------------------------------------------------------------------
                         required time                          4.361                           
                         arrival time                          -3.803                           
  -------------------------------------------------------------------
                         slack                                  0.558                           

Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            tluCounterVector_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out4_PLL_40MHz_to_640MHz_1 rise@3.125ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.302ns (22.473%)  route 1.042ns (77.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 4.313 - 3.125 ) 
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -3.018    -1.575 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    -0.091    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.309     1.311    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.259     1.570 r  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.336     1.906    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.043     1.949 r  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.706     2.655    TS_ovfl_cnt0
    SLICE_X13Y106        FDRE                                         r  tluCounterVector_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     3.125 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287     4.412    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -2.735     1.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.367     3.044    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.127 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.186     4.313    s_clk_TLU_pll_320
    SLICE_X13Y106        FDRE                                         r  tluCounterVector_reg[0]/C
                         clock pessimism              0.086     4.399    
                         clock uncertainty           -0.070     4.329    
    SLICE_X13Y106        FDRE (Setup_fdre_C_R)       -0.304     4.025    tluCounterVector_reg[0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -2.655    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            tluCounterVector_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out4_PLL_40MHz_to_640MHz_1 rise@3.125ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.302ns (22.473%)  route 1.042ns (77.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 4.313 - 3.125 ) 
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -3.018    -1.575 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    -0.091    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.309     1.311    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.259     1.570 r  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.336     1.906    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.043     1.949 r  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.706     2.655    TS_ovfl_cnt0
    SLICE_X13Y106        FDRE                                         r  tluCounterVector_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     3.125 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287     4.412    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -2.735     1.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.367     3.044    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.127 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.186     4.313    s_clk_TLU_pll_320
    SLICE_X13Y106        FDRE                                         r  tluCounterVector_reg[1]/C
                         clock pessimism              0.086     4.399    
                         clock uncertainty           -0.070     4.329    
    SLICE_X13Y106        FDRE (Setup_fdre_C_R)       -0.304     4.025    tluCounterVector_reg[1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -2.655    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            tluCounterVector_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out4_PLL_40MHz_to_640MHz_1 rise@3.125ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.302ns (22.473%)  route 1.042ns (77.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 4.313 - 3.125 ) 
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -3.018    -1.575 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    -0.091    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.309     1.311    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.259     1.570 r  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.336     1.906    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.043     1.949 r  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.706     2.655    TS_ovfl_cnt0
    SLICE_X13Y106        FDRE                                         r  tluCounterVector_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     3.125 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287     4.412    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -2.735     1.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.367     3.044    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.127 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.186     4.313    s_clk_TLU_pll_320
    SLICE_X13Y106        FDRE                                         r  tluCounterVector_reg[2]/C
                         clock pessimism              0.086     4.399    
                         clock uncertainty           -0.070     4.329    
    SLICE_X13Y106        FDRE (Setup_fdre_C_R)       -0.304     4.025    tluCounterVector_reg[2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -2.655    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            tluCounterVector_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out4_PLL_40MHz_to_640MHz_1 rise@3.125ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.302ns (22.473%)  route 1.042ns (77.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 4.313 - 3.125 ) 
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -3.018    -1.575 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    -0.091    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.309     1.311    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.259     1.570 r  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.336     1.906    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.043     1.949 r  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.706     2.655    TS_ovfl_cnt0
    SLICE_X13Y106        FDRE                                         r  tluCounterVector_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     3.125 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287     4.412    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -2.735     1.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.367     3.044    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.127 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.186     4.313    s_clk_TLU_pll_320
    SLICE_X13Y106        FDRE                                         r  tluCounterVector_reg[3]/C
                         clock pessimism              0.086     4.399    
                         clock uncertainty           -0.070     4.329    
    SLICE_X13Y106        FDRE (Setup_fdre_C_R)       -0.304     4.025    tluCounterVector_reg[3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -2.655    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            tluCounterVector_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out4_PLL_40MHz_to_640MHz_1 rise@3.125ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.302ns (22.585%)  route 1.035ns (77.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 4.313 - 3.125 ) 
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -3.018    -1.575 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    -0.091    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.309     1.311    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.259     1.570 r  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.336     1.906    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.043     1.949 r  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.699     2.648    TS_ovfl_cnt0
    SLICE_X13Y107        FDRE                                         r  tluCounterVector_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     3.125 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287     4.412    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -2.735     1.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.367     3.044    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.127 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.186     4.313    s_clk_TLU_pll_320
    SLICE_X13Y107        FDRE                                         r  tluCounterVector_reg[4]/C
                         clock pessimism              0.086     4.399    
                         clock uncertainty           -0.070     4.329    
    SLICE_X13Y107        FDRE (Setup_fdre_C_R)       -0.304     4.025    tluCounterVector_reg[4]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -2.648    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            tluCounterVector_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out4_PLL_40MHz_to_640MHz_1 rise@3.125ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.302ns (22.585%)  route 1.035ns (77.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 4.313 - 3.125 ) 
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -3.018    -1.575 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    -0.091    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.309     1.311    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.259     1.570 r  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.336     1.906    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.043     1.949 r  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.699     2.648    TS_ovfl_cnt0
    SLICE_X13Y107        FDRE                                         r  tluCounterVector_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     3.125 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287     4.412    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -2.735     1.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.367     3.044    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.127 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.186     4.313    s_clk_TLU_pll_320
    SLICE_X13Y107        FDRE                                         r  tluCounterVector_reg[5]/C
                         clock pessimism              0.086     4.399    
                         clock uncertainty           -0.070     4.329    
    SLICE_X13Y107        FDRE (Setup_fdre_C_R)       -0.304     4.025    tluCounterVector_reg[5]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -2.648    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            tluCounterVector_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out4_PLL_40MHz_to_640MHz_1 rise@3.125ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.302ns (22.585%)  route 1.035ns (77.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 4.313 - 3.125 ) 
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -3.018    -1.575 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    -0.091    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.309     1.311    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.259     1.570 r  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.336     1.906    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.043     1.949 r  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.699     2.648    TS_ovfl_cnt0
    SLICE_X13Y107        FDRE                                         r  tluCounterVector_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     3.125 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287     4.412    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -2.735     1.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.367     3.044    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.127 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.186     4.313    s_clk_TLU_pll_320
    SLICE_X13Y107        FDRE                                         r  tluCounterVector_reg[6]/C
                         clock pessimism              0.086     4.399    
                         clock uncertainty           -0.070     4.329    
    SLICE_X13Y107        FDRE (Setup_fdre_C_R)       -0.304     4.025    tluCounterVector_reg[6]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -2.648    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            tluCounterVector_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out4_PLL_40MHz_to_640MHz_1 rise@3.125ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.302ns (22.585%)  route 1.035ns (77.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 4.313 - 3.125 ) 
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -3.018    -1.575 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    -0.091    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.309     1.311    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.259     1.570 r  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.336     1.906    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.043     1.949 r  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.699     2.648    TS_ovfl_cnt0
    SLICE_X13Y107        FDRE                                         r  tluCounterVector_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     3.125 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287     4.412    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -2.735     1.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.367     3.044    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.127 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.186     4.313    s_clk_TLU_pll_320
    SLICE_X13Y107        FDRE                                         r  tluCounterVector_reg[7]/C
                         clock pessimism              0.086     4.399    
                         clock uncertainty           -0.070     4.329    
    SLICE_X13Y107        FDRE (Setup_fdre_C_R)       -0.304     4.025    tluCounterVector_reg[7]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -2.648    
  -------------------------------------------------------------------
                         slack                                  1.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst1/s_shift_h_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/DDR_IN_SHIFT_inst1/Qh_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.100ns (61.370%)  route 0.063ns (38.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.222    -0.604 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.024                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.631     0.633                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X3Y113         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/s_shift_h_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.100     0.733 r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/s_shift_h_reg[2]/Q
                         net (fo=2, routed)           0.063     0.796                         Deser_inst/DDR_IN_SHIFT_inst1/p_0_in[3]
    SLICE_X2Y113         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Qh_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.649    -0.028                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.833     0.835                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X2Y113         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Qh_reg[2]/C
                         clock pessimism             -0.191     0.644                           
    SLICE_X2Y113         FDRE (Hold_fdre_C_D)         0.059     0.703    SERIN1                 Deser_inst/DDR_IN_SHIFT_inst1/Qh_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.703                           
                         arrival time                           0.796                           
  -------------------------------------------------------------------
                         slack                                  0.093                           

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst/Qh_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/DDR_IN_SHIFT_inst/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.118ns (69.604%)  route 0.052ns (30.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.222    -0.604 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.024                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.634     0.636                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X2Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Qh_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.118     0.754 r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Qh_reg[3]/Q
                         net (fo=1, routed)           0.052     0.806                         Deser_inst/DDR_IN_SHIFT_inst/Qh[3]
    SLICE_X3Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Q_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.649    -0.028                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.837     0.839                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X3Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Q_reg[3]/C
                         clock pessimism             -0.192     0.647                           
    SLICE_X3Y107         FDRE (Hold_fdre_C_D)         0.032     0.679    SERIN                  Deser_inst/DDR_IN_SHIFT_inst/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.679                           
                         arrival time                           0.806                           
  -------------------------------------------------------------------
                         slack                                  0.127                           

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst1/Qh_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.118ns (69.196%)  route 0.053ns (30.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.222    -0.604 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.024                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.631     0.633                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X2Y113         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Qh_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.118     0.751 r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Qh_reg[4]/Q
                         net (fo=1, routed)           0.053     0.804                         Deser_inst/DDR_IN_SHIFT_inst1/Qh[4]
    SLICE_X3Y113         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.649    -0.028                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.833     0.835                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X3Y113         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[1]/C
                         clock pessimism             -0.191     0.644                           
    SLICE_X3Y113         FDRE (Hold_fdre_C_D)         0.032     0.676    SERIN1                 Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.676                           
                         arrival time                           0.804                           
  -------------------------------------------------------------------
                         slack                                  0.128                           

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst/Ql_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/DDR_IN_SHIFT_inst/Q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.107ns (66.843%)  route 0.053ns (33.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.222    -0.604 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.024                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.634     0.636                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X2Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Ql_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.107     0.743 r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Ql_reg[0]/Q
                         net (fo=1, routed)           0.053     0.796                         Deser_inst/DDR_IN_SHIFT_inst/Ql[0]
    SLICE_X3Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Q_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.649    -0.028                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.837     0.839                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X3Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Q_reg[8]/C
                         clock pessimism             -0.192     0.647                           
    SLICE_X3Y107         FDRE (Hold_fdre_C_D)         0.011     0.658    SERIN                  Deser_inst/DDR_IN_SHIFT_inst/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.658                           
                         arrival time                           0.796                           
  -------------------------------------------------------------------
                         slack                                  0.138                           

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst/s_shift_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/DDR_IN_SHIFT_inst/s_shift_l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.680%)  route 0.101ns (50.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.222    -0.604 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.024                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.634     0.636                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X1Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/s_shift_l_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.100     0.736 r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/s_shift_l_reg[3]/Q
                         net (fo=2, routed)           0.101     0.837                         Deser_inst/DDR_IN_SHIFT_inst/p_0_in__0[4]
    SLICE_X2Y108         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/s_shift_l_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.649    -0.028                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.837     0.839                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X2Y108         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/s_shift_l_reg[4]/C
                         clock pessimism             -0.189     0.650                           
    SLICE_X2Y108         FDRE (Hold_fdre_C_D)         0.042     0.692    SERIN                  Deser_inst/DDR_IN_SHIFT_inst/s_shift_l_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.692                           
                         arrival time                           0.837                           
  -------------------------------------------------------------------
                         slack                                  0.145                           

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst/s_frame_40_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/DDR_IN_SHIFT_inst/s_frame_40_pedge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.157ns (75.238%)  route 0.052ns (24.762%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.222    -0.604 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.024                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.634     0.636                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X3Y108         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/s_frame_40_d_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.091     0.727 f  SERIN                Deser_inst/DDR_IN_SHIFT_inst/s_frame_40_d_reg/Q
                         net (fo=1, routed)           0.052     0.779                         Deser_inst/DDR_IN_SHIFT_inst/s_frame_40_d
    SLICE_X3Y108         LUT2 (Prop_lut2_I1_O)        0.066     0.845 r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/s_frame_40_pedge_i_1/O
                         net (fo=1, routed)           0.000     0.845                         Deser_inst/DDR_IN_SHIFT_inst/s_frame_40_pedge_i_1_n_0
    SLICE_X3Y108         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/s_frame_40_pedge_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.649    -0.028                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.837     0.839                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X3Y108         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/s_frame_40_pedge_reg/C
                         clock pessimism             -0.203     0.636                           
    SLICE_X3Y108         FDRE (Hold_fdre_C_D)         0.060     0.696    SERIN                  Deser_inst/DDR_IN_SHIFT_inst/s_frame_40_pedge_reg
  -------------------------------------------------------------------
                         required time                         -0.696                           
                         arrival time                           0.845                           
  -------------------------------------------------------------------
                         slack                                  0.149                           

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 pipe_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TSini_pedge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.157ns (75.238%)  route 0.052ns (24.762%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.798ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.024    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.597     0.599    s_clk_TLU_pll_320
    SLICE_X9Y118         FDRE                                         r  pipe_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_fdre_C_Q)         0.091     0.690 f  pipe_reg[2]__0/Q
                         net (fo=1, routed)           0.052     0.742    pipe_reg[2]__0_n_0
    SLICE_X9Y118         LUT2 (Prop_lut2_I1_O)        0.066     0.808 r  s_TSini_pedge_i_1/O
                         net (fo=1, routed)           0.000     0.808    s_TSini_pedge0
    SLICE_X9Y118         FDRE                                         r  s_TSini_pedge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.649    -0.028    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.796     0.798    s_clk_TLU_pll_320
    SLICE_X9Y118         FDRE                                         r  s_TSini_pedge_reg/C
                         clock pessimism             -0.199     0.599    
    SLICE_X9Y118         FDRE (Hold_fdre_C_D)         0.060     0.659    s_TSini_pedge_reg
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst/s_shift_h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/DDR_IN_SHIFT_inst/Qh_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.195%)  route 0.102ns (52.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.222    -0.604 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.024                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.634     0.636                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X1Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/s_shift_h_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.091     0.727 r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/s_shift_h_reg[0]/Q
                         net (fo=2, routed)           0.102     0.829                         Deser_inst/DDR_IN_SHIFT_inst/p_0_in[1]
    SLICE_X2Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Qh_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.649    -0.028                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.837     0.839                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X2Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Qh_reg[0]/C
                         clock pessimism             -0.189     0.650                           
    SLICE_X2Y107         FDRE (Hold_fdre_C_D)         0.023     0.673    SERIN                  Deser_inst/DDR_IN_SHIFT_inst/Qh_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.673                           
                         arrival time                           0.829                           
  -------------------------------------------------------------------
                         slack                                  0.156                           

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst1/Qh_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.520%)  route 0.102ns (46.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.222    -0.604 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.024                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.631     0.633                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X2Y113         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Qh_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.118     0.751 r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Qh_reg[2]/Q
                         net (fo=1, routed)           0.102     0.853                         Deser_inst/DDR_IN_SHIFT_inst1/Qh[2]
    SLICE_X3Y114         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.649    -0.028                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.833     0.835                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X3Y114         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[5]/C
                         clock pessimism             -0.189     0.646                           
    SLICE_X3Y114         FDRE (Hold_fdre_C_D)         0.043     0.689    SERIN1                 Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.689                           
                         arrival time                           0.853                           
  -------------------------------------------------------------------
                         slack                                  0.164                           

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst1/s_shift_h_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/DDR_IN_SHIFT_inst1/Qh_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.181%)  route 0.106ns (53.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.222    -0.604 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.024                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.631     0.633                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X3Y113         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/s_shift_h_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.091     0.724 r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/s_shift_h_reg[4]/Q
                         net (fo=1, routed)           0.106     0.830                         Deser_inst/DDR_IN_SHIFT_inst1/s_shift_h_reg_n_0_[4]
    SLICE_X2Y113         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Qh_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.649    -0.028                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.833     0.835                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X2Y113         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Qh_reg[4]/C
                         clock pessimism             -0.191     0.644                           
    SLICE_X2Y113         FDRE (Hold_fdre_C_D)         0.021     0.665    SERIN1                 Deser_inst/DDR_IN_SHIFT_inst1/Qh_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.665                           
                         arrival time                           0.830                           
  -------------------------------------------------------------------
                         slack                                  0.165                           





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_PLL_40MHz_to_640MHz_1
Waveform(ns):       { 0.000 1.562 }
Period(ns):         3.125
Sources:            { TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         3.125       1.717      BUFGCTRL_X0Y3    TLU_CLK_PLL_inst/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         3.125       2.054      MMCME2_ADV_X0Y2  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     IDDR/C              n/a            1.070         3.125       2.055      ILOGIC_X0Y107    Deser_inst/IDDR_inst/C
Min Period        n/a     IDDR/C              n/a            1.070         3.125       2.055      ILOGIC_X0Y113    Deser_inst/IDDR_inst1/C
Min Period        n/a     FDRE/C              n/a            0.750         3.125       2.375      SLICE_X9Y111     pipe_reg[1]__0/C
Min Period        n/a     FDRE/C              n/a            0.750         3.125       2.375      SLICE_X9Y111     pipe_reg[1]__7/C
Min Period        n/a     FDRE/C              n/a            0.750         3.125       2.375      SLICE_X9Y118     pipe_reg[2]__0/C
Min Period        n/a     FDRE/C              n/a            0.750         3.125       2.375      SLICE_X8Y123     s_tsini_tmp_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         3.125       2.375      SLICE_X3Y107     Deser_inst/DDR_IN_SHIFT_inst/Q_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.750         3.125       2.375      SLICE_X3Y107     Deser_inst/DDR_IN_SHIFT_inst/Q_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       3.125       210.235    MMCME2_ADV_X0Y2  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.563       0.921      SLICE_X8Y123     s_tsini_tmp_reg[7]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X8Y123     s_tsini_tmp_reg[7]_srl8/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.563       1.163      SLICE_X9Y111     pipe_reg[1]__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.563       1.163      SLICE_X9Y111     pipe_reg[1]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.563       1.163      SLICE_X9Y111     pipe_reg[1]__7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.563       1.163      SLICE_X9Y111     pipe_reg[1]__7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.563       1.163      SLICE_X9Y118     pipe_reg[2]__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.562       1.162      SLICE_X9Y118     pipe_reg[2]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.563       1.163      SLICE_X8Y123     s_tsini_tmp_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.562       1.162      SLICE_X8Y123     s_tsini_tmp_reg[8]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X8Y123     s_tsini_tmp_reg[7]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.563       0.921      SLICE_X8Y123     s_tsini_tmp_reg[7]_srl8/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         1.562       1.212      SLICE_X9Y111     pipe_reg[1]__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.563       1.213      SLICE_X9Y111     pipe_reg[1]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         1.562       1.212      SLICE_X9Y111     pipe_reg[1]__7/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.563       1.213      SLICE_X9Y111     pipe_reg[1]__7/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         1.562       1.212      SLICE_X9Y118     pipe_reg[2]__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.563       1.213      SLICE_X9Y118     pipe_reg[2]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         1.562       1.212      SLICE_X9Y111     pipe_reg[2]__7/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.563       1.213      SLICE_X9Y111     pipe_reg[2]__7/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_PLL_40MHz_to_640MHz_1
  To Clock:  clk_out5_PLL_40MHz_to_640MHz_1

Setup :            0  Failing Endpoints,  Worst Slack        4.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.087ns  (required time - arrival time)
  Source:                 s_TS_OVFL_p_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_ovfl_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@6.250ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.223ns (12.266%)  route 1.595ns (87.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 7.438 - 6.250 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -3.018    -1.575 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    -0.091    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.363     1.365    s_clk_TLU_pll_parx2p5
    SLICE_X5Y129         FDRE                                         r  s_TS_OVFL_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.223     1.588 r  s_TS_OVFL_p_reg/Q
                         net (fo=46, routed)          1.595     3.183    s_TS_OVFL_p
    SLICE_X12Y106        FDCE                                         r  s_TS_ovfl_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     6.250 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287     7.537    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -2.735     4.802 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.169    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.252 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186     7.438    s_clk_TLU_pll_parx2p5
    SLICE_X12Y106        FDCE                                         r  s_TS_ovfl_cnt_reg[0]/C
                         clock pessimism              0.086     7.524    
                         clock uncertainty           -0.076     7.448    
    SLICE_X12Y106        FDCE (Setup_fdce_C_CE)      -0.178     7.270    s_TS_ovfl_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.270    
                         arrival time                          -3.183    
  -------------------------------------------------------------------
                         slack                                  4.087    

Slack (MET) :             4.087ns  (required time - arrival time)
  Source:                 s_TS_OVFL_p_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_ovfl_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@6.250ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.223ns (12.266%)  route 1.595ns (87.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 7.438 - 6.250 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -3.018    -1.575 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    -0.091    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.363     1.365    s_clk_TLU_pll_parx2p5
    SLICE_X5Y129         FDRE                                         r  s_TS_OVFL_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.223     1.588 r  s_TS_OVFL_p_reg/Q
                         net (fo=46, routed)          1.595     3.183    s_TS_OVFL_p
    SLICE_X12Y106        FDCE                                         r  s_TS_ovfl_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     6.250 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287     7.537    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -2.735     4.802 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.169    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.252 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186     7.438    s_clk_TLU_pll_parx2p5
    SLICE_X12Y106        FDCE                                         r  s_TS_ovfl_cnt_reg[1]/C
                         clock pessimism              0.086     7.524    
                         clock uncertainty           -0.076     7.448    
    SLICE_X12Y106        FDCE (Setup_fdce_C_CE)      -0.178     7.270    s_TS_ovfl_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.270    
                         arrival time                          -3.183    
  -------------------------------------------------------------------
                         slack                                  4.087    

Slack (MET) :             4.087ns  (required time - arrival time)
  Source:                 s_TS_OVFL_p_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_ovfl_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@6.250ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.223ns (12.266%)  route 1.595ns (87.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 7.438 - 6.250 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -3.018    -1.575 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    -0.091    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.363     1.365    s_clk_TLU_pll_parx2p5
    SLICE_X5Y129         FDRE                                         r  s_TS_OVFL_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.223     1.588 r  s_TS_OVFL_p_reg/Q
                         net (fo=46, routed)          1.595     3.183    s_TS_OVFL_p
    SLICE_X12Y106        FDCE                                         r  s_TS_ovfl_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     6.250 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287     7.537    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -2.735     4.802 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.169    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.252 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186     7.438    s_clk_TLU_pll_parx2p5
    SLICE_X12Y106        FDCE                                         r  s_TS_ovfl_cnt_reg[2]/C
                         clock pessimism              0.086     7.524    
                         clock uncertainty           -0.076     7.448    
    SLICE_X12Y106        FDCE (Setup_fdce_C_CE)      -0.178     7.270    s_TS_ovfl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.270    
                         arrival time                          -3.183    
  -------------------------------------------------------------------
                         slack                                  4.087    

Slack (MET) :             4.087ns  (required time - arrival time)
  Source:                 s_TS_OVFL_p_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_ovfl_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@6.250ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.223ns (12.266%)  route 1.595ns (87.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 7.438 - 6.250 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -3.018    -1.575 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    -0.091    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.363     1.365    s_clk_TLU_pll_parx2p5
    SLICE_X5Y129         FDRE                                         r  s_TS_OVFL_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.223     1.588 r  s_TS_OVFL_p_reg/Q
                         net (fo=46, routed)          1.595     3.183    s_TS_OVFL_p
    SLICE_X12Y106        FDCE                                         r  s_TS_ovfl_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     6.250 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287     7.537    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -2.735     4.802 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.169    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.252 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186     7.438    s_clk_TLU_pll_parx2p5
    SLICE_X12Y106        FDCE                                         r  s_TS_ovfl_cnt_reg[3]/C
                         clock pessimism              0.086     7.524    
                         clock uncertainty           -0.076     7.448    
    SLICE_X12Y106        FDCE (Setup_fdce_C_CE)      -0.178     7.270    s_TS_ovfl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.270    
                         arrival time                          -3.183    
  -------------------------------------------------------------------
                         slack                                  4.087    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 s_TS_OVFL_p_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_ovfl_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@6.250ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.223ns (12.847%)  route 1.513ns (87.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 7.438 - 6.250 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -3.018    -1.575 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    -0.091    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.363     1.365    s_clk_TLU_pll_parx2p5
    SLICE_X5Y129         FDRE                                         r  s_TS_OVFL_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.223     1.588 r  s_TS_OVFL_p_reg/Q
                         net (fo=46, routed)          1.513     3.101    s_TS_OVFL_p
    SLICE_X12Y107        FDCE                                         r  s_TS_ovfl_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     6.250 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287     7.537    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -2.735     4.802 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.169    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.252 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186     7.438    s_clk_TLU_pll_parx2p5
    SLICE_X12Y107        FDCE                                         r  s_TS_ovfl_cnt_reg[4]/C
                         clock pessimism              0.086     7.524    
                         clock uncertainty           -0.076     7.448    
    SLICE_X12Y107        FDCE (Setup_fdce_C_CE)      -0.178     7.270    s_TS_ovfl_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.270    
                         arrival time                          -3.101    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 s_TS_OVFL_p_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_ovfl_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@6.250ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.223ns (12.847%)  route 1.513ns (87.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 7.438 - 6.250 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -3.018    -1.575 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    -0.091    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.363     1.365    s_clk_TLU_pll_parx2p5
    SLICE_X5Y129         FDRE                                         r  s_TS_OVFL_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.223     1.588 r  s_TS_OVFL_p_reg/Q
                         net (fo=46, routed)          1.513     3.101    s_TS_OVFL_p
    SLICE_X12Y107        FDCE                                         r  s_TS_ovfl_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     6.250 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287     7.537    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -2.735     4.802 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.169    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.252 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186     7.438    s_clk_TLU_pll_parx2p5
    SLICE_X12Y107        FDCE                                         r  s_TS_ovfl_cnt_reg[5]/C
                         clock pessimism              0.086     7.524    
                         clock uncertainty           -0.076     7.448    
    SLICE_X12Y107        FDCE (Setup_fdce_C_CE)      -0.178     7.270    s_TS_ovfl_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.270    
                         arrival time                          -3.101    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 s_TS_OVFL_p_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_ovfl_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@6.250ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.223ns (12.847%)  route 1.513ns (87.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 7.438 - 6.250 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -3.018    -1.575 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    -0.091    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.363     1.365    s_clk_TLU_pll_parx2p5
    SLICE_X5Y129         FDRE                                         r  s_TS_OVFL_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.223     1.588 r  s_TS_OVFL_p_reg/Q
                         net (fo=46, routed)          1.513     3.101    s_TS_OVFL_p
    SLICE_X12Y107        FDCE                                         r  s_TS_ovfl_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     6.250 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287     7.537    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -2.735     4.802 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.169    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.252 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186     7.438    s_clk_TLU_pll_parx2p5
    SLICE_X12Y107        FDCE                                         r  s_TS_ovfl_cnt_reg[6]/C
                         clock pessimism              0.086     7.524    
                         clock uncertainty           -0.076     7.448    
    SLICE_X12Y107        FDCE (Setup_fdce_C_CE)      -0.178     7.270    s_TS_ovfl_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.270    
                         arrival time                          -3.101    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 s_TS_OVFL_p_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_ovfl_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@6.250ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.223ns (12.847%)  route 1.513ns (87.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 7.438 - 6.250 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -3.018    -1.575 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    -0.091    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.363     1.365    s_clk_TLU_pll_parx2p5
    SLICE_X5Y129         FDRE                                         r  s_TS_OVFL_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.223     1.588 r  s_TS_OVFL_p_reg/Q
                         net (fo=46, routed)          1.513     3.101    s_TS_OVFL_p
    SLICE_X12Y107        FDCE                                         r  s_TS_ovfl_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     6.250 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287     7.537    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -2.735     4.802 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.169    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.252 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186     7.438    s_clk_TLU_pll_parx2p5
    SLICE_X12Y107        FDCE                                         r  s_TS_ovfl_cnt_reg[7]/C
                         clock pessimism              0.086     7.524    
                         clock uncertainty           -0.076     7.448    
    SLICE_X12Y107        FDCE (Setup_fdce_C_CE)      -0.178     7.270    s_TS_ovfl_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.270    
                         arrival time                          -3.101    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 s_TS_OVFL_p_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_ovfl_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@6.250ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.223ns (13.519%)  route 1.426ns (86.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.187ns = ( 7.437 - 6.250 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -3.018    -1.575 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    -0.091    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.363     1.365    s_clk_TLU_pll_parx2p5
    SLICE_X5Y129         FDRE                                         r  s_TS_OVFL_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.223     1.588 r  s_TS_OVFL_p_reg/Q
                         net (fo=46, routed)          1.426     3.014    s_TS_OVFL_p
    SLICE_X12Y108        FDCE                                         r  s_TS_ovfl_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     6.250 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287     7.537    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -2.735     4.802 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.169    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.252 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.185     7.437    s_clk_TLU_pll_parx2p5
    SLICE_X12Y108        FDCE                                         r  s_TS_ovfl_cnt_reg[10]/C
                         clock pessimism              0.086     7.523    
                         clock uncertainty           -0.076     7.447    
    SLICE_X12Y108        FDCE (Setup_fdce_C_CE)      -0.178     7.269    s_TS_ovfl_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          7.269    
                         arrival time                          -3.014    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 s_TS_OVFL_p_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_ovfl_cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@6.250ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.223ns (13.519%)  route 1.426ns (86.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.187ns = ( 7.437 - 6.250 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -3.018    -1.575 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    -0.091    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.363     1.365    s_clk_TLU_pll_parx2p5
    SLICE_X5Y129         FDRE                                         r  s_TS_OVFL_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.223     1.588 r  s_TS_OVFL_p_reg/Q
                         net (fo=46, routed)          1.426     3.014    s_TS_OVFL_p
    SLICE_X12Y108        FDCE                                         r  s_TS_ovfl_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     6.250 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287     7.537    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -2.735     4.802 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.169    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.252 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.185     7.437    s_clk_TLU_pll_parx2p5
    SLICE_X12Y108        FDCE                                         r  s_TS_ovfl_cnt_reg[11]/C
                         clock pessimism              0.086     7.523    
                         clock uncertainty           -0.076     7.447    
    SLICE_X12Y108        FDCE (Setup_fdce_C_CE)      -0.178     7.269    s_TS_ovfl_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          7.269    
                         arrival time                          -3.014    
  -------------------------------------------------------------------
                         slack                                  4.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 pipe_reg[2]__5/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_OVFL_p_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.157ns (75.238%)  route 0.052ns (24.762%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.024    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.624     0.626    s_clk_TLU_pll_parx2p5
    SLICE_X5Y129         FDRE                                         r  pipe_reg[2]__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.091     0.717 f  pipe_reg[2]__5/Q
                         net (fo=1, routed)           0.052     0.769    pipe_reg[2]__5_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.066     0.835 r  s_TS_OVFL_p_i_1/O
                         net (fo=1, routed)           0.000     0.835    s_TS_OVFL_p0
    SLICE_X5Y129         FDRE                                         r  s_TS_OVFL_p_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.825     0.827    s_clk_TLU_pll_parx2p5
    SLICE_X5Y129         FDRE                                         r  s_TS_OVFL_p_reg/C
                         clock pessimism             -0.201     0.626    
    SLICE_X5Y129         FDRE (Hold_fdre_C_D)         0.060     0.686    s_TS_OVFL_p_reg
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 s_TS_ovfl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_ovfl_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.641%)  route 0.115ns (37.359%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.807ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.024    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.604     0.606    s_clk_TLU_pll_parx2p5
    SLICE_X12Y106        FDCE                                         r  s_TS_ovfl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDCE (Prop_fdce_C_Q)         0.118     0.724 r  s_TS_ovfl_cnt_reg[2]/Q
                         net (fo=3, routed)           0.115     0.839    s_TS_ovfl_cnt_reg[2]
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     0.914 r  s_TS_ovfl_cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.914    s_TS_ovfl_cnt_reg[0]_i_1_n_5
    SLICE_X12Y106        FDCE                                         r  s_TS_ovfl_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.805     0.807    s_clk_TLU_pll_parx2p5
    SLICE_X12Y106        FDCE                                         r  s_TS_ovfl_cnt_reg[2]/C
                         clock pessimism             -0.201     0.606    
    SLICE_X12Y106        FDCE (Hold_fdce_C_D)         0.092     0.698    s_TS_ovfl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 s_TS_ovfl_cnt_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_ovfl_cnt_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.641%)  route 0.115ns (37.359%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.800ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.024    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.599     0.601    s_clk_TLU_pll_parx2p5
    SLICE_X12Y116        FDCE                                         r  s_TS_ovfl_cnt_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y116        FDCE (Prop_fdce_C_Q)         0.118     0.719 r  s_TS_ovfl_cnt_reg[42]/Q
                         net (fo=3, routed)           0.115     0.834    s_TS_ovfl_cnt_reg[42]
    SLICE_X12Y116        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     0.909 r  s_TS_ovfl_cnt_reg[40]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.909    s_TS_ovfl_cnt_reg[40]_i_1_n_5
    SLICE_X12Y116        FDCE                                         r  s_TS_ovfl_cnt_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.798     0.800    s_clk_TLU_pll_parx2p5
    SLICE_X12Y116        FDCE                                         r  s_TS_ovfl_cnt_reg[42]/C
                         clock pessimism             -0.199     0.601    
    SLICE_X12Y116        FDCE (Hold_fdce_C_D)         0.092     0.693    s_TS_ovfl_cnt_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 s_TS_ovfl_cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_ovfl_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.641%)  route 0.115ns (37.359%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.024    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.602     0.604    s_clk_TLU_pll_parx2p5
    SLICE_X12Y110        FDCE                                         r  s_TS_ovfl_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.118     0.722 r  s_TS_ovfl_cnt_reg[18]/Q
                         net (fo=3, routed)           0.115     0.837    s_TS_ovfl_cnt_reg[18]
    SLICE_X12Y110        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     0.912 r  s_TS_ovfl_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.912    s_TS_ovfl_cnt_reg[16]_i_1_n_5
    SLICE_X12Y110        FDCE                                         r  s_TS_ovfl_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.803     0.805    s_clk_TLU_pll_parx2p5
    SLICE_X12Y110        FDCE                                         r  s_TS_ovfl_cnt_reg[18]/C
                         clock pessimism             -0.201     0.604    
    SLICE_X12Y110        FDCE (Hold_fdce_C_D)         0.092     0.696    s_TS_ovfl_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 s_TS_ovfl_cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_ovfl_cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.641%)  route 0.115ns (37.359%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.803ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.024    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.601     0.603    s_clk_TLU_pll_parx2p5
    SLICE_X12Y112        FDCE                                         r  s_TS_ovfl_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y112        FDCE (Prop_fdce_C_Q)         0.118     0.721 r  s_TS_ovfl_cnt_reg[26]/Q
                         net (fo=3, routed)           0.115     0.836    s_TS_ovfl_cnt_reg[26]
    SLICE_X12Y112        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     0.911 r  s_TS_ovfl_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.911    s_TS_ovfl_cnt_reg[24]_i_1_n_5
    SLICE_X12Y112        FDCE                                         r  s_TS_ovfl_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.801     0.803    s_clk_TLU_pll_parx2p5
    SLICE_X12Y112        FDCE                                         r  s_TS_ovfl_cnt_reg[26]/C
                         clock pessimism             -0.200     0.603    
    SLICE_X12Y112        FDCE (Hold_fdce_C_D)         0.092     0.695    s_TS_ovfl_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 s_TS_ovfl_cnt_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_ovfl_cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.641%)  route 0.115ns (37.359%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.802ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.024    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.600     0.602    s_clk_TLU_pll_parx2p5
    SLICE_X12Y113        FDCE                                         r  s_TS_ovfl_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113        FDCE (Prop_fdce_C_Q)         0.118     0.720 r  s_TS_ovfl_cnt_reg[30]/Q
                         net (fo=3, routed)           0.115     0.835    s_TS_ovfl_cnt_reg[30]
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     0.910 r  s_TS_ovfl_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.910    s_TS_ovfl_cnt_reg[28]_i_1_n_5
    SLICE_X12Y113        FDCE                                         r  s_TS_ovfl_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.800     0.802    s_clk_TLU_pll_parx2p5
    SLICE_X12Y113        FDCE                                         r  s_TS_ovfl_cnt_reg[30]/C
                         clock pessimism             -0.200     0.602    
    SLICE_X12Y113        FDCE (Hold_fdce_C_D)         0.092     0.694    s_TS_ovfl_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 s_TS_ovfl_cnt_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_ovfl_cnt_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.641%)  route 0.115ns (37.359%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.802ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.024    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.600     0.602    s_clk_TLU_pll_parx2p5
    SLICE_X12Y114        FDCE                                         r  s_TS_ovfl_cnt_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y114        FDCE (Prop_fdce_C_Q)         0.118     0.720 r  s_TS_ovfl_cnt_reg[34]/Q
                         net (fo=3, routed)           0.115     0.835    s_TS_ovfl_cnt_reg[34]
    SLICE_X12Y114        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     0.910 r  s_TS_ovfl_cnt_reg[32]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.910    s_TS_ovfl_cnt_reg[32]_i_1_n_5
    SLICE_X12Y114        FDCE                                         r  s_TS_ovfl_cnt_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.800     0.802    s_clk_TLU_pll_parx2p5
    SLICE_X12Y114        FDCE                                         r  s_TS_ovfl_cnt_reg[34]/C
                         clock pessimism             -0.200     0.602    
    SLICE_X12Y114        FDCE (Hold_fdce_C_D)         0.092     0.694    s_TS_ovfl_cnt_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 s_TS_ovfl_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_ovfl_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.641%)  route 0.115ns (37.359%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.024    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.603     0.605    s_clk_TLU_pll_parx2p5
    SLICE_X12Y109        FDCE                                         r  s_TS_ovfl_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDCE (Prop_fdce_C_Q)         0.118     0.723 r  s_TS_ovfl_cnt_reg[14]/Q
                         net (fo=3, routed)           0.115     0.838    s_TS_ovfl_cnt_reg[14]
    SLICE_X12Y109        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     0.913 r  s_TS_ovfl_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.913    s_TS_ovfl_cnt_reg[12]_i_1_n_5
    SLICE_X12Y109        FDCE                                         r  s_TS_ovfl_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.804     0.806    s_clk_TLU_pll_parx2p5
    SLICE_X12Y109        FDCE                                         r  s_TS_ovfl_cnt_reg[14]/C
                         clock pessimism             -0.201     0.605    
    SLICE_X12Y109        FDCE (Hold_fdce_C_D)         0.092     0.697    s_TS_ovfl_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 s_TS_ovfl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_ovfl_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.641%)  route 0.115ns (37.359%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.024    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.603     0.605    s_clk_TLU_pll_parx2p5
    SLICE_X12Y107        FDCE                                         r  s_TS_ovfl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDCE (Prop_fdce_C_Q)         0.118     0.723 r  s_TS_ovfl_cnt_reg[6]/Q
                         net (fo=3, routed)           0.115     0.838    s_TS_ovfl_cnt_reg[6]
    SLICE_X12Y107        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     0.913 r  s_TS_ovfl_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.913    s_TS_ovfl_cnt_reg[4]_i_1_n_5
    SLICE_X12Y107        FDCE                                         r  s_TS_ovfl_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.804     0.806    s_clk_TLU_pll_parx2p5
    SLICE_X12Y107        FDCE                                         r  s_TS_ovfl_cnt_reg[6]/C
                         clock pessimism             -0.201     0.605    
    SLICE_X12Y107        FDCE (Hold_fdce_C_D)         0.092     0.697    s_TS_ovfl_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 s_TS_ovfl_cnt_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            s_TS_ovfl_cnt_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out5_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.641%)  route 0.115ns (37.359%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.024    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.600     0.602    s_clk_TLU_pll_parx2p5
    SLICE_X12Y115        FDCE                                         r  s_TS_ovfl_cnt_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y115        FDCE (Prop_fdce_C_Q)         0.118     0.720 r  s_TS_ovfl_cnt_reg[38]/Q
                         net (fo=3, routed)           0.115     0.835    s_TS_ovfl_cnt_reg[38]
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     0.910 r  s_TS_ovfl_cnt_reg[36]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.910    s_TS_ovfl_cnt_reg[36]_i_1_n_5
    SLICE_X12Y115        FDCE                                         r  s_TS_ovfl_cnt_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.799     0.801    s_clk_TLU_pll_parx2p5
    SLICE_X12Y115        FDCE                                         r  s_TS_ovfl_cnt_reg[38]/C
                         clock pessimism             -0.199     0.602    
    SLICE_X12Y115        FDCE (Hold_fdce_C_D)         0.092     0.694    s_TS_ovfl_cnt_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_PLL_40MHz_to_640MHz_1
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         6.250       4.842      BUFGCTRL_X0Y6    BUFG_inst_TLU_clk_5/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.071         6.250       5.179      MMCME2_ADV_X0Y2  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDRE/C              n/a            0.750         6.250       5.500      SLICE_X5Y129     pipe_reg[2]__5/C
Min Period        n/a     FDRE/C              n/a            0.700         6.250       5.550      SLICE_X2Y162     pipe_reg[1]__5/C
Min Period        n/a     FDRE/C              n/a            0.700         6.250       5.550      SLICE_X5Y129     s_TS_OVFL_p_reg/C
Min Period        n/a     FDCE/C              n/a            0.700         6.250       5.550      SLICE_X12Y106    s_TS_ovfl_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.700         6.250       5.550      SLICE_X12Y108    s_TS_ovfl_cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            0.700         6.250       5.550      SLICE_X12Y108    s_TS_ovfl_cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.700         6.250       5.550      SLICE_X12Y109    s_TS_ovfl_cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            0.700         6.250       5.550      SLICE_X12Y109    s_TS_ovfl_cnt_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       6.250       207.110    MMCME2_ADV_X0Y2  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDRE/C              n/a            0.400         3.125       2.725      SLICE_X5Y129     pipe_reg[2]__5/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.125       2.725      SLICE_X5Y129     pipe_reg[2]__5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         3.125       2.775      SLICE_X2Y162     pipe_reg[1]__5/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.125       2.775      SLICE_X2Y162     pipe_reg[1]__5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         3.125       2.775      SLICE_X5Y129     s_TS_OVFL_p_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.125       2.775      SLICE_X5Y129     s_TS_OVFL_p_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X12Y106    s_TS_ovfl_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X12Y106    s_TS_ovfl_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X12Y108    s_TS_ovfl_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X12Y108    s_TS_ovfl_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.125       2.775      SLICE_X2Y162     pipe_reg[1]__5/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.125       2.775      SLICE_X2Y162     pipe_reg[1]__5/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.125       2.775      SLICE_X5Y129     pipe_reg[2]__5/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.125       2.775      SLICE_X5Y129     pipe_reg[2]__5/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.125       2.775      SLICE_X5Y129     s_TS_OVFL_p_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.125       2.775      SLICE_X5Y129     s_TS_OVFL_p_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X12Y106    s_TS_ovfl_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X12Y106    s_TS_ovfl_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X12Y108    s_TS_ovfl_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X12Y108    s_TS_ovfl_cnt_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out6_PLL_40MHz_to_640MHz_1
  To Clock:  clk_out6_PLL_40MHz_to_640MHz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.217ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out6_PLL_40MHz_to_640MHz_1
Waveform(ns):       { 1.074 8.887 }
Period(ns):         15.625
Sources:            { TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT5 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408         15.625      14.217     BUFGCTRL_X0Y5    TLU_CLK_PLL_inst/inst/clkout6_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT5  n/a            1.071         15.625      14.554     MMCME2_ADV_X0Y2  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT5
Max Period  n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       15.625      197.735    MMCME2_ADV_X0Y2  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT5



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL_40MHz_to_640MHz_1
  To Clock:  clkfbout_PLL_40MHz_to_640MHz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL_40MHz_to_640MHz_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         25.000      23.592     BUFGCTRL_X0Y9    TLU_CLK_PLL_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y2  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y2  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y2  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y2  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2296_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.090ns  (logic 0.266ns (1.888%)  route 13.824ns (98.112%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 22.559 - 20.000 ) 
    Source Clock Delay      (SCD):    2.692ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.260     2.692    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X43Y148        FDRE                                         r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y148        FDRE (Prop_fdre_C_Q)         0.223     2.915 r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/Q
                         net (fo=2691, routed)       13.824    16.739    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7168_7231_3_5/ADDRB4
    SLICE_X2Y119         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.043    16.782 r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7168_7231_3_5/RAMB/O
                         net (fo=1, routed)           0.000    16.782    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7168_7231_3_5_n_1
    SLICE_X2Y119         FDRE                                         r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2296_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    21.241    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.324 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.235    22.559    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X2Y119         FDRE                                         r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2296_reg/C
                         clock pessimism              0.194    22.753    
                         clock uncertainty           -0.302    22.451    
    SLICE_X2Y119         FDRE (Setup_fdre_C_D)        0.065    22.516    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2296_reg
  -------------------------------------------------------------------
                         required time                         22.516    
                         arrival time                         -16.782    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2424_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.088ns  (logic 0.266ns (1.888%)  route 13.822ns (98.112%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 22.559 - 20.000 ) 
    Source Clock Delay      (SCD):    2.692ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.260     2.692    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X43Y148        FDRE                                         r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y148        FDRE (Prop_fdre_C_Q)         0.223     2.915 r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/Q
                         net (fo=2691, routed)       13.822    16.737    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7168_7231_3_5/ADDRA4
    SLICE_X2Y119         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.043    16.780 r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7168_7231_3_5/RAMA/O
                         net (fo=1, routed)           0.000    16.780    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7168_7231_3_5_n_0
    SLICE_X2Y119         FDRE                                         r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2424_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    21.241    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.324 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.235    22.559    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X2Y119         FDRE                                         r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2424_reg/C
                         clock pessimism              0.194    22.753    
                         clock uncertainty           -0.302    22.451    
    SLICE_X2Y119         FDRE (Setup_fdre_C_D)        0.064    22.515    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2424_reg
  -------------------------------------------------------------------
                         required time                         22.515    
                         arrival time                         -16.780    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.766ns  (required time - arrival time)
  Source:                 caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2306_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.058ns  (logic 0.266ns (1.892%)  route 13.792ns (98.108%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 22.559 - 20.000 ) 
    Source Clock Delay      (SCD):    2.692ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.260     2.692    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X43Y148        FDRE                                         r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y148        FDRE (Prop_fdre_C_Q)         0.223     2.915 r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/Q
                         net (fo=2691, routed)       13.792    16.707    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7808_7871_3_5/ADDRB4
    SLICE_X0Y119         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.043    16.750 r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7808_7871_3_5/RAMB/O
                         net (fo=1, routed)           0.000    16.750    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7808_7871_3_5_n_1
    SLICE_X0Y119         FDRE                                         r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2306_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    21.241    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.324 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.235    22.559    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X0Y119         FDRE                                         r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2306_reg/C
                         clock pessimism              0.194    22.753    
                         clock uncertainty           -0.302    22.451    
    SLICE_X0Y119         FDRE (Setup_fdre_C_D)        0.065    22.516    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2306_reg
  -------------------------------------------------------------------
                         required time                         22.516    
                         arrival time                         -16.750    
  -------------------------------------------------------------------
                         slack                                  5.766    

Slack (MET) :             5.767ns  (required time - arrival time)
  Source:                 caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2434_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.056ns  (logic 0.266ns (1.892%)  route 13.790ns (98.108%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 22.559 - 20.000 ) 
    Source Clock Delay      (SCD):    2.692ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.260     2.692    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X43Y148        FDRE                                         r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y148        FDRE (Prop_fdre_C_Q)         0.223     2.915 r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/Q
                         net (fo=2691, routed)       13.790    16.705    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7808_7871_3_5/ADDRA4
    SLICE_X0Y119         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.043    16.748 r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7808_7871_3_5/RAMA/O
                         net (fo=1, routed)           0.000    16.748    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7808_7871_3_5_n_0
    SLICE_X0Y119         FDRE                                         r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2434_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    21.241    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.324 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.235    22.559    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X0Y119         FDRE                                         r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2434_reg/C
                         clock pessimism              0.194    22.753    
                         clock uncertainty           -0.302    22.451    
    SLICE_X0Y119         FDRE (Setup_fdre_C_D)        0.064    22.515    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2434_reg
  -------------------------------------------------------------------
                         required time                         22.515    
                         arrival time                         -16.748    
  -------------------------------------------------------------------
                         slack                                  5.767    

Slack (MET) :             5.767ns  (required time - arrival time)
  Source:                 caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_1912_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.000ns  (logic 0.266ns (1.900%)  route 13.734ns (98.100%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.503ns = ( 22.503 - 20.000 ) 
    Source Clock Delay      (SCD):    2.692ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.260     2.692    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X43Y148        FDRE                                         r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y148        FDRE (Prop_fdre_C_Q)         0.223     2.915 r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/Q
                         net (fo=2691, routed)       13.734    16.649    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7168_7231_6_8/ADDRB4
    SLICE_X10Y120        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.043    16.692 r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7168_7231_6_8/RAMB/O
                         net (fo=1, routed)           0.000    16.692    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7168_7231_6_8_n_1
    SLICE_X10Y120        FDRE                                         r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_1912_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    21.241    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.324 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.179    22.503    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X10Y120        FDRE                                         r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_1912_reg/C
                         clock pessimism              0.194    22.697    
                         clock uncertainty           -0.302    22.395    
    SLICE_X10Y120        FDRE (Setup_fdre_C_D)        0.065    22.460    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_1912_reg
  -------------------------------------------------------------------
                         required time                         22.460    
                         arrival time                         -16.692    
  -------------------------------------------------------------------
                         slack                                  5.767    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2040_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.998ns  (logic 0.266ns (1.900%)  route 13.732ns (98.100%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.503ns = ( 22.503 - 20.000 ) 
    Source Clock Delay      (SCD):    2.692ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.260     2.692    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X43Y148        FDRE                                         r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y148        FDRE (Prop_fdre_C_Q)         0.223     2.915 r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/Q
                         net (fo=2691, routed)       13.732    16.647    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7168_7231_6_8/ADDRA4
    SLICE_X10Y120        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.043    16.690 r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7168_7231_6_8/RAMA/O
                         net (fo=1, routed)           0.000    16.690    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7168_7231_6_8_n_0
    SLICE_X10Y120        FDRE                                         r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2040_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    21.241    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.324 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.179    22.503    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X10Y120        FDRE                                         r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2040_reg/C
                         clock pessimism              0.194    22.697    
                         clock uncertainty           -0.302    22.395    
    SLICE_X10Y120        FDRE (Setup_fdre_C_D)        0.064    22.459    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2040_reg
  -------------------------------------------------------------------
                         required time                         22.459    
                         arrival time                         -16.690    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.769ns  (required time - arrival time)
  Source:                 caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2565_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.996ns  (logic 0.266ns (1.900%)  route 13.730ns (98.100%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.501ns = ( 22.501 - 20.000 ) 
    Source Clock Delay      (SCD):    2.692ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.260     2.692    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X43Y148        FDRE                                         r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y148        FDRE (Prop_fdre_C_Q)         0.223     2.915 r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/Q
                         net (fo=2691, routed)       13.730    16.645    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_8000_8063_21_21/ADDRB4
    SLICE_X8Y121         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.043    16.688 r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_8000_8063_21_21/RAMB/O
                         net (fo=1, routed)           0.000    16.688    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_8000_8063_21_21_n_1
    SLICE_X8Y121         FDRE                                         r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2565_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    21.241    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.324 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.177    22.501    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X8Y121         FDRE                                         r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2565_reg/C
                         clock pessimism              0.194    22.695    
                         clock uncertainty           -0.302    22.393    
    SLICE_X8Y121         FDRE (Setup_fdre_C_D)        0.065    22.458    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2565_reg
  -------------------------------------------------------------------
                         required time                         22.458    
                         arrival time                         -16.688    
  -------------------------------------------------------------------
                         slack                                  5.769    

Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_126_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.994ns  (logic 0.266ns (1.901%)  route 13.728ns (98.099%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.501ns = ( 22.501 - 20.000 ) 
    Source Clock Delay      (SCD):    2.692ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.260     2.692    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X43Y148        FDRE                                         r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y148        FDRE (Prop_fdre_C_Q)         0.223     2.915 r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/Q
                         net (fo=2691, routed)       13.728    16.643    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_8000_8063_21_21/ADDRA4
    SLICE_X8Y121         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.043    16.686 r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_8000_8063_21_21/RAMA/O
                         net (fo=1, routed)           0.000    16.686    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_8000_8063_21_21_n_0
    SLICE_X8Y121         FDRE                                         r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_126_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    21.241    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.324 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.177    22.501    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X8Y121         FDRE                                         r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_126_reg/C
                         clock pessimism              0.194    22.695    
                         clock uncertainty           -0.302    22.393    
    SLICE_X8Y121         FDRE (Setup_fdre_C_D)        0.064    22.457    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_126_reg
  -------------------------------------------------------------------
                         required time                         22.457    
                         arrival time                         -16.686    
  -------------------------------------------------------------------
                         slack                                  5.770    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2559_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.022ns  (logic 0.266ns (1.897%)  route 13.756ns (98.103%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.556ns = ( 22.556 - 20.000 ) 
    Source Clock Delay      (SCD):    2.692ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.260     2.692    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X43Y148        FDRE                                         r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y148        FDRE (Prop_fdre_C_Q)         0.223     2.915 r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/Q
                         net (fo=2691, routed)       13.756    16.671    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7616_7679_21_21/ADDRB4
    SLICE_X6Y120         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.043    16.714 r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7616_7679_21_21/RAMB/O
                         net (fo=1, routed)           0.000    16.714    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7616_7679_21_21_n_1
    SLICE_X6Y120         FDRE                                         r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2559_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    21.241    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.324 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.232    22.556    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X6Y120         FDRE                                         r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2559_reg/C
                         clock pessimism              0.194    22.750    
                         clock uncertainty           -0.302    22.448    
    SLICE_X6Y120         FDRE (Setup_fdre_C_D)        0.065    22.513    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2559_reg
  -------------------------------------------------------------------
                         required time                         22.513    
                         arrival time                         -16.714    
  -------------------------------------------------------------------
                         slack                                  5.799    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_120_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.020ns  (logic 0.266ns (1.897%)  route 13.754ns (98.103%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.556ns = ( 22.556 - 20.000 ) 
    Source Clock Delay      (SCD):    2.692ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.260     2.692    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X43Y148        FDRE                                         r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y148        FDRE (Prop_fdre_C_Q)         0.223     2.915 r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/Q
                         net (fo=2691, routed)       13.754    16.669    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7616_7679_21_21/ADDRA4
    SLICE_X6Y120         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.043    16.712 r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7616_7679_21_21/RAMA/O
                         net (fo=1, routed)           0.000    16.712    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7616_7679_21_21_n_0
    SLICE_X6Y120         FDRE                                         r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_120_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    21.241    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.324 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.232    22.556    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X6Y120         FDRE                                         r  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_120_reg/C
                         clock pessimism              0.194    22.750    
                         clock uncertainty           -0.302    22.448    
    SLICE_X6Y120         FDRE (Setup_fdre_C_D)        0.064    22.512    caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_120_reg
  -------------------------------------------------------------------
                         required time                         22.512    
                         arrival time                         -16.712    
  -------------------------------------------------------------------
                         slack                                  5.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.534%)  route 0.110ns (52.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.546     1.297    caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/rd_clk
    SLICE_X41Y187        FDRE                                         r  caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y187        FDRE (Prop_fdre_C_Q)         0.100     1.397 r  caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/Q
                         net (fo=4483, routed)        0.110     1.507    caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20/ADDRD5
    SLICE_X42Y186        RAMD64E                                      r  caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.750     1.549    caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20/WCLK
    SLICE_X42Y186        RAMD64E                                      r  caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20/RAMA/CLK
                         clock pessimism             -0.240     1.309    
    SLICE_X42Y186        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156     1.465    caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20/RAMA
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.534%)  route 0.110ns (52.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.546     1.297    caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/rd_clk
    SLICE_X41Y187        FDRE                                         r  caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y187        FDRE (Prop_fdre_C_Q)         0.100     1.397 r  caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/Q
                         net (fo=4483, routed)        0.110     1.507    caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20/ADDRD5
    SLICE_X42Y186        RAMD64E                                      r  caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.750     1.549    caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20/WCLK
    SLICE_X42Y186        RAMD64E                                      r  caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20/RAMB/CLK
                         clock pessimism             -0.240     1.309    
    SLICE_X42Y186        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156     1.465    caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20/RAMB
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.534%)  route 0.110ns (52.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.546     1.297    caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/rd_clk
    SLICE_X41Y187        FDRE                                         r  caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y187        FDRE (Prop_fdre_C_Q)         0.100     1.397 r  caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/Q
                         net (fo=4483, routed)        0.110     1.507    caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20/ADDRD5
    SLICE_X42Y186        RAMD64E                                      r  caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.750     1.549    caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20/WCLK
    SLICE_X42Y186        RAMD64E                                      r  caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20/RAMC/CLK
                         clock pessimism             -0.240     1.309    
    SLICE_X42Y186        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156     1.465    caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20/RAMC
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.534%)  route 0.110ns (52.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.546     1.297    caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/rd_clk
    SLICE_X41Y187        FDRE                                         r  caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y187        FDRE (Prop_fdre_C_Q)         0.100     1.397 r  caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/Q
                         net (fo=4483, routed)        0.110     1.507    caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20/ADDRD5
    SLICE_X42Y186        RAMD64E                                      r  caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.750     1.549    caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20/WCLK
    SLICE_X42Y186        RAMD64E                                      r  caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20/RAMD/CLK
                         clock pessimism             -0.240     1.309    
    SLICE_X42Y186        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156     1.465    caribou_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20/RAMD
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 caribou_top_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            caribou_top_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.160%)  route 0.094ns (50.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.678ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.654     1.405    caribou_top_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X17Y224        FDRE                                         r  caribou_top_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y224        FDRE (Prop_fdre_C_Q)         0.091     1.496 r  caribou_top_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.094     1.590    caribou_top_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X16Y223        SRLC32E                                      r  caribou_top_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.879     1.678    caribou_top_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X16Y223        SRLC32E                                      r  caribou_top_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.261     1.417    
    SLICE_X16Y223        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.118     1.535    caribou_top_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 caribou_top_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            caribou_top_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.282%)  route 0.094ns (50.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.688ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.664     1.415    caribou_top_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y214        FDRE                                         r  caribou_top_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y214        FDRE (Prop_fdre_C_Q)         0.091     1.506 r  caribou_top_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/Q
                         net (fo=1, routed)           0.094     1.600    caribou_top_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X14Y214        SRLC32E                                      r  caribou_top_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.889     1.688    caribou_top_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X14Y214        SRLC32E                                      r  caribou_top_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.262     1.426    
    SLICE_X14Y214        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.118     1.544    caribou_top_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 caribou_top_i/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            caribou_top_i/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.107ns (50.757%)  route 0.104ns (49.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.621     1.372    caribou_top_i/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X32Y229        FDRE                                         r  caribou_top_i/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y229        FDRE (Prop_fdre_C_Q)         0.107     1.479 r  caribou_top_i/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.104     1.583    caribou_top_i/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X34Y228        SRLC32E                                      r  caribou_top_i/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.844     1.643    caribou_top_i/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X34Y228        SRLC32E                                      r  caribou_top_i/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.241     1.402    
    SLICE_X34Y228        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.116     1.518    caribou_top_i/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 caribou_top_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            caribou_top_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.857%)  route 0.101ns (50.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.667     1.418    caribou_top_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y209         FDRE                                         r  caribou_top_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y209         FDRE (Prop_fdre_C_Q)         0.100     1.518 r  caribou_top_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/Q
                         net (fo=1, routed)           0.101     1.619    caribou_top_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[12]
    SLICE_X10Y209        SRLC32E                                      r  caribou_top_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.893     1.692    caribou_top_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X10Y209        SRLC32E                                      r  caribou_top_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.241     1.451    
    SLICE_X10Y209        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.553    caribou_top_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 caribou_top_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            caribou_top_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.960%)  route 0.100ns (50.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.617     1.368    caribou_top_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X69Y243        FDRE                                         r  caribou_top_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y243        FDRE (Prop_fdre_C_Q)         0.100     1.468 r  caribou_top_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.100     1.568    caribou_top_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X66Y243        SRL16E                                       r  caribou_top_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.845     1.644    caribou_top_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X66Y243        SRL16E                                       r  caribou_top_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.241     1.403    
    SLICE_X66Y243        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.501    caribou_top_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 caribou_top_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            caribou_top_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.688ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.664     1.415    caribou_top_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y214        FDRE                                         r  caribou_top_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y214        FDRE (Prop_fdre_C_Q)         0.100     1.515 r  caribou_top_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/Q
                         net (fo=1, routed)           0.101     1.616    caribou_top_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X16Y214        SRLC32E                                      r  caribou_top_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.889     1.688    caribou_top_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y214        SRLC32E                                      r  caribou_top_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.241     1.447    
    SLICE_X16Y214        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.549    caribou_top_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         20.000      17.975     RAMB36_X3Y43   DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         20.000      17.975     RAMB36_X3Y43   DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         20.000      17.975     RAMB36_X3Y44   DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         20.000      17.975     RAMB36_X3Y44   DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         20.000      17.975     RAMB36_X3Y41   DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         20.000      17.975     RAMB36_X3Y41   DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         20.000      17.975     RAMB36_X3Y42   DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         20.000      17.975     RAMB36_X3Y42   DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         20.000      17.975     RAMB36_X3Y32   DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         20.000      17.975     RAMB36_X3Y32   DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X42Y146  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X42Y146  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X42Y146  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X42Y146  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X42Y146  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X42Y146  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X42Y146  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X42Y146  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y151  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y151  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X42Y146  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X42Y146  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X42Y146  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X42Y146  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X42Y146  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X42Y146  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X42Y146  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X42Y146  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y151  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y151  caribou_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p rise@5.000ns - clk_p rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.352ns (17.481%)  route 1.662ns (82.519%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 9.003 - 5.000 ) 
    Source Clock Delay      (SCD):    4.409ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           2.117     2.997                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.090 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.319     4.409                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X163Y135       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X163Y135       FDRE (Prop_fdre_C_Q)         0.223     4.632 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/Q
                         net (fo=3, routed)           0.482     5.113                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]
    SLICE_X162Y135       LUT6 (Prop_lut6_I3_O)        0.043     5.156 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4/O
                         net (fo=1, routed)           0.443     5.600                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4_n_0
    SLICE_X162Y135       LUT3 (Prop_lut3_I0_O)        0.043     5.643 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3/O
                         net (fo=2, routed)           0.328     5.971                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3_n_0
    SLICE_X162Y136       LUT5 (Prop_lut5_I2_O)        0.043     6.014 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.408     6.422                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X163Y136       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[4]/R
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      5.000     5.000 r                       
    H9                                                0.000     5.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     5.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.778 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.956     7.734                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     7.817 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.186     9.003                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X163Y136       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[4]/C
                         clock pessimism              0.384     9.387                           
                         clock uncertainty           -0.035     9.352                           
    SLICE_X163Y136       FDRE (Setup_fdre_C_R)       -0.304     9.048    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[4]
  -------------------------------------------------------------------
                         required time                          9.048                           
                         arrival time                          -6.422                           
  -------------------------------------------------------------------
                         slack                                  2.625                           

Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p rise@5.000ns - clk_p rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.352ns (17.481%)  route 1.662ns (82.519%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 9.003 - 5.000 ) 
    Source Clock Delay      (SCD):    4.409ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           2.117     2.997                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.090 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.319     4.409                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X163Y135       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X163Y135       FDRE (Prop_fdre_C_Q)         0.223     4.632 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/Q
                         net (fo=3, routed)           0.482     5.113                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]
    SLICE_X162Y135       LUT6 (Prop_lut6_I3_O)        0.043     5.156 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4/O
                         net (fo=1, routed)           0.443     5.600                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4_n_0
    SLICE_X162Y135       LUT3 (Prop_lut3_I0_O)        0.043     5.643 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3/O
                         net (fo=2, routed)           0.328     5.971                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3_n_0
    SLICE_X162Y136       LUT5 (Prop_lut5_I2_O)        0.043     6.014 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.408     6.422                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X163Y136       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[5]/R
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      5.000     5.000 r                       
    H9                                                0.000     5.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     5.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.778 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.956     7.734                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     7.817 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.186     9.003                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X163Y136       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[5]/C
                         clock pessimism              0.384     9.387                           
                         clock uncertainty           -0.035     9.352                           
    SLICE_X163Y136       FDRE (Setup_fdre_C_R)       -0.304     9.048    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[5]
  -------------------------------------------------------------------
                         required time                          9.048                           
                         arrival time                          -6.422                           
  -------------------------------------------------------------------
                         slack                                  2.625                           

Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p rise@5.000ns - clk_p rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.352ns (17.481%)  route 1.662ns (82.519%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 9.003 - 5.000 ) 
    Source Clock Delay      (SCD):    4.409ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           2.117     2.997                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.090 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.319     4.409                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X163Y135       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X163Y135       FDRE (Prop_fdre_C_Q)         0.223     4.632 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/Q
                         net (fo=3, routed)           0.482     5.113                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]
    SLICE_X162Y135       LUT6 (Prop_lut6_I3_O)        0.043     5.156 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4/O
                         net (fo=1, routed)           0.443     5.600                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4_n_0
    SLICE_X162Y135       LUT3 (Prop_lut3_I0_O)        0.043     5.643 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3/O
                         net (fo=2, routed)           0.328     5.971                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3_n_0
    SLICE_X162Y136       LUT5 (Prop_lut5_I2_O)        0.043     6.014 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.408     6.422                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X163Y136       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/R
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      5.000     5.000 r                       
    H9                                                0.000     5.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     5.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.778 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.956     7.734                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     7.817 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.186     9.003                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X163Y136       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
                         clock pessimism              0.384     9.387                           
                         clock uncertainty           -0.035     9.352                           
    SLICE_X163Y136       FDRE (Setup_fdre_C_R)       -0.304     9.048    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]
  -------------------------------------------------------------------
                         required time                          9.048                           
                         arrival time                          -6.422                           
  -------------------------------------------------------------------
                         slack                                  2.625                           

Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p rise@5.000ns - clk_p rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.352ns (17.481%)  route 1.662ns (82.519%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 9.003 - 5.000 ) 
    Source Clock Delay      (SCD):    4.409ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           2.117     2.997                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.090 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.319     4.409                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X163Y135       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X163Y135       FDRE (Prop_fdre_C_Q)         0.223     4.632 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/Q
                         net (fo=3, routed)           0.482     5.113                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]
    SLICE_X162Y135       LUT6 (Prop_lut6_I3_O)        0.043     5.156 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4/O
                         net (fo=1, routed)           0.443     5.600                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4_n_0
    SLICE_X162Y135       LUT3 (Prop_lut3_I0_O)        0.043     5.643 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3/O
                         net (fo=2, routed)           0.328     5.971                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3_n_0
    SLICE_X162Y136       LUT5 (Prop_lut5_I2_O)        0.043     6.014 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.408     6.422                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X163Y136       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/R
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      5.000     5.000 r                       
    H9                                                0.000     5.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     5.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.778 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.956     7.734                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     7.817 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.186     9.003                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X163Y136       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/C
                         clock pessimism              0.384     9.387                           
                         clock uncertainty           -0.035     9.352                           
    SLICE_X163Y136       FDRE (Setup_fdre_C_R)       -0.304     9.048    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]
  -------------------------------------------------------------------
                         required time                          9.048                           
                         arrival time                          -6.422                           
  -------------------------------------------------------------------
                         slack                                  2.625                           

Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p rise@5.000ns - clk_p rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.352ns (18.028%)  route 1.601ns (81.972%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 9.003 - 5.000 ) 
    Source Clock Delay      (SCD):    4.409ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           2.117     2.997                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.090 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.319     4.409                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X163Y135       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X163Y135       FDRE (Prop_fdre_C_Q)         0.223     4.632 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/Q
                         net (fo=3, routed)           0.482     5.113                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]
    SLICE_X162Y135       LUT6 (Prop_lut6_I3_O)        0.043     5.156 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4/O
                         net (fo=1, routed)           0.443     5.600                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4_n_0
    SLICE_X162Y135       LUT3 (Prop_lut3_I0_O)        0.043     5.643 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3/O
                         net (fo=2, routed)           0.328     5.971                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3_n_0
    SLICE_X162Y136       LUT5 (Prop_lut5_I2_O)        0.043     6.014 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.347     6.361                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X161Y136       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[4]/R
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      5.000     5.000 r                       
    H9                                                0.000     5.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     5.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.778 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.956     7.734                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     7.817 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.186     9.003                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X161Y136       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[4]/C
                         clock pessimism              0.359     9.362                           
                         clock uncertainty           -0.035     9.327                           
    SLICE_X161Y136       FDRE (Setup_fdre_C_R)       -0.304     9.023    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[4]
  -------------------------------------------------------------------
                         required time                          9.023                           
                         arrival time                          -6.361                           
  -------------------------------------------------------------------
                         slack                                  2.661                           

Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p rise@5.000ns - clk_p rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.352ns (18.028%)  route 1.601ns (81.972%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 9.003 - 5.000 ) 
    Source Clock Delay      (SCD):    4.409ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           2.117     2.997                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.090 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.319     4.409                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X163Y135       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X163Y135       FDRE (Prop_fdre_C_Q)         0.223     4.632 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/Q
                         net (fo=3, routed)           0.482     5.113                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]
    SLICE_X162Y135       LUT6 (Prop_lut6_I3_O)        0.043     5.156 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4/O
                         net (fo=1, routed)           0.443     5.600                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4_n_0
    SLICE_X162Y135       LUT3 (Prop_lut3_I0_O)        0.043     5.643 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3/O
                         net (fo=2, routed)           0.328     5.971                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3_n_0
    SLICE_X162Y136       LUT5 (Prop_lut5_I2_O)        0.043     6.014 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.347     6.361                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X161Y136       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[5]/R
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      5.000     5.000 r                       
    H9                                                0.000     5.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     5.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.778 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.956     7.734                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     7.817 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.186     9.003                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X161Y136       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[5]/C
                         clock pessimism              0.359     9.362                           
                         clock uncertainty           -0.035     9.327                           
    SLICE_X161Y136       FDRE (Setup_fdre_C_R)       -0.304     9.023    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[5]
  -------------------------------------------------------------------
                         required time                          9.023                           
                         arrival time                          -6.361                           
  -------------------------------------------------------------------
                         slack                                  2.661                           

Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p rise@5.000ns - clk_p rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.352ns (18.028%)  route 1.601ns (81.972%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 9.003 - 5.000 ) 
    Source Clock Delay      (SCD):    4.409ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           2.117     2.997                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.090 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.319     4.409                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X163Y135       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X163Y135       FDRE (Prop_fdre_C_Q)         0.223     4.632 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/Q
                         net (fo=3, routed)           0.482     5.113                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]
    SLICE_X162Y135       LUT6 (Prop_lut6_I3_O)        0.043     5.156 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4/O
                         net (fo=1, routed)           0.443     5.600                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4_n_0
    SLICE_X162Y135       LUT3 (Prop_lut3_I0_O)        0.043     5.643 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3/O
                         net (fo=2, routed)           0.328     5.971                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3_n_0
    SLICE_X162Y136       LUT5 (Prop_lut5_I2_O)        0.043     6.014 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.347     6.361                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X161Y136       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[6]/R
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      5.000     5.000 r                       
    H9                                                0.000     5.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     5.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.778 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.956     7.734                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     7.817 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.186     9.003                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X161Y136       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[6]/C
                         clock pessimism              0.359     9.362                           
                         clock uncertainty           -0.035     9.327                           
    SLICE_X161Y136       FDRE (Setup_fdre_C_R)       -0.304     9.023    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[6]
  -------------------------------------------------------------------
                         required time                          9.023                           
                         arrival time                          -6.361                           
  -------------------------------------------------------------------
                         slack                                  2.661                           

Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p rise@5.000ns - clk_p rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.352ns (18.028%)  route 1.601ns (81.972%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 9.003 - 5.000 ) 
    Source Clock Delay      (SCD):    4.409ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           2.117     2.997                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.090 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.319     4.409                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X163Y135       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X163Y135       FDRE (Prop_fdre_C_Q)         0.223     4.632 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/Q
                         net (fo=3, routed)           0.482     5.113                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]
    SLICE_X162Y135       LUT6 (Prop_lut6_I3_O)        0.043     5.156 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4/O
                         net (fo=1, routed)           0.443     5.600                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4_n_0
    SLICE_X162Y135       LUT3 (Prop_lut3_I0_O)        0.043     5.643 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3/O
                         net (fo=2, routed)           0.328     5.971                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3_n_0
    SLICE_X162Y136       LUT5 (Prop_lut5_I2_O)        0.043     6.014 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.347     6.361                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X161Y136       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[7]/R
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      5.000     5.000 r                       
    H9                                                0.000     5.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     5.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.778 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.956     7.734                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     7.817 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.186     9.003                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X161Y136       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[7]/C
                         clock pessimism              0.359     9.362                           
                         clock uncertainty           -0.035     9.327                           
    SLICE_X161Y136       FDRE (Setup_fdre_C_R)       -0.304     9.023    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[7]
  -------------------------------------------------------------------
                         required time                          9.023                           
                         arrival time                          -6.361                           
  -------------------------------------------------------------------
                         slack                                  2.661                           

Slack (MET) :             2.674ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p rise@5.000ns - clk_p rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.352ns (18.147%)  route 1.588ns (81.853%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 9.003 - 5.000 ) 
    Source Clock Delay      (SCD):    4.409ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           2.117     2.997                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.090 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.319     4.409                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X163Y135       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X163Y135       FDRE (Prop_fdre_C_Q)         0.223     4.632 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/Q
                         net (fo=3, routed)           0.482     5.113                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]
    SLICE_X162Y135       LUT6 (Prop_lut6_I3_O)        0.043     5.156 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4/O
                         net (fo=1, routed)           0.443     5.600                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4_n_0
    SLICE_X162Y135       LUT3 (Prop_lut3_I0_O)        0.043     5.643 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3/O
                         net (fo=2, routed)           0.328     5.971                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3_n_0
    SLICE_X162Y136       LUT5 (Prop_lut5_I2_O)        0.043     6.014 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.335     6.349                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X161Y137       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[10]/R
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      5.000     5.000 r                       
    H9                                                0.000     5.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     5.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.778 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.956     7.734                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     7.817 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.186     9.003                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X161Y137       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[10]/C
                         clock pessimism              0.359     9.362                           
                         clock uncertainty           -0.035     9.327                           
    SLICE_X161Y137       FDRE (Setup_fdre_C_R)       -0.304     9.023    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[10]
  -------------------------------------------------------------------
                         required time                          9.023                           
                         arrival time                          -6.349                           
  -------------------------------------------------------------------
                         slack                                  2.674                           

Slack (MET) :             2.674ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p rise@5.000ns - clk_p rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.352ns (18.147%)  route 1.588ns (81.853%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 9.003 - 5.000 ) 
    Source Clock Delay      (SCD):    4.409ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           2.117     2.997                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.090 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.319     4.409                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X163Y135       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X163Y135       FDRE (Prop_fdre_C_Q)         0.223     4.632 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/Q
                         net (fo=3, routed)           0.482     5.113                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]
    SLICE_X162Y135       LUT6 (Prop_lut6_I3_O)        0.043     5.156 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4/O
                         net (fo=1, routed)           0.443     5.600                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4_n_0
    SLICE_X162Y135       LUT3 (Prop_lut3_I0_O)        0.043     5.643 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3/O
                         net (fo=2, routed)           0.328     5.971                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3_n_0
    SLICE_X162Y136       LUT5 (Prop_lut5_I2_O)        0.043     6.014 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.335     6.349                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X161Y137       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[11]/R
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      5.000     5.000 r                       
    H9                                                0.000     5.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     5.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.778 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.956     7.734                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     7.817 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.186     9.003                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X161Y137       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[11]/C
                         clock pessimism              0.359     9.362                           
                         clock uncertainty           -0.035     9.327                           
    SLICE_X161Y137       FDRE (Setup_fdre_C_R)       -0.304     9.023    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[11]
  -------------------------------------------------------------------
                         required time                          9.023                           
                         arrival time                          -6.349                           
  -------------------------------------------------------------------
                         slack                                  2.674                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.812%)  route 0.073ns (36.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.112     1.475                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.501 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.595     2.096                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X161Y126       FDCE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y126       FDCE (Prop_fdce_C_Q)         0.100     2.196 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/Q
                         net (fo=5, routed)           0.073     2.269                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]
    SLICE_X160Y126       LUT6 (Prop_lut6_I0_O)        0.028     2.297 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.297                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/p_0_in__0[5]
    SLICE_X160Y126       FDCE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.191     1.635                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.665 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.794     2.459                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X160Y126       FDCE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism             -0.352     2.107                           
    SLICE_X160Y126       FDCE (Hold_fdce_C_D)         0.087     2.194    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.194                           
                         arrival time                           2.297                           
  -------------------------------------------------------------------
                         slack                                  0.103                           

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/mmcm_lock_reclocked_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.630%)  route 0.064ns (33.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.475ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.112     1.475                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.501 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.608     2.109                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/independent_clock_bufg
    SLICE_X163Y148       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg6/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.100     2.209 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg6/Q
                         net (fo=2, routed)           0.064     2.273                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/mmcm_lock_i
    SLICE_X162Y148       LUT5 (Prop_lut5_I4_O)        0.028     2.301 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/mmcm_lock_reclocked_i_1/O
                         net (fo=1, routed)           0.000     2.301                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/mmcm_lock_reclocked_i_1_n_0
    SLICE_X162Y148       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/mmcm_lock_reclocked_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.191     1.635                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.665 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.810     2.475                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X162Y148       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/mmcm_lock_reclocked_reg/C
                         clock pessimism             -0.355     2.120                           
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.060     2.180    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/mmcm_lock_reclocked_reg
  -------------------------------------------------------------------
                         required time                         -2.180                           
                         arrival time                           2.301                           
  -------------------------------------------------------------------
                         slack                                  0.121                           

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.132ns (56.980%)  route 0.100ns (43.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.112     1.475                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.501 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.595     2.096                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X161Y126       FDCE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y126       FDCE (Prop_fdce_C_Q)         0.100     2.196 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/Q
                         net (fo=6, routed)           0.100     2.296                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]
    SLICE_X160Y126       LUT5 (Prop_lut5_I1_O)        0.032     2.328 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.328                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/p_0_in__0[4]
    SLICE_X160Y126       FDCE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.191     1.635                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.665 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.794     2.459                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X160Y126       FDCE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism             -0.352     2.107                           
    SLICE_X160Y126       FDCE (Hold_fdce_C_D)         0.096     2.203    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.203                           
                         arrival time                           2.328                           
  -------------------------------------------------------------------
                         slack                                  0.125                           

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.224%)  route 0.100ns (43.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.112     1.475                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.501 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.595     2.096                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X161Y126       FDCE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y126       FDCE (Prop_fdce_C_Q)         0.100     2.196 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/Q
                         net (fo=6, routed)           0.100     2.296                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]
    SLICE_X160Y126       LUT4 (Prop_lut4_I0_O)        0.028     2.324 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.324                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/p_0_in__0[3]
    SLICE_X160Y126       FDCE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.191     1.635                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.665 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.794     2.459                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X160Y126       FDCE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism             -0.352     2.107                           
    SLICE_X160Y126       FDCE (Hold_fdce_C_D)         0.087     2.194    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.194                           
                         arrival time                           2.324                           
  -------------------------------------------------------------------
                         slack                                  0.130                           

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.112     1.475                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.501 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.596     2.097                         GBE_inst/U0/U0/core_resets_i/independent_clock_bufg
    SLICE_X160Y127       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X160Y127       FDPE (Prop_fdpe_C_Q)         0.118     2.215 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     2.270                         GBE_inst/U0/U0/core_resets_i/pma_reset_pipe[0]
    SLICE_X160Y127       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.191     1.635                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.665 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.796     2.461                         GBE_inst/U0/U0/core_resets_i/independent_clock_bufg
    SLICE_X160Y127       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[1]/C
                         clock pessimism             -0.364     2.097                           
    SLICE_X160Y127       FDPE (Hold_fdpe_C_D)         0.042     2.139    GBE_PCS_PMA            GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.139                           
                         arrival time                           2.270                           
  -------------------------------------------------------------------
                         slack                                  0.131                           

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.146ns (67.099%)  route 0.072ns (32.901%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.112     1.475                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.501 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.589     2.090                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X160Y153       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_count_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X160Y153       FDRE (Prop_fdre_C_Q)         0.118     2.208 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_count_reg[6]/Q
                         net (fo=4, routed)           0.072     2.280                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_count_reg[6]
    SLICE_X161Y153       LUT5 (Prop_lut5_I2_O)        0.028     2.308 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_reclocked_i_1/O
                         net (fo=1, routed)           0.000     2.308                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_reclocked_i_1_n_0
    SLICE_X161Y153       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.191     1.635                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.665 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.796     2.461                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X161Y153       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/C
                         clock pessimism             -0.360     2.101                           
    SLICE_X161Y153       FDRE (Hold_fdre_C_D)         0.060     2.161    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_reclocked_reg
  -------------------------------------------------------------------
                         required time                         -2.161                           
                         arrival time                           2.308                           
  -------------------------------------------------------------------
                         slack                                  0.147                           

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.091ns (63.783%)  route 0.052ns (36.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.112     1.475                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.501 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.607     2.108                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/independent_clock_bufg
    SLICE_X159Y144       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X159Y144       FDPE (Prop_fdpe_C_Q)         0.091     2.199 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/Q
                         net (fo=1, routed)           0.052     2.251                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync_reg1
    SLICE_X159Y144       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.191     1.635                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.665 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.809     2.474                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/independent_clock_bufg
    SLICE_X159Y144       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/C
                         clock pessimism             -0.366     2.108                           
    SLICE_X159Y144       FDPE (Hold_fdpe_C_D)        -0.006     2.102    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -2.102                           
                         arrival time                           2.251                           
  -------------------------------------------------------------------
                         slack                                  0.149                           

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.091ns (63.783%)  route 0.052ns (36.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.112     1.475                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.501 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.600     2.101                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/independent_clock_bufg
    SLICE_X163Y131       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.091     2.192 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/Q
                         net (fo=1, routed)           0.052     2.244                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync_reg1
    SLICE_X163Y131       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.191     1.635                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.665 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.800     2.465                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/independent_clock_bufg
    SLICE_X163Y131       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/C
                         clock pessimism             -0.364     2.101                           
    SLICE_X163Y131       FDPE (Hold_fdpe_C_D)        -0.006     2.095    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -2.095                           
                         arrival time                           2.244                           
  -------------------------------------------------------------------
                         slack                                  0.149                           

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (50.075%)  route 0.128ns (49.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.112     1.475                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.501 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.590     2.091                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X162Y151       FDCE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X162Y151       FDCE (Prop_fdce_C_Q)         0.100     2.191 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/Q
                         net (fo=6, routed)           0.128     2.319                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]
    SLICE_X161Y151       LUT6 (Prop_lut6_I1_O)        0.028     2.347 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.347                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/p_0_in__2[5]
    SLICE_X161Y151       FDCE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.191     1.635                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.665 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.797     2.462                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X161Y151       FDCE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism             -0.337     2.125                           
    SLICE_X161Y151       FDCE (Hold_fdce_C_D)         0.061     2.186    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.186                           
                         arrival time                           2.347                           
  -------------------------------------------------------------------
                         slack                                  0.161                           

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.949%)  route 0.095ns (51.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.112     1.475                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.501 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.607     2.108                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/independent_clock_bufg
    SLICE_X159Y144       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X159Y144       FDPE (Prop_fdpe_C_Q)         0.091     2.199 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5/Q
                         net (fo=1, routed)           0.095     2.294                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync_reg5
    SLICE_X159Y145       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.191     1.635                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.665 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.809     2.474                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/independent_clock_bufg
    SLICE_X159Y145       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
                         clock pessimism             -0.352     2.122                           
    SLICE_X159Y145       FDPE (Hold_fdpe_C_D)         0.011     2.133    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6
  -------------------------------------------------------------------
                         required time                         -2.133                           
                         arrival time                           2.294                           
  -------------------------------------------------------------------
                         slack                                  0.161                           





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin                       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         5.000       3.462      GTXE2_CHANNEL_X0Y10  GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/CPLLLOCKDETCLK
Min Period        n/a     GTXE2_COMMON/QPLLLOCKDETCLK   n/a            1.493         5.000       3.507      GTXE2_COMMON_X0Y2    GBE_inst/U0/U0/core_gt_common_i/gtxe2_common_i/QPLLLOCKDETCLK
Min Period        n/a     BUFG/I                        n/a            1.408         5.000       3.591      BUFGCTRL_X0Y18       BUFG_inst_clk_main/I
Min Period        n/a     FDPE/C                        n/a            0.750         5.000       4.250      SLICE_X160Y127       GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[1]/C
Min Period        n/a     FDPE/C                        n/a            0.750         5.000       4.250      SLICE_X160Y127       GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[2]/C
Min Period        n/a     FDCE/C                        n/a            0.750         5.000       4.250      SLICE_X161Y151       GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
Min Period        n/a     FDCE/C                        n/a            0.750         5.000       4.250      SLICE_X162Y151       GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/C
Min Period        n/a     FDRE/C                        n/a            0.750         5.000       4.250      SLICE_X163Y149       GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/mmcm_lock_count_reg[2]/C
Min Period        n/a     FDRE/C                        n/a            0.750         5.000       4.250      SLICE_X163Y149       GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/mmcm_lock_count_reg[4]/C
Min Period        n/a     FDRE/C                        n/a            0.750         5.000       4.250      SLICE_X162Y149       GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/mmcm_lock_count_reg[7]/C
Low Pulse Width   Slow    FDPE/C                        n/a            0.400         2.500       2.100      SLICE_X160Y127       GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[1]/C
Low Pulse Width   Fast    FDPE/C                        n/a            0.400         2.500       2.100      SLICE_X160Y127       GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[1]/C
Low Pulse Width   Slow    FDPE/C                        n/a            0.400         2.500       2.100      SLICE_X160Y127       GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[2]/C
Low Pulse Width   Fast    FDPE/C                        n/a            0.400         2.500       2.100      SLICE_X160Y127       GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[2]/C
Low Pulse Width   Slow    FDCE/C                        n/a            0.400         2.500       2.100      SLICE_X161Y151       GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
Low Pulse Width   Fast    FDCE/C                        n/a            0.400         2.500       2.100      SLICE_X161Y151       GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
Low Pulse Width   Slow    FDCE/C                        n/a            0.400         2.500       2.100      SLICE_X162Y151       GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/C
Low Pulse Width   Fast    FDCE/C                        n/a            0.400         2.500       2.100      SLICE_X162Y151       GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X163Y149       GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/mmcm_lock_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X163Y149       GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/mmcm_lock_count_reg[2]/C
High Pulse Width  Slow    FDPE/C                        n/a            0.350         2.500       2.150      SLICE_X160Y127       GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[0]/C
High Pulse Width  Fast    FDPE/C                        n/a            0.350         2.500       2.150      SLICE_X160Y127       GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[0]/C
High Pulse Width  Slow    FDPE/C                        n/a            0.350         2.500       2.150      SLICE_X160Y127       GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[1]/C
High Pulse Width  Fast    FDPE/C                        n/a            0.350         2.500       2.150      SLICE_X160Y127       GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[1]/C
High Pulse Width  Slow    FDPE/C                        n/a            0.350         2.500       2.150      SLICE_X160Y127       GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[2]/C
High Pulse Width  Fast    FDPE/C                        n/a            0.350         2.500       2.150      SLICE_X160Y127       GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[2]/C
High Pulse Width  Slow    FDPE/C                        n/a            0.350         2.500       2.150      SLICE_X160Y127       GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
High Pulse Width  Fast    FDPE/C                        n/a            0.350         2.500       2.150      SLICE_X160Y127       GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X162Y143       GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X162Y143       GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.933ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.933ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 0.223ns (14.498%)  route 1.315ns (85.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.588ns = ( 13.588 - 8.000 ) 
    Source Clock Delay      (SCD):    6.186ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.318     6.186                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X163Y134       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X163Y134       FDRE (Prop_fdre_C_Q)         0.223     6.409 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/Q
                         net (fo=1, routed)           1.315     7.724                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg__0[0]
    SLICE_X162Y133       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     8.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    10.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.322                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.183    13.588                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X162Y133       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/C
                         clock pessimism              0.293    13.881                           
                         clock uncertainty           -0.205    13.676                           
    SLICE_X162Y133       FDRE (Setup_fdre_C_D)       -0.019    13.657    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]
  -------------------------------------------------------------------
                         required time                         13.657                           
                         arrival time                          -7.724                           
  -------------------------------------------------------------------
                         slack                                  5.933                           

Slack (MET) :             5.958ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 0.223ns (14.626%)  route 1.302ns (85.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.587ns = ( 13.587 - 8.000 ) 
    Source Clock Delay      (SCD):    6.184ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.316     6.184                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X163Y117       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X163Y117       FDRE (Prop_fdre_C_Q)         0.223     6.407 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/Q
                         net (fo=1, routed)           1.302     7.709                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[15]
    SLICE_X162Y117       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     8.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    10.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.322                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.182    13.587                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X162Y117       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/C
                         clock pessimism              0.293    13.880                           
                         clock uncertainty           -0.205    13.675                           
    SLICE_X162Y117       FDRE (Setup_fdre_C_D)       -0.009    13.666    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]
  -------------------------------------------------------------------
                         required time                         13.666                           
                         arrival time                          -7.709                           
  -------------------------------------------------------------------
                         slack                                  5.958                           

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.223ns (15.003%)  route 1.263ns (84.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.593ns = ( 13.593 - 8.000 ) 
    Source Clock Delay      (SCD):    6.190ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.322     6.190                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X163Y138       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X163Y138       FDRE (Prop_fdre_C_Q)         0.223     6.413 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/Q
                         net (fo=1, routed)           1.263     7.676                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[9]
    SLICE_X163Y140       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     8.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    10.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.322                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.188    13.593                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X163Y140       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/C
                         clock pessimism              0.293    13.886                           
                         clock uncertainty           -0.205    13.681                           
    SLICE_X163Y140       FDRE (Setup_fdre_C_D)       -0.008    13.673    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]
  -------------------------------------------------------------------
                         required time                         13.673                           
                         arrival time                          -7.676                           
  -------------------------------------------------------------------
                         slack                                  5.997                           

Slack (MET) :             6.047ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.223ns (15.543%)  route 1.212ns (84.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.587ns = ( 13.587 - 8.000 ) 
    Source Clock Delay      (SCD):    6.184ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.316     6.184                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X163Y117       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X163Y117       FDRE (Prop_fdre_C_Q)         0.223     6.407 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/Q
                         net (fo=1, routed)           1.212     7.619                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[12]
    SLICE_X162Y117       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     8.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    10.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.322                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.182    13.587                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X162Y117       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/C
                         clock pessimism              0.293    13.880                           
                         clock uncertainty           -0.205    13.675                           
    SLICE_X162Y117       FDRE (Setup_fdre_C_D)       -0.009    13.666    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]
  -------------------------------------------------------------------
                         required time                         13.666                           
                         arrival time                          -7.619                           
  -------------------------------------------------------------------
                         slack                                  6.047                           

Slack (MET) :             6.066ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.223ns (16.002%)  route 1.171ns (83.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.588ns = ( 13.588 - 8.000 ) 
    Source Clock Delay      (SCD):    6.186ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.318     6.186                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X163Y134       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X163Y134       FDRE (Prop_fdre_C_Q)         0.223     6.409 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/Q
                         net (fo=1, routed)           1.171     7.580                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg__0[1]
    SLICE_X162Y133       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     8.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    10.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.322                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.183    13.588                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X162Y133       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/C
                         clock pessimism              0.293    13.881                           
                         clock uncertainty           -0.205    13.676                           
    SLICE_X162Y133       FDRE (Setup_fdre_C_D)       -0.031    13.645    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]
  -------------------------------------------------------------------
                         required time                         13.645                           
                         arrival time                          -7.580                           
  -------------------------------------------------------------------
                         slack                                  6.066                           

Slack (MET) :             6.079ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.204ns (15.430%)  route 1.118ns (84.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.587ns = ( 13.587 - 8.000 ) 
    Source Clock Delay      (SCD):    6.184ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.316     6.184                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X163Y117       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X163Y117       FDRE (Prop_fdre_C_Q)         0.204     6.388 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/Q
                         net (fo=1, routed)           1.118     7.506                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[7]
    SLICE_X162Y117       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     8.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    10.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.322                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.182    13.587                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X162Y117       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/C
                         clock pessimism              0.293    13.880                           
                         clock uncertainty           -0.205    13.675                           
    SLICE_X162Y117       FDRE (Setup_fdre_C_D)       -0.090    13.585    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]
  -------------------------------------------------------------------
                         required time                         13.585                           
                         arrival time                          -7.506                           
  -------------------------------------------------------------------
                         slack                                  6.079                           

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.204ns (15.451%)  route 1.116ns (84.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.593ns = ( 13.593 - 8.000 ) 
    Source Clock Delay      (SCD):    6.190ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.322     6.190                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X163Y138       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X163Y138       FDRE (Prop_fdre_C_Q)         0.204     6.394 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/Q
                         net (fo=1, routed)           1.116     7.510                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg__0[1]
    SLICE_X163Y140       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     8.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    10.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.322                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.188    13.593                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X163Y140       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/C
                         clock pessimism              0.293    13.886                           
                         clock uncertainty           -0.205    13.681                           
    SLICE_X163Y140       FDRE (Setup_fdre_C_D)       -0.091    13.590    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]
  -------------------------------------------------------------------
                         required time                         13.590                           
                         arrival time                          -7.510                           
  -------------------------------------------------------------------
                         slack                                  6.080                           

Slack (MET) :             6.100ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.223ns (16.279%)  route 1.147ns (83.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.593ns = ( 13.593 - 8.000 ) 
    Source Clock Delay      (SCD):    6.192ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.324     6.192                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X163Y141       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X163Y141       FDRE (Prop_fdre_C_Q)         0.223     6.415 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/Q
                         net (fo=1, routed)           1.147     7.562                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg__0[0]
    SLICE_X162Y141       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     8.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    10.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.322                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.188    13.593                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X162Y141       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/C
                         clock pessimism              0.293    13.886                           
                         clock uncertainty           -0.205    13.681                           
    SLICE_X162Y141       FDRE (Setup_fdre_C_D)       -0.019    13.662    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]
  -------------------------------------------------------------------
                         required time                         13.662                           
                         arrival time                          -7.562                           
  -------------------------------------------------------------------
                         slack                                  6.100                           

Slack (MET) :             6.111ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.358ns  (logic 0.223ns (16.424%)  route 1.135ns (83.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.588ns = ( 13.588 - 8.000 ) 
    Source Clock Delay      (SCD):    6.185ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.317     6.185                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X163Y133       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X163Y133       FDRE (Prop_fdre_C_Q)         0.223     6.408 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/Q
                         net (fo=1, routed)           1.135     7.543                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg__0[0]
    SLICE_X162Y133       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     8.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    10.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.322                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.183    13.588                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X162Y133       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/C
                         clock pessimism              0.293    13.881                           
                         clock uncertainty           -0.205    13.676                           
    SLICE_X162Y133       FDRE (Setup_fdre_C_D)       -0.022    13.654    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]
  -------------------------------------------------------------------
                         required time                         13.654                           
                         arrival time                          -7.543                           
  -------------------------------------------------------------------
                         slack                                  6.111                           

Slack (MET) :             6.117ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.341ns  (logic 0.223ns (16.633%)  route 1.118ns (83.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.593ns = ( 13.593 - 8.000 ) 
    Source Clock Delay      (SCD):    6.192ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.324     6.192                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X163Y141       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X163Y141       FDRE (Prop_fdre_C_Q)         0.223     6.415 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/Q
                         net (fo=1, routed)           1.118     7.533                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg__0[0]
    SLICE_X162Y141       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     8.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    10.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.322                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.188    13.593                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X162Y141       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/C
                         clock pessimism              0.293    13.886                           
                         clock uncertainty           -0.205    13.681                           
    SLICE_X162Y141       FDRE (Setup_fdre_C_D)       -0.031    13.650    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]
  -------------------------------------------------------------------
                         required time                         13.650                           
                         arrival time                          -7.533                           
  -------------------------------------------------------------------
                         slack                                  6.117                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.100ns (15.249%)  route 0.556ns (84.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.379ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.605     2.794                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X162Y138       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X162Y138       FDRE (Prop_fdre_C_Q)         0.100     2.894 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/Q
                         net (fo=1, routed)           0.556     3.450                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[0]
    SLICE_X163Y140       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.808     3.379                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X163Y140       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/C
                         clock pessimism             -0.303     3.076                           
                         clock uncertainty            0.205     3.281                           
    SLICE_X163Y140       FDRE (Hold_fdre_C_D)         0.032     3.313    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.313                           
                         arrival time                           3.450                           
  -------------------------------------------------------------------
                         slack                                  0.137                           

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.100ns (15.191%)  route 0.558ns (84.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.379ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.605     2.794                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X163Y138       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X163Y138       FDRE (Prop_fdre_C_Q)         0.100     2.894 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/Q
                         net (fo=1, routed)           0.558     3.452                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[1]
    SLICE_X163Y140       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.808     3.379                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X163Y140       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/C
                         clock pessimism             -0.303     3.076                           
                         clock uncertainty            0.205     3.281                           
    SLICE_X163Y140       FDRE (Hold_fdre_C_D)         0.033     3.314    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.314                           
                         arrival time                           3.452                           
  -------------------------------------------------------------------
                         slack                                  0.138                           

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.091ns (14.368%)  route 0.542ns (85.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.372ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.601     2.790                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X163Y117       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X163Y117       FDRE (Prop_fdre_C_Q)         0.091     2.881 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/Q
                         net (fo=1, routed)           0.542     3.423                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[6]
    SLICE_X162Y117       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.801     3.372                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X162Y117       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/C
                         clock pessimism             -0.303     3.069                           
                         clock uncertainty            0.205     3.274                           
    SLICE_X162Y117       FDRE (Hold_fdre_C_D)         0.011     3.285    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.285                           
                         arrival time                           3.423                           
  -------------------------------------------------------------------
                         slack                                  0.139                           

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.100ns (15.003%)  route 0.567ns (84.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.375ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.601     2.790                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X162Y132       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X162Y132       FDRE (Prop_fdre_C_Q)         0.100     2.890 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           0.567     3.457                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg[1]
    SLICE_X160Y135       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.804     3.375                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X160Y135       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg/C
                         clock pessimism             -0.303     3.072                           
                         clock uncertainty            0.205     3.277                           
    SLICE_X160Y135       FDRE (Hold_fdre_C_D)         0.040     3.317    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         -3.317                           
                         arrival time                           3.457                           
  -------------------------------------------------------------------
                         slack                                  0.140                           

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.091ns (14.356%)  route 0.543ns (85.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.372ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.601     2.790                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X163Y117       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X163Y117       FDRE (Prop_fdre_C_Q)         0.091     2.881 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/Q
                         net (fo=1, routed)           0.543     3.424                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[4]
    SLICE_X162Y117       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.801     3.372                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X162Y117       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/C
                         clock pessimism             -0.303     3.069                           
                         clock uncertainty            0.205     3.274                           
    SLICE_X162Y117       FDRE (Hold_fdre_C_D)         0.009     3.283    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.283                           
                         arrival time                           3.424                           
  -------------------------------------------------------------------
                         slack                                  0.141                           

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.100ns (15.137%)  route 0.561ns (84.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.372ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.601     2.790                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X163Y117       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X163Y117       FDRE (Prop_fdre_C_Q)         0.100     2.890 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/Q
                         net (fo=1, routed)           0.561     3.451                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[14]
    SLICE_X162Y117       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.801     3.372                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X162Y117       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/C
                         clock pessimism             -0.303     3.069                           
                         clock uncertainty            0.205     3.274                           
    SLICE_X162Y117       FDRE (Hold_fdre_C_D)         0.033     3.307    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.307                           
                         arrival time                           3.451                           
  -------------------------------------------------------------------
                         slack                                  0.144                           

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.100ns (14.779%)  route 0.577ns (85.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.379ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.605     2.794                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X163Y138       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X163Y138       FDRE (Prop_fdre_C_Q)         0.100     2.894 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/Q
                         net (fo=1, routed)           0.577     3.471                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[8]
    SLICE_X163Y140       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.808     3.379                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X163Y140       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/C
                         clock pessimism             -0.303     3.076                           
                         clock uncertainty            0.205     3.281                           
    SLICE_X163Y140       FDRE (Hold_fdre_C_D)         0.044     3.325    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.325                           
                         arrival time                           3.471                           
  -------------------------------------------------------------------
                         slack                                  0.146                           

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.091ns (14.264%)  route 0.547ns (85.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.372ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.601     2.790                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X163Y117       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X163Y117       FDRE (Prop_fdre_C_Q)         0.091     2.881 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/Q
                         net (fo=1, routed)           0.547     3.428                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[5]
    SLICE_X162Y117       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.801     3.372                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X162Y117       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/C
                         clock pessimism             -0.303     3.069                           
                         clock uncertainty            0.205     3.274                           
    SLICE_X162Y117       FDRE (Hold_fdre_C_D)         0.008     3.282    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.282                           
                         arrival time                           3.428                           
  -------------------------------------------------------------------
                         slack                                  0.146                           

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.100ns (14.796%)  route 0.576ns (85.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.379ns
    Source Clock Delay      (SCD):    2.795ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.606     2.795                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X163Y141       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X163Y141       FDRE (Prop_fdre_C_Q)         0.100     2.895 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/Q
                         net (fo=1, routed)           0.576     3.471                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg__0[1]
    SLICE_X162Y141       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.808     3.379                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X162Y141       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/C
                         clock pessimism             -0.303     3.076                           
                         clock uncertainty            0.205     3.281                           
    SLICE_X162Y141       FDRE (Hold_fdre_C_D)         0.043     3.324    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.324                           
                         arrival time                           3.471                           
  -------------------------------------------------------------------
                         slack                                  0.147                           

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.100ns (14.974%)  route 0.568ns (85.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.379ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.605     2.794                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X162Y138       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X162Y138       FDRE (Prop_fdre_C_Q)         0.100     2.894 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/Q
                         net (fo=1, routed)           0.568     3.462                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[10]
    SLICE_X163Y140       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.808     3.379                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X163Y140       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/C
                         clock pessimism             -0.303     3.076                           
                         clock uncertainty            0.205     3.281                           
    SLICE_X163Y140       FDRE (Hold_fdre_C_D)         0.032     3.313    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.313                           
                         arrival time                           3.462                           
  -------------------------------------------------------------------
                         slack                                  0.149                           





---------------------------------------------------------------------------------------------------
From Clock:  MGTREFCLK1P
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.082ns  (required time - arrival time)
  Source:                 GBE_inst/TP_gmii_tx_er_reg/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/V_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        5.369ns  (logic 0.451ns (8.401%)  route 4.918ns (91.599%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        0.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.591ns = ( 13.591 - 8.000 ) 
    Source Clock Delay      (SCD):    5.013ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.244     3.599                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.692 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.321     5.013                         GBE_inst/gtx_clk
    SLICE_X153Y144       FDRE                                         r                       GBE_inst/TP_gmii_tx_er_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X153Y144       FDRE (Prop_fdre_C_Q)         0.223     5.236 r                       GBE_inst/TP_gmii_tx_er_reg/Q
                         net (fo=2, routed)           1.765     7.001                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/gmii_tx_er
    SLICE_X158Y140       LUT3 (Prop_lut3_I0_O)        0.051     7.052 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/V_i_6/O
                         net (fo=1, routed)           1.245     8.297                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/V_i_6_n_0
    SLICE_X158Y140       LUT5 (Prop_lut5_I4_O)        0.134     8.431 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/V_i_2/O
                         net (fo=1, routed)           1.908    10.338                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/V_i_2_n_0
    SLICE_X158Y138       LUT3 (Prop_lut3_I0_O)        0.043    10.381 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/V_i_1/O
                         net (fo=1, routed)           0.000    10.381                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/V_i_1_n_0
    SLICE_X158Y138       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/V_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     8.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    10.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.322                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.186    13.591                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X158Y138       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/V_reg/C
                         clock pessimism              0.000    13.591                           
                         clock uncertainty           -0.194    13.397                           
    SLICE_X158Y138       FDRE (Setup_fdre_C_D)        0.066    13.463    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/V_reg
  -------------------------------------------------------------------
                         required time                         13.463                           
                         arrival time                         -10.381                           
  -------------------------------------------------------------------
                         slack                                  3.082                           

Slack (MET) :             4.173ns  (required time - arrival time)
  Source:                 GBE_inst/TP_gmii_txd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 0.223ns (5.336%)  route 3.956ns (94.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.592ns = ( 13.592 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.244     3.599                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.692 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.323     5.015                         GBE_inst/gtx_clk
    SLICE_X157Y145       FDRE                                         r                       GBE_inst/TP_gmii_txd_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X157Y145       FDRE (Prop_fdre_C_Q)         0.223     5.238 r                       GBE_inst/TP_gmii_txd_reg[2]/Q
                         net (fo=2, routed)           3.956     9.194                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/gmii_txd[2]
    SLICE_X159Y139       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     8.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    10.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.322                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.187    13.592                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X159Y139       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[2]/C
                         clock pessimism              0.000    13.592                           
                         clock uncertainty           -0.194    13.398                           
    SLICE_X159Y139       FDRE (Setup_fdre_C_D)       -0.031    13.367    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.367                           
                         arrival time                          -9.194                           
  -------------------------------------------------------------------
                         slack                                  4.173                           

Slack (MET) :             4.189ns  (required time - arrival time)
  Source:                 GBE_inst/TP_gmii_txd_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 0.259ns (6.220%)  route 3.905ns (93.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.591ns = ( 13.591 - 8.000 ) 
    Source Clock Delay      (SCD):    5.013ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.244     3.599                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.692 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.321     5.013                         GBE_inst/gtx_clk
    SLICE_X158Y140       FDRE                                         r                       GBE_inst/TP_gmii_txd_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X158Y140       FDRE (Prop_fdre_C_Q)         0.259     5.272 r                       GBE_inst/TP_gmii_txd_reg[5]/Q
                         net (fo=2, routed)           3.905     9.177                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/gmii_txd[5]
    SLICE_X159Y136       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     8.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    10.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.322                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.186    13.591                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X159Y136       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[5]/C
                         clock pessimism              0.000    13.591                           
                         clock uncertainty           -0.194    13.397                           
    SLICE_X159Y136       FDRE (Setup_fdre_C_D)       -0.031    13.366    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[5]
  -------------------------------------------------------------------
                         required time                         13.366                           
                         arrival time                          -9.177                           
  -------------------------------------------------------------------
                         slack                                  4.189                           

Slack (MET) :             4.258ns  (required time - arrival time)
  Source:                 GBE_inst/TP_gmii_tx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/T_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 0.266ns (6.348%)  route 3.924ns (93.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.591ns = ( 13.591 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.244     3.599                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.692 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.323     5.015                         GBE_inst/gtx_clk
    SLICE_X157Y145       FDRE                                         r                       GBE_inst/TP_gmii_tx_en_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X157Y145       FDRE (Prop_fdre_C_Q)         0.223     5.238 f                       GBE_inst/TP_gmii_tx_en_reg/Q
                         net (fo=7, routed)           3.924     9.162                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/gmii_tx_en
    SLICE_X158Y137       LUT6 (Prop_lut6_I5_O)        0.043     9.205 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/T_i_1/O
                         net (fo=1, routed)           0.000     9.205                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/T0
    SLICE_X158Y137       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/T_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     8.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    10.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.322                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.186    13.591                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X158Y137       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/T_reg/C
                         clock pessimism              0.000    13.591                           
                         clock uncertainty           -0.194    13.397                           
    SLICE_X158Y137       FDRE (Setup_fdre_C_D)        0.066    13.463    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/T_reg
  -------------------------------------------------------------------
                         required time                         13.463                           
                         arrival time                          -9.205                           
  -------------------------------------------------------------------
                         slack                                  4.258                           

Slack (MET) :             4.269ns  (required time - arrival time)
  Source:                 GBE_inst/TP_gmii_txd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.259ns (6.293%)  route 3.857ns (93.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.592ns = ( 13.592 - 8.000 ) 
    Source Clock Delay      (SCD):    5.013ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.244     3.599                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.692 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.321     5.013                         GBE_inst/gtx_clk
    SLICE_X158Y140       FDRE                                         r                       GBE_inst/TP_gmii_txd_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X158Y140       FDRE (Prop_fdre_C_Q)         0.259     5.272 r                       GBE_inst/TP_gmii_txd_reg[6]/Q
                         net (fo=2, routed)           3.857     9.129                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/gmii_txd[6]
    SLICE_X158Y139       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     8.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    10.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.322                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.187    13.592                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X158Y139       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[6]/C
                         clock pessimism              0.000    13.592                           
                         clock uncertainty           -0.194    13.398                           
    SLICE_X158Y139       FDRE (Setup_fdre_C_D)        0.000    13.398    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[6]
  -------------------------------------------------------------------
                         required time                         13.398                           
                         arrival time                          -9.129                           
  -------------------------------------------------------------------
                         slack                                  4.269                           

Slack (MET) :             4.320ns  (required time - arrival time)
  Source:                 GBE_inst/TP_gmii_txd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.259ns (6.387%)  route 3.796ns (93.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.592ns = ( 13.592 - 8.000 ) 
    Source Clock Delay      (SCD):    5.013ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.244     3.599                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.692 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.321     5.013                         GBE_inst/gtx_clk
    SLICE_X158Y140       FDRE                                         r                       GBE_inst/TP_gmii_txd_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X158Y140       FDRE (Prop_fdre_C_Q)         0.259     5.272 r                       GBE_inst/TP_gmii_txd_reg[4]/Q
                         net (fo=2, routed)           3.796     9.068                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/gmii_txd[4]
    SLICE_X158Y139       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     8.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    10.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.322                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.187    13.592                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X158Y139       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[4]/C
                         clock pessimism              0.000    13.592                           
                         clock uncertainty           -0.194    13.398                           
    SLICE_X158Y139       FDRE (Setup_fdre_C_D)       -0.010    13.388    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[4]
  -------------------------------------------------------------------
                         required time                         13.388                           
                         arrival time                          -9.068                           
  -------------------------------------------------------------------
                         slack                                  4.320                           

Slack (MET) :             4.345ns  (required time - arrival time)
  Source:                 GBE_inst/TP_gmii_txd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.223ns (5.486%)  route 3.842ns (94.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.592ns = ( 13.592 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.244     3.599                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.692 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.323     5.015                         GBE_inst/gtx_clk
    SLICE_X157Y145       FDRE                                         r                       GBE_inst/TP_gmii_txd_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X157Y145       FDRE (Prop_fdre_C_Q)         0.223     5.238 r                       GBE_inst/TP_gmii_txd_reg[0]/Q
                         net (fo=2, routed)           3.842     9.080                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/gmii_txd[0]
    SLICE_X158Y139       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     8.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    10.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.322                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.187    13.592                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X158Y139       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[0]/C
                         clock pessimism              0.000    13.592                           
                         clock uncertainty           -0.194    13.398                           
    SLICE_X158Y139       FDRE (Setup_fdre_C_D)        0.026    13.424    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.424                           
                         arrival time                          -9.080                           
  -------------------------------------------------------------------
                         slack                                  4.345                           

Slack (MET) :             4.410ns  (required time - arrival time)
  Source:                 GBE_inst/TP_gmii_txd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 0.259ns (6.547%)  route 3.697ns (93.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.592ns = ( 13.592 - 8.000 ) 
    Source Clock Delay      (SCD):    5.013ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.244     3.599                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.692 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.321     5.013                         GBE_inst/gtx_clk
    SLICE_X158Y140       FDRE                                         r                       GBE_inst/TP_gmii_txd_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X158Y140       FDRE (Prop_fdre_C_Q)         0.259     5.272 r                       GBE_inst/TP_gmii_txd_reg[7]/Q
                         net (fo=2, routed)           3.697     8.969                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/gmii_txd[7]
    SLICE_X159Y139       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     8.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    10.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.322                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.187    13.592                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X159Y139       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[7]/C
                         clock pessimism              0.000    13.592                           
                         clock uncertainty           -0.194    13.398                           
    SLICE_X159Y139       FDRE (Setup_fdre_C_D)       -0.019    13.379    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[7]
  -------------------------------------------------------------------
                         required time                         13.379                           
                         arrival time                          -8.969                           
  -------------------------------------------------------------------
                         slack                                  4.410                           

Slack (MET) :             4.499ns  (required time - arrival time)
  Source:                 GBE_inst/TP_gmii_txd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.223ns (5.774%)  route 3.639ns (94.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.592ns = ( 13.592 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.244     3.599                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.692 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.323     5.015                         GBE_inst/gtx_clk
    SLICE_X157Y145       FDRE                                         r                       GBE_inst/TP_gmii_txd_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X157Y145       FDRE (Prop_fdre_C_Q)         0.223     5.238 r                       GBE_inst/TP_gmii_txd_reg[1]/Q
                         net (fo=2, routed)           3.639     8.877                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/gmii_txd[1]
    SLICE_X159Y139       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     8.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    10.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.322                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.187    13.592                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X159Y139       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[1]/C
                         clock pessimism              0.000    13.592                           
                         clock uncertainty           -0.194    13.398                           
    SLICE_X159Y139       FDRE (Setup_fdre_C_D)       -0.022    13.376    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[1]
  -------------------------------------------------------------------
                         required time                         13.376                           
                         arrival time                          -8.877                           
  -------------------------------------------------------------------
                         slack                                  4.499                           

Slack (MET) :             4.538ns  (required time - arrival time)
  Source:                 GBE_inst/TP_gmii_tx_er_reg/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TX_ER_REG1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.223ns (5.779%)  route 3.636ns (94.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.592ns = ( 13.592 - 8.000 ) 
    Source Clock Delay      (SCD):    5.013ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.244     3.599                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.692 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.321     5.013                         GBE_inst/gtx_clk
    SLICE_X153Y144       FDRE                                         r                       GBE_inst/TP_gmii_tx_er_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X153Y144       FDRE (Prop_fdre_C_Q)         0.223     5.236 r                       GBE_inst/TP_gmii_tx_er_reg/Q
                         net (fo=2, routed)           3.636     8.871                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/gmii_tx_er
    SLICE_X158Y139       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TX_ER_REG1_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     8.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    10.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.322                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.187    13.592                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X158Y139       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TX_ER_REG1_reg/C
                         clock pessimism              0.000    13.592                           
                         clock uncertainty           -0.194    13.398                           
    SLICE_X158Y139       FDRE (Setup_fdre_C_D)        0.011    13.409    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TX_ER_REG1_reg
  -------------------------------------------------------------------
                         required time                         13.409                           
                         arrival time                          -8.871                           
  -------------------------------------------------------------------
                         slack                                  4.538                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 GBE_inst/TP_gmii_txd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.118ns (5.471%)  route 2.039ns (94.529%))
  Logic Levels:           0  
  Clock Path Skew:        1.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.378ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.542     0.983                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.009 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.604     1.613                         GBE_inst/gtx_clk
    SLICE_X158Y140       FDRE                                         r                       GBE_inst/TP_gmii_txd_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X158Y140       FDRE (Prop_fdre_C_Q)         0.118     1.731 r                       GBE_inst/TP_gmii_txd_reg[6]/Q
                         net (fo=2, routed)           2.039     3.770                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/gmii_txd[6]
    SLICE_X158Y139       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.807     3.378                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X158Y139       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[6]/C
                         clock pessimism              0.000     3.378                           
                         clock uncertainty            0.194     3.572                           
    SLICE_X158Y139       FDRE (Hold_fdre_C_D)         0.040     3.612    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.612                           
                         arrival time                           3.770                           
  -------------------------------------------------------------------
                         slack                                  0.158                           

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 GBE_inst/TP_gmii_txd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.118ns (5.476%)  route 2.037ns (94.524%))
  Logic Levels:           0  
  Clock Path Skew:        1.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.378ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.542     0.983                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.009 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.604     1.613                         GBE_inst/gtx_clk
    SLICE_X158Y140       FDRE                                         r                       GBE_inst/TP_gmii_txd_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X158Y140       FDRE (Prop_fdre_C_Q)         0.118     1.731 r                       GBE_inst/TP_gmii_txd_reg[4]/Q
                         net (fo=2, routed)           2.037     3.768                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/gmii_txd[4]
    SLICE_X158Y139       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.807     3.378                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X158Y139       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[4]/C
                         clock pessimism              0.000     3.378                           
                         clock uncertainty            0.194     3.572                           
    SLICE_X158Y139       FDRE (Hold_fdre_C_D)         0.032     3.604    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.604                           
                         arrival time                           3.768                           
  -------------------------------------------------------------------
                         slack                                  0.164                           

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 GBE_inst/TP_gmii_txd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 0.118ns (5.440%)  route 2.051ns (94.560%))
  Logic Levels:           0  
  Clock Path Skew:        1.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.378ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.542     0.983                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.009 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.604     1.613                         GBE_inst/gtx_clk
    SLICE_X158Y140       FDRE                                         r                       GBE_inst/TP_gmii_txd_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X158Y140       FDRE (Prop_fdre_C_Q)         0.118     1.731 r                       GBE_inst/TP_gmii_txd_reg[7]/Q
                         net (fo=2, routed)           2.051     3.782                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/gmii_txd[7]
    SLICE_X159Y139       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.807     3.378                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X159Y139       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[7]/C
                         clock pessimism              0.000     3.378                           
                         clock uncertainty            0.194     3.572                           
    SLICE_X159Y139       FDRE (Hold_fdre_C_D)         0.043     3.615    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.615                           
                         arrival time                           3.782                           
  -------------------------------------------------------------------
                         slack                                  0.167                           

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 GBE_inst/TP_gmii_tx_er_reg/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TX_ER_REG1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 0.100ns (4.597%)  route 2.076ns (95.403%))
  Logic Levels:           0  
  Clock Path Skew:        1.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.378ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.542     0.983                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.009 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.603     1.612                         GBE_inst/gtx_clk
    SLICE_X153Y144       FDRE                                         r                       GBE_inst/TP_gmii_tx_er_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X153Y144       FDRE (Prop_fdre_C_Q)         0.100     1.712 r                       GBE_inst/TP_gmii_tx_er_reg/Q
                         net (fo=2, routed)           2.076     3.787                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/gmii_tx_er
    SLICE_X158Y139       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TX_ER_REG1_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.807     3.378                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X158Y139       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TX_ER_REG1_reg/C
                         clock pessimism              0.000     3.378                           
                         clock uncertainty            0.194     3.572                           
    SLICE_X158Y139       FDRE (Hold_fdre_C_D)         0.042     3.614    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TX_ER_REG1_reg
  -------------------------------------------------------------------
                         required time                         -3.614                           
                         arrival time                           3.787                           
  -------------------------------------------------------------------
                         slack                                  0.174                           

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 GBE_inst/TP_gmii_txd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.091ns (4.257%)  route 2.047ns (95.743%))
  Logic Levels:           0  
  Clock Path Skew:        1.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.378ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.542     0.983                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.009 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.605     1.614                         GBE_inst/gtx_clk
    SLICE_X157Y145       FDRE                                         r                       GBE_inst/TP_gmii_txd_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X157Y145       FDRE (Prop_fdre_C_Q)         0.091     1.705 r                       GBE_inst/TP_gmii_txd_reg[3]/Q
                         net (fo=2, routed)           2.047     3.752                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/gmii_txd[3]
    SLICE_X159Y139       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.807     3.378                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X159Y139       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[3]/C
                         clock pessimism              0.000     3.378                           
                         clock uncertainty            0.194     3.572                           
    SLICE_X159Y139       FDRE (Hold_fdre_C_D)         0.005     3.577    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.577                           
                         arrival time                           3.752                           
  -------------------------------------------------------------------
                         slack                                  0.175                           

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 GBE_inst/TP_gmii_txd_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 0.118ns (5.440%)  route 2.051ns (94.560%))
  Logic Levels:           0  
  Clock Path Skew:        1.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.375ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.542     0.983                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.009 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.604     1.613                         GBE_inst/gtx_clk
    SLICE_X158Y140       FDRE                                         r                       GBE_inst/TP_gmii_txd_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X158Y140       FDRE (Prop_fdre_C_Q)         0.118     1.731 r                       GBE_inst/TP_gmii_txd_reg[5]/Q
                         net (fo=2, routed)           2.051     3.782                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/gmii_txd[5]
    SLICE_X159Y136       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.804     3.375                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X159Y136       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[5]/C
                         clock pessimism              0.000     3.375                           
                         clock uncertainty            0.194     3.569                           
    SLICE_X159Y136       FDRE (Hold_fdre_C_D)         0.038     3.607    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.607                           
                         arrival time                           3.782                           
  -------------------------------------------------------------------
                         slack                                  0.175                           

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 GBE_inst/TP_gmii_tx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TX_EN_REG1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.100ns (4.600%)  route 2.074ns (95.400%))
  Logic Levels:           0  
  Clock Path Skew:        1.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.378ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.542     0.983                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.009 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.605     1.614                         GBE_inst/gtx_clk
    SLICE_X157Y145       FDRE                                         r                       GBE_inst/TP_gmii_tx_en_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X157Y145       FDRE (Prop_fdre_C_Q)         0.100     1.714 r                       GBE_inst/TP_gmii_tx_en_reg/Q
                         net (fo=7, routed)           2.074     3.788                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/gmii_tx_en
    SLICE_X158Y139       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TX_EN_REG1_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.807     3.378                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X158Y139       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TX_EN_REG1_reg/C
                         clock pessimism              0.000     3.378                           
                         clock uncertainty            0.194     3.572                           
    SLICE_X158Y139       FDRE (Hold_fdre_C_D)         0.040     3.612    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TX_EN_REG1_reg
  -------------------------------------------------------------------
                         required time                         -3.612                           
                         arrival time                           3.788                           
  -------------------------------------------------------------------
                         slack                                  0.176                           

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 GBE_inst/TP_gmii_tx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TRIGGER_T_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.130ns (5.826%)  route 2.101ns (94.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.542     0.983                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.009 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.605     1.614                         GBE_inst/gtx_clk
    SLICE_X157Y145       FDRE                                         r                       GBE_inst/TP_gmii_tx_en_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X157Y145       FDRE (Prop_fdre_C_Q)         0.100     1.714 f                       GBE_inst/TP_gmii_tx_en_reg/Q
                         net (fo=7, routed)           2.101     3.815                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/gmii_tx_en
    SLICE_X158Y137       LUT2 (Prop_lut2_I1_O)        0.030     3.845 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TRIGGER_T_i_1/O
                         net (fo=1, routed)           0.000     3.845                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/p_34_in
    SLICE_X158Y137       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TRIGGER_T_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.805     3.376                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X158Y137       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TRIGGER_T_reg/C
                         clock pessimism              0.000     3.376                           
                         clock uncertainty            0.194     3.570                           
    SLICE_X158Y137       FDRE (Hold_fdre_C_D)         0.096     3.666    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TRIGGER_T_reg
  -------------------------------------------------------------------
                         required time                         -3.666                           
                         arrival time                           3.845                           
  -------------------------------------------------------------------
                         slack                                  0.179                           

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 GBE_inst/TP_gmii_tx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TRIGGER_S_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 0.128ns (5.741%)  route 2.101ns (94.259%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.542     0.983                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.009 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.605     1.614                         GBE_inst/gtx_clk
    SLICE_X157Y145       FDRE                                         r                       GBE_inst/TP_gmii_tx_en_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X157Y145       FDRE (Prop_fdre_C_Q)         0.100     1.714 r                       GBE_inst/TP_gmii_tx_en_reg/Q
                         net (fo=7, routed)           2.101     3.815                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/gmii_tx_en
    SLICE_X158Y137       LUT4 (Prop_lut4_I1_O)        0.028     3.843 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TRIGGER_S_i_1/O
                         net (fo=1, routed)           0.000     3.843                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TRIGGER_S0
    SLICE_X158Y137       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TRIGGER_S_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.805     3.376                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X158Y137       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TRIGGER_S_reg/C
                         clock pessimism              0.000     3.376                           
                         clock uncertainty            0.194     3.570                           
    SLICE_X158Y137       FDRE (Hold_fdre_C_D)         0.087     3.657    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TRIGGER_S_reg
  -------------------------------------------------------------------
                         required time                         -3.657                           
                         arrival time                           3.843                           
  -------------------------------------------------------------------
                         slack                                  0.186                           

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 GBE_inst/TP_gmii_txd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.100ns (4.577%)  route 2.085ns (95.423%))
  Logic Levels:           0  
  Clock Path Skew:        1.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.378ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.542     0.983                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.009 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.605     1.614                         GBE_inst/gtx_clk
    SLICE_X157Y145       FDRE                                         r                       GBE_inst/TP_gmii_txd_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X157Y145       FDRE (Prop_fdre_C_Q)         0.100     1.714 r                       GBE_inst/TP_gmii_txd_reg[1]/Q
                         net (fo=2, routed)           2.085     3.799                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/gmii_txd[1]
    SLICE_X159Y139       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.807     3.378                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X159Y139       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[1]/C
                         clock pessimism              0.000     3.378                           
                         clock uncertainty            0.194     3.572                           
    SLICE_X159Y139       FDRE (Hold_fdre_C_D)         0.040     3.612    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TXD_REG1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.612                           
                         arrival time                           3.799                           
  -------------------------------------------------------------------
                         slack                                  0.187                           





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        5.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXMCOMMAALIGNEN
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.805ns  (logic 0.204ns (11.300%)  route 1.601ns (88.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 21.761 - 16.000 ) 
    Source Clock Delay      (SCD):    6.175ns = ( 14.175 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     8.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     8.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753    10.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    12.775                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    12.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.307    14.175                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/CLK
    SLICE_X163Y125       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X163Y125       FDPE (Prop_fdpe_C_Q)         0.204    14.379 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/Q
                         net (fo=2, routed)           1.601    15.980                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/reset_out
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXMCOMMAALIGNEN
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)   16.000    16.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    16.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    18.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788    20.322                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.356    21.761                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_8
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK2
                         clock pessimism              0.293    22.054                           
                         clock uncertainty           -0.205    21.850                           
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXMCOMMAALIGNEN)
                                                     -0.482    21.368    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         21.368                           
                         arrival time                         -15.980                           
  -------------------------------------------------------------------
                         slack                                  5.387                           

Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXPCOMMAALIGNEN
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.805ns  (logic 0.204ns (11.300%)  route 1.601ns (88.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 21.761 - 16.000 ) 
    Source Clock Delay      (SCD):    6.175ns = ( 14.175 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     8.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     8.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753    10.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    12.775                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    12.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.307    14.175                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/CLK
    SLICE_X163Y125       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X163Y125       FDPE (Prop_fdpe_C_Q)         0.204    14.379 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/Q
                         net (fo=2, routed)           1.601    15.980                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/reset_out
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXPCOMMAALIGNEN
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)   16.000    16.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    16.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    18.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788    20.322                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.356    21.761                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_8
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK2
                         clock pessimism              0.293    22.054                           
                         clock uncertainty           -0.205    21.850                           
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXPCOMMAALIGNEN)
                                                     -0.482    21.368    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         21.368                           
                         arrival time                         -15.980                           
  -------------------------------------------------------------------
                         slack                                  5.387                           

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.476ns  (logic 0.204ns (13.818%)  route 1.272ns (86.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.589ns = ( 21.589 - 16.000 ) 
    Source Clock Delay      (SCD):    6.185ns = ( 14.185 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     8.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     8.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753    10.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    12.775                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    12.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.317    14.185                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X161Y134       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.204    14.389 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/Q
                         net (fo=1, routed)           1.272    15.661                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double[9]
    SLICE_X163Y134       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)   16.000    16.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    16.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    18.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788    20.322                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.184    21.589                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X163Y134       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
                         clock pessimism              0.293    21.882                           
                         clock uncertainty           -0.205    21.677                           
    SLICE_X163Y134       FDRE (Setup_fdre_C_D)       -0.090    21.587    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                         21.587                           
                         arrival time                         -15.661                           
  -------------------------------------------------------------------
                         slack                                  5.926                           

Slack (MET) :             5.951ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.520ns  (logic 0.223ns (14.666%)  route 1.297ns (85.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.587ns = ( 21.587 - 16.000 ) 
    Source Clock Delay      (SCD):    6.185ns = ( 14.185 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     8.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     8.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753    10.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    12.775                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    12.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.317    14.185                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X161Y134       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.223    14.408 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/Q
                         net (fo=1, routed)           1.297    15.705                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double[12]
    SLICE_X162Y132       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)   16.000    16.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    16.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    18.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788    20.322                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.182    21.587                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X162Y132       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/C
                         clock pessimism              0.293    21.880                           
                         clock uncertainty           -0.205    21.675                           
    SLICE_X162Y132       FDRE (Setup_fdre_C_D)       -0.019    21.656    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]
  -------------------------------------------------------------------
                         required time                         21.656                           
                         arrival time                         -15.705                           
  -------------------------------------------------------------------
                         slack                                  5.951                           

Slack (MET) :             6.061ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.344ns  (logic 0.236ns (17.553%)  route 1.108ns (82.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.580ns = ( 21.580 - 16.000 ) 
    Source Clock Delay      (SCD):    6.174ns = ( 14.174 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     8.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     8.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753    10.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    12.775                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    12.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.306    14.174                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X160Y124       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X160Y124       FDRE (Prop_fdre_C_Q)         0.236    14.410 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/Q
                         net (fo=1, routed)           1.108    15.518                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double[5]
    SLICE_X162Y124       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)   16.000    16.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    16.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    18.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788    20.322                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.175    21.580                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X162Y124       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
                         clock pessimism              0.293    21.873                           
                         clock uncertainty           -0.205    21.668                           
    SLICE_X162Y124       FDRE (Setup_fdre_C_D)       -0.089    21.579    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]
  -------------------------------------------------------------------
                         required time                         21.579                           
                         arrival time                         -15.518                           
  -------------------------------------------------------------------
                         slack                                  6.061                           

Slack (MET) :             6.097ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.307ns  (logic 0.236ns (18.058%)  route 1.071ns (81.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.580ns = ( 21.580 - 16.000 ) 
    Source Clock Delay      (SCD):    6.174ns = ( 14.174 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     8.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     8.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753    10.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    12.775                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    12.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.306    14.174                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X160Y124       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X160Y124       FDRE (Prop_fdre_C_Q)         0.236    14.410 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/Q
                         net (fo=1, routed)           1.071    15.481                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double[13]
    SLICE_X162Y124       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)   16.000    16.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    16.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    18.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788    20.322                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.175    21.580                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X162Y124       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
                         clock pessimism              0.293    21.873                           
                         clock uncertainty           -0.205    21.668                           
    SLICE_X162Y124       FDRE (Setup_fdre_C_D)       -0.090    21.578    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]
  -------------------------------------------------------------------
                         required time                         21.578                           
                         arrival time                         -15.481                           
  -------------------------------------------------------------------
                         slack                                  6.097                           

Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.298ns  (logic 0.236ns (18.182%)  route 1.062ns (81.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.580ns = ( 21.580 - 16.000 ) 
    Source Clock Delay      (SCD):    6.174ns = ( 14.174 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     8.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     8.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753    10.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    12.775                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    12.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.306    14.174                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X160Y124       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X160Y124       FDRE (Prop_fdre_C_Q)         0.236    14.410 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/Q
                         net (fo=1, routed)           1.062    15.472                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double[7]
    SLICE_X162Y124       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)   16.000    16.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    16.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    18.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788    20.322                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.175    21.580                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X162Y124       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
                         clock pessimism              0.293    21.873                           
                         clock uncertainty           -0.205    21.668                           
    SLICE_X162Y124       FDRE (Setup_fdre_C_D)       -0.093    21.575    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         21.575                           
                         arrival time                         -15.472                           
  -------------------------------------------------------------------
                         slack                                  6.103                           

Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.368ns  (logic 0.223ns (16.304%)  route 1.145ns (83.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.585ns = ( 21.585 - 16.000 ) 
    Source Clock Delay      (SCD):    6.180ns = ( 14.180 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     8.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     8.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753    10.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    12.775                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    12.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.312    14.180                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X161Y129       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y129       FDRE (Prop_fdre_C_Q)         0.223    14.403 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/Q
                         net (fo=1, routed)           1.145    15.548                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double[0]
    SLICE_X163Y129       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)   16.000    16.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    16.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    18.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788    20.322                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.180    21.585                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X163Y129       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/C
                         clock pessimism              0.293    21.878                           
                         clock uncertainty           -0.205    21.673                           
    SLICE_X163Y129       FDRE (Setup_fdre_C_D)       -0.022    21.651    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]
  -------------------------------------------------------------------
                         required time                         21.651                           
                         arrival time                         -15.548                           
  -------------------------------------------------------------------
                         slack                                  6.103                           

Slack (MET) :             6.111ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.351ns  (logic 0.223ns (16.506%)  route 1.128ns (83.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.585ns = ( 21.585 - 16.000 ) 
    Source Clock Delay      (SCD):    6.180ns = ( 14.180 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     8.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     8.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753    10.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    12.775                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    12.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.312    14.180                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X161Y129       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y129       FDRE (Prop_fdre_C_Q)         0.223    14.403 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/Q
                         net (fo=1, routed)           1.128    15.531                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double[1]
    SLICE_X163Y129       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)   16.000    16.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    16.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    18.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788    20.322                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.180    21.585                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X163Y129       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/C
                         clock pessimism              0.293    21.878                           
                         clock uncertainty           -0.205    21.673                           
    SLICE_X163Y129       FDRE (Setup_fdre_C_D)       -0.031    21.642    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]
  -------------------------------------------------------------------
                         required time                         21.642                           
                         arrival time                         -15.531                           
  -------------------------------------------------------------------
                         slack                                  6.111                           

Slack (MET) :             6.113ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.349ns  (logic 0.223ns (16.532%)  route 1.126ns (83.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.583ns = ( 21.583 - 16.000 ) 
    Source Clock Delay      (SCD):    6.178ns = ( 14.178 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     8.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     8.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753    10.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    12.775                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    12.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.310    14.178                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X161Y128       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y128       FDRE (Prop_fdre_C_Q)         0.223    14.401 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/Q
                         net (fo=1, routed)           1.126    15.527                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double[15]
    SLICE_X163Y128       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)   16.000    16.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    16.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    18.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788    20.322                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         1.178    21.583                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X163Y128       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
                         clock pessimism              0.293    21.876                           
                         clock uncertainty           -0.205    21.671                           
    SLICE_X163Y128       FDRE (Setup_fdre_C_D)       -0.031    21.640    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                         21.640                           
                         arrival time                         -15.527                           
  -------------------------------------------------------------------
                         slack                                  6.113                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.091ns (14.400%)  route 0.541ns (85.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.603     2.792                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X161Y134       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.091     2.883 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/Q
                         net (fo=1, routed)           0.541     3.424                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double[6]
    SLICE_X163Y134       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.803     3.374                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X163Y134       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
                         clock pessimism             -0.303     3.071                           
                         clock uncertainty            0.205     3.276                           
    SLICE_X163Y134       FDRE (Hold_fdre_C_D)         0.011     3.287    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.287                           
                         arrival time                           3.424                           
  -------------------------------------------------------------------
                         slack                                  0.137                           

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.091ns (14.513%)  route 0.536ns (85.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.603     2.792                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X161Y134       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.091     2.883 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/Q
                         net (fo=1, routed)           0.536     3.419                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double[2]
    SLICE_X163Y134       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.803     3.374                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X163Y134       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/C
                         clock pessimism             -0.303     3.071                           
                         clock uncertainty            0.205     3.276                           
    SLICE_X163Y134       FDRE (Hold_fdre_C_D)         0.006     3.282    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.282                           
                         arrival time                           3.419                           
  -------------------------------------------------------------------
                         slack                                  0.137                           

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.118ns (18.066%)  route 0.535ns (81.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.594     2.783                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X160Y124       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X160Y124       FDRE (Prop_fdre_C_Q)         0.118     2.901 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/Q
                         net (fo=1, routed)           0.535     3.436                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double[0]
    SLICE_X162Y124       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.793     3.364                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X162Y124       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/C
                         clock pessimism             -0.303     3.061                           
                         clock uncertainty            0.205     3.266                           
    SLICE_X162Y124       FDRE (Hold_fdre_C_D)         0.033     3.299    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.299                           
                         arrival time                           3.436                           
  -------------------------------------------------------------------
                         slack                                  0.137                           

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.118ns (17.985%)  route 0.538ns (82.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.594     2.783                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X160Y124       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X160Y124       FDRE (Prop_fdre_C_Q)         0.118     2.901 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/Q
                         net (fo=1, routed)           0.538     3.439                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double[1]
    SLICE_X162Y124       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.793     3.364                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X162Y124       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/C
                         clock pessimism             -0.303     3.061                           
                         clock uncertainty            0.205     3.266                           
    SLICE_X162Y124       FDRE (Hold_fdre_C_D)         0.033     3.299    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.299                           
                         arrival time                           3.439                           
  -------------------------------------------------------------------
                         slack                                  0.140                           

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.100ns (15.175%)  route 0.559ns (84.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.603     2.792                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X161Y134       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.100     2.892 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/Q
                         net (fo=1, routed)           0.559     3.451                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double[14]
    SLICE_X163Y134       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.803     3.374                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X163Y134       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/C
                         clock pessimism             -0.303     3.071                           
                         clock uncertainty            0.205     3.276                           
    SLICE_X163Y134       FDRE (Hold_fdre_C_D)         0.033     3.309    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.309                           
                         arrival time                           3.451                           
  -------------------------------------------------------------------
                         slack                                  0.142                           

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.091ns (14.430%)  route 0.540ns (85.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.373ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.603     2.792                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X161Y134       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.091     2.883 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/Q
                         net (fo=1, routed)           0.540     3.423                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double[8]
    SLICE_X163Y133       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.802     3.373                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X163Y133       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/C
                         clock pessimism             -0.303     3.070                           
                         clock uncertainty            0.205     3.275                           
    SLICE_X163Y133       FDRE (Hold_fdre_C_D)         0.005     3.280    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.280                           
                         arrival time                           3.423                           
  -------------------------------------------------------------------
                         slack                                  0.143                           

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.118ns (17.852%)  route 0.543ns (82.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.594     2.783                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X160Y124       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X160Y124       FDRE (Prop_fdre_C_Q)         0.118     2.901 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/Q
                         net (fo=1, routed)           0.543     3.444                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double[1]
    SLICE_X162Y124       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.793     3.364                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X162Y124       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/C
                         clock pessimism             -0.303     3.061                           
                         clock uncertainty            0.205     3.266                           
    SLICE_X162Y124       FDRE (Hold_fdre_C_D)         0.032     3.298    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.298                           
                         arrival time                           3.444                           
  -------------------------------------------------------------------
                         slack                                  0.146                           

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.118ns (17.425%)  route 0.559ns (82.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.369ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.597     2.786                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X160Y128       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X160Y128       FDRE (Prop_fdre_C_Q)         0.118     2.904 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/Q
                         net (fo=1, routed)           0.559     3.463                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double[11]
    SLICE_X163Y129       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.798     3.369                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X163Y129       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/C
                         clock pessimism             -0.303     3.066                           
                         clock uncertainty            0.205     3.271                           
    SLICE_X163Y129       FDRE (Hold_fdre_C_D)         0.041     3.312    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.312                           
                         arrival time                           3.463                           
  -------------------------------------------------------------------
                         slack                                  0.151                           

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.100ns (14.839%)  route 0.574ns (85.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.368ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.597     2.786                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X161Y128       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y128       FDRE (Prop_fdre_C_Q)         0.100     2.886 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/Q
                         net (fo=1, routed)           0.574     3.460                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double[15]
    SLICE_X163Y128       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.797     3.368                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X163Y128       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
                         clock pessimism             -0.303     3.065                           
                         clock uncertainty            0.205     3.270                           
    SLICE_X163Y128       FDRE (Hold_fdre_C_D)         0.038     3.308    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.308                           
                         arrival time                           3.460                           
  -------------------------------------------------------------------
                         slack                                  0.152                           

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.100ns (14.666%)  route 0.582ns (85.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.372ns
    Source Clock Delay      (SCD):    2.789ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.600     2.789                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X161Y131       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y131       FDRE (Prop_fdre_C_Q)         0.100     2.889 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/Q
                         net (fo=1, routed)           0.582     3.471                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_double[4]
    SLICE_X162Y132       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout1 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk/O
                         net (fo=112, routed)         0.801     3.372                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtxe2_i
    SLICE_X162Y132       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
                         clock pessimism             -0.303     3.069                           
                         clock uncertainty            0.205     3.274                           
    SLICE_X162Y132       FDRE (Hold_fdre_C_D)         0.043     3.317    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.317                           
                         arrival time                           3.471                           
  -------------------------------------------------------------------
                         slack                                  0.154                           





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  MGTREFCLK1P

Setup :            0  Failing Endpoints,  Worst Slack        4.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.594ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.813ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MGTREFCLK1P rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.204ns (36.558%)  route 0.354ns (63.442%))
  Logic Levels:           0  
  Clock Path Skew:        -2.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.857ns = ( 11.857 - 8.000 ) 
    Source Clock Delay      (SCD):    6.180ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.312     6.180                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X161Y120       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y120       FDRE (Prop_fdre_C_Q)         0.204     6.384 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[6]/Q
                         net (fo=1, routed)           0.354     6.738                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/gmii_rxd[6]
    SLICE_X159Y121       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      8.000     8.000 r                       
    AC8                                               0.000     8.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     8.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.180    10.598                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.681 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.176    11.857                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/rx_axi_clk
    SLICE_X159Y121       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[6]/C
                         clock pessimism              0.000    11.857                           
                         clock uncertainty           -0.194    11.663                           
    SLICE_X159Y121       FDRE (Setup_fdre_C_D)       -0.112    11.551    GBE_MAC                GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[6]
  -------------------------------------------------------------------
                         required time                         11.551                           
                         arrival time                          -6.738                           
  -------------------------------------------------------------------
                         slack                                  4.813                           

Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MGTREFCLK1P rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.223ns (36.343%)  route 0.391ns (63.657%))
  Logic Levels:           0  
  Clock Path Skew:        -2.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.859ns = ( 11.859 - 8.000 ) 
    Source Clock Delay      (SCD):    6.180ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.312     6.180                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X161Y120       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y120       FDRE (Prop_fdre_C_Q)         0.223     6.403 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[5]/Q
                         net (fo=1, routed)           0.391     6.794                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/gmii_rxd[5]
    SLICE_X159Y120       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      8.000     8.000 r                       
    AC8                                               0.000     8.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     8.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.180    10.598                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.681 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.178    11.859                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/rx_axi_clk
    SLICE_X159Y120       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[5]/C
                         clock pessimism              0.000    11.859                           
                         clock uncertainty           -0.194    11.665                           
    SLICE_X159Y120       FDRE (Setup_fdre_C_D)       -0.022    11.643    GBE_MAC                GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[5]
  -------------------------------------------------------------------
                         required time                         11.643                           
                         arrival time                          -6.794                           
  -------------------------------------------------------------------
                         slack                                  4.849                           

Slack (MET) :             4.852ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_ER_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RX_ERR_REG1_reg/D
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MGTREFCLK1P rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.223ns (36.366%)  route 0.390ns (63.634%))
  Logic Levels:           0  
  Clock Path Skew:        -2.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.859ns = ( 11.859 - 8.000 ) 
    Source Clock Delay      (SCD):    6.181ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.313     6.181                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X161Y119       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_ER_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y119       FDRE (Prop_fdre_C_Q)         0.223     6.404 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_ER_reg/Q
                         net (fo=1, routed)           0.390     6.794                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/gmii_rx_er
    SLICE_X159Y120       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RX_ERR_REG1_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      8.000     8.000 r                       
    AC8                                               0.000     8.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     8.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.180    10.598                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.681 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.178    11.859                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/rx_axi_clk
    SLICE_X159Y120       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RX_ERR_REG1_reg/C
                         clock pessimism              0.000    11.859                           
                         clock uncertainty           -0.194    11.665                           
    SLICE_X159Y120       FDRE (Setup_fdre_C_D)       -0.019    11.646    GBE_MAC                GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RX_ERR_REG1_reg
  -------------------------------------------------------------------
                         required time                         11.646                           
                         arrival time                          -6.794                           
  -------------------------------------------------------------------
                         slack                                  4.852                           

Slack (MET) :             4.914ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_DV_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RX_DV_REG1_reg/D
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MGTREFCLK1P rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.259ns (47.043%)  route 0.292ns (52.957%))
  Logic Levels:           0  
  Clock Path Skew:        -2.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.859ns = ( 11.859 - 8.000 ) 
    Source Clock Delay      (SCD):    6.182ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.314     6.182                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X160Y118       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_DV_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X160Y118       FDRE (Prop_fdre_C_Q)         0.259     6.441 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_DV_reg/Q
                         net (fo=2, routed)           0.292     6.733                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/gmii_rx_dv
    SLICE_X159Y120       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RX_DV_REG1_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      8.000     8.000 r                       
    AC8                                               0.000     8.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     8.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.180    10.598                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.681 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.178    11.859                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/rx_axi_clk
    SLICE_X159Y120       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RX_DV_REG1_reg/C
                         clock pessimism              0.000    11.859                           
                         clock uncertainty           -0.194    11.665                           
    SLICE_X159Y120       FDRE (Setup_fdre_C_D)       -0.019    11.646    GBE_MAC                GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RX_DV_REG1_reg
  -------------------------------------------------------------------
                         required time                         11.646                           
                         arrival time                          -6.733                           
  -------------------------------------------------------------------
                         slack                                  4.914                           

Slack (MET) :             4.969ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MGTREFCLK1P rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.223ns (45.332%)  route 0.269ns (54.668%))
  Logic Levels:           0  
  Clock Path Skew:        -2.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.857ns = ( 11.857 - 8.000 ) 
    Source Clock Delay      (SCD):    6.180ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.312     6.180                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X161Y120       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y120       FDRE (Prop_fdre_C_Q)         0.223     6.403 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[1]/Q
                         net (fo=1, routed)           0.269     6.672                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/gmii_rxd[1]
    SLICE_X159Y121       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      8.000     8.000 r                       
    AC8                                               0.000     8.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     8.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.180    10.598                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.681 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.176    11.857                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/rx_axi_clk
    SLICE_X159Y121       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[1]/C
                         clock pessimism              0.000    11.857                           
                         clock uncertainty           -0.194    11.663                           
    SLICE_X159Y121       FDRE (Setup_fdre_C_D)       -0.022    11.641    GBE_MAC                GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.641                           
                         arrival time                          -6.672                           
  -------------------------------------------------------------------
                         slack                                  4.969                           

Slack (MET) :             4.977ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MGTREFCLK1P rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.204ns (51.691%)  route 0.191ns (48.309%))
  Logic Levels:           0  
  Clock Path Skew:        -2.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.859ns = ( 11.859 - 8.000 ) 
    Source Clock Delay      (SCD):    6.180ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.312     6.180                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X161Y120       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y120       FDRE (Prop_fdre_C_Q)         0.204     6.384 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[7]/Q
                         net (fo=1, routed)           0.191     6.575                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/gmii_rxd[7]
    SLICE_X159Y120       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      8.000     8.000 r                       
    AC8                                               0.000     8.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     8.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.180    10.598                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.681 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.178    11.859                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/rx_axi_clk
    SLICE_X159Y120       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[7]/C
                         clock pessimism              0.000    11.859                           
                         clock uncertainty           -0.194    11.665                           
    SLICE_X159Y120       FDRE (Setup_fdre_C_D)       -0.113    11.552    GBE_MAC                GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[7]
  -------------------------------------------------------------------
                         required time                         11.552                           
                         arrival time                          -6.575                           
  -------------------------------------------------------------------
                         slack                                  4.977                           

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MGTREFCLK1P rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.204ns (51.762%)  route 0.190ns (48.238%))
  Logic Levels:           0  
  Clock Path Skew:        -2.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.859ns = ( 11.859 - 8.000 ) 
    Source Clock Delay      (SCD):    6.180ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.312     6.180                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X161Y120       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y120       FDRE (Prop_fdre_C_Q)         0.204     6.384 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[3]/Q
                         net (fo=1, routed)           0.190     6.574                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/gmii_rxd[3]
    SLICE_X158Y120       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      8.000     8.000 r                       
    AC8                                               0.000     8.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     8.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.180    10.598                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.681 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.178    11.859                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/rx_axi_clk
    SLICE_X158Y120       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[3]/C
                         clock pessimism              0.000    11.859                           
                         clock uncertainty           -0.194    11.665                           
    SLICE_X158Y120       FDRE (Setup_fdre_C_D)       -0.080    11.585    GBE_MAC                GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.585                           
                         arrival time                          -6.574                           
  -------------------------------------------------------------------
                         slack                                  5.011                           

Slack (MET) :             5.024ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MGTREFCLK1P rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.259ns (56.243%)  route 0.202ns (43.757%))
  Logic Levels:           0  
  Clock Path Skew:        -2.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.859ns = ( 11.859 - 8.000 ) 
    Source Clock Delay      (SCD):    6.181ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.313     6.181                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X160Y119       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X160Y119       FDRE (Prop_fdre_C_Q)         0.259     6.440 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[4]/Q
                         net (fo=1, routed)           0.202     6.642                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/gmii_rxd[4]
    SLICE_X158Y120       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      8.000     8.000 r                       
    AC8                                               0.000     8.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     8.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.180    10.598                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.681 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.178    11.859                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/rx_axi_clk
    SLICE_X158Y120       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[4]/C
                         clock pessimism              0.000    11.859                           
                         clock uncertainty           -0.194    11.665                           
    SLICE_X158Y120       FDRE (Setup_fdre_C_D)        0.000    11.665    GBE_MAC                GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.665                           
                         arrival time                          -6.642                           
  -------------------------------------------------------------------
                         slack                                  5.024                           

Slack (MET) :             5.064ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MGTREFCLK1P rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.223ns (54.275%)  route 0.188ns (45.725%))
  Logic Levels:           0  
  Clock Path Skew:        -2.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.859ns = ( 11.859 - 8.000 ) 
    Source Clock Delay      (SCD):    6.180ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.312     6.180                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X161Y120       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y120       FDRE (Prop_fdre_C_Q)         0.223     6.403 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[2]/Q
                         net (fo=1, routed)           0.188     6.591                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/gmii_rxd[2]
    SLICE_X158Y120       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      8.000     8.000 r                       
    AC8                                               0.000     8.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     8.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.180    10.598                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.681 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.178    11.859                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/rx_axi_clk
    SLICE_X158Y120       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[2]/C
                         clock pessimism              0.000    11.859                           
                         clock uncertainty           -0.194    11.665                           
    SLICE_X158Y120       FDRE (Setup_fdre_C_D)       -0.010    11.655    GBE_MAC                GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.655                           
                         arrival time                          -6.591                           
  -------------------------------------------------------------------
                         slack                                  5.064                           

Slack (MET) :             5.066ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MGTREFCLK1P rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.223ns (53.494%)  route 0.194ns (46.506%))
  Logic Levels:           0  
  Clock Path Skew:        -2.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.859ns = ( 11.859 - 8.000 ) 
    Source Clock Delay      (SCD):    6.180ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.312     6.180                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X161Y120       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y120       FDRE (Prop_fdre_C_Q)         0.223     6.403 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[0]/Q
                         net (fo=1, routed)           0.194     6.597                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/gmii_rxd[0]
    SLICE_X158Y120       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      8.000     8.000 r                       
    AC8                                               0.000     8.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     8.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.180    10.598                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.681 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.178    11.859                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/rx_axi_clk
    SLICE_X158Y120       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[0]/C
                         clock pessimism              0.000    11.859                           
                         clock uncertainty           -0.194    11.665                           
    SLICE_X158Y120       FDRE (Setup_fdre_C_D)       -0.002    11.663    GBE_MAC                GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.663                           
                         arrival time                          -6.597                           
  -------------------------------------------------------------------
                         slack                                  5.066                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MGTREFCLK1P rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.178ns (52.373%)  route 0.162ns (47.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.002ns
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     0.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     0.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530     2.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     4.322                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.180     5.585                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X161Y120       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y120       FDRE (Prop_fdre_C_Q)         0.178     5.763 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[0]/Q
                         net (fo=1, routed)           0.162     5.925                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/gmii_rxd[0]
    SLICE_X158Y120       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.244     3.599                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.692 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.310     5.002                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/rx_axi_clk
    SLICE_X158Y120       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[0]/C
                         clock pessimism              0.000     5.002                           
                         clock uncertainty            0.194     5.196                           
    SLICE_X158Y120       FDRE (Hold_fdre_C_D)         0.135     5.331    GBE_MAC                GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.331                           
                         arrival time                           5.925                           
  -------------------------------------------------------------------
                         slack                                  0.594                           

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MGTREFCLK1P rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.178ns (53.155%)  route 0.157ns (46.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.002ns
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     0.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     0.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530     2.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     4.322                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.180     5.585                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X161Y120       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y120       FDRE (Prop_fdre_C_Q)         0.178     5.763 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[2]/Q
                         net (fo=1, routed)           0.157     5.920                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/gmii_rxd[2]
    SLICE_X158Y120       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.244     3.599                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.692 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.310     5.002                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/rx_axi_clk
    SLICE_X158Y120       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[2]/C
                         clock pessimism              0.000     5.002                           
                         clock uncertainty            0.194     5.196                           
    SLICE_X158Y120       FDRE (Hold_fdre_C_D)         0.128     5.324    GBE_MAC                GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.324                           
                         arrival time                           5.920                           
  -------------------------------------------------------------------
                         slack                                  0.596                           

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MGTREFCLK1P rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.206ns (55.153%)  route 0.168ns (44.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.002ns
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     0.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     0.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530     2.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     4.322                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.181     5.586                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X160Y119       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X160Y119       FDRE (Prop_fdre_C_Q)         0.206     5.792 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[4]/Q
                         net (fo=1, routed)           0.168     5.960                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/gmii_rxd[4]
    SLICE_X158Y120       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.244     3.599                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.692 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.310     5.002                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/rx_axi_clk
    SLICE_X158Y120       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[4]/C
                         clock pessimism              0.000     5.002                           
                         clock uncertainty            0.194     5.196                           
    SLICE_X158Y120       FDRE (Hold_fdre_C_D)         0.136     5.332    GBE_MAC                GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.332                           
                         arrival time                           5.960                           
  -------------------------------------------------------------------
                         slack                                  0.628                           

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGTREFCLK1P rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.091ns (49.696%)  route 0.092ns (50.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    2.787ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.598     2.787                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X161Y120       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y120       FDRE (Prop_fdre_C_Q)         0.091     2.878 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[3]/Q
                         net (fo=1, routed)           0.092     2.970                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/gmii_rxd[3]
    SLICE_X158Y120       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.584     1.316                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.346 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.796     2.142                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/rx_axi_clk
    SLICE_X158Y120       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[3]/C
                         clock pessimism              0.000     2.142                           
                         clock uncertainty            0.194     2.336                           
    SLICE_X158Y120       FDRE (Hold_fdre_C_D)         0.004     2.340    GBE_MAC                GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.340                           
                         arrival time                           2.970                           
  -------------------------------------------------------------------
                         slack                                  0.630                           

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGTREFCLK1P rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.091ns (49.550%)  route 0.093ns (50.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    2.787ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.598     2.787                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X161Y120       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y120       FDRE (Prop_fdre_C_Q)         0.091     2.878 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[7]/Q
                         net (fo=1, routed)           0.093     2.971                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/gmii_rxd[7]
    SLICE_X159Y120       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.584     1.316                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.346 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.796     2.142                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/rx_axi_clk
    SLICE_X159Y120       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[7]/C
                         clock pessimism              0.000     2.142                           
                         clock uncertainty            0.194     2.336                           
    SLICE_X159Y120       FDRE (Hold_fdre_C_D)         0.002     2.338    GBE_MAC                GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.338                           
                         arrival time                           2.971                           
  -------------------------------------------------------------------
                         slack                                  0.633                           

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGTREFCLK1P rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.100ns (42.932%)  route 0.133ns (57.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    2.787ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.598     2.787                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X161Y120       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y120       FDRE (Prop_fdre_C_Q)         0.100     2.887 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[1]/Q
                         net (fo=1, routed)           0.133     3.020                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/gmii_rxd[1]
    SLICE_X159Y121       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.584     1.316                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.346 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.795     2.141                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/rx_axi_clk
    SLICE_X159Y121       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[1]/C
                         clock pessimism              0.000     2.141                           
                         clock uncertainty            0.194     2.335                           
    SLICE_X159Y121       FDRE (Hold_fdre_C_D)         0.040     2.375    GBE_MAC                GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.375                           
                         arrival time                           3.020                           
  -------------------------------------------------------------------
                         slack                                  0.645                           

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_DV_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RX_DV_REG1_reg/D
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGTREFCLK1P rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.118ns (44.103%)  route 0.150ns (55.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    2.789ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.600     2.789                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X160Y118       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_DV_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X160Y118       FDRE (Prop_fdre_C_Q)         0.118     2.907 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_DV_reg/Q
                         net (fo=2, routed)           0.150     3.057                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/gmii_rx_dv
    SLICE_X159Y120       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RX_DV_REG1_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.584     1.316                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.346 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.796     2.142                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/rx_axi_clk
    SLICE_X159Y120       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RX_DV_REG1_reg/C
                         clock pessimism              0.000     2.142                           
                         clock uncertainty            0.194     2.336                           
    SLICE_X159Y120       FDRE (Hold_fdre_C_D)         0.041     2.377    GBE_MAC                GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RX_DV_REG1_reg
  -------------------------------------------------------------------
                         required time                         -2.377                           
                         arrival time                           3.057                           
  -------------------------------------------------------------------
                         slack                                  0.680                           

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGTREFCLK1P rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.100ns (33.379%)  route 0.200ns (66.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    2.787ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.598     2.787                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X161Y120       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y120       FDRE (Prop_fdre_C_Q)         0.100     2.887 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[5]/Q
                         net (fo=1, routed)           0.200     3.087                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/gmii_rxd[5]
    SLICE_X159Y120       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.584     1.316                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.346 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.796     2.142                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/rx_axi_clk
    SLICE_X159Y120       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[5]/C
                         clock pessimism              0.000     2.142                           
                         clock uncertainty            0.194     2.336                           
    SLICE_X159Y120       FDRE (Hold_fdre_C_D)         0.040     2.376    GBE_MAC                GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.376                           
                         arrival time                           3.087                           
  -------------------------------------------------------------------
                         slack                                  0.711                           

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_ER_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RX_ERR_REG1_reg/D
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGTREFCLK1P rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.100ns (32.765%)  route 0.205ns (67.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.599     2.788                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X161Y119       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_ER_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y119       FDRE (Prop_fdre_C_Q)         0.100     2.888 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_ER_reg/Q
                         net (fo=1, routed)           0.205     3.093                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/gmii_rx_er
    SLICE_X159Y120       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RX_ERR_REG1_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.584     1.316                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.346 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.796     2.142                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/rx_axi_clk
    SLICE_X159Y120       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RX_ERR_REG1_reg/C
                         clock pessimism              0.000     2.142                           
                         clock uncertainty            0.194     2.336                           
    SLICE_X159Y120       FDRE (Hold_fdre_C_D)         0.043     2.379    GBE_MAC                GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RX_ERR_REG1_reg
  -------------------------------------------------------------------
                         required time                         -2.379                           
                         arrival time                           3.093                           
  -------------------------------------------------------------------
                         slack                                  0.714                           

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGTREFCLK1P rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.091ns (34.080%)  route 0.176ns (65.920%))
  Logic Levels:           0  
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    2.787ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.598     2.787                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X161Y120       FDRE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X161Y120       FDRE (Prop_fdre_C_Q)         0.091     2.878 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[6]/Q
                         net (fo=1, routed)           0.176     3.054                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/gmii_rxd[6]
    SLICE_X159Y121       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.584     1.316                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.346 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.795     2.141                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/rx_axi_clk
    SLICE_X159Y121       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[6]/C
                         clock pessimism              0.000     2.141                           
                         clock uncertainty            0.194     2.335                           
    SLICE_X159Y121       FDRE (Hold_fdre_C_D)         0.002     2.337    GBE_MAC                GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rxgen/RXD_REG1_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.337                           
                         arrival time                           3.054                           
  -------------------------------------------------------------------
                         slack                                  0.717                           





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL_40MHz_to_640MHz
  To Clock:  MGTREFCLK1P

Setup :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -4.113ns,  Total Violation       -4.113ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_PLL_40MHz_to_640MHz'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.500ns  (MGTREFCLK1P rise@88.000ns - clk_out1_PLL_40MHz_to_640MHz fall@87.500ns)
  Data Path Delay:        1.506ns  (logic 0.030ns (1.992%)  route 1.476ns (98.008%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        2.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 89.574 - 88.000 ) 
    Source Clock Delay      (SCD):    -0.679ns = ( 86.821 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz fall edge)
                                                     87.500    87.500 f                       
    BUFGCTRL_X0Y7        BUFG                         0.000    87.500 f                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827    88.327                         TLU_CLK_PLL_inst/inst/clk_in1
  -------------------------------------------------------------------    ----------------------------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.506    86.821 f                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    87.470                         s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    87.500 f                       BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.827    88.327                         s_clk_TLU_pll_gbuf
    SLICE_X118Y138       FDRE                                         f                       pipe_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                     88.000    88.000 r                       
    AC8                                               0.000    88.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000    88.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000    88.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000    88.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441    88.441 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.542    88.983                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    89.009 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.565    89.574                         s_mac_tx_clk
    SLICE_X118Y138       FDRE                                         r                       pipe_reg[1]/C
                         clock pessimism              0.000    89.574                           
                         clock uncertainty           -0.246    89.328                           
    SLICE_X118Y138       FDRE (Setup_fdre_C_D)       -0.001    89.327                           pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         89.327                           
                         arrival time                         -88.327                           
  -------------------------------------------------------------------
                         slack                                  1.000                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.113ns  (arrival time - required time)
  Source:                 TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_PLL_40MHz_to_640MHz'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MGTREFCLK1P rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.083ns (3.113%)  route 2.583ns (96.887%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        6.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.951ns
    Source Clock Delay      (SCD):    -1.450ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285     1.285                         TLU_CLK_PLL_inst/inst/clk_in1
  -------------------------------------------------------------------    ----------------------------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.735    -1.450 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    -0.083                         s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     0.000 r                       BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.216     1.216                         s_clk_TLU_pll_gbuf
    SLICE_X118Y138       FDRE                                         r                       pipe_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.244     3.599                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.692 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.259     4.951                         s_mac_tx_clk
    SLICE_X118Y138       FDRE                                         r                       pipe_reg[1]/C
                         clock pessimism              0.000     4.951                           
                         clock uncertainty            0.246     5.197                           
    SLICE_X118Y138       FDRE (Hold_fdre_C_D)         0.132     5.329                           pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.329                           
                         arrival time                           1.216                           
  -------------------------------------------------------------------
                         slack                                 -4.113                           





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL_40MHz_to_640MHz_1
  To Clock:  MGTREFCLK1P

Setup :            0  Failing Endpoints,  Worst Slack        0.998ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -4.111ns,  Total Violation       -4.111ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_PLL_40MHz_to_640MHz_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.500ns  (MGTREFCLK1P rise@88.000ns - clk_out1_PLL_40MHz_to_640MHz_1 fall@87.500ns)
  Data Path Delay:        1.506ns  (logic 0.030ns (1.992%)  route 1.476ns (98.008%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        2.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 89.574 - 88.000 ) 
    Source Clock Delay      (SCD):    -0.677ns = ( 86.823 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 fall edge)
                                                     87.500    87.500 f                       
    BUFGCTRL_X0Y23       BUFG                         0.000    87.500 f                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829    88.329                         TLU_CLK_PLL_inst/inst/clk_in2
  -------------------------------------------------------------------    ----------------------------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.506    86.823 f                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    87.472                         s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    87.502 f                       BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.827    88.329                         s_clk_TLU_pll_gbuf
    SLICE_X118Y138       FDRE                                         f                       pipe_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                     88.000    88.000 r                       
    AC8                                               0.000    88.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000    88.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000    88.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000    88.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441    88.441 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.542    88.983                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    89.009 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.565    89.574                         s_mac_tx_clk
    SLICE_X118Y138       FDRE                                         r                       pipe_reg[1]/C
                         clock pessimism              0.000    89.574                           
                         clock uncertainty           -0.246    89.328                           
    SLICE_X118Y138       FDRE (Setup_fdre_C_D)       -0.001    89.327                           pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         89.327                           
                         arrival time                         -88.329                           
  -------------------------------------------------------------------
                         slack                                  0.998                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.111ns  (arrival time - required time)
  Source:                 TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_PLL_40MHz_to_640MHz_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MGTREFCLK1P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MGTREFCLK1P rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.083ns (3.113%)  route 2.583ns (96.887%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        6.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.951ns
    Source Clock Delay      (SCD):    -1.448ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287     1.287                         TLU_CLK_PLL_inst/inst/clk_in2
  -------------------------------------------------------------------    ----------------------------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -2.735    -1.448 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    -0.081                         s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     0.002 r                       BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.216     1.218                         s_clk_TLU_pll_gbuf
    SLICE_X118Y138       FDRE                                         r                       pipe_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.244     3.599                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.692 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.259     4.951                         s_mac_tx_clk
    SLICE_X118Y138       FDRE                                         r                       pipe_reg[1]/C
                         clock pessimism              0.000     4.951                           
                         clock uncertainty            0.246     5.197                           
    SLICE_X118Y138       FDRE (Hold_fdre_C_D)         0.132     5.329                           pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.329                           
                         arrival time                           1.218                           
  -------------------------------------------------------------------
                         slack                                 -4.111                           





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.757ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 s_CNTVALIN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Deser_inst/IDELAYE2_inst/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.756ns  (logic 0.223ns (12.702%)  route 1.533ns (87.298%))
  Logic Levels:           0  
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 6.243 - 5.000 ) 
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.367     2.799    axi_clk
    SLICE_X3Y196         FDRE                                         r  s_CNTVALIN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y196         FDRE (Prop_fdre_C_Q)         0.223     3.022 r  s_CNTVALIN_reg[0]/Q
                         net (fo=2, routed)           1.533     4.555    Deser_inst/IDELAYE2_inst_0[0]
    IDELAY_X0Y108        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     5.000 r  BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.658     6.658    PLL_clk_main/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     2.914 r  PLL_clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     4.917    PLL_clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     5.000 r  PLL_clk_main/inst/clkout1_buf/O
                         net (fo=5, routed)           1.243     6.243    Deser_inst/clk_out1
    IDELAY_X0Y108        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst/C
                         clock pessimism              0.000     6.243    
                         clock uncertainty           -0.396     5.847    
    IDELAY_X0Y108        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.077     5.770    Deser_inst/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                          5.770    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 s_CNTVALIN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Deser_inst/IDELAYE2_inst_casc/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 0.223ns (12.768%)  route 1.524ns (87.232%))
  Logic Levels:           0  
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 6.244 - 5.000 ) 
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.367     2.799    axi_clk
    SLICE_X3Y196         FDRE                                         r  s_CNTVALIN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y196         FDRE (Prop_fdre_C_Q)         0.223     3.022 r  s_CNTVALIN_reg[0]/Q
                         net (fo=2, routed)           1.524     4.546    Deser_inst/IDELAYE2_inst_0[0]
    IDELAY_X0Y107        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst_casc/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     5.000 r  BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.658     6.658    PLL_clk_main/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     2.914 r  PLL_clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     4.917    PLL_clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     5.000 r  PLL_clk_main/inst/clkout1_buf/O
                         net (fo=5, routed)           1.244     6.244    Deser_inst/clk_out1
    IDELAY_X0Y107        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst_casc/C
                         clock pessimism              0.000     6.244    
                         clock uncertainty           -0.396     5.848    
    IDELAY_X0Y107        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.077     5.771    Deser_inst/IDELAYE2_inst_casc
  -------------------------------------------------------------------
                         required time                          5.771    
                         arrival time                          -4.546    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 s_CNTVALIN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Deser_inst/IDELAYE2_inst/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 0.259ns (15.920%)  route 1.368ns (84.080%))
  Logic Levels:           0  
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 6.243 - 5.000 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.360     2.792    axi_clk
    SLICE_X2Y164         FDRE                                         r  s_CNTVALIN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y164         FDRE (Prop_fdre_C_Q)         0.259     3.051 r  s_CNTVALIN_reg[3]/Q
                         net (fo=2, routed)           1.368     4.419    Deser_inst/IDELAYE2_inst_0[3]
    IDELAY_X0Y108        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     5.000 r  BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.658     6.658    PLL_clk_main/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     2.914 r  PLL_clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     4.917    PLL_clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     5.000 r  PLL_clk_main/inst/clkout1_buf/O
                         net (fo=5, routed)           1.243     6.243    Deser_inst/clk_out1
    IDELAY_X0Y108        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst/C
                         clock pessimism              0.000     6.243    
                         clock uncertainty           -0.396     5.847    
    IDELAY_X0Y108        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.077     5.770    Deser_inst/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                          5.770    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 s_CNTVALIN1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Deser_inst/IDELAYE2_inst1_casc/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.614ns  (logic 0.259ns (16.052%)  route 1.355ns (83.948%))
  Logic Levels:           0  
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 6.241 - 5.000 ) 
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.362     2.794    axi_clk
    SLICE_X0Y163         FDRE                                         r  s_CNTVALIN1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y163         FDRE (Prop_fdre_C_Q)         0.259     3.053 r  s_CNTVALIN1_reg[3]/Q
                         net (fo=2, routed)           1.355     4.408    Deser_inst/IDELAYE2_inst1_0[3]
    IDELAY_X0Y113        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst1_casc/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     5.000 r  BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.658     6.658    PLL_clk_main/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     2.914 r  PLL_clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     4.917    PLL_clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     5.000 r  PLL_clk_main/inst/clkout1_buf/O
                         net (fo=5, routed)           1.241     6.241    Deser_inst/clk_out1
    IDELAY_X0Y113        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst1_casc/C
                         clock pessimism              0.000     6.241    
                         clock uncertainty           -0.396     5.845    
    IDELAY_X0Y113        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.077     5.768    Deser_inst/IDELAYE2_inst1_casc
  -------------------------------------------------------------------
                         required time                          5.768    
                         arrival time                          -4.408    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.368ns  (required time - arrival time)
  Source:                 s_CNTVALIN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Deser_inst/IDELAYE2_inst_casc/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.259ns (16.079%)  route 1.352ns (83.921%))
  Logic Levels:           0  
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 6.244 - 5.000 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.360     2.792    axi_clk
    SLICE_X2Y164         FDRE                                         r  s_CNTVALIN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y164         FDRE (Prop_fdre_C_Q)         0.259     3.051 r  s_CNTVALIN_reg[3]/Q
                         net (fo=2, routed)           1.352     4.403    Deser_inst/IDELAYE2_inst_0[3]
    IDELAY_X0Y107        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst_casc/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     5.000 r  BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.658     6.658    PLL_clk_main/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     2.914 r  PLL_clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     4.917    PLL_clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     5.000 r  PLL_clk_main/inst/clkout1_buf/O
                         net (fo=5, routed)           1.244     6.244    Deser_inst/clk_out1
    IDELAY_X0Y107        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst_casc/C
                         clock pessimism              0.000     6.244    
                         clock uncertainty           -0.396     5.848    
    IDELAY_X0Y107        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.077     5.771    Deser_inst/IDELAYE2_inst_casc
  -------------------------------------------------------------------
                         required time                          5.771    
                         arrival time                          -4.403    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             1.402ns  (required time - arrival time)
  Source:                 s_CNTVALIN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Deser_inst/IDELAYE2_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.259ns (16.429%)  route 1.317ns (83.571%))
  Logic Levels:           0  
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 6.243 - 5.000 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.360     2.792    axi_clk
    SLICE_X2Y164         FDRE                                         r  s_CNTVALIN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y164         FDRE (Prop_fdre_C_Q)         0.259     3.051 r  s_CNTVALIN_reg[1]/Q
                         net (fo=2, routed)           1.317     4.368    Deser_inst/IDELAYE2_inst_0[1]
    IDELAY_X0Y108        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     5.000 r  BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.658     6.658    PLL_clk_main/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     2.914 r  PLL_clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     4.917    PLL_clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     5.000 r  PLL_clk_main/inst/clkout1_buf/O
                         net (fo=5, routed)           1.243     6.243    Deser_inst/clk_out1
    IDELAY_X0Y108        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst/C
                         clock pessimism              0.000     6.243    
                         clock uncertainty           -0.396     5.847    
    IDELAY_X0Y108        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.077     5.770    Deser_inst/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                          5.770    
                         arrival time                          -4.368    
  -------------------------------------------------------------------
                         slack                                  1.402    

Slack (MET) :             1.410ns  (required time - arrival time)
  Source:                 s_CNTVALIN_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Deser_inst/IDELAYE2_inst_casc/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.259ns (16.505%)  route 1.310ns (83.495%))
  Logic Levels:           0  
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 6.244 - 5.000 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.360     2.792    axi_clk
    SLICE_X2Y164         FDRE                                         r  s_CNTVALIN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y164         FDRE (Prop_fdre_C_Q)         0.259     3.051 r  s_CNTVALIN_reg[2]/Q
                         net (fo=2, routed)           1.310     4.361    Deser_inst/IDELAYE2_inst_0[2]
    IDELAY_X0Y107        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst_casc/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     5.000 r  BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.658     6.658    PLL_clk_main/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     2.914 r  PLL_clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     4.917    PLL_clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     5.000 r  PLL_clk_main/inst/clkout1_buf/O
                         net (fo=5, routed)           1.244     6.244    Deser_inst/clk_out1
    IDELAY_X0Y107        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst_casc/C
                         clock pessimism              0.000     6.244    
                         clock uncertainty           -0.396     5.848    
    IDELAY_X0Y107        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.077     5.771    Deser_inst/IDELAYE2_inst_casc
  -------------------------------------------------------------------
                         required time                          5.771    
                         arrival time                          -4.361    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 s_CNTVALIN_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Deser_inst/IDELAYE2_inst/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.259ns (16.529%)  route 1.308ns (83.471%))
  Logic Levels:           0  
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 6.243 - 5.000 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.360     2.792    axi_clk
    SLICE_X2Y164         FDRE                                         r  s_CNTVALIN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y164         FDRE (Prop_fdre_C_Q)         0.259     3.051 r  s_CNTVALIN_reg[2]/Q
                         net (fo=2, routed)           1.308     4.359    Deser_inst/IDELAYE2_inst_0[2]
    IDELAY_X0Y108        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     5.000 r  BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.658     6.658    PLL_clk_main/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     2.914 r  PLL_clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     4.917    PLL_clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     5.000 r  PLL_clk_main/inst/clkout1_buf/O
                         net (fo=5, routed)           1.243     6.243    Deser_inst/clk_out1
    IDELAY_X0Y108        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst/C
                         clock pessimism              0.000     6.243    
                         clock uncertainty           -0.396     5.847    
    IDELAY_X0Y108        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.077     5.770    Deser_inst/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                          5.770    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 s_CNTVALIN1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Deser_inst/IDELAYE2_inst1/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 0.259ns (16.846%)  route 1.278ns (83.154%))
  Logic Levels:           0  
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.240ns = ( 6.240 - 5.000 ) 
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.362     2.794    axi_clk
    SLICE_X0Y163         FDRE                                         r  s_CNTVALIN1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y163         FDRE (Prop_fdre_C_Q)         0.259     3.053 r  s_CNTVALIN1_reg[4]/Q
                         net (fo=2, routed)           1.278     4.331    Deser_inst/IDELAYE2_inst1_0[4]
    IDELAY_X0Y114        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst1/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     5.000 r  BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.658     6.658    PLL_clk_main/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     2.914 r  PLL_clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     4.917    PLL_clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     5.000 r  PLL_clk_main/inst/clkout1_buf/O
                         net (fo=5, routed)           1.240     6.240    Deser_inst/clk_out1
    IDELAY_X0Y114        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst1/C
                         clock pessimism              0.000     6.240    
                         clock uncertainty           -0.396     5.844    
    IDELAY_X0Y114        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.077     5.767    Deser_inst/IDELAYE2_inst1
  -------------------------------------------------------------------
                         required time                          5.767    
                         arrival time                          -4.331    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 s_CNTVALIN1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Deser_inst/IDELAYE2_inst1/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 0.259ns (16.912%)  route 1.272ns (83.088%))
  Logic Levels:           0  
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.240ns = ( 6.240 - 5.000 ) 
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.362     2.794    axi_clk
    SLICE_X0Y163         FDRE                                         r  s_CNTVALIN1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y163         FDRE (Prop_fdre_C_Q)         0.259     3.053 r  s_CNTVALIN1_reg[3]/Q
                         net (fo=2, routed)           1.272     4.325    Deser_inst/IDELAYE2_inst1_0[3]
    IDELAY_X0Y114        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst1/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     5.000 r  BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.658     6.658    PLL_clk_main/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.744     2.914 r  PLL_clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     4.917    PLL_clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     5.000 r  PLL_clk_main/inst/clkout1_buf/O
                         net (fo=5, routed)           1.240     6.240    Deser_inst/clk_out1
    IDELAY_X0Y114        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst1/C
                         clock pessimism              0.000     6.240    
                         clock uncertainty           -0.396     5.844    
    IDELAY_X0Y114        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.077     5.767    Deser_inst/IDELAYE2_inst1
  -------------------------------------------------------------------
                         required time                          5.767    
                         arrival time                          -4.325    
  -------------------------------------------------------------------
                         slack                                  1.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 s_IDELAY_LD_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Deser_inst/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.100ns (15.383%)  route 0.550ns (84.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.631     1.382    axi_clk
    SLICE_X5Y135         FDRE                                         r  s_IDELAY_LD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.100     1.482 r  s_IDELAY_LD_reg/Q
                         net (fo=3, routed)           0.550     2.032    Deser_inst/IDELAY_LD
    IDELAY_X0Y108        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.118     1.118    PLL_clk_main/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  PLL_clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    PLL_clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.000 r  PLL_clk_main/inst/clkout1_buf/O
                         net (fo=5, routed)           0.841     0.841    Deser_inst/clk_out1
    IDELAY_X0Y108        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.396     1.237    
    IDELAY_X0Y108        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.038     1.275    Deser_inst/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 s_CNTVALIN1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Deser_inst/IDELAYE2_inst1/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.118ns (16.845%)  route 0.583ns (83.155%))
  Logic Levels:           0  
  Clock Path Skew:        -0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.615     1.366    axi_clk
    SLICE_X0Y163         FDRE                                         r  s_CNTVALIN1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y163         FDRE (Prop_fdre_C_Q)         0.118     1.484 r  s_CNTVALIN1_reg[1]/Q
                         net (fo=2, routed)           0.583     2.067    Deser_inst/IDELAYE2_inst1_0[1]
    IDELAY_X0Y114        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst1/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.118     1.118    PLL_clk_main/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  PLL_clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    PLL_clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.000 r  PLL_clk_main/inst/clkout1_buf/O
                         net (fo=5, routed)           0.837     0.837    Deser_inst/clk_out1
    IDELAY_X0Y114        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst1/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.396     1.233    
    IDELAY_X0Y114        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.066     1.299    Deser_inst/IDELAYE2_inst1
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 s_CNTVALIN1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Deser_inst/IDELAYE2_inst1/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.100ns (13.949%)  route 0.617ns (86.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.615     1.366    axi_clk
    SLICE_X1Y163         FDRE                                         r  s_CNTVALIN1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y163         FDRE (Prop_fdre_C_Q)         0.100     1.466 r  s_CNTVALIN1_reg[0]/Q
                         net (fo=2, routed)           0.617     2.083    Deser_inst/IDELAYE2_inst1_0[0]
    IDELAY_X0Y114        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst1/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.118     1.118    PLL_clk_main/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  PLL_clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    PLL_clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.000 r  PLL_clk_main/inst/clkout1_buf/O
                         net (fo=5, routed)           0.837     0.837    Deser_inst/clk_out1
    IDELAY_X0Y114        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst1/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.396     1.233    
    IDELAY_X0Y114        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.066     1.299    Deser_inst/IDELAYE2_inst1
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 s_CNTVALIN_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Deser_inst/IDELAYE2_inst_casc/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.118ns (16.349%)  route 0.604ns (83.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.615     1.366    axi_clk
    SLICE_X2Y164         FDRE                                         r  s_CNTVALIN_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y164         FDRE (Prop_fdre_C_Q)         0.118     1.484 r  s_CNTVALIN_reg[4]/Q
                         net (fo=2, routed)           0.604     2.088    Deser_inst/IDELAYE2_inst_0[4]
    IDELAY_X0Y107        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst_casc/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.118     1.118    PLL_clk_main/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  PLL_clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    PLL_clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.000 r  PLL_clk_main/inst/clkout1_buf/O
                         net (fo=5, routed)           0.841     0.841    Deser_inst/clk_out1
    IDELAY_X0Y107        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst_casc/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.396     1.237    
    IDELAY_X0Y107        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.066     1.303    Deser_inst/IDELAYE2_inst_casc
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 s_IDELAY1_LD_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Deser_inst/IDELAYE2_inst1/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.118ns (16.966%)  route 0.578ns (83.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.616     1.367    axi_clk
    SLICE_X0Y162         FDRE                                         r  s_IDELAY1_LD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y162         FDRE (Prop_fdre_C_Q)         0.118     1.485 r  s_IDELAY1_LD_reg/Q
                         net (fo=2, routed)           0.578     2.063    Deser_inst/IDELAY1_LD
    IDELAY_X0Y114        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst1/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.118     1.118    PLL_clk_main/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  PLL_clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    PLL_clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.000 r  PLL_clk_main/inst/clkout1_buf/O
                         net (fo=5, routed)           0.837     0.837    Deser_inst/clk_out1
    IDELAY_X0Y114        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst1/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.396     1.233    
    IDELAY_X0Y114        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.038     1.271    Deser_inst/IDELAYE2_inst1
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 s_IDELAY1_LD_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Deser_inst/IDELAYE2_inst1_casc/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.118ns (16.799%)  route 0.584ns (83.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.616     1.367    axi_clk
    SLICE_X0Y162         FDRE                                         r  s_IDELAY1_LD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y162         FDRE (Prop_fdre_C_Q)         0.118     1.485 r  s_IDELAY1_LD_reg/Q
                         net (fo=2, routed)           0.584     2.069    Deser_inst/IDELAY1_LD
    IDELAY_X0Y113        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst1_casc/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.118     1.118    PLL_clk_main/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  PLL_clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    PLL_clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.000 r  PLL_clk_main/inst/clkout1_buf/O
                         net (fo=5, routed)           0.837     0.837    Deser_inst/clk_out1
    IDELAY_X0Y113        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst1_casc/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.396     1.233    
    IDELAY_X0Y113        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.038     1.271    Deser_inst/IDELAYE2_inst1_casc
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.799ns  (arrival time - required time)
  Source:                 s_IDELAY_LD_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Deser_inst/IDELAYE2_inst_casc/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.100ns (14.448%)  route 0.592ns (85.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.631     1.382    axi_clk
    SLICE_X5Y135         FDRE                                         r  s_IDELAY_LD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.100     1.482 r  s_IDELAY_LD_reg/Q
                         net (fo=3, routed)           0.592     2.074    Deser_inst/IDELAY_LD
    IDELAY_X0Y107        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst_casc/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.118     1.118    PLL_clk_main/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  PLL_clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    PLL_clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.000 r  PLL_clk_main/inst/clkout1_buf/O
                         net (fo=5, routed)           0.841     0.841    Deser_inst/clk_out1
    IDELAY_X0Y107        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst_casc/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.396     1.237    
    IDELAY_X0Y107        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.038     1.275    Deser_inst/IDELAYE2_inst_casc
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 s_CNTVALIN1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Deser_inst/IDELAYE2_inst1_casc/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.118ns (15.912%)  route 0.624ns (84.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.615     1.366    axi_clk
    SLICE_X0Y163         FDRE                                         r  s_CNTVALIN1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y163         FDRE (Prop_fdre_C_Q)         0.118     1.484 r  s_CNTVALIN1_reg[1]/Q
                         net (fo=2, routed)           0.624     2.108    Deser_inst/IDELAYE2_inst1_0[1]
    IDELAY_X0Y113        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst1_casc/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.118     1.118    PLL_clk_main/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  PLL_clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    PLL_clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.000 r  PLL_clk_main/inst/clkout1_buf/O
                         net (fo=5, routed)           0.837     0.837    Deser_inst/clk_out1
    IDELAY_X0Y113        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst1_casc/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.396     1.233    
    IDELAY_X0Y113        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.066     1.299    Deser_inst/IDELAYE2_inst1_casc
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 s_CNTVALIN1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Deser_inst/IDELAYE2_inst1_casc/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.118ns (15.532%)  route 0.642ns (84.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.615     1.366    axi_clk
    SLICE_X0Y163         FDRE                                         r  s_CNTVALIN1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y163         FDRE (Prop_fdre_C_Q)         0.118     1.484 r  s_CNTVALIN1_reg[4]/Q
                         net (fo=2, routed)           0.642     2.126    Deser_inst/IDELAYE2_inst1_0[4]
    IDELAY_X0Y113        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst1_casc/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.118     1.118    PLL_clk_main/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  PLL_clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    PLL_clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.000 r  PLL_clk_main/inst/clkout1_buf/O
                         net (fo=5, routed)           0.837     0.837    Deser_inst/clk_out1
    IDELAY_X0Y113        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst1_casc/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.396     1.233    
    IDELAY_X0Y113        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.066     1.299    Deser_inst/IDELAYE2_inst1_casc
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 s_CNTVALIN1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Deser_inst/IDELAYE2_inst1_casc/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.100ns (13.112%)  route 0.663ns (86.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.615     1.366    axi_clk
    SLICE_X1Y163         FDRE                                         r  s_CNTVALIN1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y163         FDRE (Prop_fdre_C_Q)         0.100     1.466 r  s_CNTVALIN1_reg[0]/Q
                         net (fo=2, routed)           0.663     2.129    Deser_inst/IDELAYE2_inst1_0[0]
    IDELAY_X0Y113        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst1_casc/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.118     1.118    PLL_clk_main/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.274 r  PLL_clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -0.030    PLL_clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.000 r  PLL_clk_main/inst/clkout1_buf/O
                         net (fo=5, routed)           0.837     0.837    Deser_inst/clk_out1
    IDELAY_X0Y113        IDELAYE2                                     r  Deser_inst/IDELAYE2_inst1_casc/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.396     1.233    
    IDELAY_X0Y113        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.066     1.299    Deser_inst/IDELAYE2_inst1_casc
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.830    





---------------------------------------------------------------------------------------------------
From Clock:  MGTREFCLK1P
  To Clock:  clk_out1_PLL_40MHz_to_640MHz

Setup :            1  Failing Endpoint ,  Worst Slack       -3.526ns,  Total Violation       -3.526ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.526ns  (required time - arrival time)
  Source:                 s_TS_test_INJ_pulse_gate_reg/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pipe_reg[1]__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@25.000ns - MGTREFCLK1P rise@24.000ns)
  Data Path Delay:        0.521ns  (logic 0.266ns (51.015%)  route 0.255ns (48.985%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 26.120 - 25.000 ) 
    Source Clock Delay      (SCD):    4.943ns = ( 28.943 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                     24.000    24.000 r                       
    AC8                                               0.000    24.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000    24.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000    24.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    26.355 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.244    27.599                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    27.692 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.251    28.943                         s_mac_tx_clk
    SLICE_X119Y130       FDRE                                         r                       s_TS_test_INJ_pulse_gate_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X119Y130       FDRE (Prop_fdre_C_Q)         0.223    29.166 r                       s_TS_test_INJ_pulse_gate_reg/Q
                         net (fo=2, routed)           0.255    29.421                         s_TS_test_INJ_pulse_gate
    SLICE_X118Y130       LUT4 (Prop_lut4_I1_O)        0.043    29.464 r                       OBUFDS_inst_INJ_CTRL1_i_1/O
                         net (fo=2, routed)           0.000    29.464                         s_inj_out
    SLICE_X118Y130       FDRE                                         r                       pipe_reg[1]__2/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     25.000    25.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    25.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    26.285                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.735    23.550 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.917                         s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.000 r                       BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.120    26.120                         s_clk_TLU_pll_gbuf
    SLICE_X118Y130       FDRE                                         r                       pipe_reg[1]__2/C
                         clock pessimism              0.000    26.120                           
                         clock uncertainty           -0.246    25.874                           
    SLICE_X118Y130       FDRE (Setup_fdre_C_D)        0.064    25.938                           pipe_reg[1]__2
  -------------------------------------------------------------------
                         required time                         25.938                           
                         arrival time                         -29.464                           
  -------------------------------------------------------------------
                         slack                                 -3.526                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 s_globalTS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pipe_reg[1]__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@0.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.877%)  route 0.129ns (50.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.758ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.542     0.983                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.009 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.558     1.567                         s_mac_tx_clk
    SLICE_X119Y129       FDRE                                         r                       s_globalTS_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X119Y129       FDRE (Prop_fdre_C_Q)         0.100     1.667 r                       s_globalTS_reg[7]/Q
                         net (fo=5, routed)           0.129     1.796                         s_globalTS_reg[7]
    SLICE_X118Y130       LUT4 (Prop_lut4_I2_O)        0.028     1.824 r                       OBUFDS_inst_INJ_CTRL1_i_1/O
                         net (fo=2, routed)           0.000     1.824                         s_inj_out
    SLICE_X118Y130       FDRE                                         r                       pipe_reg[1]__2/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.030                         s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.758     0.758                         s_clk_TLU_pll_gbuf
    SLICE_X118Y130       FDRE                                         r                       pipe_reg[1]__2/C
                         clock pessimism              0.000     0.758                           
                         clock uncertainty            0.246     1.004                           
    SLICE_X118Y130       FDRE (Hold_fdre_C_D)         0.087     1.091                           pipe_reg[1]__2
  -------------------------------------------------------------------
                         required time                         -1.091                           
                         arrival time                           1.824                           
  -------------------------------------------------------------------
                         slack                                  0.732                           





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_PLL_40MHz_to_640MHz

Setup :            0  Failing Endpoints,  Worst Slack        1.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.386ns  (logic 0.266ns (19.190%)  route 1.120ns (80.810%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.229ns = ( 26.229 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.730    23.744    Alive_inst/AR[0]
    SLICE_X3Y121         LUT1 (Prop_lut1_I0_O)        0.043    23.787 r  Alive_inst/heartbeat_process.step_pwm_cnt[9]_i_1/O
                         net (fo=12, routed)          0.390    24.177    Alive_inst/p_0_in
    SLICE_X1Y122         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    25.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    26.285    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.735    23.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.917    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.229    26.229    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X1Y122         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[0]/C
                         clock pessimism              0.000    26.229    
                         clock uncertainty           -0.468    25.761    
    SLICE_X1Y122         FDRE (Setup_fdre_C_CE)      -0.201    25.560    Alive_inst/heartbeat_process.step_pwm_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         25.560    
                         arrival time                         -24.177    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.386ns  (logic 0.266ns (19.190%)  route 1.120ns (80.810%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.229ns = ( 26.229 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.730    23.744    Alive_inst/AR[0]
    SLICE_X3Y121         LUT1 (Prop_lut1_I0_O)        0.043    23.787 r  Alive_inst/heartbeat_process.step_pwm_cnt[9]_i_1/O
                         net (fo=12, routed)          0.390    24.177    Alive_inst/p_0_in
    SLICE_X1Y122         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    25.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    26.285    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.735    23.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.917    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.229    26.229    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X1Y122         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[1]/C
                         clock pessimism              0.000    26.229    
                         clock uncertainty           -0.468    25.761    
    SLICE_X1Y122         FDRE (Setup_fdre_C_CE)      -0.201    25.560    Alive_inst/heartbeat_process.step_pwm_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         25.560    
                         arrival time                         -24.177    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.386ns  (logic 0.266ns (19.190%)  route 1.120ns (80.810%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.229ns = ( 26.229 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.730    23.744    Alive_inst/AR[0]
    SLICE_X3Y121         LUT1 (Prop_lut1_I0_O)        0.043    23.787 r  Alive_inst/heartbeat_process.step_pwm_cnt[9]_i_1/O
                         net (fo=12, routed)          0.390    24.177    Alive_inst/p_0_in
    SLICE_X1Y122         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    25.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    26.285    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.735    23.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.917    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.229    26.229    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X1Y122         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[2]/C
                         clock pessimism              0.000    26.229    
                         clock uncertainty           -0.468    25.761    
    SLICE_X1Y122         FDRE (Setup_fdre_C_CE)      -0.201    25.560    Alive_inst/heartbeat_process.step_pwm_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         25.560    
                         arrival time                         -24.177    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.386ns  (logic 0.266ns (19.190%)  route 1.120ns (80.810%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.229ns = ( 26.229 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.730    23.744    Alive_inst/AR[0]
    SLICE_X3Y121         LUT1 (Prop_lut1_I0_O)        0.043    23.787 r  Alive_inst/heartbeat_process.step_pwm_cnt[9]_i_1/O
                         net (fo=12, routed)          0.390    24.177    Alive_inst/p_0_in
    SLICE_X1Y122         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    25.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    26.285    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.735    23.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.917    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.229    26.229    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X1Y122         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[3]/C
                         clock pessimism              0.000    26.229    
                         clock uncertainty           -0.468    25.761    
    SLICE_X1Y122         FDRE (Setup_fdre_C_CE)      -0.201    25.560    Alive_inst/heartbeat_process.step_pwm_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         25.560    
                         arrival time                         -24.177    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.327ns  (logic 0.266ns (20.043%)  route 1.061ns (79.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 26.230 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.730    23.744    Alive_inst/AR[0]
    SLICE_X3Y121         LUT1 (Prop_lut1_I0_O)        0.043    23.787 r  Alive_inst/heartbeat_process.step_pwm_cnt[9]_i_1/O
                         net (fo=12, routed)          0.331    24.118    Alive_inst/p_0_in
    SLICE_X3Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    25.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    26.285    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.735    23.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.917    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.230    26.230    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X3Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[6]/C
                         clock pessimism              0.000    26.230    
                         clock uncertainty           -0.468    25.762    
    SLICE_X3Y121         FDRE (Setup_fdre_C_CE)      -0.201    25.561    Alive_inst/heartbeat_process.step_pwm_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         25.561    
                         arrival time                         -24.118    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.327ns  (logic 0.266ns (20.043%)  route 1.061ns (79.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 26.230 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.730    23.744    Alive_inst/AR[0]
    SLICE_X3Y121         LUT1 (Prop_lut1_I0_O)        0.043    23.787 r  Alive_inst/heartbeat_process.step_pwm_cnt[9]_i_1/O
                         net (fo=12, routed)          0.331    24.118    Alive_inst/p_0_in
    SLICE_X3Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    25.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    26.285    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.735    23.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.917    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.230    26.230    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X3Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[7]/C
                         clock pessimism              0.000    26.230    
                         clock uncertainty           -0.468    25.762    
    SLICE_X3Y121         FDRE (Setup_fdre_C_CE)      -0.201    25.561    Alive_inst/heartbeat_process.step_pwm_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         25.561    
                         arrival time                         -24.118    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.327ns  (logic 0.266ns (20.043%)  route 1.061ns (79.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 26.230 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.730    23.744    Alive_inst/AR[0]
    SLICE_X3Y121         LUT1 (Prop_lut1_I0_O)        0.043    23.787 r  Alive_inst/heartbeat_process.step_pwm_cnt[9]_i_1/O
                         net (fo=12, routed)          0.331    24.118    Alive_inst/p_0_in
    SLICE_X3Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    25.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    26.285    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.735    23.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.917    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.230    26.230    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X3Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[8]/C
                         clock pessimism              0.000    26.230    
                         clock uncertainty           -0.468    25.762    
    SLICE_X3Y121         FDRE (Setup_fdre_C_CE)      -0.201    25.561    Alive_inst/heartbeat_process.step_pwm_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         25.561    
                         arrival time                         -24.118    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.327ns  (logic 0.266ns (20.043%)  route 1.061ns (79.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 26.230 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.730    23.744    Alive_inst/AR[0]
    SLICE_X3Y121         LUT1 (Prop_lut1_I0_O)        0.043    23.787 r  Alive_inst/heartbeat_process.step_pwm_cnt[9]_i_1/O
                         net (fo=12, routed)          0.331    24.118    Alive_inst/p_0_in
    SLICE_X3Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    25.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    26.285    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.735    23.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.917    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.230    26.230    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X3Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[9]/C
                         clock pessimism              0.000    26.230    
                         clock uncertainty           -0.468    25.762    
    SLICE_X3Y121         FDRE (Setup_fdre_C_CE)      -0.201    25.561    Alive_inst/heartbeat_process.step_pwm_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         25.561    
                         arrival time                         -24.118    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_status_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.297ns  (logic 0.266ns (20.516%)  route 1.031ns (79.484%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 26.227 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.730    23.744    Alive_inst/AR[0]
    SLICE_X3Y121         LUT1 (Prop_lut1_I0_O)        0.043    23.787 r  Alive_inst/heartbeat_process.step_pwm_cnt[9]_i_1/O
                         net (fo=12, routed)          0.300    24.088    Alive_inst/p_0_in
    SLICE_X1Y124         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_status_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    25.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    26.285    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.735    23.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.917    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.227    26.227    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X1Y124         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_status_reg/C
                         clock pessimism              0.000    26.227    
                         clock uncertainty           -0.468    25.759    
    SLICE_X1Y124         FDRE (Setup_fdre_C_CE)      -0.201    25.558    Alive_inst/heartbeat_process.step_pwm_status_reg
  -------------------------------------------------------------------
                         required time                         25.558    
                         arrival time                         -24.088    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_o_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.189ns  (logic 0.266ns (22.375%)  route 0.923ns (77.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 26.230 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.730    23.744    Alive_inst/AR[0]
    SLICE_X3Y121         LUT1 (Prop_lut1_I0_O)        0.043    23.787 r  Alive_inst/heartbeat_process.step_pwm_cnt[9]_i_1/O
                         net (fo=12, routed)          0.193    23.980    Alive_inst/p_0_in
    SLICE_X1Y121         FDRE                                         r  Alive_inst/heartbeat_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    25.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    26.285    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.735    23.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.917    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.230    26.230    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X1Y121         FDRE                                         r  Alive_inst/heartbeat_o_reg/C
                         clock pessimism              0.000    26.230    
                         clock uncertainty           -0.468    25.762    
    SLICE_X1Y121         FDRE (Setup_fdre_C_CE)      -0.201    25.561    Alive_inst/heartbeat_o_reg
  -------------------------------------------------------------------
                         required time                         25.561    
                         arrival time                         -23.980    
  -------------------------------------------------------------------
                         slack                                  1.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 caribou_top_i/axi_register_array_v_0/U0/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pipe_reg[1]__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.214%)  route 0.225ns (63.786%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.758ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.561     1.312    caribou_top_i/axi_register_array_v_0/U0/S_AXI_ACLK
    SLICE_X113Y136       FDRE                                         r  caribou_top_i/axi_register_array_v_0/U0/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y136       FDRE (Prop_fdre_C_Q)         0.100     1.412 r  caribou_top_i/axi_register_array_v_0/U0/slv_reg7_reg[0]/Q
                         net (fo=1, routed)           0.225     1.637    reg_h_out_0
    SLICE_X118Y130       LUT4 (Prop_lut4_I0_O)        0.028     1.665 r  OBUFDS_inst_INJ_CTRL1_i_1/O
                         net (fo=2, routed)           0.000     1.665    s_inj_out
    SLICE_X118Y130       FDRE                                         r  pipe_reg[1]__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.758     0.758    s_clk_TLU_pll_gbuf
    SLICE_X118Y130       FDRE                                         r  pipe_reg[1]__2/C
                         clock pessimism              0.000     0.758    
                         clock uncertainty            0.468     1.226    
    SLICE_X118Y130       FDRE (Hold_fdre_C_D)         0.087     1.313    pipe_reg[1]__2
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_o_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.128ns (20.356%)  route 0.501ns (79.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.622     1.373    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     1.473 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.404     1.877    Alive_inst/AR[0]
    SLICE_X3Y121         LUT1 (Prop_lut1_I0_O)        0.028     1.905 r  Alive_inst/heartbeat_process.step_pwm_cnt[9]_i_1/O
                         net (fo=12, routed)          0.097     2.002    Alive_inst/p_0_in
    SLICE_X1Y121         FDRE                                         r  Alive_inst/heartbeat_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.826     0.826    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X1Y121         FDRE                                         r  Alive_inst/heartbeat_o_reg/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.468     1.294    
    SLICE_X1Y121         FDRE (Hold_fdre_C_CE)        0.010     1.304    Alive_inst/heartbeat_o_reg
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.128ns (20.356%)  route 0.501ns (79.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.622     1.373    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     1.473 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.404     1.877    Alive_inst/AR[0]
    SLICE_X3Y121         LUT1 (Prop_lut1_I0_O)        0.028     1.905 r  Alive_inst/heartbeat_process.step_pwm_cnt[9]_i_1/O
                         net (fo=12, routed)          0.097     2.002    Alive_inst/p_0_in
    SLICE_X1Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.826     0.826    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X1Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[4]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.468     1.294    
    SLICE_X1Y121         FDRE (Hold_fdre_C_CE)        0.010     1.304    Alive_inst/heartbeat_process.step_pwm_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.128ns (20.356%)  route 0.501ns (79.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.622     1.373    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     1.473 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.404     1.877    Alive_inst/AR[0]
    SLICE_X3Y121         LUT1 (Prop_lut1_I0_O)        0.028     1.905 r  Alive_inst/heartbeat_process.step_pwm_cnt[9]_i_1/O
                         net (fo=12, routed)          0.097     2.002    Alive_inst/p_0_in
    SLICE_X1Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.826     0.826    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X1Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[5]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.468     1.294    
    SLICE_X1Y121         FDRE (Hold_fdre_C_CE)        0.010     1.304    Alive_inst/heartbeat_process.step_pwm_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_status_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.128ns (18.754%)  route 0.555ns (81.246%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.622     1.373    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     1.473 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.404     1.877    Alive_inst/AR[0]
    SLICE_X3Y121         LUT1 (Prop_lut1_I0_O)        0.028     1.905 r  Alive_inst/heartbeat_process.step_pwm_cnt[9]_i_1/O
                         net (fo=12, routed)          0.150     2.056    Alive_inst/p_0_in
    SLICE_X1Y124         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_status_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.822     0.822    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X1Y124         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_status_reg/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.468     1.290    
    SLICE_X1Y124         FDRE (Hold_fdre_C_CE)        0.010     1.300    Alive_inst/heartbeat_process.step_pwm_status_reg
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.128ns (18.229%)  route 0.574ns (81.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.622     1.373    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     1.473 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.404     1.877    Alive_inst/AR[0]
    SLICE_X3Y121         LUT1 (Prop_lut1_I0_O)        0.028     1.905 r  Alive_inst/heartbeat_process.step_pwm_cnt[9]_i_1/O
                         net (fo=12, routed)          0.170     2.075    Alive_inst/p_0_in
    SLICE_X3Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.826     0.826    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X3Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[6]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.468     1.294    
    SLICE_X3Y121         FDRE (Hold_fdre_C_CE)        0.010     1.304    Alive_inst/heartbeat_process.step_pwm_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.128ns (18.229%)  route 0.574ns (81.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.622     1.373    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     1.473 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.404     1.877    Alive_inst/AR[0]
    SLICE_X3Y121         LUT1 (Prop_lut1_I0_O)        0.028     1.905 r  Alive_inst/heartbeat_process.step_pwm_cnt[9]_i_1/O
                         net (fo=12, routed)          0.170     2.075    Alive_inst/p_0_in
    SLICE_X3Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.826     0.826    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X3Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[7]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.468     1.294    
    SLICE_X3Y121         FDRE (Hold_fdre_C_CE)        0.010     1.304    Alive_inst/heartbeat_process.step_pwm_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.128ns (18.229%)  route 0.574ns (81.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.622     1.373    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     1.473 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.404     1.877    Alive_inst/AR[0]
    SLICE_X3Y121         LUT1 (Prop_lut1_I0_O)        0.028     1.905 r  Alive_inst/heartbeat_process.step_pwm_cnt[9]_i_1/O
                         net (fo=12, routed)          0.170     2.075    Alive_inst/p_0_in
    SLICE_X3Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.826     0.826    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X3Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[8]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.468     1.294    
    SLICE_X3Y121         FDRE (Hold_fdre_C_CE)        0.010     1.304    Alive_inst/heartbeat_process.step_pwm_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.128ns (18.229%)  route 0.574ns (81.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.622     1.373    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     1.473 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.404     1.877    Alive_inst/AR[0]
    SLICE_X3Y121         LUT1 (Prop_lut1_I0_O)        0.028     1.905 r  Alive_inst/heartbeat_process.step_pwm_cnt[9]_i_1/O
                         net (fo=12, routed)          0.170     2.075    Alive_inst/p_0_in
    SLICE_X3Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.826     0.826    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X3Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[9]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.468     1.294    
    SLICE_X3Y121         FDRE (Hold_fdre_C_CE)        0.010     1.304    Alive_inst/heartbeat_process.step_pwm_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.128ns (17.459%)  route 0.605ns (82.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.622     1.373    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     1.473 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.404     1.877    Alive_inst/AR[0]
    SLICE_X3Y121         LUT1 (Prop_lut1_I0_O)        0.028     1.905 r  Alive_inst/heartbeat_process.step_pwm_cnt[9]_i_1/O
                         net (fo=12, routed)          0.201     2.106    Alive_inst/p_0_in
    SLICE_X1Y122         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.825     0.825    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X1Y122         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[0]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.468     1.293    
    SLICE_X1Y122         FDRE (Hold_fdre_C_CE)        0.010     1.303    Alive_inst/heartbeat_process.step_pwm_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.803    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_PLL_40MHz_to_640MHz
  To Clock:  clk_out3_PLL_40MHz_to_640MHz

Setup :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst/Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/CW_8b10b_dec_inst/ko_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz rise@15.625ns - clk_out4_PLL_40MHz_to_640MHz rise@12.500ns)
  Data Path Delay:        2.474ns  (logic 0.512ns (20.692%)  route 1.962ns (79.308%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.239ns = ( 16.864 - 15.625 ) 
    Source Clock Delay      (SCD):    1.377ns = ( 13.877 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    12.500 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441    13.941                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.018    10.923 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    12.407                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.500 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.377    13.877                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X3Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Q_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.204    14.081 r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Q_reg[6]/Q
                         net (fo=9, routed)           1.020    15.101                         Deser_inst/CW_8b10b_dec_inst/datain[6]
    SLICE_X5Y106         LUT4 (Prop_lut4_I2_O)        0.133    15.234 r  DECODE               Deser_inst/CW_8b10b_dec_inst/ko_i_6/O
                         net (fo=1, routed)           0.360    15.594                         Deser_inst/CW_8b10b_dec_inst/ko_i_6_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.132    15.726 r  DECODE               Deser_inst/CW_8b10b_dec_inst/ko_i_4/O
                         net (fo=1, routed)           0.582    16.308                         Deser_inst/CW_8b10b_dec_inst/ko_i_4_n_0
    SLICE_X5Y106         LUT5 (Prop_lut5_I4_O)        0.043    16.351 r  DECODE               Deser_inst/CW_8b10b_dec_inst/ko_i_1/O
                         net (fo=1, routed)           0.000    16.351                         Deser_inst/CW_8b10b_dec_inst/ko_s
    SLICE_X5Y106         FDCE                                         r  DECODE               Deser_inst/CW_8b10b_dec_inst/ko_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    15.625 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    16.910                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.735    14.175 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.542                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.625 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.239    16.864                         Deser_inst/CW_8b10b_dec_inst/clk
    SLICE_X5Y106         FDCE                                         r  DECODE               Deser_inst/CW_8b10b_dec_inst/ko_reg/C
                         clock pessimism             -0.127    16.737                           
                         clock uncertainty           -0.205    16.532                           
    SLICE_X5Y106         FDCE (Setup_fdce_C_D)        0.033    16.565    DECODE                 Deser_inst/CW_8b10b_dec_inst/ko_reg
  -------------------------------------------------------------------
                         required time                         16.565                           
                         arrival time                         -16.351                           
  -------------------------------------------------------------------
                         slack                                  0.214                           

Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/CW_8b10b_dec_inst1/ko_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz rise@15.625ns - clk_out4_PLL_40MHz_to_640MHz rise@12.500ns)
  Data Path Delay:        2.406ns  (logic 0.506ns (21.033%)  route 1.900ns (78.967%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 16.859 - 15.625 ) 
    Source Clock Delay      (SCD):    1.371ns = ( 13.871 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    12.500 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441    13.941                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.018    10.923 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    12.407                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.500 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.371    13.871                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X3Y114         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.204    14.075 r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[8]/Q
                         net (fo=7, routed)           0.993    15.068                         Deser_inst/CW_8b10b_dec_inst1/datain[8]
    SLICE_X4Y115         LUT4 (Prop_lut4_I1_O)        0.127    15.195 r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/ko_i_6/O
                         net (fo=1, routed)           0.372    15.567                         Deser_inst/CW_8b10b_dec_inst1/ko_i_6_n_0
    SLICE_X4Y115         LUT6 (Prop_lut6_I1_O)        0.132    15.699 r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/ko_i_4/O
                         net (fo=1, routed)           0.535    16.234                         Deser_inst/CW_8b10b_dec_inst1/ko_i_4_n_0
    SLICE_X4Y115         LUT5 (Prop_lut5_I4_O)        0.043    16.277 r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/ko_i_1/O
                         net (fo=1, routed)           0.000    16.277                         Deser_inst/CW_8b10b_dec_inst1/ko_s
    SLICE_X4Y115         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/ko_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    15.625 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    16.910                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.735    14.175 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.542                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.625 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.234    16.859                         Deser_inst/CW_8b10b_dec_inst1/clk
    SLICE_X4Y115         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/ko_reg/C
                         clock pessimism             -0.127    16.732                           
                         clock uncertainty           -0.205    16.527                           
    SLICE_X4Y115         FDCE (Setup_fdce_C_D)        0.065    16.592    DECODE1                Deser_inst/CW_8b10b_dec_inst1/ko_reg
  -------------------------------------------------------------------
                         required time                         16.592                           
                         arrival time                         -16.277                           
  -------------------------------------------------------------------
                         slack                                  0.315                           

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/CW_8b10b_dec_inst/dataout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz rise@15.625ns - clk_out4_PLL_40MHz_to_640MHz rise@12.500ns)
  Data Path Delay:        2.107ns  (logic 0.378ns (17.940%)  route 1.729ns (82.060%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.239ns = ( 16.864 - 15.625 ) 
    Source Clock Delay      (SCD):    1.377ns = ( 13.877 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    12.500 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441    13.941                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.018    10.923 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    12.407                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.500 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.377    13.877                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X3Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Q_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.204    14.081 f  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Q_reg[7]/Q
                         net (fo=9, routed)           0.731    14.812                         Deser_inst/CW_8b10b_dec_inst/datain[7]
    SLICE_X4Y106         LUT4 (Prop_lut4_I0_O)        0.123    14.935 r  DECODE               Deser_inst/CW_8b10b_dec_inst/dataout[7]_i_2/O
                         net (fo=3, routed)           0.623    15.558                         Deser_inst/CW_8b10b_dec_inst/dataout[7]_i_2_n_0
    SLICE_X4Y106         LUT5 (Prop_lut5_I4_O)        0.051    15.609 r  DECODE               Deser_inst/CW_8b10b_dec_inst/dataout[6]_i_1/O
                         net (fo=1, routed)           0.375    15.984                         Deser_inst/CW_8b10b_dec_inst/p_7_out[6]
    SLICE_X4Y106         FDCE                                         r  DECODE               Deser_inst/CW_8b10b_dec_inst/dataout_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    15.625 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    16.910                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.735    14.175 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.542                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.625 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.239    16.864                         Deser_inst/CW_8b10b_dec_inst/clk
    SLICE_X4Y106         FDCE                                         r  DECODE               Deser_inst/CW_8b10b_dec_inst/dataout_reg[6]/C
                         clock pessimism             -0.127    16.737                           
                         clock uncertainty           -0.205    16.532                           
    SLICE_X4Y106         FDCE (Setup_fdce_C_D)       -0.084    16.448    DECODE                 Deser_inst/CW_8b10b_dec_inst/dataout_reg[6]
  -------------------------------------------------------------------
                         required time                         16.448                           
                         arrival time                         -15.984                           
  -------------------------------------------------------------------
                         slack                                  0.464                           

Slack (MET) :             0.946ns  (required time - arrival time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/CW_8b10b_dec_inst/dataout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz rise@15.625ns - clk_out4_PLL_40MHz_to_640MHz rise@12.500ns)
  Data Path Delay:        1.773ns  (logic 0.266ns (15.002%)  route 1.507ns (84.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.239ns = ( 16.864 - 15.625 ) 
    Source Clock Delay      (SCD):    1.377ns = ( 13.877 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    12.500 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441    13.941                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.018    10.923 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    12.407                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.500 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.377    13.877                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X3Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Q_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.223    14.100 r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Q_reg[4]/Q
                         net (fo=8, routed)           1.507    15.607                         Deser_inst/CW_8b10b_dec_inst/datain[4]
    SLICE_X4Y106         LUT6 (Prop_lut6_I4_O)        0.043    15.650 r  DECODE               Deser_inst/CW_8b10b_dec_inst/dataout[3]_i_1/O
                         net (fo=1, routed)           0.000    15.650                         Deser_inst/CW_8b10b_dec_inst/dataout[3]_i_1_n_0
    SLICE_X4Y106         FDCE                                         r  DECODE               Deser_inst/CW_8b10b_dec_inst/dataout_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    15.625 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    16.910                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.735    14.175 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.542                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.625 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.239    16.864                         Deser_inst/CW_8b10b_dec_inst/clk
    SLICE_X4Y106         FDCE                                         r  DECODE               Deser_inst/CW_8b10b_dec_inst/dataout_reg[3]/C
                         clock pessimism             -0.127    16.737                           
                         clock uncertainty           -0.205    16.532                           
    SLICE_X4Y106         FDCE (Setup_fdce_C_D)        0.064    16.596    DECODE                 Deser_inst/CW_8b10b_dec_inst/dataout_reg[3]
  -------------------------------------------------------------------
                         required time                         16.596                           
                         arrival time                         -15.650                           
  -------------------------------------------------------------------
                         slack                                  0.946                           

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 tluCounterVector_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/s_TLU_TS_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz rise@15.625ns - clk_out4_PLL_40MHz_to_640MHz rise@12.500ns)
  Data Path Delay:        1.655ns  (logic 0.223ns (13.476%)  route 1.432ns (86.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.183ns = ( 16.808 - 15.625 ) 
    Source Clock Delay      (SCD):    1.321ns = ( 13.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    12.500 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441    13.941                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.018    10.923 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    12.407                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.500 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.321    13.821                         s_clk_TLU_pll_320
    SLICE_X13Y107        FDRE                                         r                       tluCounterVector_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X13Y107        FDRE (Prop_fdre_C_Q)         0.223    14.044 r                       tluCounterVector_reg[4]/Q
                         net (fo=3, routed)           1.432    15.476                         Deser_inst/DATA_FIFO_MPW3_decode1/s_TLU_TS_reg_reg[45]_0[4]
    SLICE_X11Y112        FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_TLU_TS_reg_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    15.625 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    16.910                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.735    14.175 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.542                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.625 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.183    16.808                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X11Y112        FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_TLU_TS_reg_reg[4]/C
                         clock pessimism             -0.127    16.681                           
                         clock uncertainty           -0.205    16.476                           
    SLICE_X11Y112        FDRE (Setup_fdre_C_D)       -0.008    16.468    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/s_TLU_TS_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         16.468                           
                         arrival time                         -15.476                           
  -------------------------------------------------------------------
                         slack                                  0.992                           

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/CW_8b10b_dec_inst1/dataout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz rise@15.625ns - clk_out4_PLL_40MHz_to_640MHz rise@12.500ns)
  Data Path Delay:        1.697ns  (logic 0.327ns (19.269%)  route 1.370ns (80.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 16.859 - 15.625 ) 
    Source Clock Delay      (SCD):    1.371ns = ( 13.871 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    12.500 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441    13.941                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.018    10.923 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    12.407                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.500 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.371    13.871                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X3Y114         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.204    14.075 r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[7]/Q
                         net (fo=9, routed)           1.370    15.445                         Deser_inst/CW_8b10b_dec_inst1/datain[7]
    SLICE_X5Y115         LUT6 (Prop_lut6_I5_O)        0.123    15.568 r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout[3]_i_1/O
                         net (fo=1, routed)           0.000    15.568                         Deser_inst/CW_8b10b_dec_inst1/dataout[3]_i_1_n_0
    SLICE_X5Y115         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    15.625 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    16.910                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.735    14.175 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.542                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.625 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.234    16.859                         Deser_inst/CW_8b10b_dec_inst1/clk
    SLICE_X5Y115         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[3]/C
                         clock pessimism             -0.127    16.732                           
                         clock uncertainty           -0.205    16.527                           
    SLICE_X5Y115         FDCE (Setup_fdce_C_D)        0.034    16.561    DECODE1                Deser_inst/CW_8b10b_dec_inst1/dataout_reg[3]
  -------------------------------------------------------------------
                         required time                         16.561                           
                         arrival time                         -15.568                           
  -------------------------------------------------------------------
                         slack                                  0.993                           

Slack (MET) :             1.006ns  (required time - arrival time)
  Source:                 tluCounterVector_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/s_TLU_TS_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz rise@15.625ns - clk_out4_PLL_40MHz_to_640MHz rise@12.500ns)
  Data Path Delay:        1.627ns  (logic 0.223ns (13.707%)  route 1.404ns (86.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.181ns = ( 16.806 - 15.625 ) 
    Source Clock Delay      (SCD):    1.319ns = ( 13.819 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    12.500 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441    13.941                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.018    10.923 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    12.407                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.500 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.319    13.819                         s_clk_TLU_pll_320
    SLICE_X13Y110        FDRE                                         r                       tluCounterVector_reg[18]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X13Y110        FDRE (Prop_fdre_C_Q)         0.223    14.042 r                       tluCounterVector_reg[18]/Q
                         net (fo=3, routed)           1.404    15.446                         Deser_inst/DATA_FIFO_MPW3_decode1/s_TLU_TS_reg_reg[45]_0[18]
    SLICE_X9Y115         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_TLU_TS_reg_reg[18]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    15.625 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    16.910                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.735    14.175 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.542                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.625 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.181    16.806                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X9Y115         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_TLU_TS_reg_reg[18]/C
                         clock pessimism             -0.127    16.679                           
                         clock uncertainty           -0.205    16.474                           
    SLICE_X9Y115         FDRE (Setup_fdre_C_D)       -0.022    16.452    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/s_TLU_TS_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         16.452                           
                         arrival time                         -15.446                           
  -------------------------------------------------------------------
                         slack                                  1.006                           

Slack (MET) :             1.006ns  (required time - arrival time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/CW_8b10b_dec_inst1/dataout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz rise@15.625ns - clk_out4_PLL_40MHz_to_640MHz rise@12.500ns)
  Data Path Delay:        1.716ns  (logic 0.309ns (18.009%)  route 1.407ns (81.991%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 16.860 - 15.625 ) 
    Source Clock Delay      (SCD):    1.371ns = ( 13.871 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    12.500 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441    13.941                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.018    10.923 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    12.407                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.500 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.371    13.871                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X3Y114         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.223    14.094 f  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[4]/Q
                         net (fo=8, routed)           0.757    14.851                         Deser_inst/CW_8b10b_dec_inst1/datain[4]
    SLICE_X4Y114         LUT4 (Prop_lut4_I2_O)        0.043    14.894 r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout[7]_i_2/O
                         net (fo=3, routed)           0.649    15.544                         Deser_inst/CW_8b10b_dec_inst1/dataout[7]_i_2_n_0
    SLICE_X4Y114         LUT5 (Prop_lut5_I4_O)        0.043    15.587 r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout[6]_i_1/O
                         net (fo=1, routed)           0.000    15.587                         Deser_inst/CW_8b10b_dec_inst1/p_7_out[6]
    SLICE_X4Y114         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    15.625 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    16.910                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.735    14.175 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.542                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.625 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.235    16.860                         Deser_inst/CW_8b10b_dec_inst1/clk
    SLICE_X4Y114         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[6]/C
                         clock pessimism             -0.127    16.733                           
                         clock uncertainty           -0.205    16.528                           
    SLICE_X4Y114         FDCE (Setup_fdce_C_D)        0.065    16.593    DECODE1                Deser_inst/CW_8b10b_dec_inst1/dataout_reg[6]
  -------------------------------------------------------------------
                         required time                         16.593                           
                         arrival time                         -15.587                           
  -------------------------------------------------------------------
                         slack                                  1.006                           

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/CW_8b10b_dec_inst1/dataout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz rise@15.625ns - clk_out4_PLL_40MHz_to_640MHz rise@12.500ns)
  Data Path Delay:        1.714ns  (logic 0.309ns (18.030%)  route 1.405ns (81.970%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 16.860 - 15.625 ) 
    Source Clock Delay      (SCD):    1.371ns = ( 13.871 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    12.500 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441    13.941                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.018    10.923 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    12.407                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.500 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.371    13.871                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X3Y114         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.223    14.094 f  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[4]/Q
                         net (fo=8, routed)           0.757    14.851                         Deser_inst/CW_8b10b_dec_inst1/datain[4]
    SLICE_X4Y114         LUT4 (Prop_lut4_I2_O)        0.043    14.894 r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout[7]_i_2/O
                         net (fo=3, routed)           0.647    15.542                         Deser_inst/CW_8b10b_dec_inst1/dataout[7]_i_2_n_0
    SLICE_X4Y114         LUT5 (Prop_lut5_I0_O)        0.043    15.585 r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout[5]_i_1/O
                         net (fo=1, routed)           0.000    15.585                         Deser_inst/CW_8b10b_dec_inst1/p_7_out[5]
    SLICE_X4Y114         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    15.625 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    16.910                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.735    14.175 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.542                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.625 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.235    16.860                         Deser_inst/CW_8b10b_dec_inst1/clk
    SLICE_X4Y114         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[5]/C
                         clock pessimism             -0.127    16.733                           
                         clock uncertainty           -0.205    16.528                           
    SLICE_X4Y114         FDCE (Setup_fdce_C_D)        0.064    16.592    DECODE1                Deser_inst/CW_8b10b_dec_inst1/dataout_reg[5]
  -------------------------------------------------------------------
                         required time                         16.592                           
                         arrival time                         -15.585                           
  -------------------------------------------------------------------
                         slack                                  1.007                           

Slack (MET) :             1.025ns  (required time - arrival time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/CW_8b10b_dec_inst1/dataout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz rise@15.625ns - clk_out4_PLL_40MHz_to_640MHz rise@12.500ns)
  Data Path Delay:        1.718ns  (logic 0.313ns (18.221%)  route 1.405ns (81.779%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 16.860 - 15.625 ) 
    Source Clock Delay      (SCD):    1.371ns = ( 13.871 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    12.500 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441    13.941                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.018    10.923 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    12.407                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.500 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.371    13.871                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X3Y114         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.223    14.094 f  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[4]/Q
                         net (fo=8, routed)           0.757    14.851                         Deser_inst/CW_8b10b_dec_inst1/datain[4]
    SLICE_X4Y114         LUT4 (Prop_lut4_I2_O)        0.043    14.894 r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout[7]_i_2/O
                         net (fo=3, routed)           0.647    15.542                         Deser_inst/CW_8b10b_dec_inst1/dataout[7]_i_2_n_0
    SLICE_X4Y114         LUT5 (Prop_lut5_I2_O)        0.047    15.589 r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout[7]_i_1/O
                         net (fo=1, routed)           0.000    15.589                         Deser_inst/CW_8b10b_dec_inst1/p_7_out[7]
    SLICE_X4Y114         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    15.625 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    16.910                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.735    14.175 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.542                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.625 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.235    16.860                         Deser_inst/CW_8b10b_dec_inst1/clk
    SLICE_X4Y114         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[7]/C
                         clock pessimism             -0.127    16.733                           
                         clock uncertainty           -0.205    16.528                           
    SLICE_X4Y114         FDCE (Setup_fdce_C_D)        0.086    16.614    DECODE1                Deser_inst/CW_8b10b_dec_inst1/dataout_reg[7]
  -------------------------------------------------------------------
                         required time                         16.614                           
                         arrival time                         -15.589                           
  -------------------------------------------------------------------
                         slack                                  1.025                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/CW_8b10b_dec_inst1/dataout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.155ns (25.517%)  route 0.452ns (74.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.222    -0.606 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.026                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.631     0.631                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X3Y114         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.091     0.722 r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[8]/Q
                         net (fo=7, routed)           0.452     1.174                         Deser_inst/CW_8b10b_dec_inst1/datain[8]
    SLICE_X5Y115         LUT6 (Prop_lut6_I1_O)        0.064     1.238 r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout[3]_i_1/O
                         net (fo=1, routed)           0.000     1.238                         Deser_inst/CW_8b10b_dec_inst1/dataout[3]_i_1_n_0
    SLICE_X5Y115         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.030                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.830     0.830                         Deser_inst/CW_8b10b_dec_inst1/clk
    SLICE_X5Y115         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[3]/C
                         clock pessimism              0.073     0.903                           
                         clock uncertainty            0.205     1.108                           
    SLICE_X5Y115         FDCE (Hold_fdce_C_D)         0.061     1.169    DECODE1                Deser_inst/CW_8b10b_dec_inst1/dataout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.169                           
                         arrival time                           1.238                           
  -------------------------------------------------------------------
                         slack                                  0.070                           

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/CW_8b10b_dec_inst1/dataout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.155ns (25.433%)  route 0.454ns (74.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.222    -0.606 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.026                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.631     0.631                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X3Y114         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.091     0.722 r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[8]/Q
                         net (fo=7, routed)           0.454     1.176                         Deser_inst/CW_8b10b_dec_inst1/datain[8]
    SLICE_X5Y115         LUT6 (Prop_lut6_I3_O)        0.064     1.240 r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout[4]_i_1/O
                         net (fo=1, routed)           0.000     1.240                         Deser_inst/CW_8b10b_dec_inst1/dataout[4]_i_1_n_0
    SLICE_X5Y115         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.030                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.830     0.830                         Deser_inst/CW_8b10b_dec_inst1/clk
    SLICE_X5Y115         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[4]/C
                         clock pessimism              0.073     0.903                           
                         clock uncertainty            0.205     1.108                           
    SLICE_X5Y115         FDCE (Hold_fdce_C_D)         0.061     1.169    DECODE1                Deser_inst/CW_8b10b_dec_inst1/dataout_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.169                           
                         arrival time                           1.240                           
  -------------------------------------------------------------------
                         slack                                  0.072                           

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/CW_8b10b_dec_inst1/dataout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.128ns (19.866%)  route 0.516ns (80.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.222    -0.606 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.026                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.631     0.631                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X3Y114         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.100     0.731 r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[0]/Q
                         net (fo=5, routed)           0.516     1.247                         Deser_inst/CW_8b10b_dec_inst1/datain[0]
    SLICE_X4Y114         LUT5 (Prop_lut5_I3_O)        0.028     1.275 r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout[6]_i_1/O
                         net (fo=1, routed)           0.000     1.275                         Deser_inst/CW_8b10b_dec_inst1/p_7_out[6]
    SLICE_X4Y114         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.030                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.831     0.831                         Deser_inst/CW_8b10b_dec_inst1/clk
    SLICE_X4Y114         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[6]/C
                         clock pessimism              0.073     0.904                           
                         clock uncertainty            0.205     1.109                           
    SLICE_X4Y114         FDCE (Hold_fdce_C_D)         0.087     1.196    DECODE1                Deser_inst/CW_8b10b_dec_inst1/dataout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.196                           
                         arrival time                           1.275                           
  -------------------------------------------------------------------
                         slack                                  0.079                           

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/CW_8b10b_dec_inst/dataout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.128ns (19.822%)  route 0.518ns (80.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.222    -0.606 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.026                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.634     0.634                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X3Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Q_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.100     0.734 r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Q_reg[5]/Q
                         net (fo=8, routed)           0.518     1.252                         Deser_inst/CW_8b10b_dec_inst/datain[5]
    SLICE_X4Y107         LUT6 (Prop_lut6_I3_O)        0.028     1.280 r  DECODE               Deser_inst/CW_8b10b_dec_inst/dataout[1]_i_1/O
                         net (fo=1, routed)           0.000     1.280                         Deser_inst/CW_8b10b_dec_inst/dataout[1]_i_1_n_0
    SLICE_X4Y107         FDCE                                         r  DECODE               Deser_inst/CW_8b10b_dec_inst/dataout_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.030                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.835     0.835                         Deser_inst/CW_8b10b_dec_inst/clk
    SLICE_X4Y107         FDCE                                         r  DECODE               Deser_inst/CW_8b10b_dec_inst/dataout_reg[1]/C
                         clock pessimism              0.073     0.908                           
                         clock uncertainty            0.205     1.113                           
    SLICE_X4Y107         FDCE (Hold_fdce_C_D)         0.087     1.200    DECODE                 Deser_inst/CW_8b10b_dec_inst/dataout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.200                           
                         arrival time                           1.280                           
  -------------------------------------------------------------------
                         slack                                  0.080                           

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/CW_8b10b_dec_inst/dataout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.126ns (18.748%)  route 0.546ns (81.252%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.222    -0.606 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.026                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.634     0.634                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X3Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Q_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.100     0.734 r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Q_reg[3]/Q
                         net (fo=3, routed)           0.546     1.280                         Deser_inst/CW_8b10b_dec_inst/datain[3]
    SLICE_X4Y107         LUT5 (Prop_lut5_I0_O)        0.026     1.306 r  DECODE               Deser_inst/CW_8b10b_dec_inst/dataout[7]_i_1/O
                         net (fo=1, routed)           0.000     1.306                         Deser_inst/CW_8b10b_dec_inst/p_7_out[7]
    SLICE_X4Y107         FDCE                                         r  DECODE               Deser_inst/CW_8b10b_dec_inst/dataout_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.030                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.835     0.835                         Deser_inst/CW_8b10b_dec_inst/clk
    SLICE_X4Y107         FDCE                                         r  DECODE               Deser_inst/CW_8b10b_dec_inst/dataout_reg[7]/C
                         clock pessimism              0.073     0.908                           
                         clock uncertainty            0.205     1.113                           
    SLICE_X4Y107         FDCE (Hold_fdce_C_D)         0.096     1.209    DECODE                 Deser_inst/CW_8b10b_dec_inst/dataout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.209                           
                         arrival time                           1.306                           
  -------------------------------------------------------------------
                         slack                                  0.097                           

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/CW_8b10b_dec_inst1/dataout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.129ns (19.117%)  route 0.546ns (80.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.222    -0.606 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.026                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.631     0.631                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X3Y113         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.100     0.731 r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[1]/Q
                         net (fo=5, routed)           0.546     1.277                         Deser_inst/CW_8b10b_dec_inst1/datain[1]
    SLICE_X4Y114         LUT5 (Prop_lut5_I4_O)        0.029     1.306 r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout[7]_i_1/O
                         net (fo=1, routed)           0.000     1.306                         Deser_inst/CW_8b10b_dec_inst1/p_7_out[7]
    SLICE_X4Y114         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.030                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.831     0.831                         Deser_inst/CW_8b10b_dec_inst1/clk
    SLICE_X4Y114         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[7]/C
                         clock pessimism              0.073     0.904                           
                         clock uncertainty            0.205     1.109                           
    SLICE_X4Y114         FDCE (Hold_fdce_C_D)         0.096     1.205    DECODE1                Deser_inst/CW_8b10b_dec_inst1/dataout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.205                           
                         arrival time                           1.306                           
  -------------------------------------------------------------------
                         slack                                  0.101                           

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst/Q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/CW_8b10b_dec_inst/dataout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.155ns (23.170%)  route 0.514ns (76.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.222    -0.606 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.026                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.634     0.634                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X3Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Q_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.091     0.725 r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Q_reg[9]/Q
                         net (fo=7, routed)           0.514     1.239                         Deser_inst/CW_8b10b_dec_inst/datain[9]
    SLICE_X4Y107         LUT6 (Prop_lut6_I4_O)        0.064     1.303 r  DECODE               Deser_inst/CW_8b10b_dec_inst/dataout[0]_i_1/O
                         net (fo=1, routed)           0.000     1.303                         Deser_inst/CW_8b10b_dec_inst/dataout[0]_i_1_n_0
    SLICE_X4Y107         FDCE                                         r  DECODE               Deser_inst/CW_8b10b_dec_inst/dataout_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.030                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.835     0.835                         Deser_inst/CW_8b10b_dec_inst/clk
    SLICE_X4Y107         FDCE                                         r  DECODE               Deser_inst/CW_8b10b_dec_inst/dataout_reg[0]/C
                         clock pessimism              0.073     0.908                           
                         clock uncertainty            0.205     1.113                           
    SLICE_X4Y107         FDCE (Hold_fdce_C_D)         0.087     1.200    DECODE                 Deser_inst/CW_8b10b_dec_inst/dataout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.200                           
                         arrival time                           1.303                           
  -------------------------------------------------------------------
                         slack                                  0.103                           

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/CW_8b10b_dec_inst/dataout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.128ns (18.989%)  route 0.546ns (81.011%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.222    -0.606 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.026                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.634     0.634                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X3Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Q_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.100     0.734 r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Q_reg[3]/Q
                         net (fo=3, routed)           0.546     1.280                         Deser_inst/CW_8b10b_dec_inst/datain[3]
    SLICE_X4Y107         LUT5 (Prop_lut5_I1_O)        0.028     1.308 r  DECODE               Deser_inst/CW_8b10b_dec_inst/dataout[5]_i_1/O
                         net (fo=1, routed)           0.000     1.308                         Deser_inst/CW_8b10b_dec_inst/p_7_out[5]
    SLICE_X4Y107         FDCE                                         r  DECODE               Deser_inst/CW_8b10b_dec_inst/dataout_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.030                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.835     0.835                         Deser_inst/CW_8b10b_dec_inst/clk
    SLICE_X4Y107         FDCE                                         r  DECODE               Deser_inst/CW_8b10b_dec_inst/dataout_reg[5]/C
                         clock pessimism              0.073     0.908                           
                         clock uncertainty            0.205     1.113                           
    SLICE_X4Y107         FDCE (Hold_fdce_C_D)         0.087     1.200    DECODE                 Deser_inst/CW_8b10b_dec_inst/dataout_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.200                           
                         arrival time                           1.308                           
  -------------------------------------------------------------------
                         slack                                  0.108                           

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/CW_8b10b_dec_inst1/dataout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.128ns (18.997%)  route 0.546ns (81.003%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.222    -0.606 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.026                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.631     0.631                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X3Y113         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.100     0.731 r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[1]/Q
                         net (fo=5, routed)           0.546     1.277                         Deser_inst/CW_8b10b_dec_inst1/datain[1]
    SLICE_X4Y114         LUT5 (Prop_lut5_I4_O)        0.028     1.305 r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout[5]_i_1/O
                         net (fo=1, routed)           0.000     1.305                         Deser_inst/CW_8b10b_dec_inst1/p_7_out[5]
    SLICE_X4Y114         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.030                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.831     0.831                         Deser_inst/CW_8b10b_dec_inst1/clk
    SLICE_X4Y114         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[5]/C
                         clock pessimism              0.073     0.904                           
                         clock uncertainty            0.205     1.109                           
    SLICE_X4Y114         FDCE (Hold_fdce_C_D)         0.087     1.196    DECODE1                Deser_inst/CW_8b10b_dec_inst1/dataout_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.196                           
                         arrival time                           1.305                           
  -------------------------------------------------------------------
                         slack                                  0.109                           

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/CW_8b10b_dec_inst1/dataout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.155ns (22.846%)  route 0.523ns (77.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.222    -0.606 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.026                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.631     0.631                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X3Y114         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.091     0.722 r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[8]/Q
                         net (fo=7, routed)           0.523     1.245                         Deser_inst/CW_8b10b_dec_inst1/datain[8]
    SLICE_X4Y115         LUT6 (Prop_lut6_I1_O)        0.064     1.309 r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout[1]_i_1/O
                         net (fo=1, routed)           0.000     1.309                         Deser_inst/CW_8b10b_dec_inst1/dataout[1]_i_1_n_0
    SLICE_X4Y115         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.030                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.830     0.830                         Deser_inst/CW_8b10b_dec_inst1/clk
    SLICE_X4Y115         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[1]/C
                         clock pessimism              0.073     0.903                           
                         clock uncertainty            0.205     1.108                           
    SLICE_X4Y115         FDCE (Hold_fdce_C_D)         0.087     1.195    DECODE1                Deser_inst/CW_8b10b_dec_inst1/dataout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.195                           
                         arrival time                           1.309                           
  -------------------------------------------------------------------
                         slack                                  0.115                           





---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_PLL_40MHz_to_640MHz
  To Clock:  clk_out3_PLL_40MHz_to_640MHz

Setup :            0  Failing Endpoints,  Worst Slack        1.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 s_TS_ovfl_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz rise@15.625ns - clk_out5_PLL_40MHz_to_640MHz rise@12.500ns)
  Data Path Delay:        1.686ns  (logic 0.302ns (17.911%)  route 1.384ns (82.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.184ns = ( 16.809 - 15.625 ) 
    Source Clock Delay      (SCD):    1.320ns = ( 13.820 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    12.500 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441    13.941                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.018    10.923 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    12.407                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    12.500 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.320    13.820                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y109        FDCE                                         r                       s_TS_ovfl_cnt_reg[12]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y109        FDCE (Prop_fdce_C_Q)         0.259    14.079 r                       s_TS_ovfl_cnt_reg[12]/Q
                         net (fo=3, routed)           1.384    15.463                         Deser_inst/DATA_FIFO_MPW3_decode/s_TS_ovfl_cnt_reg[12]
    SLICE_X11Y110        LUT6 (Prop_lut6_I0_O)        0.043    15.506 r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p[12]_i_1/O
                         net (fo=1, routed)           0.000    15.506                         Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo[12]
    SLICE_X11Y110        FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[12]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    15.625 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    16.910                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.735    14.175 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.542                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.625 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.184    16.809                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X11Y110        FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[12]/C
                         clock pessimism             -0.127    16.682                           
                         clock uncertainty           -0.205    16.477                           
    SLICE_X11Y110        FDRE (Setup_fdre_C_D)        0.034    16.511    DECODE                 Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[12]
  -------------------------------------------------------------------
                         required time                         16.511                           
                         arrival time                         -15.506                           
  -------------------------------------------------------------------
                         slack                                  1.005                           

Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 s_TS_ovfl_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz rise@15.625ns - clk_out5_PLL_40MHz_to_640MHz rise@12.500ns)
  Data Path Delay:        1.650ns  (logic 0.302ns (18.298%)  route 1.348ns (81.702%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.239ns = ( 16.864 - 15.625 ) 
    Source Clock Delay      (SCD):    1.320ns = ( 13.820 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    12.500 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441    13.941                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.018    10.923 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    12.407                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    12.500 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.320    13.820                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y108        FDCE                                         r                       s_TS_ovfl_cnt_reg[10]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y108        FDCE (Prop_fdce_C_Q)         0.259    14.079 r                       s_TS_ovfl_cnt_reg[10]/Q
                         net (fo=3, routed)           1.348    15.427                         Deser_inst/DATA_FIFO_MPW3_decode/s_TS_ovfl_cnt_reg[10]
    SLICE_X7Y107         LUT6 (Prop_lut6_I0_O)        0.043    15.470 r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p[10]_i_1/O
                         net (fo=1, routed)           0.000    15.470                         Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo[10]
    SLICE_X7Y107         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    15.625 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    16.910                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.735    14.175 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.542                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.625 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.239    16.864                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X7Y107         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[10]/C
                         clock pessimism             -0.127    16.737                           
                         clock uncertainty           -0.205    16.532                           
    SLICE_X7Y107         FDRE (Setup_fdre_C_D)        0.034    16.566    DECODE                 Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[10]
  -------------------------------------------------------------------
                         required time                         16.566                           
                         arrival time                         -15.470                           
  -------------------------------------------------------------------
                         slack                                  1.096                           

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 s_TS_ovfl_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz rise@15.625ns - clk_out5_PLL_40MHz_to_640MHz rise@12.500ns)
  Data Path Delay:        1.559ns  (logic 0.302ns (19.376%)  route 1.257ns (80.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.183ns = ( 16.808 - 15.625 ) 
    Source Clock Delay      (SCD):    1.321ns = ( 13.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    12.500 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441    13.941                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.018    10.923 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    12.407                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    12.500 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.321    13.821                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y107        FDCE                                         r                       s_TS_ovfl_cnt_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y107        FDCE (Prop_fdce_C_Q)         0.259    14.080 r                       s_TS_ovfl_cnt_reg[4]/Q
                         net (fo=3, routed)           1.257    15.337                         Deser_inst/DATA_FIFO_MPW3_decode1/s_TS_ovfl_cnt_reg[4]
    SLICE_X9Y112         LUT6 (Prop_lut6_I1_O)        0.043    15.380 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[4]_i_1__0/O
                         net (fo=1, routed)           0.000    15.380                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[4]_i_1__0_n_0
    SLICE_X9Y112         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    15.625 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    16.910                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.735    14.175 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.542                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.625 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.183    16.808                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X9Y112         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[4]/C
                         clock pessimism             -0.127    16.681                           
                         clock uncertainty           -0.205    16.476                           
    SLICE_X9Y112         FDRE (Setup_fdre_C_D)        0.034    16.510    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[4]
  -------------------------------------------------------------------
                         required time                         16.510                           
                         arrival time                         -15.380                           
  -------------------------------------------------------------------
                         slack                                  1.130                           

Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 s_TS_ovfl_cnt_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz rise@15.625ns - clk_out5_PLL_40MHz_to_640MHz rise@12.500ns)
  Data Path Delay:        1.560ns  (logic 0.302ns (19.356%)  route 1.258ns (80.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.182ns = ( 16.807 - 15.625 ) 
    Source Clock Delay      (SCD):    1.314ns = ( 13.814 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    12.500 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441    13.941                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.018    10.923 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    12.407                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    12.500 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.314    13.814                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y115        FDCE                                         r                       s_TS_ovfl_cnt_reg[38]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y115        FDCE (Prop_fdce_C_Q)         0.259    14.073 r                       s_TS_ovfl_cnt_reg[38]/Q
                         net (fo=3, routed)           1.258    15.331                         Deser_inst/DATA_FIFO_MPW3_decode1/s_TS_ovfl_cnt_reg[38]
    SLICE_X11Y114        LUT6 (Prop_lut6_I3_O)        0.043    15.374 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[15]_i_1__0/O
                         net (fo=1, routed)           0.000    15.374                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[15]_i_1__0_n_0
    SLICE_X11Y114        FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[15]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    15.625 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    16.910                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.735    14.175 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.542                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.625 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.182    16.807                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X11Y114        FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[15]/C
                         clock pessimism             -0.127    16.680                           
                         clock uncertainty           -0.205    16.475                           
    SLICE_X11Y114        FDRE (Setup_fdre_C_D)        0.033    16.508    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[15]
  -------------------------------------------------------------------
                         required time                         16.508                           
                         arrival time                         -15.374                           
  -------------------------------------------------------------------
                         slack                                  1.134                           

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 s_TS_ovfl_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz rise@15.625ns - clk_out5_PLL_40MHz_to_640MHz rise@12.500ns)
  Data Path Delay:        1.606ns  (logic 0.302ns (18.802%)  route 1.304ns (81.198%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.236ns = ( 16.861 - 15.625 ) 
    Source Clock Delay      (SCD):    1.320ns = ( 13.820 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    12.500 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441    13.941                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.018    10.923 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    12.407                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    12.500 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.320    13.820                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y108        FDCE                                         r                       s_TS_ovfl_cnt_reg[10]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y108        FDCE (Prop_fdce_C_Q)         0.259    14.079 r                       s_TS_ovfl_cnt_reg[10]/Q
                         net (fo=3, routed)           1.304    15.383                         Deser_inst/DATA_FIFO_MPW3_decode1/s_TS_ovfl_cnt_reg[10]
    SLICE_X6Y113         LUT6 (Prop_lut6_I1_O)        0.043    15.426 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[10]_i_1__0/O
                         net (fo=1, routed)           0.000    15.426                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[10]_i_1__0_n_0
    SLICE_X6Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    15.625 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    16.910                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.735    14.175 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.542                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.625 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.236    16.861                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X6Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[10]/C
                         clock pessimism             -0.127    16.734                           
                         clock uncertainty           -0.205    16.529                           
    SLICE_X6Y113         FDRE (Setup_fdre_C_D)        0.064    16.593    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[10]
  -------------------------------------------------------------------
                         required time                         16.593                           
                         arrival time                         -15.426                           
  -------------------------------------------------------------------
                         slack                                  1.167                           

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 s_TS_ovfl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz rise@15.625ns - clk_out5_PLL_40MHz_to_640MHz rise@12.500ns)
  Data Path Delay:        1.535ns  (logic 0.302ns (19.672%)  route 1.233ns (80.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.185ns = ( 16.810 - 15.625 ) 
    Source Clock Delay      (SCD):    1.321ns = ( 13.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    12.500 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441    13.941                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.018    10.923 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    12.407                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    12.500 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.321    13.821                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y107        FDCE                                         r                       s_TS_ovfl_cnt_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y107        FDCE (Prop_fdce_C_Q)         0.259    14.080 r                       s_TS_ovfl_cnt_reg[5]/Q
                         net (fo=3, routed)           1.233    15.313                         Deser_inst/DATA_FIFO_MPW3_decode/s_TS_ovfl_cnt_reg[5]
    SLICE_X10Y109        LUT6 (Prop_lut6_I1_O)        0.043    15.356 r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p[5]_i_1/O
                         net (fo=1, routed)           0.000    15.356                         Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo[5]
    SLICE_X10Y109        FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    15.625 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    16.910                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.735    14.175 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.542                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.625 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.185    16.810                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X10Y109        FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[5]/C
                         clock pessimism             -0.127    16.683                           
                         clock uncertainty           -0.205    16.478                           
    SLICE_X10Y109        FDRE (Setup_fdre_C_D)        0.064    16.542    DECODE                 Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[5]
  -------------------------------------------------------------------
                         required time                         16.542                           
                         arrival time                         -15.356                           
  -------------------------------------------------------------------
                         slack                                  1.186                           

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 s_TS_ovfl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz rise@15.625ns - clk_out5_PLL_40MHz_to_640MHz rise@12.500ns)
  Data Path Delay:        1.532ns  (logic 0.302ns (19.711%)  route 1.230ns (80.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.183ns = ( 16.808 - 15.625 ) 
    Source Clock Delay      (SCD):    1.321ns = ( 13.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    12.500 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441    13.941                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.018    10.923 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    12.407                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    12.500 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.321    13.821                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y107        FDCE                                         r                       s_TS_ovfl_cnt_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y107        FDCE (Prop_fdce_C_Q)         0.259    14.080 r                       s_TS_ovfl_cnt_reg[5]/Q
                         net (fo=3, routed)           1.230    15.310                         Deser_inst/DATA_FIFO_MPW3_decode1/s_TS_ovfl_cnt_reg[5]
    SLICE_X10Y112        LUT6 (Prop_lut6_I1_O)        0.043    15.353 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[5]_i_1__0/O
                         net (fo=1, routed)           0.000    15.353                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[5]_i_1__0_n_0
    SLICE_X10Y112        FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    15.625 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    16.910                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.735    14.175 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.542                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.625 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.183    16.808                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X10Y112        FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[5]/C
                         clock pessimism             -0.127    16.681                           
                         clock uncertainty           -0.205    16.476                           
    SLICE_X10Y112        FDRE (Setup_fdre_C_D)        0.065    16.541    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[5]
  -------------------------------------------------------------------
                         required time                         16.541                           
                         arrival time                         -15.353                           
  -------------------------------------------------------------------
                         slack                                  1.188                           

Slack (MET) :             1.197ns  (required time - arrival time)
  Source:                 s_TS_ovfl_cnt_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz rise@15.625ns - clk_out5_PLL_40MHz_to_640MHz rise@12.500ns)
  Data Path Delay:        1.497ns  (logic 0.302ns (20.176%)  route 1.195ns (79.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.183ns = ( 16.808 - 15.625 ) 
    Source Clock Delay      (SCD):    1.315ns = ( 13.815 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    12.500 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441    13.941                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.018    10.923 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    12.407                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    12.500 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.315    13.815                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y114        FDCE                                         r                       s_TS_ovfl_cnt_reg[32]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y114        FDCE (Prop_fdce_C_Q)         0.259    14.074 r                       s_TS_ovfl_cnt_reg[32]/Q
                         net (fo=3, routed)           1.195    15.269                         Deser_inst/DATA_FIFO_MPW3_decode1/s_TS_ovfl_cnt_reg[32]
    SLICE_X9Y113         LUT6 (Prop_lut6_I3_O)        0.043    15.312 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[9]_i_1__0/O
                         net (fo=1, routed)           0.000    15.312                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[9]_i_1__0_n_0
    SLICE_X9Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    15.625 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    16.910                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.735    14.175 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.542                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.625 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.183    16.808                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X9Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[9]/C
                         clock pessimism             -0.127    16.681                           
                         clock uncertainty           -0.205    16.476                           
    SLICE_X9Y113         FDRE (Setup_fdre_C_D)        0.033    16.509    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[9]
  -------------------------------------------------------------------
                         required time                         16.509                           
                         arrival time                         -15.312                           
  -------------------------------------------------------------------
                         slack                                  1.197                           

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 s_TS_ovfl_cnt_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz rise@15.625ns - clk_out5_PLL_40MHz_to_640MHz rise@12.500ns)
  Data Path Delay:        1.543ns  (logic 0.302ns (19.572%)  route 1.241ns (80.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.236ns = ( 16.861 - 15.625 ) 
    Source Clock Delay      (SCD):    1.313ns = ( 13.813 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    12.500 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441    13.941                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.018    10.923 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    12.407                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    12.500 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.313    13.813                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y116        FDCE                                         r                       s_TS_ovfl_cnt_reg[40]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y116        FDCE (Prop_fdce_C_Q)         0.259    14.072 r                       s_TS_ovfl_cnt_reg[40]/Q
                         net (fo=3, routed)           1.241    15.313                         Deser_inst/DATA_FIFO_MPW3_decode1/s_TS_ovfl_cnt_reg[40]
    SLICE_X4Y112         LUT6 (Prop_lut6_I3_O)        0.043    15.356 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[17]_i_1__0/O
                         net (fo=1, routed)           0.000    15.356                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[17]_i_1__0_n_0
    SLICE_X4Y112         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[17]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    15.625 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    16.910                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.735    14.175 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.542                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.625 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.236    16.861                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X4Y112         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[17]/C
                         clock pessimism             -0.127    16.734                           
                         clock uncertainty           -0.205    16.529                           
    SLICE_X4Y112         FDRE (Setup_fdre_C_D)        0.064    16.593    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[17]
  -------------------------------------------------------------------
                         required time                         16.593                           
                         arrival time                         -15.356                           
  -------------------------------------------------------------------
                         slack                                  1.237                           

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 s_TS_ovfl_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz rise@15.625ns - clk_out5_PLL_40MHz_to_640MHz rise@12.500ns)
  Data Path Delay:        1.450ns  (logic 0.302ns (20.832%)  route 1.148ns (79.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.185ns = ( 16.810 - 15.625 ) 
    Source Clock Delay      (SCD):    1.320ns = ( 13.820 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    12.500 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441    13.941                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.018    10.923 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    12.407                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    12.500 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.320    13.820                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y109        FDCE                                         r                       s_TS_ovfl_cnt_reg[14]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y109        FDCE (Prop_fdce_C_Q)         0.259    14.079 r                       s_TS_ovfl_cnt_reg[14]/Q
                         net (fo=3, routed)           1.148    15.227                         Deser_inst/DATA_FIFO_MPW3_decode/s_TS_ovfl_cnt_reg[14]
    SLICE_X9Y109         LUT6 (Prop_lut6_I0_O)        0.043    15.270 r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p[14]_i_1/O
                         net (fo=1, routed)           0.000    15.270                         Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo[14]
    SLICE_X9Y109         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[14]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    15.625 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    16.910                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.735    14.175 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.542                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.625 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.185    16.810                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X9Y109         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[14]/C
                         clock pessimism             -0.127    16.683                           
                         clock uncertainty           -0.205    16.478                           
    SLICE_X9Y109         FDRE (Setup_fdre_C_D)        0.034    16.512    DECODE                 Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[14]
  -------------------------------------------------------------------
                         required time                         16.512                           
                         arrival time                         -15.270                           
  -------------------------------------------------------------------
                         slack                                  1.242                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 s_TS_ovfl_cnt_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.146ns (21.375%)  route 0.537ns (78.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.222    -0.606 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.026                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.599     0.599                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y116        FDCE                                         r                       s_TS_ovfl_cnt_reg[42]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y116        FDCE (Prop_fdce_C_Q)         0.118     0.717 r                       s_TS_ovfl_cnt_reg[42]/Q
                         net (fo=3, routed)           0.537     1.254                         Deser_inst/DATA_FIFO_MPW3_decode1/s_TS_ovfl_cnt_reg[42]
    SLICE_X6Y114         LUT6 (Prop_lut6_I3_O)        0.028     1.282 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[19]_i_1__0/O
                         net (fo=1, routed)           0.000     1.282                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[19]_i_1__0_n_0
    SLICE_X6Y114         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[19]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.030                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.831     0.831                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X6Y114         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[19]/C
                         clock pessimism              0.073     0.904                           
                         clock uncertainty            0.205     1.109                           
    SLICE_X6Y114         FDRE (Hold_fdre_C_D)         0.087     1.196    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.196                           
                         arrival time                           1.282                           
  -------------------------------------------------------------------
                         slack                                  0.086                           

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 s_TS_ovfl_cnt_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.146ns (20.862%)  route 0.554ns (79.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.222    -0.606 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.026                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.599     0.599                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y116        FDCE                                         r                       s_TS_ovfl_cnt_reg[43]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y116        FDCE (Prop_fdce_C_Q)         0.118     0.717 r                       s_TS_ovfl_cnt_reg[43]/Q
                         net (fo=3, routed)           0.554     1.271                         Deser_inst/DATA_FIFO_MPW3_decode/s_TS_ovfl_cnt_reg[43]
    SLICE_X4Y110         LUT6 (Prop_lut6_I3_O)        0.028     1.299 r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p[20]_i_1/O
                         net (fo=1, routed)           0.000     1.299                         Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo[20]
    SLICE_X4Y110         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[20]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.030                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.834     0.834                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X4Y110         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[20]/C
                         clock pessimism              0.073     0.907                           
                         clock uncertainty            0.205     1.112                           
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.087     1.199    DECODE                 Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.199                           
                         arrival time                           1.299                           
  -------------------------------------------------------------------
                         slack                                  0.100                           

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 s_TS_ovfl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.146ns (21.853%)  route 0.522ns (78.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.804ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.222    -0.606 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.026                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.603     0.603                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y108        FDCE                                         r                       s_TS_ovfl_cnt_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y108        FDCE (Prop_fdce_C_Q)         0.118     0.721 r                       s_TS_ovfl_cnt_reg[9]/Q
                         net (fo=3, routed)           0.522     1.243                         Deser_inst/DATA_FIFO_MPW3_decode/s_TS_ovfl_cnt_reg[9]
    SLICE_X10Y109        LUT6 (Prop_lut6_I1_O)        0.028     1.271 r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p[9]_i_1/O
                         net (fo=1, routed)           0.000     1.271                         Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo[9]
    SLICE_X10Y109        FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.030                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.804     0.804                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X10Y109        FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[9]/C
                         clock pessimism              0.073     0.877                           
                         clock uncertainty            0.205     1.082                           
    SLICE_X10Y109        FDRE (Hold_fdre_C_D)         0.087     1.169    DECODE                 Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.169                           
                         arrival time                           1.271                           
  -------------------------------------------------------------------
                         slack                                  0.102                           

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 s_TS_ovfl_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.146ns (21.685%)  route 0.527ns (78.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.222    -0.606 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.026                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.602     0.602                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y111        FDCE                                         r                       s_TS_ovfl_cnt_reg[21]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y111        FDCE (Prop_fdce_C_Q)         0.118     0.720 r                       s_TS_ovfl_cnt_reg[21]/Q
                         net (fo=3, routed)           0.527     1.247                         Deser_inst/DATA_FIFO_MPW3_decode/s_TS_ovfl_cnt_reg[21]
    SLICE_X7Y108         LUT6 (Prop_lut6_I1_O)        0.028     1.275 r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p[21]_i_1/O
                         net (fo=1, routed)           0.000     1.275                         Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo[21]
    SLICE_X7Y108         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[21]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.030                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.835     0.835                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X7Y108         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[21]/C
                         clock pessimism              0.073     0.908                           
                         clock uncertainty            0.205     1.113                           
    SLICE_X7Y108         FDRE (Hold_fdre_C_D)         0.060     1.173    DECODE                 Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.173                           
                         arrival time                           1.275                           
  -------------------------------------------------------------------
                         slack                                  0.102                           

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 s_TS_ovfl_cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.146ns (21.651%)  route 0.528ns (78.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.222    -0.606 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.026                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.602     0.602                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y111        FDCE                                         r                       s_TS_ovfl_cnt_reg[23]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y111        FDCE (Prop_fdce_C_Q)         0.118     0.720 r                       s_TS_ovfl_cnt_reg[23]/Q
                         net (fo=3, routed)           0.528     1.248                         Deser_inst/DATA_FIFO_MPW3_decode/s_TS_ovfl_cnt_reg[23]
    SLICE_X7Y108         LUT6 (Prop_lut6_I0_O)        0.028     1.276 r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p[0]_i_1/O
                         net (fo=1, routed)           0.000     1.276                         Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo[0]
    SLICE_X7Y108         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.030                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.835     0.835                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X7Y108         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[0]/C
                         clock pessimism              0.073     0.908                           
                         clock uncertainty            0.205     1.113                           
    SLICE_X7Y108         FDRE (Hold_fdre_C_D)         0.061     1.174    DECODE                 Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.174                           
                         arrival time                           1.276                           
  -------------------------------------------------------------------
                         slack                                  0.102                           

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 s_TS_ovfl_cnt_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.146ns (21.599%)  route 0.530ns (78.401%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.222    -0.606 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.026                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.600     0.600                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y115        FDCE                                         r                       s_TS_ovfl_cnt_reg[36]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y115        FDCE (Prop_fdce_C_Q)         0.118     0.718 r                       s_TS_ovfl_cnt_reg[36]/Q
                         net (fo=3, routed)           0.530     1.248                         Deser_inst/DATA_FIFO_MPW3_decode/s_TS_ovfl_cnt_reg[36]
    SLICE_X7Y110         LUT6 (Prop_lut6_I3_O)        0.028     1.276 r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p[13]_i_1/O
                         net (fo=1, routed)           0.000     1.276                         Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo[13]
    SLICE_X7Y110         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[13]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.030                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.834     0.834                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X7Y110         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[13]/C
                         clock pessimism              0.073     0.907                           
                         clock uncertainty            0.205     1.112                           
    SLICE_X7Y110         FDRE (Hold_fdre_C_D)         0.060     1.172    DECODE                 Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.172                           
                         arrival time                           1.276                           
  -------------------------------------------------------------------
                         slack                                  0.104                           

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 s_TS_ovfl_cnt_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.146ns (21.590%)  route 0.530ns (78.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.222    -0.606 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.026                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.600     0.600                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y115        FDCE                                         r                       s_TS_ovfl_cnt_reg[39]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y115        FDCE (Prop_fdce_C_Q)         0.118     0.718 r                       s_TS_ovfl_cnt_reg[39]/Q
                         net (fo=3, routed)           0.530     1.248                         Deser_inst/DATA_FIFO_MPW3_decode/s_TS_ovfl_cnt_reg[39]
    SLICE_X5Y110         LUT6 (Prop_lut6_I3_O)        0.028     1.276 r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p[16]_i_1/O
                         net (fo=1, routed)           0.000     1.276                         Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo[16]
    SLICE_X5Y110         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[16]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.030                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.834     0.834                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X5Y110         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[16]/C
                         clock pessimism              0.073     0.907                           
                         clock uncertainty            0.205     1.112                           
    SLICE_X5Y110         FDRE (Hold_fdre_C_D)         0.060     1.172    DECODE                 Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.172                           
                         arrival time                           1.276                           
  -------------------------------------------------------------------
                         slack                                  0.104                           

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 s_TS_ovfl_cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.146ns (21.544%)  route 0.532ns (78.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.222    -0.606 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.026                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.601     0.601                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y112        FDCE                                         r                       s_TS_ovfl_cnt_reg[25]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y112        FDCE (Prop_fdce_C_Q)         0.118     0.719 r                       s_TS_ovfl_cnt_reg[25]/Q
                         net (fo=3, routed)           0.532     1.251                         Deser_inst/DATA_FIFO_MPW3_decode/s_TS_ovfl_cnt_reg[25]
    SLICE_X7Y107         LUT6 (Prop_lut6_I2_O)        0.028     1.279 r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p[2]_i_1/O
                         net (fo=1, routed)           0.000     1.279                         Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo[2]
    SLICE_X7Y107         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.030                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.835     0.835                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X7Y107         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[2]/C
                         clock pessimism              0.073     0.908                           
                         clock uncertainty            0.205     1.113                           
    SLICE_X7Y107         FDRE (Hold_fdre_C_D)         0.060     1.173    DECODE                 Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.173                           
                         arrival time                           1.279                           
  -------------------------------------------------------------------
                         slack                                  0.106                           

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 s_TS_ovfl_cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.146ns (22.589%)  route 0.500ns (77.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.804ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.222    -0.606 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.026                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.602     0.602                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y110        FDCE                                         r                       s_TS_ovfl_cnt_reg[19]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.118     0.720 r                       s_TS_ovfl_cnt_reg[19]/Q
                         net (fo=3, routed)           0.500     1.220                         Deser_inst/DATA_FIFO_MPW3_decode/s_TS_ovfl_cnt_reg[19]
    SLICE_X9Y109         LUT6 (Prop_lut6_I1_O)        0.028     1.248 r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p[19]_i_1/O
                         net (fo=1, routed)           0.000     1.248                         Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo[19]
    SLICE_X9Y109         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[19]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.030                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.804     0.804                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X9Y109         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[19]/C
                         clock pessimism              0.073     0.877                           
                         clock uncertainty            0.205     1.082                           
    SLICE_X9Y109         FDRE (Hold_fdre_C_D)         0.060     1.142    DECODE                 Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.142                           
                         arrival time                           1.248                           
  -------------------------------------------------------------------
                         slack                                  0.106                           

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 s_TS_ovfl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.146ns (22.719%)  route 0.497ns (77.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.800ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.222    -0.606 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.026                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.603     0.603                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y108        FDCE                                         r                       s_TS_ovfl_cnt_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y108        FDCE (Prop_fdce_C_Q)         0.118     0.721 r                       s_TS_ovfl_cnt_reg[9]/Q
                         net (fo=3, routed)           0.497     1.218                         Deser_inst/DATA_FIFO_MPW3_decode1/s_TS_ovfl_cnt_reg[9]
    SLICE_X9Y113         LUT6 (Prop_lut6_I1_O)        0.028     1.246 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.246                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[9]_i_1__0_n_0
    SLICE_X9Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.030                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.800     0.800                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X9Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[9]/C
                         clock pessimism              0.073     0.873                           
                         clock uncertainty            0.205     1.078                           
    SLICE_X9Y113         FDRE (Hold_fdre_C_D)         0.060     1.138    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.138                           
                         arrival time                           1.246                           
  -------------------------------------------------------------------
                         slack                                  0.108                           





---------------------------------------------------------------------------------------------------
From Clock:  SI5345_CLK_OUT8_clk_p
  To Clock:  clk_out4_PLL_40MHz_to_640MHz

Setup :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.760ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 SI5345_CLK_OUT8_clk_p
                            (clock source 'SI5345_CLK_OUT8_clk_p'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pipe_reg[1]__7/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out4_PLL_40MHz_to_640MHz rise@3.125ns - SI5345_CLK_OUT8_clk_p rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.901ns (22.645%)  route 3.079ns (77.355%))
  Logic Levels:           2  (BUFG=1 IBUFDS=1)
  Clock Path Skew:        1.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.183ns = ( 4.308 - 3.125 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SI5345_CLK_OUT8_clk_p rise edge)
                                                      0.000     0.000 r  
    AE22                                              0.000     0.000 r  SI5345_CLK_OUT8_clk_p (IN)
                         net (fo=0)                   0.000     0.000    SI5345_CLK_OUT8_clk_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     0.808 r  BUFDS_inst_SI5345_CARboard/O
                         net (fo=1, routed)           1.653     2.461    s_in_clk_SI5345_CARboard
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.554 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.426     3.980    s_TLU_clk_gbuf
    SLICE_X9Y111         FDRE                                         r  pipe_reg[1]__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     3.125 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285     4.410    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.735     1.675 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.367     3.042    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.125 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.183     4.308    s_clk_TLU_pll_320
    SLICE_X9Y111         FDRE                                         r  pipe_reg[1]__7/C
                         clock pessimism              0.000     4.308    
                         clock uncertainty           -0.225     4.083    
    SLICE_X9Y111         FDRE (Setup_fdre_C_D)       -0.008     4.075    pipe_reg[1]__7
  -------------------------------------------------------------------
                         required time                          4.075    
                         arrival time                          -3.980    
  -------------------------------------------------------------------
                         slack                                  0.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 SI5345_CLK_OUT8_clk_p
                            (clock source 'SI5345_CLK_OUT8_clk_p'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pipe_reg[1]__7/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_PLL_40MHz_to_640MHz rise@12.500ns - SI5345_CLK_OUT8_clk_p fall@12.500ns)
  Data Path Delay:        1.835ns  (logic 0.458ns (24.962%)  route 1.377ns (75.038%))
  Logic Levels:           2  (BUFG=1 IBUFDS=1)
  Clock Path Skew:        0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.803ns = ( 13.303 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 12.500 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SI5345_CLK_OUT8_clk_p fall edge)
                                                     12.500    12.500 f  
    AE22                                              0.000    12.500 f  SI5345_CLK_OUT8_clk_p (IN)
                         net (fo=0)                   0.000    12.500    SI5345_CLK_OUT8_clk_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432    12.932 f  BUFDS_inst_SI5345_CARboard/O
                         net (fo=1, routed)           0.723    13.655    s_in_clk_SI5345_CARboard
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    13.681 f  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.654    14.335    s_TLU_clk_gbuf
    SLICE_X9Y111         FDRE                                         f  pipe_reg[1]__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    12.500 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827    13.327    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.506    11.821 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.649    12.470    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    12.500 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.803    13.303    s_clk_TLU_pll_320
    SLICE_X9Y111         FDRE                                         r  pipe_reg[1]__7/C
                         clock pessimism              0.000    13.303    
                         clock uncertainty            0.225    13.528    
    SLICE_X9Y111         FDRE (Hold_fdre_C_D)         0.047    13.575    pipe_reg[1]__7
  -------------------------------------------------------------------
                         required time                        -13.575    
                         arrival time                          14.335    
  -------------------------------------------------------------------
                         slack                                  0.760    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out6_PLL_40MHz_to_640MHz
  To Clock:  clk_out4_PLL_40MHz_to_640MHz

Setup :            2  Failing Endpoints,  Worst Slack       -0.095ns,  Total Violation       -0.189ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.589ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.095ns  (required time - arrival time)
  Source:                 TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT5
                            (clock source 'clk_out6_PLL_40MHz_to_640MHz'  {rise@1.074ns fall@8.887ns period=15.625ns})
  Destination:            Deser_inst/DDR_IN_SHIFT_inst/s_frame_40_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.488ns  (clk_out4_PLL_40MHz_to_640MHz rise@9.375ns - clk_out6_PLL_40MHz_to_640MHz fall@8.887ns)
  Data Path Delay:        3.062ns  (logic 0.093ns (3.037%)  route 2.969ns (96.963%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 10.616 - 9.375 ) 
    Source Clock Delay      (SCD):    -1.577ns = ( 7.310 - 8.887 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out6_PLL_40MHz_to_640MHz fall edge)
                                                      8.887     8.887 f                       
    BUFGCTRL_X0Y7        BUFG                         0.000     8.887 f                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441    10.328                         TLU_CLK_PLL_inst/inst/clk_in1
  -------------------------------------------------------------------    ----------------------------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.018     7.310 f                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.484     8.794                         TLU_CLK_PLL_inst/inst/clk_out6_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     8.887 f                       TLU_CLK_PLL_inst/inst/clkout6_buf/O
                         net (fo=2, routed)           1.485    10.372                         Deser_inst/DDR_IN_SHIFT_inst/frame_40
    SLICE_X1Y107         FDRE                                         f  SERIN                Deser_inst/DDR_IN_SHIFT_inst/s_frame_40_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      9.375     9.375 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     9.375 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    10.660                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.735     7.925 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.367     9.292                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.375 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.241    10.616                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X1Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/s_frame_40_reg/C
                         clock pessimism             -0.127    10.489                           
                         clock uncertainty           -0.205    10.284                           
    SLICE_X1Y107         FDRE (Setup_fdre_C_D)       -0.008    10.276    SERIN                  Deser_inst/DDR_IN_SHIFT_inst/s_frame_40_reg
  -------------------------------------------------------------------
                         required time                         10.276                           
                         arrival time                         -10.372                           
  -------------------------------------------------------------------
                         slack                                 -0.095                           

Slack (VIOLATED) :        -0.093ns  (required time - arrival time)
  Source:                 TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT5
                            (clock source 'clk_out6_PLL_40MHz_to_640MHz'  {rise@1.074ns fall@8.887ns period=15.625ns})
  Destination:            Deser_inst/DDR_IN_SHIFT_inst1/s_frame_40_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.488ns  (clk_out4_PLL_40MHz_to_640MHz rise@9.375ns - clk_out6_PLL_40MHz_to_640MHz fall@8.887ns)
  Data Path Delay:        3.056ns  (logic 0.093ns (3.043%)  route 2.963ns (96.957%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        2.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.237ns = ( 10.612 - 9.375 ) 
    Source Clock Delay      (SCD):    -1.577ns = ( 7.310 - 8.887 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out6_PLL_40MHz_to_640MHz fall edge)
                                                      8.887     8.887 f                       
    BUFGCTRL_X0Y7        BUFG                         0.000     8.887 f                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441    10.328                         TLU_CLK_PLL_inst/inst/clk_in1
  -------------------------------------------------------------------    ----------------------------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.018     7.310 f                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.484     8.794                         TLU_CLK_PLL_inst/inst/clk_out6_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     8.887 f                       TLU_CLK_PLL_inst/inst/clkout6_buf/O
                         net (fo=2, routed)           1.479    10.366                         Deser_inst/DDR_IN_SHIFT_inst1/frame_40
    SLICE_X1Y114         FDRE                                         f  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/s_frame_40_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      9.375     9.375 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     9.375 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    10.660                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.735     7.925 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.367     9.292                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.375 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.237    10.612                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X1Y114         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/s_frame_40_reg/C
                         clock pessimism             -0.127    10.485                           
                         clock uncertainty           -0.205    10.280                           
    SLICE_X1Y114         FDRE (Setup_fdre_C_D)       -0.008    10.272    SERIN1                 Deser_inst/DDR_IN_SHIFT_inst1/s_frame_40_reg
  -------------------------------------------------------------------
                         required time                         10.272                           
                         arrival time                         -10.366                           
  -------------------------------------------------------------------
                         slack                                 -0.093                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT5
                            (clock source 'clk_out6_PLL_40MHz_to_640MHz'  {rise@1.074ns fall@8.887ns period=15.625ns})
  Destination:            Deser_inst/DDR_IN_SHIFT_inst/s_frame_40_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.074ns  (clk_out4_PLL_40MHz_to_640MHz rise@0.000ns - clk_out6_PLL_40MHz_to_640MHz rise@1.074ns)
  Data Path Delay:        2.782ns  (logic 0.083ns (2.984%)  route 2.699ns (97.016%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        2.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.377ns
    Source Clock Delay      (SCD):    -1.450ns = ( -0.376 - 1.074 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out6_PLL_40MHz_to_640MHz rise edge)
                                                      1.074     1.074 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     1.074 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285     2.359                         TLU_CLK_PLL_inst/inst/clk_in1
  -------------------------------------------------------------------    ----------------------------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.735    -0.376 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.367     0.991                         TLU_CLK_PLL_inst/inst/clk_out6_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.074 r                       TLU_CLK_PLL_inst/inst/clkout6_buf/O
                         net (fo=2, routed)           1.332     2.406                         Deser_inst/DDR_IN_SHIFT_inst/frame_40
    SLICE_X1Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/s_frame_40_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.018    -1.577 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    -0.093                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.000 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.377     1.377                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X1Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/s_frame_40_reg/C
                         clock pessimism              0.127     1.504                           
                         clock uncertainty            0.205     1.709                           
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.108     1.817    SERIN                  Deser_inst/DDR_IN_SHIFT_inst/s_frame_40_reg
  -------------------------------------------------------------------
                         required time                         -1.817                           
                         arrival time                           2.406                           
  -------------------------------------------------------------------
                         slack                                  0.589                           

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT5
                            (clock source 'clk_out6_PLL_40MHz_to_640MHz'  {rise@1.074ns fall@8.887ns period=15.625ns})
  Destination:            Deser_inst/DDR_IN_SHIFT_inst1/s_frame_40_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.074ns  (clk_out4_PLL_40MHz_to_640MHz rise@0.000ns - clk_out6_PLL_40MHz_to_640MHz rise@1.074ns)
  Data Path Delay:        2.778ns  (logic 0.083ns (2.988%)  route 2.695ns (97.012%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        2.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    -1.450ns = ( -0.376 - 1.074 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out6_PLL_40MHz_to_640MHz rise edge)
                                                      1.074     1.074 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     1.074 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285     2.359                         TLU_CLK_PLL_inst/inst/clk_in1
  -------------------------------------------------------------------    ----------------------------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.735    -0.376 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.367     0.991                         TLU_CLK_PLL_inst/inst/clk_out6_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.074 r                       TLU_CLK_PLL_inst/inst/clkout6_buf/O
                         net (fo=2, routed)           1.328     2.402                         Deser_inst/DDR_IN_SHIFT_inst1/frame_40
    SLICE_X1Y114         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/s_frame_40_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.018    -1.577 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    -0.093                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.000 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.371     1.371                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X1Y114         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/s_frame_40_reg/C
                         clock pessimism              0.127     1.498                           
                         clock uncertainty            0.205     1.703                           
    SLICE_X1Y114         FDRE (Hold_fdre_C_D)         0.108     1.811    SERIN1                 Deser_inst/DDR_IN_SHIFT_inst1/s_frame_40_reg
  -------------------------------------------------------------------
                         required time                         -1.811                           
                         arrival time                           2.402                           
  -------------------------------------------------------------------
                         slack                                  0.591                           





---------------------------------------------------------------------------------------------------
From Clock:  MGTREFCLK1P
  To Clock:  clk_out1_PLL_40MHz_to_640MHz_1

Setup :            1  Failing Endpoint ,  Worst Slack       -3.524ns,  Total Violation       -3.524ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.730ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.524ns  (required time - arrival time)
  Source:                 s_TS_test_INJ_pulse_gate_reg/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pipe_reg[1]__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@25.000ns - MGTREFCLK1P rise@24.000ns)
  Data Path Delay:        0.521ns  (logic 0.266ns (51.015%)  route 0.255ns (48.985%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 26.122 - 25.000 ) 
    Source Clock Delay      (SCD):    4.943ns = ( 28.943 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                     24.000    24.000 r                       
    AC8                                               0.000    24.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000    24.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000    24.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    26.355 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.244    27.599                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    27.692 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.251    28.943                         s_mac_tx_clk
    SLICE_X119Y130       FDRE                                         r                       s_TS_test_INJ_pulse_gate_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X119Y130       FDRE (Prop_fdre_C_Q)         0.223    29.166 r                       s_TS_test_INJ_pulse_gate_reg/Q
                         net (fo=2, routed)           0.255    29.421                         s_TS_test_INJ_pulse_gate
    SLICE_X118Y130       LUT4 (Prop_lut4_I1_O)        0.043    29.464 r                       OBUFDS_inst_INJ_CTRL1_i_1/O
                         net (fo=2, routed)           0.000    29.464                         s_inj_out
    SLICE_X118Y130       FDRE                                         r                       pipe_reg[1]__2/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     25.000    25.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    26.287                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -2.735    23.552 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.919                         s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.002 r                       BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.120    26.122                         s_clk_TLU_pll_gbuf
    SLICE_X118Y130       FDRE                                         r                       pipe_reg[1]__2/C
                         clock pessimism              0.000    26.122                           
                         clock uncertainty           -0.246    25.876                           
    SLICE_X118Y130       FDRE (Setup_fdre_C_D)        0.064    25.940                           pipe_reg[1]__2
  -------------------------------------------------------------------
                         required time                         25.940                           
                         arrival time                         -29.464                           
  -------------------------------------------------------------------
                         slack                                 -3.524                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 s_globalTS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pipe_reg[1]__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.877%)  route 0.129ns (50.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.760ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.542     0.983                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.009 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.558     1.567                         s_mac_tx_clk
    SLICE_X119Y129       FDRE                                         r                       s_globalTS_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X119Y129       FDRE (Prop_fdre_C_Q)         0.100     1.667 r                       s_globalTS_reg[7]/Q
                         net (fo=5, routed)           0.129     1.796                         s_globalTS_reg[7]
    SLICE_X118Y130       LUT4 (Prop_lut4_I2_O)        0.028     1.824 r                       OBUFDS_inst_INJ_CTRL1_i_1/O
                         net (fo=2, routed)           0.000     1.824                         s_inj_out
    SLICE_X118Y130       FDRE                                         r                       pipe_reg[1]__2/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.028                         s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.758     0.760                         s_clk_TLU_pll_gbuf
    SLICE_X118Y130       FDRE                                         r                       pipe_reg[1]__2/C
                         clock pessimism              0.000     0.760                           
                         clock uncertainty            0.246     1.006                           
    SLICE_X118Y130       FDRE (Hold_fdre_C_D)         0.087     1.093                           pipe_reg[1]__2
  -------------------------------------------------------------------
                         required time                         -1.093                           
                         arrival time                           1.824                           
  -------------------------------------------------------------------
                         slack                                  0.730                           





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_PLL_40MHz_to_640MHz_1

Setup :            0  Failing Endpoints,  Worst Slack        1.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.351ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.385ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.386ns  (logic 0.266ns (19.190%)  route 1.120ns (80.810%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 26.231 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.730    23.744    Alive_inst/AR[0]
    SLICE_X3Y121         LUT1 (Prop_lut1_I0_O)        0.043    23.787 r  Alive_inst/heartbeat_process.step_pwm_cnt[9]_i_1/O
                         net (fo=12, routed)          0.390    24.177    Alive_inst/p_0_in
    SLICE_X1Y122         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    26.287    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -2.735    23.552 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.919    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.229    26.231    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X1Y122         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[0]/C
                         clock pessimism              0.000    26.231    
                         clock uncertainty           -0.468    25.763    
    SLICE_X1Y122         FDRE (Setup_fdre_C_CE)      -0.201    25.562    Alive_inst/heartbeat_process.step_pwm_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         25.562    
                         arrival time                         -24.177    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.385ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.386ns  (logic 0.266ns (19.190%)  route 1.120ns (80.810%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 26.231 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.730    23.744    Alive_inst/AR[0]
    SLICE_X3Y121         LUT1 (Prop_lut1_I0_O)        0.043    23.787 r  Alive_inst/heartbeat_process.step_pwm_cnt[9]_i_1/O
                         net (fo=12, routed)          0.390    24.177    Alive_inst/p_0_in
    SLICE_X1Y122         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    26.287    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -2.735    23.552 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.919    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.229    26.231    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X1Y122         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[1]/C
                         clock pessimism              0.000    26.231    
                         clock uncertainty           -0.468    25.763    
    SLICE_X1Y122         FDRE (Setup_fdre_C_CE)      -0.201    25.562    Alive_inst/heartbeat_process.step_pwm_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         25.562    
                         arrival time                         -24.177    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.385ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.386ns  (logic 0.266ns (19.190%)  route 1.120ns (80.810%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 26.231 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.730    23.744    Alive_inst/AR[0]
    SLICE_X3Y121         LUT1 (Prop_lut1_I0_O)        0.043    23.787 r  Alive_inst/heartbeat_process.step_pwm_cnt[9]_i_1/O
                         net (fo=12, routed)          0.390    24.177    Alive_inst/p_0_in
    SLICE_X1Y122         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    26.287    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -2.735    23.552 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.919    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.229    26.231    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X1Y122         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[2]/C
                         clock pessimism              0.000    26.231    
                         clock uncertainty           -0.468    25.763    
    SLICE_X1Y122         FDRE (Setup_fdre_C_CE)      -0.201    25.562    Alive_inst/heartbeat_process.step_pwm_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         25.562    
                         arrival time                         -24.177    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.385ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.386ns  (logic 0.266ns (19.190%)  route 1.120ns (80.810%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 26.231 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.730    23.744    Alive_inst/AR[0]
    SLICE_X3Y121         LUT1 (Prop_lut1_I0_O)        0.043    23.787 r  Alive_inst/heartbeat_process.step_pwm_cnt[9]_i_1/O
                         net (fo=12, routed)          0.390    24.177    Alive_inst/p_0_in
    SLICE_X1Y122         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    26.287    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -2.735    23.552 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.919    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.229    26.231    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X1Y122         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[3]/C
                         clock pessimism              0.000    26.231    
                         clock uncertainty           -0.468    25.763    
    SLICE_X1Y122         FDRE (Setup_fdre_C_CE)      -0.201    25.562    Alive_inst/heartbeat_process.step_pwm_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         25.562    
                         arrival time                         -24.177    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.327ns  (logic 0.266ns (20.043%)  route 1.061ns (79.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 26.232 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.730    23.744    Alive_inst/AR[0]
    SLICE_X3Y121         LUT1 (Prop_lut1_I0_O)        0.043    23.787 r  Alive_inst/heartbeat_process.step_pwm_cnt[9]_i_1/O
                         net (fo=12, routed)          0.331    24.118    Alive_inst/p_0_in
    SLICE_X3Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    26.287    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -2.735    23.552 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.919    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.230    26.232    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X3Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[6]/C
                         clock pessimism              0.000    26.232    
                         clock uncertainty           -0.468    25.764    
    SLICE_X3Y121         FDRE (Setup_fdre_C_CE)      -0.201    25.563    Alive_inst/heartbeat_process.step_pwm_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         25.563    
                         arrival time                         -24.118    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.327ns  (logic 0.266ns (20.043%)  route 1.061ns (79.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 26.232 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.730    23.744    Alive_inst/AR[0]
    SLICE_X3Y121         LUT1 (Prop_lut1_I0_O)        0.043    23.787 r  Alive_inst/heartbeat_process.step_pwm_cnt[9]_i_1/O
                         net (fo=12, routed)          0.331    24.118    Alive_inst/p_0_in
    SLICE_X3Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    26.287    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -2.735    23.552 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.919    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.230    26.232    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X3Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[7]/C
                         clock pessimism              0.000    26.232    
                         clock uncertainty           -0.468    25.764    
    SLICE_X3Y121         FDRE (Setup_fdre_C_CE)      -0.201    25.563    Alive_inst/heartbeat_process.step_pwm_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         25.563    
                         arrival time                         -24.118    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.327ns  (logic 0.266ns (20.043%)  route 1.061ns (79.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 26.232 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.730    23.744    Alive_inst/AR[0]
    SLICE_X3Y121         LUT1 (Prop_lut1_I0_O)        0.043    23.787 r  Alive_inst/heartbeat_process.step_pwm_cnt[9]_i_1/O
                         net (fo=12, routed)          0.331    24.118    Alive_inst/p_0_in
    SLICE_X3Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    26.287    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -2.735    23.552 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.919    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.230    26.232    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X3Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[8]/C
                         clock pessimism              0.000    26.232    
                         clock uncertainty           -0.468    25.764    
    SLICE_X3Y121         FDRE (Setup_fdre_C_CE)      -0.201    25.563    Alive_inst/heartbeat_process.step_pwm_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         25.563    
                         arrival time                         -24.118    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.327ns  (logic 0.266ns (20.043%)  route 1.061ns (79.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 26.232 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.730    23.744    Alive_inst/AR[0]
    SLICE_X3Y121         LUT1 (Prop_lut1_I0_O)        0.043    23.787 r  Alive_inst/heartbeat_process.step_pwm_cnt[9]_i_1/O
                         net (fo=12, routed)          0.331    24.118    Alive_inst/p_0_in
    SLICE_X3Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    26.287    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -2.735    23.552 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.919    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.230    26.232    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X3Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[9]/C
                         clock pessimism              0.000    26.232    
                         clock uncertainty           -0.468    25.764    
    SLICE_X3Y121         FDRE (Setup_fdre_C_CE)      -0.201    25.563    Alive_inst/heartbeat_process.step_pwm_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         25.563    
                         arrival time                         -24.118    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_status_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.297ns  (logic 0.266ns (20.516%)  route 1.031ns (79.484%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.229ns = ( 26.229 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.730    23.744    Alive_inst/AR[0]
    SLICE_X3Y121         LUT1 (Prop_lut1_I0_O)        0.043    23.787 r  Alive_inst/heartbeat_process.step_pwm_cnt[9]_i_1/O
                         net (fo=12, routed)          0.300    24.088    Alive_inst/p_0_in
    SLICE_X1Y124         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_status_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    26.287    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -2.735    23.552 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.919    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.227    26.229    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X1Y124         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_status_reg/C
                         clock pessimism              0.000    26.229    
                         clock uncertainty           -0.468    25.761    
    SLICE_X1Y124         FDRE (Setup_fdre_C_CE)      -0.201    25.560    Alive_inst/heartbeat_process.step_pwm_status_reg
  -------------------------------------------------------------------
                         required time                         25.560    
                         arrival time                         -24.088    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.583ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_o_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.189ns  (logic 0.266ns (22.375%)  route 0.923ns (77.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 26.232 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.730    23.744    Alive_inst/AR[0]
    SLICE_X3Y121         LUT1 (Prop_lut1_I0_O)        0.043    23.787 r  Alive_inst/heartbeat_process.step_pwm_cnt[9]_i_1/O
                         net (fo=12, routed)          0.193    23.980    Alive_inst/p_0_in
    SLICE_X1Y121         FDRE                                         r  Alive_inst/heartbeat_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    26.287    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -2.735    23.552 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.919    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.230    26.232    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X1Y121         FDRE                                         r  Alive_inst/heartbeat_o_reg/C
                         clock pessimism              0.000    26.232    
                         clock uncertainty           -0.468    25.764    
    SLICE_X1Y121         FDRE (Setup_fdre_C_CE)      -0.201    25.563    Alive_inst/heartbeat_o_reg
  -------------------------------------------------------------------
                         required time                         25.563    
                         arrival time                         -23.980    
  -------------------------------------------------------------------
                         slack                                  1.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 caribou_top_i/axi_register_array_v_0/U0/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pipe_reg[1]__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.214%)  route 0.225ns (63.786%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.760ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.561     1.312    caribou_top_i/axi_register_array_v_0/U0/S_AXI_ACLK
    SLICE_X113Y136       FDRE                                         r  caribou_top_i/axi_register_array_v_0/U0/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y136       FDRE (Prop_fdre_C_Q)         0.100     1.412 r  caribou_top_i/axi_register_array_v_0/U0/slv_reg7_reg[0]/Q
                         net (fo=1, routed)           0.225     1.637    reg_h_out_0
    SLICE_X118Y130       LUT4 (Prop_lut4_I0_O)        0.028     1.665 r  OBUFDS_inst_INJ_CTRL1_i_1/O
                         net (fo=2, routed)           0.000     1.665    s_inj_out
    SLICE_X118Y130       FDRE                                         r  pipe_reg[1]__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.758     0.760    s_clk_TLU_pll_gbuf
    SLICE_X118Y130       FDRE                                         r  pipe_reg[1]__2/C
                         clock pessimism              0.000     0.760    
                         clock uncertainty            0.468     1.228    
    SLICE_X118Y130       FDRE (Hold_fdre_C_D)         0.087     1.315    pipe_reg[1]__2
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_o_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.128ns (20.356%)  route 0.501ns (79.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.622     1.373    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     1.473 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.404     1.877    Alive_inst/AR[0]
    SLICE_X3Y121         LUT1 (Prop_lut1_I0_O)        0.028     1.905 r  Alive_inst/heartbeat_process.step_pwm_cnt[9]_i_1/O
                         net (fo=12, routed)          0.097     2.002    Alive_inst/p_0_in
    SLICE_X1Y121         FDRE                                         r  Alive_inst/heartbeat_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.826     0.828    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X1Y121         FDRE                                         r  Alive_inst/heartbeat_o_reg/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.468     1.296    
    SLICE_X1Y121         FDRE (Hold_fdre_C_CE)        0.010     1.306    Alive_inst/heartbeat_o_reg
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.128ns (20.356%)  route 0.501ns (79.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.622     1.373    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     1.473 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.404     1.877    Alive_inst/AR[0]
    SLICE_X3Y121         LUT1 (Prop_lut1_I0_O)        0.028     1.905 r  Alive_inst/heartbeat_process.step_pwm_cnt[9]_i_1/O
                         net (fo=12, routed)          0.097     2.002    Alive_inst/p_0_in
    SLICE_X1Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.826     0.828    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X1Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[4]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.468     1.296    
    SLICE_X1Y121         FDRE (Hold_fdre_C_CE)        0.010     1.306    Alive_inst/heartbeat_process.step_pwm_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.128ns (20.356%)  route 0.501ns (79.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.622     1.373    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     1.473 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.404     1.877    Alive_inst/AR[0]
    SLICE_X3Y121         LUT1 (Prop_lut1_I0_O)        0.028     1.905 r  Alive_inst/heartbeat_process.step_pwm_cnt[9]_i_1/O
                         net (fo=12, routed)          0.097     2.002    Alive_inst/p_0_in
    SLICE_X1Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.826     0.828    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X1Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[5]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.468     1.296    
    SLICE_X1Y121         FDRE (Hold_fdre_C_CE)        0.010     1.306    Alive_inst/heartbeat_process.step_pwm_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_status_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.128ns (18.754%)  route 0.555ns (81.246%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.622     1.373    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     1.473 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.404     1.877    Alive_inst/AR[0]
    SLICE_X3Y121         LUT1 (Prop_lut1_I0_O)        0.028     1.905 r  Alive_inst/heartbeat_process.step_pwm_cnt[9]_i_1/O
                         net (fo=12, routed)          0.150     2.056    Alive_inst/p_0_in
    SLICE_X1Y124         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_status_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.822     0.824    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X1Y124         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_status_reg/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.468     1.292    
    SLICE_X1Y124         FDRE (Hold_fdre_C_CE)        0.010     1.302    Alive_inst/heartbeat_process.step_pwm_status_reg
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.128ns (18.229%)  route 0.574ns (81.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.622     1.373    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     1.473 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.404     1.877    Alive_inst/AR[0]
    SLICE_X3Y121         LUT1 (Prop_lut1_I0_O)        0.028     1.905 r  Alive_inst/heartbeat_process.step_pwm_cnt[9]_i_1/O
                         net (fo=12, routed)          0.170     2.075    Alive_inst/p_0_in
    SLICE_X3Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.826     0.828    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X3Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[6]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.468     1.296    
    SLICE_X3Y121         FDRE (Hold_fdre_C_CE)        0.010     1.306    Alive_inst/heartbeat_process.step_pwm_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.128ns (18.229%)  route 0.574ns (81.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.622     1.373    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     1.473 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.404     1.877    Alive_inst/AR[0]
    SLICE_X3Y121         LUT1 (Prop_lut1_I0_O)        0.028     1.905 r  Alive_inst/heartbeat_process.step_pwm_cnt[9]_i_1/O
                         net (fo=12, routed)          0.170     2.075    Alive_inst/p_0_in
    SLICE_X3Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.826     0.828    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X3Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[7]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.468     1.296    
    SLICE_X3Y121         FDRE (Hold_fdre_C_CE)        0.010     1.306    Alive_inst/heartbeat_process.step_pwm_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.128ns (18.229%)  route 0.574ns (81.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.622     1.373    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     1.473 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.404     1.877    Alive_inst/AR[0]
    SLICE_X3Y121         LUT1 (Prop_lut1_I0_O)        0.028     1.905 r  Alive_inst/heartbeat_process.step_pwm_cnt[9]_i_1/O
                         net (fo=12, routed)          0.170     2.075    Alive_inst/p_0_in
    SLICE_X3Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.826     0.828    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X3Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[8]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.468     1.296    
    SLICE_X3Y121         FDRE (Hold_fdre_C_CE)        0.010     1.306    Alive_inst/heartbeat_process.step_pwm_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.128ns (18.229%)  route 0.574ns (81.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.622     1.373    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     1.473 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.404     1.877    Alive_inst/AR[0]
    SLICE_X3Y121         LUT1 (Prop_lut1_I0_O)        0.028     1.905 r  Alive_inst/heartbeat_process.step_pwm_cnt[9]_i_1/O
                         net (fo=12, routed)          0.170     2.075    Alive_inst/p_0_in
    SLICE_X3Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.826     0.828    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X3Y121         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[9]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.468     1.296    
    SLICE_X3Y121         FDRE (Hold_fdre_C_CE)        0.010     1.306    Alive_inst/heartbeat_process.step_pwm_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.128ns (17.459%)  route 0.605ns (82.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.622     1.373    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     1.473 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.404     1.877    Alive_inst/AR[0]
    SLICE_X3Y121         LUT1 (Prop_lut1_I0_O)        0.028     1.905 r  Alive_inst/heartbeat_process.step_pwm_cnt[9]_i_1/O
                         net (fo=12, routed)          0.201     2.106    Alive_inst/p_0_in
    SLICE_X1Y122         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.825     0.827    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X1Y122         FDRE                                         r  Alive_inst/heartbeat_process.step_pwm_cnt_reg[0]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.468     1.295    
    SLICE_X1Y122         FDRE (Hold_fdre_C_CE)        0.010     1.305    Alive_inst/heartbeat_process.step_pwm_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.801    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_PLL_40MHz_to_640MHz_1
  To Clock:  clk_out3_PLL_40MHz_to_640MHz_1

Setup :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst/Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/CW_8b10b_dec_inst/ko_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@15.625ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@12.500ns)
  Data Path Delay:        2.474ns  (logic 0.512ns (20.692%)  route 1.962ns (79.308%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 16.866 - 15.625 ) 
    Source Clock Delay      (SCD):    1.379ns = ( 13.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    12.500 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443    13.943                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -3.018    10.925 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    12.409                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.502 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.377    13.879                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X3Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Q_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.204    14.083 r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Q_reg[6]/Q
                         net (fo=9, routed)           1.020    15.103                         Deser_inst/CW_8b10b_dec_inst/datain[6]
    SLICE_X5Y106         LUT4 (Prop_lut4_I2_O)        0.133    15.236 r  DECODE               Deser_inst/CW_8b10b_dec_inst/ko_i_6/O
                         net (fo=1, routed)           0.360    15.596                         Deser_inst/CW_8b10b_dec_inst/ko_i_6_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.132    15.728 r  DECODE               Deser_inst/CW_8b10b_dec_inst/ko_i_4/O
                         net (fo=1, routed)           0.582    16.310                         Deser_inst/CW_8b10b_dec_inst/ko_i_4_n_0
    SLICE_X5Y106         LUT5 (Prop_lut5_I4_O)        0.043    16.353 r  DECODE               Deser_inst/CW_8b10b_dec_inst/ko_i_1/O
                         net (fo=1, routed)           0.000    16.353                         Deser_inst/CW_8b10b_dec_inst/ko_s
    SLICE_X5Y106         FDCE                                         r  DECODE               Deser_inst/CW_8b10b_dec_inst/ko_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    15.625 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    16.912                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -2.735    14.177 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.544                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.627 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.239    16.866                         Deser_inst/CW_8b10b_dec_inst/clk
    SLICE_X5Y106         FDCE                                         r  DECODE               Deser_inst/CW_8b10b_dec_inst/ko_reg/C
                         clock pessimism             -0.127    16.739                           
                         clock uncertainty           -0.205    16.534                           
    SLICE_X5Y106         FDCE (Setup_fdce_C_D)        0.033    16.567    DECODE                 Deser_inst/CW_8b10b_dec_inst/ko_reg
  -------------------------------------------------------------------
                         required time                         16.567                           
                         arrival time                         -16.353                           
  -------------------------------------------------------------------
                         slack                                  0.214                           

Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/CW_8b10b_dec_inst1/ko_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@15.625ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@12.500ns)
  Data Path Delay:        2.406ns  (logic 0.506ns (21.033%)  route 1.900ns (78.967%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.236ns = ( 16.861 - 15.625 ) 
    Source Clock Delay      (SCD):    1.373ns = ( 13.873 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    12.500 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443    13.943                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -3.018    10.925 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    12.409                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.502 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.371    13.873                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X3Y114         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.204    14.077 r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[8]/Q
                         net (fo=7, routed)           0.993    15.070                         Deser_inst/CW_8b10b_dec_inst1/datain[8]
    SLICE_X4Y115         LUT4 (Prop_lut4_I1_O)        0.127    15.197 r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/ko_i_6/O
                         net (fo=1, routed)           0.372    15.569                         Deser_inst/CW_8b10b_dec_inst1/ko_i_6_n_0
    SLICE_X4Y115         LUT6 (Prop_lut6_I1_O)        0.132    15.701 r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/ko_i_4/O
                         net (fo=1, routed)           0.535    16.236                         Deser_inst/CW_8b10b_dec_inst1/ko_i_4_n_0
    SLICE_X4Y115         LUT5 (Prop_lut5_I4_O)        0.043    16.279 r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/ko_i_1/O
                         net (fo=1, routed)           0.000    16.279                         Deser_inst/CW_8b10b_dec_inst1/ko_s
    SLICE_X4Y115         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/ko_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    15.625 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    16.912                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -2.735    14.177 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.544                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.627 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.234    16.861                         Deser_inst/CW_8b10b_dec_inst1/clk
    SLICE_X4Y115         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/ko_reg/C
                         clock pessimism             -0.127    16.734                           
                         clock uncertainty           -0.205    16.529                           
    SLICE_X4Y115         FDCE (Setup_fdce_C_D)        0.065    16.594    DECODE1                Deser_inst/CW_8b10b_dec_inst1/ko_reg
  -------------------------------------------------------------------
                         required time                         16.594                           
                         arrival time                         -16.279                           
  -------------------------------------------------------------------
                         slack                                  0.315                           

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/CW_8b10b_dec_inst/dataout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@15.625ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@12.500ns)
  Data Path Delay:        2.107ns  (logic 0.378ns (17.940%)  route 1.729ns (82.060%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 16.866 - 15.625 ) 
    Source Clock Delay      (SCD):    1.379ns = ( 13.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    12.500 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443    13.943                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -3.018    10.925 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    12.409                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.502 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.377    13.879                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X3Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Q_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.204    14.083 f  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Q_reg[7]/Q
                         net (fo=9, routed)           0.731    14.814                         Deser_inst/CW_8b10b_dec_inst/datain[7]
    SLICE_X4Y106         LUT4 (Prop_lut4_I0_O)        0.123    14.937 r  DECODE               Deser_inst/CW_8b10b_dec_inst/dataout[7]_i_2/O
                         net (fo=3, routed)           0.623    15.560                         Deser_inst/CW_8b10b_dec_inst/dataout[7]_i_2_n_0
    SLICE_X4Y106         LUT5 (Prop_lut5_I4_O)        0.051    15.611 r  DECODE               Deser_inst/CW_8b10b_dec_inst/dataout[6]_i_1/O
                         net (fo=1, routed)           0.375    15.986                         Deser_inst/CW_8b10b_dec_inst/p_7_out[6]
    SLICE_X4Y106         FDCE                                         r  DECODE               Deser_inst/CW_8b10b_dec_inst/dataout_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    15.625 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    16.912                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -2.735    14.177 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.544                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.627 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.239    16.866                         Deser_inst/CW_8b10b_dec_inst/clk
    SLICE_X4Y106         FDCE                                         r  DECODE               Deser_inst/CW_8b10b_dec_inst/dataout_reg[6]/C
                         clock pessimism             -0.127    16.739                           
                         clock uncertainty           -0.205    16.534                           
    SLICE_X4Y106         FDCE (Setup_fdce_C_D)       -0.084    16.450    DECODE                 Deser_inst/CW_8b10b_dec_inst/dataout_reg[6]
  -------------------------------------------------------------------
                         required time                         16.450                           
                         arrival time                         -15.986                           
  -------------------------------------------------------------------
                         slack                                  0.464                           

Slack (MET) :             0.946ns  (required time - arrival time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/CW_8b10b_dec_inst/dataout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@15.625ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@12.500ns)
  Data Path Delay:        1.773ns  (logic 0.266ns (15.002%)  route 1.507ns (84.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 16.866 - 15.625 ) 
    Source Clock Delay      (SCD):    1.379ns = ( 13.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    12.500 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443    13.943                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -3.018    10.925 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    12.409                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.502 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.377    13.879                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X3Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Q_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.223    14.102 r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Q_reg[4]/Q
                         net (fo=8, routed)           1.507    15.609                         Deser_inst/CW_8b10b_dec_inst/datain[4]
    SLICE_X4Y106         LUT6 (Prop_lut6_I4_O)        0.043    15.652 r  DECODE               Deser_inst/CW_8b10b_dec_inst/dataout[3]_i_1/O
                         net (fo=1, routed)           0.000    15.652                         Deser_inst/CW_8b10b_dec_inst/dataout[3]_i_1_n_0
    SLICE_X4Y106         FDCE                                         r  DECODE               Deser_inst/CW_8b10b_dec_inst/dataout_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    15.625 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    16.912                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -2.735    14.177 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.544                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.627 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.239    16.866                         Deser_inst/CW_8b10b_dec_inst/clk
    SLICE_X4Y106         FDCE                                         r  DECODE               Deser_inst/CW_8b10b_dec_inst/dataout_reg[3]/C
                         clock pessimism             -0.127    16.739                           
                         clock uncertainty           -0.205    16.534                           
    SLICE_X4Y106         FDCE (Setup_fdce_C_D)        0.064    16.598    DECODE                 Deser_inst/CW_8b10b_dec_inst/dataout_reg[3]
  -------------------------------------------------------------------
                         required time                         16.598                           
                         arrival time                         -15.652                           
  -------------------------------------------------------------------
                         slack                                  0.946                           

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 tluCounterVector_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/s_TLU_TS_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@15.625ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@12.500ns)
  Data Path Delay:        1.655ns  (logic 0.223ns (13.476%)  route 1.432ns (86.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.185ns = ( 16.810 - 15.625 ) 
    Source Clock Delay      (SCD):    1.323ns = ( 13.823 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    12.500 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443    13.943                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -3.018    10.925 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    12.409                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.502 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.321    13.823                         s_clk_TLU_pll_320
    SLICE_X13Y107        FDRE                                         r                       tluCounterVector_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X13Y107        FDRE (Prop_fdre_C_Q)         0.223    14.046 r                       tluCounterVector_reg[4]/Q
                         net (fo=3, routed)           1.432    15.478                         Deser_inst/DATA_FIFO_MPW3_decode1/s_TLU_TS_reg_reg[45]_0[4]
    SLICE_X11Y112        FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_TLU_TS_reg_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    15.625 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    16.912                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -2.735    14.177 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.544                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.627 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.183    16.810                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X11Y112        FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_TLU_TS_reg_reg[4]/C
                         clock pessimism             -0.127    16.683                           
                         clock uncertainty           -0.205    16.478                           
    SLICE_X11Y112        FDRE (Setup_fdre_C_D)       -0.008    16.470    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/s_TLU_TS_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         16.470                           
                         arrival time                         -15.478                           
  -------------------------------------------------------------------
                         slack                                  0.992                           

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/CW_8b10b_dec_inst1/dataout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@15.625ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@12.500ns)
  Data Path Delay:        1.697ns  (logic 0.327ns (19.269%)  route 1.370ns (80.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.236ns = ( 16.861 - 15.625 ) 
    Source Clock Delay      (SCD):    1.373ns = ( 13.873 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    12.500 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443    13.943                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -3.018    10.925 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    12.409                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.502 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.371    13.873                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X3Y114         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.204    14.077 r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[7]/Q
                         net (fo=9, routed)           1.370    15.447                         Deser_inst/CW_8b10b_dec_inst1/datain[7]
    SLICE_X5Y115         LUT6 (Prop_lut6_I5_O)        0.123    15.570 r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout[3]_i_1/O
                         net (fo=1, routed)           0.000    15.570                         Deser_inst/CW_8b10b_dec_inst1/dataout[3]_i_1_n_0
    SLICE_X5Y115         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    15.625 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    16.912                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -2.735    14.177 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.544                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.627 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.234    16.861                         Deser_inst/CW_8b10b_dec_inst1/clk
    SLICE_X5Y115         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[3]/C
                         clock pessimism             -0.127    16.734                           
                         clock uncertainty           -0.205    16.529                           
    SLICE_X5Y115         FDCE (Setup_fdce_C_D)        0.034    16.563    DECODE1                Deser_inst/CW_8b10b_dec_inst1/dataout_reg[3]
  -------------------------------------------------------------------
                         required time                         16.563                           
                         arrival time                         -15.570                           
  -------------------------------------------------------------------
                         slack                                  0.993                           

Slack (MET) :             1.006ns  (required time - arrival time)
  Source:                 tluCounterVector_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/s_TLU_TS_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@15.625ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@12.500ns)
  Data Path Delay:        1.627ns  (logic 0.223ns (13.707%)  route 1.404ns (86.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.183ns = ( 16.808 - 15.625 ) 
    Source Clock Delay      (SCD):    1.321ns = ( 13.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    12.500 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443    13.943                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -3.018    10.925 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    12.409                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.502 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.319    13.821                         s_clk_TLU_pll_320
    SLICE_X13Y110        FDRE                                         r                       tluCounterVector_reg[18]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X13Y110        FDRE (Prop_fdre_C_Q)         0.223    14.044 r                       tluCounterVector_reg[18]/Q
                         net (fo=3, routed)           1.404    15.448                         Deser_inst/DATA_FIFO_MPW3_decode1/s_TLU_TS_reg_reg[45]_0[18]
    SLICE_X9Y115         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_TLU_TS_reg_reg[18]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    15.625 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    16.912                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -2.735    14.177 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.544                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.627 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.181    16.808                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X9Y115         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/s_TLU_TS_reg_reg[18]/C
                         clock pessimism             -0.127    16.681                           
                         clock uncertainty           -0.205    16.476                           
    SLICE_X9Y115         FDRE (Setup_fdre_C_D)       -0.022    16.454    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/s_TLU_TS_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         16.454                           
                         arrival time                         -15.448                           
  -------------------------------------------------------------------
                         slack                                  1.006                           

Slack (MET) :             1.006ns  (required time - arrival time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/CW_8b10b_dec_inst1/dataout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@15.625ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@12.500ns)
  Data Path Delay:        1.716ns  (logic 0.309ns (18.009%)  route 1.407ns (81.991%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.237ns = ( 16.862 - 15.625 ) 
    Source Clock Delay      (SCD):    1.373ns = ( 13.873 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    12.500 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443    13.943                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -3.018    10.925 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    12.409                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.502 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.371    13.873                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X3Y114         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.223    14.096 f  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[4]/Q
                         net (fo=8, routed)           0.757    14.853                         Deser_inst/CW_8b10b_dec_inst1/datain[4]
    SLICE_X4Y114         LUT4 (Prop_lut4_I2_O)        0.043    14.896 r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout[7]_i_2/O
                         net (fo=3, routed)           0.649    15.546                         Deser_inst/CW_8b10b_dec_inst1/dataout[7]_i_2_n_0
    SLICE_X4Y114         LUT5 (Prop_lut5_I4_O)        0.043    15.589 r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout[6]_i_1/O
                         net (fo=1, routed)           0.000    15.589                         Deser_inst/CW_8b10b_dec_inst1/p_7_out[6]
    SLICE_X4Y114         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    15.625 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    16.912                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -2.735    14.177 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.544                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.627 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.235    16.862                         Deser_inst/CW_8b10b_dec_inst1/clk
    SLICE_X4Y114         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[6]/C
                         clock pessimism             -0.127    16.735                           
                         clock uncertainty           -0.205    16.530                           
    SLICE_X4Y114         FDCE (Setup_fdce_C_D)        0.065    16.595    DECODE1                Deser_inst/CW_8b10b_dec_inst1/dataout_reg[6]
  -------------------------------------------------------------------
                         required time                         16.595                           
                         arrival time                         -15.589                           
  -------------------------------------------------------------------
                         slack                                  1.006                           

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/CW_8b10b_dec_inst1/dataout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@15.625ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@12.500ns)
  Data Path Delay:        1.714ns  (logic 0.309ns (18.030%)  route 1.405ns (81.970%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.237ns = ( 16.862 - 15.625 ) 
    Source Clock Delay      (SCD):    1.373ns = ( 13.873 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    12.500 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443    13.943                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -3.018    10.925 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    12.409                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.502 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.371    13.873                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X3Y114         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.223    14.096 f  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[4]/Q
                         net (fo=8, routed)           0.757    14.853                         Deser_inst/CW_8b10b_dec_inst1/datain[4]
    SLICE_X4Y114         LUT4 (Prop_lut4_I2_O)        0.043    14.896 r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout[7]_i_2/O
                         net (fo=3, routed)           0.647    15.544                         Deser_inst/CW_8b10b_dec_inst1/dataout[7]_i_2_n_0
    SLICE_X4Y114         LUT5 (Prop_lut5_I0_O)        0.043    15.587 r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout[5]_i_1/O
                         net (fo=1, routed)           0.000    15.587                         Deser_inst/CW_8b10b_dec_inst1/p_7_out[5]
    SLICE_X4Y114         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    15.625 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    16.912                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -2.735    14.177 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.544                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.627 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.235    16.862                         Deser_inst/CW_8b10b_dec_inst1/clk
    SLICE_X4Y114         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[5]/C
                         clock pessimism             -0.127    16.735                           
                         clock uncertainty           -0.205    16.530                           
    SLICE_X4Y114         FDCE (Setup_fdce_C_D)        0.064    16.594    DECODE1                Deser_inst/CW_8b10b_dec_inst1/dataout_reg[5]
  -------------------------------------------------------------------
                         required time                         16.594                           
                         arrival time                         -15.587                           
  -------------------------------------------------------------------
                         slack                                  1.007                           

Slack (MET) :             1.025ns  (required time - arrival time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/CW_8b10b_dec_inst1/dataout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@15.625ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@12.500ns)
  Data Path Delay:        1.718ns  (logic 0.313ns (18.221%)  route 1.405ns (81.779%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.237ns = ( 16.862 - 15.625 ) 
    Source Clock Delay      (SCD):    1.373ns = ( 13.873 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    12.500 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443    13.943                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -3.018    10.925 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    12.409                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.502 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.371    13.873                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X3Y114         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.223    14.096 f  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[4]/Q
                         net (fo=8, routed)           0.757    14.853                         Deser_inst/CW_8b10b_dec_inst1/datain[4]
    SLICE_X4Y114         LUT4 (Prop_lut4_I2_O)        0.043    14.896 r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout[7]_i_2/O
                         net (fo=3, routed)           0.647    15.544                         Deser_inst/CW_8b10b_dec_inst1/dataout[7]_i_2_n_0
    SLICE_X4Y114         LUT5 (Prop_lut5_I2_O)        0.047    15.591 r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout[7]_i_1/O
                         net (fo=1, routed)           0.000    15.591                         Deser_inst/CW_8b10b_dec_inst1/p_7_out[7]
    SLICE_X4Y114         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    15.625 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    16.912                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -2.735    14.177 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.544                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.627 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.235    16.862                         Deser_inst/CW_8b10b_dec_inst1/clk
    SLICE_X4Y114         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[7]/C
                         clock pessimism             -0.127    16.735                           
                         clock uncertainty           -0.205    16.530                           
    SLICE_X4Y114         FDCE (Setup_fdce_C_D)        0.086    16.616    DECODE1                Deser_inst/CW_8b10b_dec_inst1/dataout_reg[7]
  -------------------------------------------------------------------
                         required time                         16.616                           
                         arrival time                         -15.591                           
  -------------------------------------------------------------------
                         slack                                  1.025                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/CW_8b10b_dec_inst1/dataout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.155ns (25.517%)  route 0.452ns (74.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.222    -0.604 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.024                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.631     0.633                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X3Y114         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.091     0.724 r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[8]/Q
                         net (fo=7, routed)           0.452     1.176                         Deser_inst/CW_8b10b_dec_inst1/datain[8]
    SLICE_X5Y115         LUT6 (Prop_lut6_I1_O)        0.064     1.240 r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout[3]_i_1/O
                         net (fo=1, routed)           0.000     1.240                         Deser_inst/CW_8b10b_dec_inst1/dataout[3]_i_1_n_0
    SLICE_X5Y115         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.028                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.830     0.832                         Deser_inst/CW_8b10b_dec_inst1/clk
    SLICE_X5Y115         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[3]/C
                         clock pessimism              0.073     0.905                           
                         clock uncertainty            0.205     1.110                           
    SLICE_X5Y115         FDCE (Hold_fdce_C_D)         0.061     1.171    DECODE1                Deser_inst/CW_8b10b_dec_inst1/dataout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.171                           
                         arrival time                           1.240                           
  -------------------------------------------------------------------
                         slack                                  0.070                           

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/CW_8b10b_dec_inst1/dataout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.155ns (25.433%)  route 0.454ns (74.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.222    -0.604 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.024                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.631     0.633                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X3Y114         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.091     0.724 r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[8]/Q
                         net (fo=7, routed)           0.454     1.178                         Deser_inst/CW_8b10b_dec_inst1/datain[8]
    SLICE_X5Y115         LUT6 (Prop_lut6_I3_O)        0.064     1.242 r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout[4]_i_1/O
                         net (fo=1, routed)           0.000     1.242                         Deser_inst/CW_8b10b_dec_inst1/dataout[4]_i_1_n_0
    SLICE_X5Y115         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.028                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.830     0.832                         Deser_inst/CW_8b10b_dec_inst1/clk
    SLICE_X5Y115         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[4]/C
                         clock pessimism              0.073     0.905                           
                         clock uncertainty            0.205     1.110                           
    SLICE_X5Y115         FDCE (Hold_fdce_C_D)         0.061     1.171    DECODE1                Deser_inst/CW_8b10b_dec_inst1/dataout_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.171                           
                         arrival time                           1.242                           
  -------------------------------------------------------------------
                         slack                                  0.072                           

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/CW_8b10b_dec_inst1/dataout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.128ns (19.866%)  route 0.516ns (80.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.222    -0.604 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.024                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.631     0.633                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X3Y114         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.100     0.733 r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[0]/Q
                         net (fo=5, routed)           0.516     1.249                         Deser_inst/CW_8b10b_dec_inst1/datain[0]
    SLICE_X4Y114         LUT5 (Prop_lut5_I3_O)        0.028     1.277 r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout[6]_i_1/O
                         net (fo=1, routed)           0.000     1.277                         Deser_inst/CW_8b10b_dec_inst1/p_7_out[6]
    SLICE_X4Y114         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.028                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.831     0.833                         Deser_inst/CW_8b10b_dec_inst1/clk
    SLICE_X4Y114         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[6]/C
                         clock pessimism              0.073     0.906                           
                         clock uncertainty            0.205     1.111                           
    SLICE_X4Y114         FDCE (Hold_fdce_C_D)         0.087     1.198    DECODE1                Deser_inst/CW_8b10b_dec_inst1/dataout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.198                           
                         arrival time                           1.277                           
  -------------------------------------------------------------------
                         slack                                  0.079                           

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/CW_8b10b_dec_inst/dataout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.128ns (19.822%)  route 0.518ns (80.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.222    -0.604 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.024                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.634     0.636                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X3Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Q_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.100     0.736 r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Q_reg[5]/Q
                         net (fo=8, routed)           0.518     1.254                         Deser_inst/CW_8b10b_dec_inst/datain[5]
    SLICE_X4Y107         LUT6 (Prop_lut6_I3_O)        0.028     1.282 r  DECODE               Deser_inst/CW_8b10b_dec_inst/dataout[1]_i_1/O
                         net (fo=1, routed)           0.000     1.282                         Deser_inst/CW_8b10b_dec_inst/dataout[1]_i_1_n_0
    SLICE_X4Y107         FDCE                                         r  DECODE               Deser_inst/CW_8b10b_dec_inst/dataout_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.028                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.835     0.837                         Deser_inst/CW_8b10b_dec_inst/clk
    SLICE_X4Y107         FDCE                                         r  DECODE               Deser_inst/CW_8b10b_dec_inst/dataout_reg[1]/C
                         clock pessimism              0.073     0.910                           
                         clock uncertainty            0.205     1.115                           
    SLICE_X4Y107         FDCE (Hold_fdce_C_D)         0.087     1.202    DECODE                 Deser_inst/CW_8b10b_dec_inst/dataout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.202                           
                         arrival time                           1.282                           
  -------------------------------------------------------------------
                         slack                                  0.080                           

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/CW_8b10b_dec_inst/dataout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.126ns (18.748%)  route 0.546ns (81.252%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.222    -0.604 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.024                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.634     0.636                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X3Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Q_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.100     0.736 r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Q_reg[3]/Q
                         net (fo=3, routed)           0.546     1.282                         Deser_inst/CW_8b10b_dec_inst/datain[3]
    SLICE_X4Y107         LUT5 (Prop_lut5_I0_O)        0.026     1.308 r  DECODE               Deser_inst/CW_8b10b_dec_inst/dataout[7]_i_1/O
                         net (fo=1, routed)           0.000     1.308                         Deser_inst/CW_8b10b_dec_inst/p_7_out[7]
    SLICE_X4Y107         FDCE                                         r  DECODE               Deser_inst/CW_8b10b_dec_inst/dataout_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.028                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.835     0.837                         Deser_inst/CW_8b10b_dec_inst/clk
    SLICE_X4Y107         FDCE                                         r  DECODE               Deser_inst/CW_8b10b_dec_inst/dataout_reg[7]/C
                         clock pessimism              0.073     0.910                           
                         clock uncertainty            0.205     1.115                           
    SLICE_X4Y107         FDCE (Hold_fdce_C_D)         0.096     1.211    DECODE                 Deser_inst/CW_8b10b_dec_inst/dataout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.211                           
                         arrival time                           1.308                           
  -------------------------------------------------------------------
                         slack                                  0.097                           

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/CW_8b10b_dec_inst1/dataout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.129ns (19.117%)  route 0.546ns (80.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.222    -0.604 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.024                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.631     0.633                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X3Y113         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.100     0.733 r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[1]/Q
                         net (fo=5, routed)           0.546     1.279                         Deser_inst/CW_8b10b_dec_inst1/datain[1]
    SLICE_X4Y114         LUT5 (Prop_lut5_I4_O)        0.029     1.308 r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout[7]_i_1/O
                         net (fo=1, routed)           0.000     1.308                         Deser_inst/CW_8b10b_dec_inst1/p_7_out[7]
    SLICE_X4Y114         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.028                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.831     0.833                         Deser_inst/CW_8b10b_dec_inst1/clk
    SLICE_X4Y114         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[7]/C
                         clock pessimism              0.073     0.906                           
                         clock uncertainty            0.205     1.111                           
    SLICE_X4Y114         FDCE (Hold_fdce_C_D)         0.096     1.207    DECODE1                Deser_inst/CW_8b10b_dec_inst1/dataout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.207                           
                         arrival time                           1.308                           
  -------------------------------------------------------------------
                         slack                                  0.101                           

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst/Q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/CW_8b10b_dec_inst/dataout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.155ns (23.170%)  route 0.514ns (76.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.222    -0.604 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.024                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.634     0.636                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X3Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Q_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.091     0.727 r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Q_reg[9]/Q
                         net (fo=7, routed)           0.514     1.241                         Deser_inst/CW_8b10b_dec_inst/datain[9]
    SLICE_X4Y107         LUT6 (Prop_lut6_I4_O)        0.064     1.305 r  DECODE               Deser_inst/CW_8b10b_dec_inst/dataout[0]_i_1/O
                         net (fo=1, routed)           0.000     1.305                         Deser_inst/CW_8b10b_dec_inst/dataout[0]_i_1_n_0
    SLICE_X4Y107         FDCE                                         r  DECODE               Deser_inst/CW_8b10b_dec_inst/dataout_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.028                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.835     0.837                         Deser_inst/CW_8b10b_dec_inst/clk
    SLICE_X4Y107         FDCE                                         r  DECODE               Deser_inst/CW_8b10b_dec_inst/dataout_reg[0]/C
                         clock pessimism              0.073     0.910                           
                         clock uncertainty            0.205     1.115                           
    SLICE_X4Y107         FDCE (Hold_fdce_C_D)         0.087     1.202    DECODE                 Deser_inst/CW_8b10b_dec_inst/dataout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.202                           
                         arrival time                           1.305                           
  -------------------------------------------------------------------
                         slack                                  0.103                           

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/CW_8b10b_dec_inst/dataout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.128ns (18.989%)  route 0.546ns (81.011%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.222    -0.604 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.024                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.634     0.636                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X3Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Q_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.100     0.736 r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/Q_reg[3]/Q
                         net (fo=3, routed)           0.546     1.282                         Deser_inst/CW_8b10b_dec_inst/datain[3]
    SLICE_X4Y107         LUT5 (Prop_lut5_I1_O)        0.028     1.310 r  DECODE               Deser_inst/CW_8b10b_dec_inst/dataout[5]_i_1/O
                         net (fo=1, routed)           0.000     1.310                         Deser_inst/CW_8b10b_dec_inst/p_7_out[5]
    SLICE_X4Y107         FDCE                                         r  DECODE               Deser_inst/CW_8b10b_dec_inst/dataout_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.028                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.835     0.837                         Deser_inst/CW_8b10b_dec_inst/clk
    SLICE_X4Y107         FDCE                                         r  DECODE               Deser_inst/CW_8b10b_dec_inst/dataout_reg[5]/C
                         clock pessimism              0.073     0.910                           
                         clock uncertainty            0.205     1.115                           
    SLICE_X4Y107         FDCE (Hold_fdce_C_D)         0.087     1.202    DECODE                 Deser_inst/CW_8b10b_dec_inst/dataout_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.202                           
                         arrival time                           1.310                           
  -------------------------------------------------------------------
                         slack                                  0.108                           

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/CW_8b10b_dec_inst1/dataout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.128ns (18.997%)  route 0.546ns (81.003%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.222    -0.604 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.024                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.631     0.633                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X3Y113         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.100     0.733 r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[1]/Q
                         net (fo=5, routed)           0.546     1.279                         Deser_inst/CW_8b10b_dec_inst1/datain[1]
    SLICE_X4Y114         LUT5 (Prop_lut5_I4_O)        0.028     1.307 r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout[5]_i_1/O
                         net (fo=1, routed)           0.000     1.307                         Deser_inst/CW_8b10b_dec_inst1/p_7_out[5]
    SLICE_X4Y114         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.028                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.831     0.833                         Deser_inst/CW_8b10b_dec_inst1/clk
    SLICE_X4Y114         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[5]/C
                         clock pessimism              0.073     0.906                           
                         clock uncertainty            0.205     1.111                           
    SLICE_X4Y114         FDCE (Hold_fdce_C_D)         0.087     1.198    DECODE1                Deser_inst/CW_8b10b_dec_inst1/dataout_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.198                           
                         arrival time                           1.307                           
  -------------------------------------------------------------------
                         slack                                  0.109                           

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            Deser_inst/CW_8b10b_dec_inst1/dataout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.155ns (22.846%)  route 0.523ns (77.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.222    -0.604 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.024                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.631     0.633                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X3Y114         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.091     0.724 r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/Q_reg[8]/Q
                         net (fo=7, routed)           0.523     1.247                         Deser_inst/CW_8b10b_dec_inst1/datain[8]
    SLICE_X4Y115         LUT6 (Prop_lut6_I1_O)        0.064     1.311 r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout[1]_i_1/O
                         net (fo=1, routed)           0.000     1.311                         Deser_inst/CW_8b10b_dec_inst1/dataout[1]_i_1_n_0
    SLICE_X4Y115         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.028                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.830     0.832                         Deser_inst/CW_8b10b_dec_inst1/clk
    SLICE_X4Y115         FDCE                                         r  DECODE1              Deser_inst/CW_8b10b_dec_inst1/dataout_reg[1]/C
                         clock pessimism              0.073     0.905                           
                         clock uncertainty            0.205     1.110                           
    SLICE_X4Y115         FDCE (Hold_fdce_C_D)         0.087     1.197    DECODE1                Deser_inst/CW_8b10b_dec_inst1/dataout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.197                           
                         arrival time                           1.311                           
  -------------------------------------------------------------------
                         slack                                  0.115                           





---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_PLL_40MHz_to_640MHz_1
  To Clock:  clk_out3_PLL_40MHz_to_640MHz_1

Setup :            0  Failing Endpoints,  Worst Slack        1.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 s_TS_ovfl_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@15.625ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@12.500ns)
  Data Path Delay:        1.686ns  (logic 0.302ns (17.911%)  route 1.384ns (82.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 16.811 - 15.625 ) 
    Source Clock Delay      (SCD):    1.322ns = ( 13.822 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    12.500 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443    13.943                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -3.018    10.925 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    12.409                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    12.502 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.320    13.822                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y109        FDCE                                         r                       s_TS_ovfl_cnt_reg[12]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y109        FDCE (Prop_fdce_C_Q)         0.259    14.081 r                       s_TS_ovfl_cnt_reg[12]/Q
                         net (fo=3, routed)           1.384    15.465                         Deser_inst/DATA_FIFO_MPW3_decode/s_TS_ovfl_cnt_reg[12]
    SLICE_X11Y110        LUT6 (Prop_lut6_I0_O)        0.043    15.508 r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p[12]_i_1/O
                         net (fo=1, routed)           0.000    15.508                         Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo[12]
    SLICE_X11Y110        FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[12]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    15.625 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    16.912                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -2.735    14.177 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.544                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.627 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.184    16.811                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X11Y110        FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[12]/C
                         clock pessimism             -0.127    16.684                           
                         clock uncertainty           -0.205    16.479                           
    SLICE_X11Y110        FDRE (Setup_fdre_C_D)        0.034    16.513    DECODE                 Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[12]
  -------------------------------------------------------------------
                         required time                         16.513                           
                         arrival time                         -15.508                           
  -------------------------------------------------------------------
                         slack                                  1.005                           

Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 s_TS_ovfl_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@15.625ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@12.500ns)
  Data Path Delay:        1.650ns  (logic 0.302ns (18.298%)  route 1.348ns (81.702%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 16.866 - 15.625 ) 
    Source Clock Delay      (SCD):    1.322ns = ( 13.822 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    12.500 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443    13.943                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -3.018    10.925 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    12.409                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    12.502 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.320    13.822                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y108        FDCE                                         r                       s_TS_ovfl_cnt_reg[10]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y108        FDCE (Prop_fdce_C_Q)         0.259    14.081 r                       s_TS_ovfl_cnt_reg[10]/Q
                         net (fo=3, routed)           1.348    15.429                         Deser_inst/DATA_FIFO_MPW3_decode/s_TS_ovfl_cnt_reg[10]
    SLICE_X7Y107         LUT6 (Prop_lut6_I0_O)        0.043    15.472 r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p[10]_i_1/O
                         net (fo=1, routed)           0.000    15.472                         Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo[10]
    SLICE_X7Y107         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    15.625 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    16.912                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -2.735    14.177 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.544                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.627 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.239    16.866                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X7Y107         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[10]/C
                         clock pessimism             -0.127    16.739                           
                         clock uncertainty           -0.205    16.534                           
    SLICE_X7Y107         FDRE (Setup_fdre_C_D)        0.034    16.568    DECODE                 Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[10]
  -------------------------------------------------------------------
                         required time                         16.568                           
                         arrival time                         -15.472                           
  -------------------------------------------------------------------
                         slack                                  1.096                           

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 s_TS_ovfl_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@15.625ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@12.500ns)
  Data Path Delay:        1.559ns  (logic 0.302ns (19.376%)  route 1.257ns (80.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.185ns = ( 16.810 - 15.625 ) 
    Source Clock Delay      (SCD):    1.323ns = ( 13.823 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    12.500 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443    13.943                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -3.018    10.925 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    12.409                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    12.502 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.321    13.823                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y107        FDCE                                         r                       s_TS_ovfl_cnt_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y107        FDCE (Prop_fdce_C_Q)         0.259    14.082 r                       s_TS_ovfl_cnt_reg[4]/Q
                         net (fo=3, routed)           1.257    15.339                         Deser_inst/DATA_FIFO_MPW3_decode1/s_TS_ovfl_cnt_reg[4]
    SLICE_X9Y112         LUT6 (Prop_lut6_I1_O)        0.043    15.382 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[4]_i_1__0/O
                         net (fo=1, routed)           0.000    15.382                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[4]_i_1__0_n_0
    SLICE_X9Y112         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    15.625 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    16.912                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -2.735    14.177 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.544                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.627 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.183    16.810                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X9Y112         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[4]/C
                         clock pessimism             -0.127    16.683                           
                         clock uncertainty           -0.205    16.478                           
    SLICE_X9Y112         FDRE (Setup_fdre_C_D)        0.034    16.512    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[4]
  -------------------------------------------------------------------
                         required time                         16.512                           
                         arrival time                         -15.382                           
  -------------------------------------------------------------------
                         slack                                  1.130                           

Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 s_TS_ovfl_cnt_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@15.625ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@12.500ns)
  Data Path Delay:        1.560ns  (logic 0.302ns (19.356%)  route 1.258ns (80.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.184ns = ( 16.809 - 15.625 ) 
    Source Clock Delay      (SCD):    1.316ns = ( 13.816 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    12.500 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443    13.943                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -3.018    10.925 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    12.409                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    12.502 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.314    13.816                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y115        FDCE                                         r                       s_TS_ovfl_cnt_reg[38]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y115        FDCE (Prop_fdce_C_Q)         0.259    14.075 r                       s_TS_ovfl_cnt_reg[38]/Q
                         net (fo=3, routed)           1.258    15.333                         Deser_inst/DATA_FIFO_MPW3_decode1/s_TS_ovfl_cnt_reg[38]
    SLICE_X11Y114        LUT6 (Prop_lut6_I3_O)        0.043    15.376 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[15]_i_1__0/O
                         net (fo=1, routed)           0.000    15.376                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[15]_i_1__0_n_0
    SLICE_X11Y114        FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[15]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    15.625 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    16.912                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -2.735    14.177 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.544                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.627 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.182    16.809                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X11Y114        FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[15]/C
                         clock pessimism             -0.127    16.682                           
                         clock uncertainty           -0.205    16.477                           
    SLICE_X11Y114        FDRE (Setup_fdre_C_D)        0.033    16.510    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[15]
  -------------------------------------------------------------------
                         required time                         16.510                           
                         arrival time                         -15.376                           
  -------------------------------------------------------------------
                         slack                                  1.134                           

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 s_TS_ovfl_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@15.625ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@12.500ns)
  Data Path Delay:        1.606ns  (logic 0.302ns (18.802%)  route 1.304ns (81.198%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 16.863 - 15.625 ) 
    Source Clock Delay      (SCD):    1.322ns = ( 13.822 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    12.500 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443    13.943                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -3.018    10.925 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    12.409                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    12.502 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.320    13.822                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y108        FDCE                                         r                       s_TS_ovfl_cnt_reg[10]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y108        FDCE (Prop_fdce_C_Q)         0.259    14.081 r                       s_TS_ovfl_cnt_reg[10]/Q
                         net (fo=3, routed)           1.304    15.385                         Deser_inst/DATA_FIFO_MPW3_decode1/s_TS_ovfl_cnt_reg[10]
    SLICE_X6Y113         LUT6 (Prop_lut6_I1_O)        0.043    15.428 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[10]_i_1__0/O
                         net (fo=1, routed)           0.000    15.428                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[10]_i_1__0_n_0
    SLICE_X6Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    15.625 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    16.912                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -2.735    14.177 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.544                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.627 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.236    16.863                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X6Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[10]/C
                         clock pessimism             -0.127    16.736                           
                         clock uncertainty           -0.205    16.531                           
    SLICE_X6Y113         FDRE (Setup_fdre_C_D)        0.064    16.595    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[10]
  -------------------------------------------------------------------
                         required time                         16.595                           
                         arrival time                         -15.428                           
  -------------------------------------------------------------------
                         slack                                  1.167                           

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 s_TS_ovfl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@15.625ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@12.500ns)
  Data Path Delay:        1.535ns  (logic 0.302ns (19.672%)  route 1.233ns (80.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.187ns = ( 16.812 - 15.625 ) 
    Source Clock Delay      (SCD):    1.323ns = ( 13.823 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    12.500 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443    13.943                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -3.018    10.925 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    12.409                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    12.502 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.321    13.823                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y107        FDCE                                         r                       s_TS_ovfl_cnt_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y107        FDCE (Prop_fdce_C_Q)         0.259    14.082 r                       s_TS_ovfl_cnt_reg[5]/Q
                         net (fo=3, routed)           1.233    15.315                         Deser_inst/DATA_FIFO_MPW3_decode/s_TS_ovfl_cnt_reg[5]
    SLICE_X10Y109        LUT6 (Prop_lut6_I1_O)        0.043    15.358 r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p[5]_i_1/O
                         net (fo=1, routed)           0.000    15.358                         Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo[5]
    SLICE_X10Y109        FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    15.625 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    16.912                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -2.735    14.177 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.544                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.627 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.185    16.812                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X10Y109        FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[5]/C
                         clock pessimism             -0.127    16.685                           
                         clock uncertainty           -0.205    16.480                           
    SLICE_X10Y109        FDRE (Setup_fdre_C_D)        0.064    16.544    DECODE                 Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[5]
  -------------------------------------------------------------------
                         required time                         16.544                           
                         arrival time                         -15.358                           
  -------------------------------------------------------------------
                         slack                                  1.186                           

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 s_TS_ovfl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@15.625ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@12.500ns)
  Data Path Delay:        1.532ns  (logic 0.302ns (19.711%)  route 1.230ns (80.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.185ns = ( 16.810 - 15.625 ) 
    Source Clock Delay      (SCD):    1.323ns = ( 13.823 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    12.500 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443    13.943                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -3.018    10.925 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    12.409                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    12.502 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.321    13.823                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y107        FDCE                                         r                       s_TS_ovfl_cnt_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y107        FDCE (Prop_fdce_C_Q)         0.259    14.082 r                       s_TS_ovfl_cnt_reg[5]/Q
                         net (fo=3, routed)           1.230    15.312                         Deser_inst/DATA_FIFO_MPW3_decode1/s_TS_ovfl_cnt_reg[5]
    SLICE_X10Y112        LUT6 (Prop_lut6_I1_O)        0.043    15.355 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[5]_i_1__0/O
                         net (fo=1, routed)           0.000    15.355                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[5]_i_1__0_n_0
    SLICE_X10Y112        FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    15.625 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    16.912                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -2.735    14.177 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.544                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.627 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.183    16.810                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X10Y112        FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[5]/C
                         clock pessimism             -0.127    16.683                           
                         clock uncertainty           -0.205    16.478                           
    SLICE_X10Y112        FDRE (Setup_fdre_C_D)        0.065    16.543    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[5]
  -------------------------------------------------------------------
                         required time                         16.543                           
                         arrival time                         -15.355                           
  -------------------------------------------------------------------
                         slack                                  1.188                           

Slack (MET) :             1.197ns  (required time - arrival time)
  Source:                 s_TS_ovfl_cnt_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@15.625ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@12.500ns)
  Data Path Delay:        1.497ns  (logic 0.302ns (20.176%)  route 1.195ns (79.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.185ns = ( 16.810 - 15.625 ) 
    Source Clock Delay      (SCD):    1.317ns = ( 13.817 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    12.500 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443    13.943                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -3.018    10.925 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    12.409                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    12.502 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.315    13.817                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y114        FDCE                                         r                       s_TS_ovfl_cnt_reg[32]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y114        FDCE (Prop_fdce_C_Q)         0.259    14.076 r                       s_TS_ovfl_cnt_reg[32]/Q
                         net (fo=3, routed)           1.195    15.271                         Deser_inst/DATA_FIFO_MPW3_decode1/s_TS_ovfl_cnt_reg[32]
    SLICE_X9Y113         LUT6 (Prop_lut6_I3_O)        0.043    15.314 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[9]_i_1__0/O
                         net (fo=1, routed)           0.000    15.314                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[9]_i_1__0_n_0
    SLICE_X9Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    15.625 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    16.912                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -2.735    14.177 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.544                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.627 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.183    16.810                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X9Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[9]/C
                         clock pessimism             -0.127    16.683                           
                         clock uncertainty           -0.205    16.478                           
    SLICE_X9Y113         FDRE (Setup_fdre_C_D)        0.033    16.511    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[9]
  -------------------------------------------------------------------
                         required time                         16.511                           
                         arrival time                         -15.314                           
  -------------------------------------------------------------------
                         slack                                  1.197                           

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 s_TS_ovfl_cnt_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@15.625ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@12.500ns)
  Data Path Delay:        1.543ns  (logic 0.302ns (19.572%)  route 1.241ns (80.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 16.863 - 15.625 ) 
    Source Clock Delay      (SCD):    1.315ns = ( 13.815 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    12.500 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443    13.943                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -3.018    10.925 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    12.409                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    12.502 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.313    13.815                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y116        FDCE                                         r                       s_TS_ovfl_cnt_reg[40]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y116        FDCE (Prop_fdce_C_Q)         0.259    14.074 r                       s_TS_ovfl_cnt_reg[40]/Q
                         net (fo=3, routed)           1.241    15.315                         Deser_inst/DATA_FIFO_MPW3_decode1/s_TS_ovfl_cnt_reg[40]
    SLICE_X4Y112         LUT6 (Prop_lut6_I3_O)        0.043    15.358 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[17]_i_1__0/O
                         net (fo=1, routed)           0.000    15.358                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[17]_i_1__0_n_0
    SLICE_X4Y112         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[17]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    15.625 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    16.912                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -2.735    14.177 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.544                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.627 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.236    16.863                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X4Y112         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[17]/C
                         clock pessimism             -0.127    16.736                           
                         clock uncertainty           -0.205    16.531                           
    SLICE_X4Y112         FDRE (Setup_fdre_C_D)        0.064    16.595    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[17]
  -------------------------------------------------------------------
                         required time                         16.595                           
                         arrival time                         -15.358                           
  -------------------------------------------------------------------
                         slack                                  1.237                           

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 s_TS_ovfl_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@15.625ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@12.500ns)
  Data Path Delay:        1.450ns  (logic 0.302ns (20.832%)  route 1.148ns (79.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.187ns = ( 16.812 - 15.625 ) 
    Source Clock Delay      (SCD):    1.322ns = ( 13.822 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                     12.500    12.500 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    12.500 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443    13.943                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -3.018    10.925 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.484    12.409                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    12.502 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.320    13.822                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y109        FDCE                                         r                       s_TS_ovfl_cnt_reg[14]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y109        FDCE (Prop_fdce_C_Q)         0.259    14.081 r                       s_TS_ovfl_cnt_reg[14]/Q
                         net (fo=3, routed)           1.148    15.229                         Deser_inst/DATA_FIFO_MPW3_decode/s_TS_ovfl_cnt_reg[14]
    SLICE_X9Y109         LUT6 (Prop_lut6_I0_O)        0.043    15.272 r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p[14]_i_1/O
                         net (fo=1, routed)           0.000    15.272                         Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo[14]
    SLICE_X9Y109         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[14]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    15.625 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    16.912                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -2.735    14.177 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.544                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.627 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.185    16.812                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X9Y109         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[14]/C
                         clock pessimism             -0.127    16.685                           
                         clock uncertainty           -0.205    16.480                           
    SLICE_X9Y109         FDRE (Setup_fdre_C_D)        0.034    16.514    DECODE                 Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[14]
  -------------------------------------------------------------------
                         required time                         16.514                           
                         arrival time                         -15.272                           
  -------------------------------------------------------------------
                         slack                                  1.242                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 s_TS_ovfl_cnt_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.146ns (21.375%)  route 0.537ns (78.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.222    -0.604 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.024                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.002 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.599     0.601                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y116        FDCE                                         r                       s_TS_ovfl_cnt_reg[42]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y116        FDCE (Prop_fdce_C_Q)         0.118     0.719 r                       s_TS_ovfl_cnt_reg[42]/Q
                         net (fo=3, routed)           0.537     1.256                         Deser_inst/DATA_FIFO_MPW3_decode1/s_TS_ovfl_cnt_reg[42]
    SLICE_X6Y114         LUT6 (Prop_lut6_I3_O)        0.028     1.284 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[19]_i_1__0/O
                         net (fo=1, routed)           0.000     1.284                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[19]_i_1__0_n_0
    SLICE_X6Y114         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[19]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.028                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.831     0.833                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X6Y114         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[19]/C
                         clock pessimism              0.073     0.906                           
                         clock uncertainty            0.205     1.111                           
    SLICE_X6Y114         FDRE (Hold_fdre_C_D)         0.087     1.198    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.198                           
                         arrival time                           1.284                           
  -------------------------------------------------------------------
                         slack                                  0.086                           

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 s_TS_ovfl_cnt_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.146ns (20.862%)  route 0.554ns (79.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.222    -0.604 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.024                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.002 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.599     0.601                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y116        FDCE                                         r                       s_TS_ovfl_cnt_reg[43]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y116        FDCE (Prop_fdce_C_Q)         0.118     0.719 r                       s_TS_ovfl_cnt_reg[43]/Q
                         net (fo=3, routed)           0.554     1.273                         Deser_inst/DATA_FIFO_MPW3_decode/s_TS_ovfl_cnt_reg[43]
    SLICE_X4Y110         LUT6 (Prop_lut6_I3_O)        0.028     1.301 r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p[20]_i_1/O
                         net (fo=1, routed)           0.000     1.301                         Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo[20]
    SLICE_X4Y110         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[20]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.028                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.834     0.836                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X4Y110         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[20]/C
                         clock pessimism              0.073     0.909                           
                         clock uncertainty            0.205     1.114                           
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.087     1.201    DECODE                 Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.201                           
                         arrival time                           1.301                           
  -------------------------------------------------------------------
                         slack                                  0.100                           

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 s_TS_ovfl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.146ns (21.853%)  route 0.522ns (78.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.222    -0.604 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.024                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.002 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.603     0.605                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y108        FDCE                                         r                       s_TS_ovfl_cnt_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y108        FDCE (Prop_fdce_C_Q)         0.118     0.723 r                       s_TS_ovfl_cnt_reg[9]/Q
                         net (fo=3, routed)           0.522     1.245                         Deser_inst/DATA_FIFO_MPW3_decode/s_TS_ovfl_cnt_reg[9]
    SLICE_X10Y109        LUT6 (Prop_lut6_I1_O)        0.028     1.273 r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p[9]_i_1/O
                         net (fo=1, routed)           0.000     1.273                         Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo[9]
    SLICE_X10Y109        FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.028                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.804     0.806                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X10Y109        FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[9]/C
                         clock pessimism              0.073     0.879                           
                         clock uncertainty            0.205     1.084                           
    SLICE_X10Y109        FDRE (Hold_fdre_C_D)         0.087     1.171    DECODE                 Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.171                           
                         arrival time                           1.273                           
  -------------------------------------------------------------------
                         slack                                  0.102                           

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 s_TS_ovfl_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.146ns (21.685%)  route 0.527ns (78.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.222    -0.604 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.024                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.002 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.602     0.604                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y111        FDCE                                         r                       s_TS_ovfl_cnt_reg[21]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y111        FDCE (Prop_fdce_C_Q)         0.118     0.722 r                       s_TS_ovfl_cnt_reg[21]/Q
                         net (fo=3, routed)           0.527     1.249                         Deser_inst/DATA_FIFO_MPW3_decode/s_TS_ovfl_cnt_reg[21]
    SLICE_X7Y108         LUT6 (Prop_lut6_I1_O)        0.028     1.277 r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p[21]_i_1/O
                         net (fo=1, routed)           0.000     1.277                         Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo[21]
    SLICE_X7Y108         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[21]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.028                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.835     0.837                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X7Y108         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[21]/C
                         clock pessimism              0.073     0.910                           
                         clock uncertainty            0.205     1.115                           
    SLICE_X7Y108         FDRE (Hold_fdre_C_D)         0.060     1.175    DECODE                 Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.175                           
                         arrival time                           1.277                           
  -------------------------------------------------------------------
                         slack                                  0.102                           

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 s_TS_ovfl_cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.146ns (21.651%)  route 0.528ns (78.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.222    -0.604 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.024                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.002 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.602     0.604                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y111        FDCE                                         r                       s_TS_ovfl_cnt_reg[23]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y111        FDCE (Prop_fdce_C_Q)         0.118     0.722 r                       s_TS_ovfl_cnt_reg[23]/Q
                         net (fo=3, routed)           0.528     1.250                         Deser_inst/DATA_FIFO_MPW3_decode/s_TS_ovfl_cnt_reg[23]
    SLICE_X7Y108         LUT6 (Prop_lut6_I0_O)        0.028     1.278 r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p[0]_i_1/O
                         net (fo=1, routed)           0.000     1.278                         Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo[0]
    SLICE_X7Y108         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.028                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.835     0.837                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X7Y108         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[0]/C
                         clock pessimism              0.073     0.910                           
                         clock uncertainty            0.205     1.115                           
    SLICE_X7Y108         FDRE (Hold_fdre_C_D)         0.061     1.176    DECODE                 Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.176                           
                         arrival time                           1.278                           
  -------------------------------------------------------------------
                         slack                                  0.102                           

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 s_TS_ovfl_cnt_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.146ns (21.599%)  route 0.530ns (78.401%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.222    -0.604 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.024                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.002 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.600     0.602                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y115        FDCE                                         r                       s_TS_ovfl_cnt_reg[36]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y115        FDCE (Prop_fdce_C_Q)         0.118     0.720 r                       s_TS_ovfl_cnt_reg[36]/Q
                         net (fo=3, routed)           0.530     1.250                         Deser_inst/DATA_FIFO_MPW3_decode/s_TS_ovfl_cnt_reg[36]
    SLICE_X7Y110         LUT6 (Prop_lut6_I3_O)        0.028     1.278 r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p[13]_i_1/O
                         net (fo=1, routed)           0.000     1.278                         Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo[13]
    SLICE_X7Y110         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[13]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.028                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.834     0.836                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X7Y110         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[13]/C
                         clock pessimism              0.073     0.909                           
                         clock uncertainty            0.205     1.114                           
    SLICE_X7Y110         FDRE (Hold_fdre_C_D)         0.060     1.174    DECODE                 Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.174                           
                         arrival time                           1.278                           
  -------------------------------------------------------------------
                         slack                                  0.104                           

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 s_TS_ovfl_cnt_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.146ns (21.590%)  route 0.530ns (78.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.222    -0.604 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.024                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.002 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.600     0.602                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y115        FDCE                                         r                       s_TS_ovfl_cnt_reg[39]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y115        FDCE (Prop_fdce_C_Q)         0.118     0.720 r                       s_TS_ovfl_cnt_reg[39]/Q
                         net (fo=3, routed)           0.530     1.250                         Deser_inst/DATA_FIFO_MPW3_decode/s_TS_ovfl_cnt_reg[39]
    SLICE_X5Y110         LUT6 (Prop_lut6_I3_O)        0.028     1.278 r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p[16]_i_1/O
                         net (fo=1, routed)           0.000     1.278                         Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo[16]
    SLICE_X5Y110         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[16]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.028                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.834     0.836                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X5Y110         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[16]/C
                         clock pessimism              0.073     0.909                           
                         clock uncertainty            0.205     1.114                           
    SLICE_X5Y110         FDRE (Hold_fdre_C_D)         0.060     1.174    DECODE                 Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.174                           
                         arrival time                           1.278                           
  -------------------------------------------------------------------
                         slack                                  0.104                           

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 s_TS_ovfl_cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.146ns (21.544%)  route 0.532ns (78.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.222    -0.604 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.024                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.002 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.601     0.603                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y112        FDCE                                         r                       s_TS_ovfl_cnt_reg[25]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y112        FDCE (Prop_fdce_C_Q)         0.118     0.721 r                       s_TS_ovfl_cnt_reg[25]/Q
                         net (fo=3, routed)           0.532     1.253                         Deser_inst/DATA_FIFO_MPW3_decode/s_TS_ovfl_cnt_reg[25]
    SLICE_X7Y107         LUT6 (Prop_lut6_I2_O)        0.028     1.281 r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p[2]_i_1/O
                         net (fo=1, routed)           0.000     1.281                         Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo[2]
    SLICE_X7Y107         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.028                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.835     0.837                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X7Y107         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[2]/C
                         clock pessimism              0.073     0.910                           
                         clock uncertainty            0.205     1.115                           
    SLICE_X7Y107         FDRE (Hold_fdre_C_D)         0.060     1.175    DECODE                 Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.175                           
                         arrival time                           1.281                           
  -------------------------------------------------------------------
                         slack                                  0.106                           

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 s_TS_ovfl_cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.146ns (22.589%)  route 0.500ns (77.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.222    -0.604 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.024                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.002 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.602     0.604                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y110        FDCE                                         r                       s_TS_ovfl_cnt_reg[19]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.118     0.722 r                       s_TS_ovfl_cnt_reg[19]/Q
                         net (fo=3, routed)           0.500     1.222                         Deser_inst/DATA_FIFO_MPW3_decode/s_TS_ovfl_cnt_reg[19]
    SLICE_X9Y109         LUT6 (Prop_lut6_I1_O)        0.028     1.250 r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p[19]_i_1/O
                         net (fo=1, routed)           0.000     1.250                         Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo[19]
    SLICE_X9Y109         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[19]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.028                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.804     0.806                         Deser_inst/DATA_FIFO_MPW3_decode/s_clk_TLU_pll_par
    SLICE_X9Y109         FDRE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[19]/C
                         clock pessimism              0.073     0.879                           
                         clock uncertainty            0.205     1.084                           
    SLICE_X9Y109         FDRE (Hold_fdre_C_D)         0.060     1.144    DECODE                 Deser_inst/DATA_FIFO_MPW3_decode/data_to_fifo_p_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.144                           
                         arrival time                           1.250                           
  -------------------------------------------------------------------
                         slack                                  0.106                           

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 s_TS_ovfl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out3_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.146ns (22.719%)  route 0.497ns (77.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.802ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.222    -0.604 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    -0.024                         s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.002 r                       BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.603     0.605                         s_clk_TLU_pll_parx2p5
    SLICE_X12Y108        FDCE                                         r                       s_TS_ovfl_cnt_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y108        FDCE (Prop_fdce_C_Q)         0.118     0.723 r                       s_TS_ovfl_cnt_reg[9]/Q
                         net (fo=3, routed)           0.497     1.220                         Deser_inst/DATA_FIFO_MPW3_decode1/s_TS_ovfl_cnt_reg[9]
    SLICE_X9Y113         LUT6 (Prop_lut6_I1_O)        0.028     1.248 r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.248                         Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p[9]_i_1__0_n_0
    SLICE_X9Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.028                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.800     0.802                         Deser_inst/DATA_FIFO_MPW3_decode1/s_clk_TLU_pll_par
    SLICE_X9Y113         FDRE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[9]/C
                         clock pessimism              0.073     0.875                           
                         clock uncertainty            0.205     1.080                           
    SLICE_X9Y113         FDRE (Hold_fdre_C_D)         0.060     1.140    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/data_to_fifo_p_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.140                           
                         arrival time                           1.248                           
  -------------------------------------------------------------------
                         slack                                  0.108                           





---------------------------------------------------------------------------------------------------
From Clock:  SI5345_CLK_OUT8_clk_p
  To Clock:  clk_out4_PLL_40MHz_to_640MHz_1

Setup :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.758ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 SI5345_CLK_OUT8_clk_p
                            (clock source 'SI5345_CLK_OUT8_clk_p'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pipe_reg[1]__7/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out4_PLL_40MHz_to_640MHz_1 rise@3.125ns - SI5345_CLK_OUT8_clk_p rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.901ns (22.645%)  route 3.079ns (77.355%))
  Logic Levels:           2  (BUFG=1 IBUFDS=1)
  Clock Path Skew:        1.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.185ns = ( 4.310 - 3.125 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SI5345_CLK_OUT8_clk_p rise edge)
                                                      0.000     0.000 r  
    AE22                                              0.000     0.000 r  SI5345_CLK_OUT8_clk_p (IN)
                         net (fo=0)                   0.000     0.000    SI5345_CLK_OUT8_clk_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     0.808 r  BUFDS_inst_SI5345_CARboard/O
                         net (fo=1, routed)           1.653     2.461    s_in_clk_SI5345_CARboard
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.554 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.426     3.980    s_TLU_clk_gbuf
    SLICE_X9Y111         FDRE                                         r  pipe_reg[1]__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     3.125 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287     4.412    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -2.735     1.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.367     3.044    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.127 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.183     4.310    s_clk_TLU_pll_320
    SLICE_X9Y111         FDRE                                         r  pipe_reg[1]__7/C
                         clock pessimism              0.000     4.310    
                         clock uncertainty           -0.225     4.085    
    SLICE_X9Y111         FDRE (Setup_fdre_C_D)       -0.008     4.077    pipe_reg[1]__7
  -------------------------------------------------------------------
                         required time                          4.077    
                         arrival time                          -3.980    
  -------------------------------------------------------------------
                         slack                                  0.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 SI5345_CLK_OUT8_clk_p
                            (clock source 'SI5345_CLK_OUT8_clk_p'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pipe_reg[1]__7/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_PLL_40MHz_to_640MHz_1 rise@12.500ns - SI5345_CLK_OUT8_clk_p fall@12.500ns)
  Data Path Delay:        1.835ns  (logic 0.458ns (24.962%)  route 1.377ns (75.038%))
  Logic Levels:           2  (BUFG=1 IBUFDS=1)
  Clock Path Skew:        0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns = ( 13.305 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 12.500 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SI5345_CLK_OUT8_clk_p fall edge)
                                                     12.500    12.500 f  
    AE22                                              0.000    12.500 f  SI5345_CLK_OUT8_clk_p (IN)
                         net (fo=0)                   0.000    12.500    SI5345_CLK_OUT8_clk_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432    12.932 f  BUFDS_inst_SI5345_CARboard/O
                         net (fo=1, routed)           0.723    13.655    s_in_clk_SI5345_CARboard
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    13.681 f  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.654    14.335    s_TLU_clk_gbuf
    SLICE_X9Y111         FDRE                                         f  pipe_reg[1]__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    12.500 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829    13.329    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.506    11.823 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.649    12.472    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    12.502 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.803    13.305    s_clk_TLU_pll_320
    SLICE_X9Y111         FDRE                                         r  pipe_reg[1]__7/C
                         clock pessimism              0.000    13.305    
                         clock uncertainty            0.225    13.530    
    SLICE_X9Y111         FDRE (Hold_fdre_C_D)         0.047    13.577    pipe_reg[1]__7
  -------------------------------------------------------------------
                         required time                        -13.577    
                         arrival time                          14.335    
  -------------------------------------------------------------------
                         slack                                  0.758    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out6_PLL_40MHz_to_640MHz_1
  To Clock:  clk_out4_PLL_40MHz_to_640MHz_1

Setup :            2  Failing Endpoints,  Worst Slack       -0.095ns,  Total Violation       -0.189ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.589ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.095ns  (required time - arrival time)
  Source:                 TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT5
                            (clock source 'clk_out6_PLL_40MHz_to_640MHz_1'  {rise@1.074ns fall@8.887ns period=15.625ns})
  Destination:            Deser_inst/DDR_IN_SHIFT_inst/s_frame_40_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.488ns  (clk_out4_PLL_40MHz_to_640MHz_1 rise@9.375ns - clk_out6_PLL_40MHz_to_640MHz_1 fall@8.887ns)
  Data Path Delay:        3.062ns  (logic 0.093ns (3.037%)  route 2.969ns (96.963%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 10.618 - 9.375 ) 
    Source Clock Delay      (SCD):    -1.575ns = ( 7.312 - 8.887 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out6_PLL_40MHz_to_640MHz_1 fall edge)
                                                      8.887     8.887 f                       
    BUFGCTRL_X0Y23       BUFG                         0.000     8.887 f                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443    10.330                         TLU_CLK_PLL_inst/inst/clk_in2
  -------------------------------------------------------------------    ----------------------------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT5)
                                                     -3.018     7.312 f                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.484     8.796                         TLU_CLK_PLL_inst/inst/clk_out6_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     8.889 f                       TLU_CLK_PLL_inst/inst/clkout6_buf/O
                         net (fo=2, routed)           1.485    10.374                         Deser_inst/DDR_IN_SHIFT_inst/frame_40
    SLICE_X1Y107         FDRE                                         f  SERIN                Deser_inst/DDR_IN_SHIFT_inst/s_frame_40_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      9.375     9.375 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     9.375 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    10.662                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -2.735     7.927 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.367     9.294                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.377 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.241    10.618                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X1Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/s_frame_40_reg/C
                         clock pessimism             -0.127    10.491                           
                         clock uncertainty           -0.205    10.286                           
    SLICE_X1Y107         FDRE (Setup_fdre_C_D)       -0.008    10.278    SERIN                  Deser_inst/DDR_IN_SHIFT_inst/s_frame_40_reg
  -------------------------------------------------------------------
                         required time                         10.278                           
                         arrival time                         -10.374                           
  -------------------------------------------------------------------
                         slack                                 -0.095                           

Slack (VIOLATED) :        -0.093ns  (required time - arrival time)
  Source:                 TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT5
                            (clock source 'clk_out6_PLL_40MHz_to_640MHz_1'  {rise@1.074ns fall@8.887ns period=15.625ns})
  Destination:            Deser_inst/DDR_IN_SHIFT_inst1/s_frame_40_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.488ns  (clk_out4_PLL_40MHz_to_640MHz_1 rise@9.375ns - clk_out6_PLL_40MHz_to_640MHz_1 fall@8.887ns)
  Data Path Delay:        3.056ns  (logic 0.093ns (3.043%)  route 2.963ns (96.957%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        2.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.239ns = ( 10.614 - 9.375 ) 
    Source Clock Delay      (SCD):    -1.575ns = ( 7.312 - 8.887 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out6_PLL_40MHz_to_640MHz_1 fall edge)
                                                      8.887     8.887 f                       
    BUFGCTRL_X0Y23       BUFG                         0.000     8.887 f                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443    10.330                         TLU_CLK_PLL_inst/inst/clk_in2
  -------------------------------------------------------------------    ----------------------------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT5)
                                                     -3.018     7.312 f                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.484     8.796                         TLU_CLK_PLL_inst/inst/clk_out6_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     8.889 f                       TLU_CLK_PLL_inst/inst/clkout6_buf/O
                         net (fo=2, routed)           1.479    10.368                         Deser_inst/DDR_IN_SHIFT_inst1/frame_40
    SLICE_X1Y114         FDRE                                         f  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/s_frame_40_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      9.375     9.375 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     9.375 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    10.662                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -2.735     7.927 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.367     9.294                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.377 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.237    10.614                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X1Y114         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/s_frame_40_reg/C
                         clock pessimism             -0.127    10.487                           
                         clock uncertainty           -0.205    10.282                           
    SLICE_X1Y114         FDRE (Setup_fdre_C_D)       -0.008    10.274    SERIN1                 Deser_inst/DDR_IN_SHIFT_inst1/s_frame_40_reg
  -------------------------------------------------------------------
                         required time                         10.274                           
                         arrival time                         -10.368                           
  -------------------------------------------------------------------
                         slack                                 -0.093                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT5
                            (clock source 'clk_out6_PLL_40MHz_to_640MHz_1'  {rise@1.074ns fall@8.887ns period=15.625ns})
  Destination:            Deser_inst/DDR_IN_SHIFT_inst/s_frame_40_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.074ns  (clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out6_PLL_40MHz_to_640MHz_1 rise@1.074ns)
  Data Path Delay:        2.782ns  (logic 0.083ns (2.984%)  route 2.699ns (97.016%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        2.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.379ns
    Source Clock Delay      (SCD):    -1.448ns = ( -0.374 - 1.074 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out6_PLL_40MHz_to_640MHz_1 rise edge)
                                                      1.074     1.074 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     1.074 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287     2.361                         TLU_CLK_PLL_inst/inst/clk_in2
  -------------------------------------------------------------------    ----------------------------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT5)
                                                     -2.735    -0.374 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.367     0.993                         TLU_CLK_PLL_inst/inst/clk_out6_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.076 r                       TLU_CLK_PLL_inst/inst/clkout6_buf/O
                         net (fo=2, routed)           1.332     2.408                         Deser_inst/DDR_IN_SHIFT_inst/frame_40
    SLICE_X1Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/s_frame_40_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -3.018    -1.575 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    -0.091                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.377     1.379                         Deser_inst/DDR_IN_SHIFT_inst/clk_320
    SLICE_X1Y107         FDRE                                         r  SERIN                Deser_inst/DDR_IN_SHIFT_inst/s_frame_40_reg/C
                         clock pessimism              0.127     1.506                           
                         clock uncertainty            0.205     1.711                           
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.108     1.819    SERIN                  Deser_inst/DDR_IN_SHIFT_inst/s_frame_40_reg
  -------------------------------------------------------------------
                         required time                         -1.819                           
                         arrival time                           2.408                           
  -------------------------------------------------------------------
                         slack                                  0.589                           

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT5
                            (clock source 'clk_out6_PLL_40MHz_to_640MHz_1'  {rise@1.074ns fall@8.887ns period=15.625ns})
  Destination:            Deser_inst/DDR_IN_SHIFT_inst1/s_frame_40_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out4_PLL_40MHz_to_640MHz_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.074ns  (clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out6_PLL_40MHz_to_640MHz_1 rise@1.074ns)
  Data Path Delay:        2.778ns  (logic 0.083ns (2.988%)  route 2.695ns (97.012%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        2.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.373ns
    Source Clock Delay      (SCD):    -1.448ns = ( -0.374 - 1.074 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out6_PLL_40MHz_to_640MHz_1 rise edge)
                                                      1.074     1.074 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     1.074 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287     2.361                         TLU_CLK_PLL_inst/inst/clk_in2
  -------------------------------------------------------------------    ----------------------------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT5)
                                                     -2.735    -0.374 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.367     0.993                         TLU_CLK_PLL_inst/inst/clk_out6_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.076 r                       TLU_CLK_PLL_inst/inst/clkout6_buf/O
                         net (fo=2, routed)           1.328     2.404                         Deser_inst/DDR_IN_SHIFT_inst1/frame_40
    SLICE_X1Y114         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/s_frame_40_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -3.018    -1.575 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    -0.091                         TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r                       TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.371     1.373                         Deser_inst/DDR_IN_SHIFT_inst1/clk_320
    SLICE_X1Y114         FDRE                                         r  SERIN1               Deser_inst/DDR_IN_SHIFT_inst1/s_frame_40_reg/C
                         clock pessimism              0.127     1.500                           
                         clock uncertainty            0.205     1.705                           
    SLICE_X1Y114         FDRE (Hold_fdre_C_D)         0.108     1.813    SERIN1                 Deser_inst/DDR_IN_SHIFT_inst1/s_frame_40_reg
  -------------------------------------------------------------------
                         required time                         -1.813                           
                         arrival time                           2.404                           
  -------------------------------------------------------------------
                         slack                                  0.591                           





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL_40MHz_to_640MHz
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.740ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 s_trg_tag_TOTcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@80.000ns - clk_out1_PLL_40MHz_to_640MHz rise@75.000ns)
  Data Path Delay:        4.525ns  (logic 0.223ns (4.928%)  route 4.302ns (95.072%))
  Logic Levels:           0  
  Clock Path Skew:        1.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.518ns = ( 82.518 - 80.000 ) 
    Source Clock Delay      (SCD):    1.242ns = ( 76.242 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     75.000    75.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    75.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441    76.441    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.018    73.423 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    74.907    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    75.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.242    76.242    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.223    76.465 r  s_trg_tag_TOTcnt_reg[3]/Q
                         net (fo=17, routed)          4.302    80.767    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/din[3]
    RAMB36_X1Y38         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    81.241    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    81.324 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.194    82.518    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y38         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    82.518    
                         clock uncertainty           -0.468    82.050    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543    81.507    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         81.507    
                         arrival time                         -80.767    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 s_trg_tag_TOTcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@80.000ns - clk_out1_PLL_40MHz_to_640MHz rise@75.000ns)
  Data Path Delay:        4.503ns  (logic 0.204ns (4.531%)  route 4.299ns (95.469%))
  Logic Levels:           0  
  Clock Path Skew:        1.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 82.587 - 80.000 ) 
    Source Clock Delay      (SCD):    1.242ns = ( 76.242 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     75.000    75.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    75.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441    76.441    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.018    73.423 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    74.907    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    75.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.242    76.242    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.204    76.446 r  s_trg_tag_TOTcnt_reg[5]/Q
                         net (fo=17, routed)          4.299    80.745    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/din[5]
    RAMB36_X2Y42         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    81.241    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    81.324 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.263    82.587    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y42         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    82.587    
                         clock uncertainty           -0.468    82.119    
    RAMB36_X2Y42         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.626    81.493    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         81.493    
                         arrival time                         -80.745    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 s_trg_tag_TOTcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@80.000ns - clk_out1_PLL_40MHz_to_640MHz rise@75.000ns)
  Data Path Delay:        4.487ns  (logic 0.223ns (4.970%)  route 4.264ns (95.030%))
  Logic Levels:           0  
  Clock Path Skew:        1.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.519ns = ( 82.519 - 80.000 ) 
    Source Clock Delay      (SCD):    1.242ns = ( 76.242 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     75.000    75.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    75.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441    76.441    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.018    73.423 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    74.907    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    75.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.242    76.242    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.223    76.465 r  s_trg_tag_TOTcnt_reg[3]/Q
                         net (fo=17, routed)          4.264    80.729    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/din[3]
    RAMB36_X1Y39         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    81.241    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    81.324 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.195    82.519    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y39         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    82.519    
                         clock uncertainty           -0.468    82.051    
    RAMB36_X1Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543    81.508    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         81.508    
                         arrival time                         -80.729    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 s_trg_tag_TOTcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@80.000ns - clk_out1_PLL_40MHz_to_640MHz rise@75.000ns)
  Data Path Delay:        4.610ns  (logic 0.223ns (4.837%)  route 4.387ns (95.163%))
  Logic Levels:           0  
  Clock Path Skew:        1.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 82.645 - 80.000 ) 
    Source Clock Delay      (SCD):    1.242ns = ( 76.242 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     75.000    75.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    75.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441    76.441    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.018    73.423 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    74.907    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    75.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.242    76.242    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.223    76.465 r  s_trg_tag_TOTcnt_reg[3]/Q
                         net (fo=17, routed)          4.387    80.852    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[3]
    RAMB36_X1Y42         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    81.241    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    81.324 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.321    82.645    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y42         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    82.645    
                         clock uncertainty           -0.468    82.177    
    RAMB36_X1Y42         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543    81.634    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         81.634    
                         arrival time                         -80.852    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 s_trg_tag_TOTcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@80.000ns - clk_out1_PLL_40MHz_to_640MHz rise@75.000ns)
  Data Path Delay:        4.398ns  (logic 0.223ns (5.070%)  route 4.175ns (94.930%))
  Logic Levels:           0  
  Clock Path Skew:        1.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.461ns = ( 82.461 - 80.000 ) 
    Source Clock Delay      (SCD):    1.242ns = ( 76.242 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     75.000    75.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    75.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441    76.441    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.018    73.423 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    74.907    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    75.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.242    76.242    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.223    76.465 r  s_trg_tag_TOTcnt_reg[3]/Q
                         net (fo=17, routed)          4.175    80.640    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[3]
    RAMB36_X2Y39         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    81.241    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    81.324 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.137    82.461    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y39         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    82.461    
                         clock uncertainty           -0.468    81.993    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543    81.450    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         81.450    
                         arrival time                         -80.640    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 s_trg_tag_TOTcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@80.000ns - clk_out1_PLL_40MHz_to_640MHz rise@75.000ns)
  Data Path Delay:        4.372ns  (logic 0.204ns (4.666%)  route 4.168ns (95.334%))
  Logic Levels:           0  
  Clock Path Skew:        1.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.519ns = ( 82.519 - 80.000 ) 
    Source Clock Delay      (SCD):    1.242ns = ( 76.242 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     75.000    75.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    75.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441    76.441    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.018    73.423 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    74.907    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    75.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.242    76.242    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.204    76.446 r  s_trg_tag_TOTcnt_reg[5]/Q
                         net (fo=17, routed)          4.168    80.614    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/din[5]
    RAMB36_X1Y39         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    81.241    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    81.324 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.195    82.519    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y39         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    82.519    
                         clock uncertainty           -0.468    82.051    
    RAMB36_X1Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.626    81.425    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         81.425    
                         arrival time                         -80.614    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 s_trg_tag_TOTcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@80.000ns - clk_out1_PLL_40MHz_to_640MHz rise@75.000ns)
  Data Path Delay:        4.577ns  (logic 0.223ns (4.872%)  route 4.354ns (95.128%))
  Logic Levels:           0  
  Clock Path Skew:        1.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 82.649 - 80.000 ) 
    Source Clock Delay      (SCD):    1.242ns = ( 76.242 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     75.000    75.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    75.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441    76.441    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.018    73.423 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    74.907    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    75.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.242    76.242    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.223    76.465 r  s_trg_tag_TOTcnt_reg[3]/Q
                         net (fo=17, routed)          4.354    80.819    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/din[3]
    RAMB36_X1Y40         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    81.241    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    81.324 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.325    82.649    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y40         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    82.649    
                         clock uncertainty           -0.468    82.181    
    RAMB36_X1Y40         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543    81.638    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         81.638    
                         arrival time                         -80.819    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.830ns  (required time - arrival time)
  Source:                 s_trg_tag_TOTcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@80.000ns - clk_out1_PLL_40MHz_to_640MHz rise@75.000ns)
  Data Path Delay:        4.481ns  (logic 0.204ns (4.552%)  route 4.277ns (95.448%))
  Logic Levels:           0  
  Clock Path Skew:        1.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 82.647 - 80.000 ) 
    Source Clock Delay      (SCD):    1.242ns = ( 76.242 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     75.000    75.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    75.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441    76.441    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.018    73.423 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    74.907    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    75.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.242    76.242    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.204    76.446 r  s_trg_tag_TOTcnt_reg[5]/Q
                         net (fo=17, routed)          4.277    80.723    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB36_X1Y41         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    81.241    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    81.324 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.323    82.647    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y41         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    82.647    
                         clock uncertainty           -0.468    82.179    
    RAMB36_X1Y41         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.626    81.553    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         81.553    
                         arrival time                         -80.723    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 s_trg_tag_TOTcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@80.000ns - clk_out1_PLL_40MHz_to_640MHz rise@75.000ns)
  Data Path Delay:        4.472ns  (logic 0.204ns (4.561%)  route 4.268ns (95.439%))
  Logic Levels:           0  
  Clock Path Skew:        1.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 82.649 - 80.000 ) 
    Source Clock Delay      (SCD):    1.242ns = ( 76.242 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     75.000    75.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    75.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441    76.441    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.018    73.423 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    74.907    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    75.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.242    76.242    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.204    76.446 r  s_trg_tag_TOTcnt_reg[5]/Q
                         net (fo=17, routed)          4.268    80.714    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/din[5]
    RAMB36_X1Y40         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    81.241    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    81.324 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.325    82.649    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y40         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    82.649    
                         clock uncertainty           -0.468    82.181    
    RAMB36_X1Y40         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.626    81.555    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         81.555    
                         arrival time                         -80.714    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 s_trg_tag_TOTcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@80.000ns - clk_out1_PLL_40MHz_to_640MHz rise@75.000ns)
  Data Path Delay:        4.490ns  (logic 0.223ns (4.966%)  route 4.267ns (95.034%))
  Logic Levels:           0  
  Clock Path Skew:        1.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 82.589 - 80.000 ) 
    Source Clock Delay      (SCD):    1.242ns = ( 76.242 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     75.000    75.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    75.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441    76.441    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.018    73.423 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    74.907    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    75.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.242    76.242    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.223    76.465 r  s_trg_tag_TOTcnt_reg[3]/Q
                         net (fo=17, routed)          4.267    80.732    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/din[3]
    RAMB36_X2Y41         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    81.241    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    81.324 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.265    82.589    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y41         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    82.589    
                         clock uncertainty           -0.468    82.121    
    RAMB36_X2Y41         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543    81.578    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         81.578    
                         arrival time                         -80.732    
  -------------------------------------------------------------------
                         slack                                  0.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 s_trg_tag_TOTcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.091ns (4.717%)  route 1.838ns (95.283%))
  Logic Levels:           0  
  Clock Path Skew:        1.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.581ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.026    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.543     0.543    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.091     0.634 r  s_trg_tag_TOTcnt_reg[7]/Q
                         net (fo=17, routed)          1.838     2.472    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/din[7]
    RAMB36_X3Y39         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.782     1.581    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y39         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     1.581    
                         clock uncertainty            0.468     2.048    
    RAMB36_X3Y39         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.260     2.308    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 s_trg_tag_TOTcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.100ns (4.841%)  route 1.966ns (95.159%))
  Logic Levels:           0  
  Clock Path Skew:        1.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.026    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.543     0.543    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.100     0.643 r  s_trg_tag_TOTcnt_reg[4]/Q
                         net (fo=17, routed)          1.966     2.609    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/din[4]
    RAMB36_X2Y42         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.881     1.680    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y42         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     1.680    
                         clock uncertainty            0.468     2.147    
    RAMB36_X2Y42         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     2.443    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.443    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 s_trg_tag_TOTcnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.100ns (5.069%)  route 1.873ns (94.931%))
  Logic Levels:           0  
  Clock Path Skew:        1.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.026    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.539     0.539    s_clk_TLU_pll_gbuf
    SLICE_X71Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y196        FDRE (Prop_fdre_C_Q)         0.100     0.639 r  s_trg_tag_TOTcnt_reg[12]/Q
                         net (fo=17, routed)          1.873     2.512    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/din[3]
    RAMB36_X5Y36         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.781     1.580    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y36         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     1.580    
                         clock uncertainty            0.468     2.047    
    RAMB36_X5Y36         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     2.343    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 s_trg_tag_TOTcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.100ns (4.809%)  route 1.980ns (95.191%))
  Logic Levels:           0  
  Clock Path Skew:        1.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.026    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.543     0.543    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.100     0.643 r  s_trg_tag_TOTcnt_reg[2]/Q
                         net (fo=17, routed)          1.980     2.623    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[2]
    RAMB36_X2Y40         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.886     1.685    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y40         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     1.685    
                         clock uncertainty            0.468     2.152    
    RAMB36_X2Y40         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     2.448    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 s_trg_tag_TOTcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.100ns (4.978%)  route 1.909ns (95.022%))
  Logic Levels:           0  
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.026    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.543     0.543    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.100     0.643 r  s_trg_tag_TOTcnt_reg[4]/Q
                         net (fo=17, routed)          1.909     2.552    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/din[4]
    RAMB36_X1Y36         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.815     1.614    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y36         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     1.614    
                         clock uncertainty            0.468     2.081    
    RAMB36_X1Y36         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     2.377    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.377    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 s_trg_tag_TOTcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.100ns (5.056%)  route 1.878ns (94.944%))
  Logic Levels:           0  
  Clock Path Skew:        1.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.581ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.026    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.543     0.543    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.100     0.643 r  s_trg_tag_TOTcnt_reg[4]/Q
                         net (fo=17, routed)          1.878     2.521    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/din[4]
    RAMB36_X3Y39         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.782     1.581    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y39         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     1.581    
                         clock uncertainty            0.468     2.048    
    RAMB36_X3Y39         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     2.344    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.344    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 s_trg_tag_TOTcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.091ns (4.583%)  route 1.894ns (95.417%))
  Logic Levels:           0  
  Clock Path Skew:        1.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.624ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.026    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.543     0.543    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.091     0.634 r  s_trg_tag_TOTcnt_reg[6]/Q
                         net (fo=17, routed)          1.894     2.528    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/din[6]
    RAMB36_X0Y39         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.825     1.624    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y39         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     1.624    
                         clock uncertainty            0.468     2.091    
    RAMB36_X0Y39         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.260     2.351    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 s_trg_tag_TOTcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.100ns (5.053%)  route 1.879ns (94.947%))
  Logic Levels:           0  
  Clock Path Skew:        1.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.581ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.026    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.543     0.543    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.100     0.643 r  s_trg_tag_TOTcnt_reg[3]/Q
                         net (fo=17, routed)          1.879     2.522    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/din[3]
    RAMB36_X3Y39         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.782     1.581    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y39         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     1.581    
                         clock uncertainty            0.468     2.048    
    RAMB36_X3Y39         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     2.344    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.344    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 s_trg_tag_TOTcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.100ns (5.042%)  route 1.884ns (94.958%))
  Logic Levels:           0  
  Clock Path Skew:        1.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.026    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.543     0.543    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.100     0.643 r  s_trg_tag_TOTcnt_reg[2]/Q
                         net (fo=17, routed)          1.884     2.527    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/din[2]
    RAMB36_X2Y38         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.786     1.585    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y38         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     1.585    
                         clock uncertainty            0.468     2.052    
    RAMB36_X2Y38         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     2.348    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.348    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 s_trg_tag_TOTcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.100ns (4.798%)  route 1.984ns (95.202%))
  Logic Levels:           0  
  Clock Path Skew:        1.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.026    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.543     0.543    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.100     0.643 r  s_trg_tag_TOTcnt_reg[4]/Q
                         net (fo=17, routed)          1.984     2.627    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[4]
    RAMB36_X2Y40         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.886     1.685    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y40         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     1.685    
                         clock uncertainty            0.468     2.152    
    RAMB36_X2Y40         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     2.448    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.179    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_PLL_40MHz_to_640MHz
  To Clock:  clk_fpga_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.505ns,  Total Violation       -1.505ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.505ns  (required time - arrival time)
  Source:                 init_TS_inst2/s_sr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_UDP_FIFO_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@60.000ns - clk_out4_PLL_40MHz_to_640MHz rise@59.375ns)
  Data Path Delay:        2.896ns  (logic 0.266ns (9.187%)  route 2.630ns (90.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.441ns = ( 62.441 - 60.000 ) 
    Source Clock Delay      (SCD):    1.247ns = ( 60.622 - 59.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                     59.375    59.375 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    59.375 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441    60.816    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.018    57.798 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    59.282    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    59.375 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.247    60.622    init_TS_inst2/clk_out4
    SLICE_X44Y131        FDRE                                         r  init_TS_inst2/s_sr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y131        FDRE (Prop_fdre_C_Q)         0.223    60.845 r  init_TS_inst2/s_sr_reg/Q
                         net (fo=2, routed)           2.630    63.475    init_TS_inst2/output
    SLICE_X45Y131        LUT3 (Prop_lut3_I2_O)        0.043    63.518 r  init_TS_inst2/s_UDP_FIFO_reset_i_1/O
                         net (fo=1, routed)           0.000    63.518    s_UDP_FIFO_reset0
    SLICE_X45Y131        FDRE                                         r  s_UDP_FIFO_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    61.241    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    61.324 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.117    62.441    axi_clk
    SLICE_X45Y131        FDRE                                         r  s_UDP_FIFO_reset_reg/C
                         clock pessimism              0.000    62.441    
                         clock uncertainty           -0.462    61.979    
    SLICE_X45Y131        FDRE (Setup_fdre_C_D)        0.034    62.013    s_UDP_FIFO_reset_reg
  -------------------------------------------------------------------
                         required time                         62.013    
                         arrival time                         -63.518    
  -------------------------------------------------------------------
                         slack                                 -1.505    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 init_TS_inst2/s_sr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_UDP_FIFO_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.128ns (7.826%)  route 1.508ns (92.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.558ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.026    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.557     0.557    init_TS_inst2/clk_out4
    SLICE_X44Y131        FDRE                                         r  init_TS_inst2/s_sr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y131        FDRE (Prop_fdre_C_Q)         0.100     0.657 r  init_TS_inst2/s_sr_reg/Q
                         net (fo=2, routed)           1.508     2.165    init_TS_inst2/output
    SLICE_X45Y131        LUT3 (Prop_lut3_I2_O)        0.028     2.193 r  init_TS_inst2/s_UDP_FIFO_reset_i_1/O
                         net (fo=1, routed)           0.000     2.193    s_UDP_FIFO_reset0
    SLICE_X45Y131        FDRE                                         r  s_UDP_FIFO_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.759     1.558    axi_clk
    SLICE_X45Y131        FDRE                                         r  s_UDP_FIFO_reset_reg/C
                         clock pessimism              0.000     1.558    
                         clock uncertainty            0.462     2.020    
    SLICE_X45Y131        FDRE (Hold_fdre_C_D)         0.061     2.081    s_UDP_FIFO_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.111    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL_40MHz_to_640MHz_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 s_trg_tag_TOTcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@80.000ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@75.000ns)
  Data Path Delay:        4.525ns  (logic 0.223ns (4.928%)  route 4.302ns (95.072%))
  Logic Levels:           0  
  Clock Path Skew:        1.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.518ns = ( 82.518 - 80.000 ) 
    Source Clock Delay      (SCD):    1.244ns = ( 76.244 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     75.000    75.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    75.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443    76.443    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -3.018    73.425 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    74.909    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    75.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.242    76.244    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.223    76.467 r  s_trg_tag_TOTcnt_reg[3]/Q
                         net (fo=17, routed)          4.302    80.769    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/din[3]
    RAMB36_X1Y38         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    81.241    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    81.324 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.194    82.518    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y38         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    82.518    
                         clock uncertainty           -0.468    82.050    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543    81.507    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         81.507    
                         arrival time                         -80.769    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 s_trg_tag_TOTcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@80.000ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@75.000ns)
  Data Path Delay:        4.503ns  (logic 0.204ns (4.531%)  route 4.299ns (95.469%))
  Logic Levels:           0  
  Clock Path Skew:        1.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 82.587 - 80.000 ) 
    Source Clock Delay      (SCD):    1.244ns = ( 76.244 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     75.000    75.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    75.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443    76.443    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -3.018    73.425 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    74.909    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    75.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.242    76.244    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.204    76.448 r  s_trg_tag_TOTcnt_reg[5]/Q
                         net (fo=17, routed)          4.299    80.747    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/din[5]
    RAMB36_X2Y42         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    81.241    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    81.324 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.263    82.587    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y42         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    82.587    
                         clock uncertainty           -0.468    82.119    
    RAMB36_X2Y42         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.626    81.493    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         81.493    
                         arrival time                         -80.747    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 s_trg_tag_TOTcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@80.000ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@75.000ns)
  Data Path Delay:        4.487ns  (logic 0.223ns (4.970%)  route 4.264ns (95.030%))
  Logic Levels:           0  
  Clock Path Skew:        1.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.519ns = ( 82.519 - 80.000 ) 
    Source Clock Delay      (SCD):    1.244ns = ( 76.244 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     75.000    75.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    75.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443    76.443    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -3.018    73.425 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    74.909    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    75.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.242    76.244    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.223    76.467 r  s_trg_tag_TOTcnt_reg[3]/Q
                         net (fo=17, routed)          4.264    80.731    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/din[3]
    RAMB36_X1Y39         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    81.241    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    81.324 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.195    82.519    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y39         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    82.519    
                         clock uncertainty           -0.468    82.051    
    RAMB36_X1Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543    81.508    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         81.508    
                         arrival time                         -80.731    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 s_trg_tag_TOTcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@80.000ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@75.000ns)
  Data Path Delay:        4.610ns  (logic 0.223ns (4.837%)  route 4.387ns (95.163%))
  Logic Levels:           0  
  Clock Path Skew:        1.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 82.645 - 80.000 ) 
    Source Clock Delay      (SCD):    1.244ns = ( 76.244 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     75.000    75.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    75.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443    76.443    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -3.018    73.425 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    74.909    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    75.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.242    76.244    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.223    76.467 r  s_trg_tag_TOTcnt_reg[3]/Q
                         net (fo=17, routed)          4.387    80.854    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[3]
    RAMB36_X1Y42         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    81.241    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    81.324 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.321    82.645    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y42         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    82.645    
                         clock uncertainty           -0.468    82.177    
    RAMB36_X1Y42         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543    81.634    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         81.634    
                         arrival time                         -80.854    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 s_trg_tag_TOTcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@80.000ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@75.000ns)
  Data Path Delay:        4.398ns  (logic 0.223ns (5.070%)  route 4.175ns (94.930%))
  Logic Levels:           0  
  Clock Path Skew:        1.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.461ns = ( 82.461 - 80.000 ) 
    Source Clock Delay      (SCD):    1.244ns = ( 76.244 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     75.000    75.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    75.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443    76.443    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -3.018    73.425 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    74.909    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    75.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.242    76.244    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.223    76.467 r  s_trg_tag_TOTcnt_reg[3]/Q
                         net (fo=17, routed)          4.175    80.642    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[3]
    RAMB36_X2Y39         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    81.241    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    81.324 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.137    82.461    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y39         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    82.461    
                         clock uncertainty           -0.468    81.993    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543    81.450    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         81.450    
                         arrival time                         -80.642    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 s_trg_tag_TOTcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@80.000ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@75.000ns)
  Data Path Delay:        4.372ns  (logic 0.204ns (4.666%)  route 4.168ns (95.334%))
  Logic Levels:           0  
  Clock Path Skew:        1.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.519ns = ( 82.519 - 80.000 ) 
    Source Clock Delay      (SCD):    1.244ns = ( 76.244 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     75.000    75.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    75.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443    76.443    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -3.018    73.425 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    74.909    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    75.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.242    76.244    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.204    76.448 r  s_trg_tag_TOTcnt_reg[5]/Q
                         net (fo=17, routed)          4.168    80.616    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/din[5]
    RAMB36_X1Y39         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    81.241    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    81.324 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.195    82.519    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y39         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    82.519    
                         clock uncertainty           -0.468    82.051    
    RAMB36_X1Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.626    81.425    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         81.425    
                         arrival time                         -80.616    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 s_trg_tag_TOTcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@80.000ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@75.000ns)
  Data Path Delay:        4.577ns  (logic 0.223ns (4.872%)  route 4.354ns (95.128%))
  Logic Levels:           0  
  Clock Path Skew:        1.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 82.649 - 80.000 ) 
    Source Clock Delay      (SCD):    1.244ns = ( 76.244 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     75.000    75.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    75.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443    76.443    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -3.018    73.425 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    74.909    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    75.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.242    76.244    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.223    76.467 r  s_trg_tag_TOTcnt_reg[3]/Q
                         net (fo=17, routed)          4.354    80.821    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/din[3]
    RAMB36_X1Y40         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    81.241    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    81.324 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.325    82.649    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y40         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    82.649    
                         clock uncertainty           -0.468    82.181    
    RAMB36_X1Y40         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543    81.638    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         81.638    
                         arrival time                         -80.821    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 s_trg_tag_TOTcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@80.000ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@75.000ns)
  Data Path Delay:        4.481ns  (logic 0.204ns (4.552%)  route 4.277ns (95.448%))
  Logic Levels:           0  
  Clock Path Skew:        1.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 82.647 - 80.000 ) 
    Source Clock Delay      (SCD):    1.244ns = ( 76.244 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     75.000    75.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    75.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443    76.443    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -3.018    73.425 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    74.909    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    75.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.242    76.244    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.204    76.448 r  s_trg_tag_TOTcnt_reg[5]/Q
                         net (fo=17, routed)          4.277    80.725    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB36_X1Y41         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    81.241    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    81.324 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.323    82.647    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y41         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    82.647    
                         clock uncertainty           -0.468    82.179    
    RAMB36_X1Y41         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.626    81.553    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         81.553    
                         arrival time                         -80.725    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 s_trg_tag_TOTcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@80.000ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@75.000ns)
  Data Path Delay:        4.472ns  (logic 0.204ns (4.561%)  route 4.268ns (95.439%))
  Logic Levels:           0  
  Clock Path Skew:        1.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 82.649 - 80.000 ) 
    Source Clock Delay      (SCD):    1.244ns = ( 76.244 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     75.000    75.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    75.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443    76.443    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -3.018    73.425 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    74.909    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    75.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.242    76.244    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.204    76.448 r  s_trg_tag_TOTcnt_reg[5]/Q
                         net (fo=17, routed)          4.268    80.716    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/din[5]
    RAMB36_X1Y40         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    81.241    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    81.324 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.325    82.649    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y40         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    82.649    
                         clock uncertainty           -0.468    82.181    
    RAMB36_X1Y40         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.626    81.555    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         81.555    
                         arrival time                         -80.716    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 s_trg_tag_TOTcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@80.000ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@75.000ns)
  Data Path Delay:        4.490ns  (logic 0.223ns (4.966%)  route 4.267ns (95.034%))
  Logic Levels:           0  
  Clock Path Skew:        1.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 82.589 - 80.000 ) 
    Source Clock Delay      (SCD):    1.244ns = ( 76.244 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     75.000    75.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    75.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443    76.443    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -3.018    73.425 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    74.909    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    75.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.242    76.244    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.223    76.467 r  s_trg_tag_TOTcnt_reg[3]/Q
                         net (fo=17, routed)          4.267    80.734    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/din[3]
    RAMB36_X2Y41         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    81.241    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    81.324 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.265    82.589    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y41         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    82.589    
                         clock uncertainty           -0.468    82.121    
    RAMB36_X2Y41         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543    81.578    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         81.578    
                         arrival time                         -80.734    
  -------------------------------------------------------------------
                         slack                                  0.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 s_trg_tag_TOTcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.091ns (4.717%)  route 1.838ns (95.283%))
  Logic Levels:           0  
  Clock Path Skew:        1.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.581ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.024    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.543     0.545    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.091     0.636 r  s_trg_tag_TOTcnt_reg[7]/Q
                         net (fo=17, routed)          1.838     2.474    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/din[7]
    RAMB36_X3Y39         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.782     1.581    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y39         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     1.581    
                         clock uncertainty            0.468     2.048    
    RAMB36_X3Y39         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.260     2.308    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 s_trg_tag_TOTcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.100ns (4.841%)  route 1.966ns (95.159%))
  Logic Levels:           0  
  Clock Path Skew:        1.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.024    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.543     0.545    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.100     0.645 r  s_trg_tag_TOTcnt_reg[4]/Q
                         net (fo=17, routed)          1.966     2.611    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/din[4]
    RAMB36_X2Y42         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.881     1.680    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y42         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     1.680    
                         clock uncertainty            0.468     2.147    
    RAMB36_X2Y42         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     2.443    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.443    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 s_trg_tag_TOTcnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.100ns (5.069%)  route 1.873ns (94.931%))
  Logic Levels:           0  
  Clock Path Skew:        1.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.024    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.539     0.541    s_clk_TLU_pll_gbuf
    SLICE_X71Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y196        FDRE (Prop_fdre_C_Q)         0.100     0.641 r  s_trg_tag_TOTcnt_reg[12]/Q
                         net (fo=17, routed)          1.873     2.514    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/din[3]
    RAMB36_X5Y36         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.781     1.580    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y36         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     1.580    
                         clock uncertainty            0.468     2.047    
    RAMB36_X5Y36         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     2.343    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 s_trg_tag_TOTcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.100ns (4.809%)  route 1.980ns (95.191%))
  Logic Levels:           0  
  Clock Path Skew:        1.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.024    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.543     0.545    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.100     0.645 r  s_trg_tag_TOTcnt_reg[2]/Q
                         net (fo=17, routed)          1.980     2.625    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[2]
    RAMB36_X2Y40         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.886     1.685    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y40         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     1.685    
                         clock uncertainty            0.468     2.152    
    RAMB36_X2Y40         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     2.448    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.625    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 s_trg_tag_TOTcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.100ns (4.978%)  route 1.909ns (95.022%))
  Logic Levels:           0  
  Clock Path Skew:        1.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.024    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.543     0.545    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.100     0.645 r  s_trg_tag_TOTcnt_reg[4]/Q
                         net (fo=17, routed)          1.909     2.554    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/din[4]
    RAMB36_X1Y36         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.815     1.614    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y36         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     1.614    
                         clock uncertainty            0.468     2.081    
    RAMB36_X1Y36         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     2.377    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.377    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 s_trg_tag_TOTcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.100ns (5.056%)  route 1.878ns (94.944%))
  Logic Levels:           0  
  Clock Path Skew:        1.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.581ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.024    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.543     0.545    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.100     0.645 r  s_trg_tag_TOTcnt_reg[4]/Q
                         net (fo=17, routed)          1.878     2.523    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/din[4]
    RAMB36_X3Y39         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.782     1.581    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y39         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     1.581    
                         clock uncertainty            0.468     2.048    
    RAMB36_X3Y39         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     2.344    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.344    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 s_trg_tag_TOTcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.091ns (4.583%)  route 1.894ns (95.417%))
  Logic Levels:           0  
  Clock Path Skew:        1.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.624ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.024    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.543     0.545    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.091     0.636 r  s_trg_tag_TOTcnt_reg[6]/Q
                         net (fo=17, routed)          1.894     2.530    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/din[6]
    RAMB36_X0Y39         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.825     1.624    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y39         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     1.624    
                         clock uncertainty            0.468     2.091    
    RAMB36_X0Y39         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.260     2.351    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           2.530    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 s_trg_tag_TOTcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.100ns (5.053%)  route 1.879ns (94.947%))
  Logic Levels:           0  
  Clock Path Skew:        1.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.581ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.024    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.543     0.545    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.100     0.645 r  s_trg_tag_TOTcnt_reg[3]/Q
                         net (fo=17, routed)          1.879     2.524    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/din[3]
    RAMB36_X3Y39         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.782     1.581    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y39         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     1.581    
                         clock uncertainty            0.468     2.048    
    RAMB36_X3Y39         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     2.344    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.344    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 s_trg_tag_TOTcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.100ns (5.042%)  route 1.884ns (94.958%))
  Logic Levels:           0  
  Clock Path Skew:        1.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.024    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.543     0.545    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.100     0.645 r  s_trg_tag_TOTcnt_reg[2]/Q
                         net (fo=17, routed)          1.884     2.529    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/din[2]
    RAMB36_X2Y38         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.786     1.585    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y38         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     1.585    
                         clock uncertainty            0.468     2.052    
    RAMB36_X2Y38         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     2.348    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.348    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 s_trg_tag_TOTcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.100ns (4.798%)  route 1.984ns (95.202%))
  Logic Levels:           0  
  Clock Path Skew:        1.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -0.024    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.543     0.545    s_clk_TLU_pll_gbuf
    SLICE_X59Y196        FDRE                                         r  s_trg_tag_TOTcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.100     0.645 r  s_trg_tag_TOTcnt_reg[4]/Q
                         net (fo=17, routed)          1.984     2.629    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[4]
    RAMB36_X2Y40         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.886     1.685    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y40         RAMB36E1                                     r  DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     1.685    
                         clock uncertainty            0.468     2.152    
    RAMB36_X2Y40         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     2.448    DATA_FIFO_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.629    
  -------------------------------------------------------------------
                         slack                                  0.181    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_PLL_40MHz_to_640MHz_1
  To Clock:  clk_fpga_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.507ns,  Total Violation       -1.507ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.507ns  (required time - arrival time)
  Source:                 init_TS_inst2/s_sr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_UDP_FIFO_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@60.000ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@59.375ns)
  Data Path Delay:        2.896ns  (logic 0.266ns (9.187%)  route 2.630ns (90.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.441ns = ( 62.441 - 60.000 ) 
    Source Clock Delay      (SCD):    1.249ns = ( 60.624 - 59.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                     59.375    59.375 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    59.375 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443    60.818    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -3.018    57.800 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484    59.284    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    59.377 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.247    60.624    init_TS_inst2/clk_out4
    SLICE_X44Y131        FDRE                                         r  init_TS_inst2/s_sr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y131        FDRE (Prop_fdre_C_Q)         0.223    60.847 r  init_TS_inst2/s_sr_reg/Q
                         net (fo=2, routed)           2.630    63.477    init_TS_inst2/output
    SLICE_X45Y131        LUT3 (Prop_lut3_I2_O)        0.043    63.520 r  init_TS_inst2/s_UDP_FIFO_reset_i_1/O
                         net (fo=1, routed)           0.000    63.520    s_UDP_FIFO_reset0
    SLICE_X45Y131        FDRE                                         r  s_UDP_FIFO_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    61.241    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    61.324 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.117    62.441    axi_clk
    SLICE_X45Y131        FDRE                                         r  s_UDP_FIFO_reset_reg/C
                         clock pessimism              0.000    62.441    
                         clock uncertainty           -0.462    61.979    
    SLICE_X45Y131        FDRE (Setup_fdre_C_D)        0.034    62.013    s_UDP_FIFO_reset_reg
  -------------------------------------------------------------------
                         required time                         62.013    
                         arrival time                         -63.520    
  -------------------------------------------------------------------
                         slack                                 -1.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 init_TS_inst2/s_sr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_UDP_FIFO_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.128ns (7.826%)  route 1.508ns (92.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.558ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.024    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.557     0.559    init_TS_inst2/clk_out4
    SLICE_X44Y131        FDRE                                         r  init_TS_inst2/s_sr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y131        FDRE (Prop_fdre_C_Q)         0.100     0.659 r  init_TS_inst2/s_sr_reg/Q
                         net (fo=2, routed)           1.508     2.167    init_TS_inst2/output
    SLICE_X45Y131        LUT3 (Prop_lut3_I2_O)        0.028     2.195 r  init_TS_inst2/s_UDP_FIFO_reset_i_1/O
                         net (fo=1, routed)           0.000     2.195    s_UDP_FIFO_reset0
    SLICE_X45Y131        FDRE                                         r  s_UDP_FIFO_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.759     1.558    axi_clk
    SLICE_X45Y131        FDRE                                         r  s_UDP_FIFO_reset_reg/C
                         clock pessimism              0.000     1.558    
                         clock uncertainty            0.462     2.020    
    SLICE_X45Y131        FDRE (Hold_fdre_C_D)         0.061     2.081    s_UDP_FIFO_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.113    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  MGTREFCLK1P
  To Clock:  MGTREFCLK1P

Setup :            0  Failing Endpoints,  Worst Slack        5.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_mac_tlast_reg/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/PING_check_inst/s_protocol_reg[2]/CLR
                            (recovery check against rising-edge clock MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (MGTREFCLK1P rise@8.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.327ns (15.354%)  route 1.803ns (84.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 11.819 - 8.000 ) 
    Source Clock Delay      (SCD):    4.995ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.244     3.599                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.692 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.303     4.995                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_axi_clk
    SLICE_X144Y128       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_mac_tlast_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X144Y128       FDRE (Prop_fdre_C_Q)         0.204     5.199 f  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_mac_tlast_reg/Q
                         net (fo=3, routed)           0.387     5.586                         GBE_inst/PING_check_inst/rx_axis_mac_tlast
    SLICE_X141Y131       LUT2 (Prop_lut2_I1_O)        0.123     5.709 f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_type[15]_i_2/O
                         net (fo=146, routed)         1.416     7.125                         GBE_inst/PING_check_inst/s_mac_rx_tstart_reg
    SLICE_X143Y145       FDCE                                         f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_protocol_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      8.000     8.000 r                       
    AC8                                               0.000     8.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     8.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.180    10.598                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.681 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.138    11.819                         GBE_inst/PING_check_inst/ping_out_reg_0
    SLICE_X143Y145       FDCE                                         r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_protocol_reg[2]/C
                         clock pessimism              1.097    12.916                           
                         clock uncertainty           -0.035    12.881                           
    SLICE_X143Y145       FDCE (Recov_fdce_C_CLR)     -0.212    12.669    GBE_arp_ping_UDP       GBE_inst/PING_check_inst/s_protocol_reg[2]
  -------------------------------------------------------------------
                         required time                         12.669                           
                         arrival time                          -7.125                           
  -------------------------------------------------------------------
                         slack                                  5.544                           

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_mac_tlast_reg/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/PING_check_inst/s_protocol_reg[3]/CLR
                            (recovery check against rising-edge clock MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (MGTREFCLK1P rise@8.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.327ns (15.354%)  route 1.803ns (84.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 11.819 - 8.000 ) 
    Source Clock Delay      (SCD):    4.995ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.244     3.599                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.692 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.303     4.995                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_axi_clk
    SLICE_X144Y128       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_mac_tlast_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X144Y128       FDRE (Prop_fdre_C_Q)         0.204     5.199 f  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_mac_tlast_reg/Q
                         net (fo=3, routed)           0.387     5.586                         GBE_inst/PING_check_inst/rx_axis_mac_tlast
    SLICE_X141Y131       LUT2 (Prop_lut2_I1_O)        0.123     5.709 f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_type[15]_i_2/O
                         net (fo=146, routed)         1.416     7.125                         GBE_inst/PING_check_inst/s_mac_rx_tstart_reg
    SLICE_X143Y145       FDCE                                         f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_protocol_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      8.000     8.000 r                       
    AC8                                               0.000     8.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     8.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.180    10.598                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.681 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.138    11.819                         GBE_inst/PING_check_inst/ping_out_reg_0
    SLICE_X143Y145       FDCE                                         r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_protocol_reg[3]/C
                         clock pessimism              1.097    12.916                           
                         clock uncertainty           -0.035    12.881                           
    SLICE_X143Y145       FDCE (Recov_fdce_C_CLR)     -0.212    12.669    GBE_arp_ping_UDP       GBE_inst/PING_check_inst/s_protocol_reg[3]
  -------------------------------------------------------------------
                         required time                         12.669                           
                         arrival time                          -7.125                           
  -------------------------------------------------------------------
                         slack                                  5.544                           

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_mac_tlast_reg/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/PING_check_inst/s_protocol_reg[4]/CLR
                            (recovery check against rising-edge clock MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (MGTREFCLK1P rise@8.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.327ns (15.354%)  route 1.803ns (84.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 11.819 - 8.000 ) 
    Source Clock Delay      (SCD):    4.995ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.244     3.599                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.692 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.303     4.995                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_axi_clk
    SLICE_X144Y128       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_mac_tlast_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X144Y128       FDRE (Prop_fdre_C_Q)         0.204     5.199 f  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_mac_tlast_reg/Q
                         net (fo=3, routed)           0.387     5.586                         GBE_inst/PING_check_inst/rx_axis_mac_tlast
    SLICE_X141Y131       LUT2 (Prop_lut2_I1_O)        0.123     5.709 f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_type[15]_i_2/O
                         net (fo=146, routed)         1.416     7.125                         GBE_inst/PING_check_inst/s_mac_rx_tstart_reg
    SLICE_X143Y145       FDCE                                         f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_protocol_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      8.000     8.000 r                       
    AC8                                               0.000     8.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     8.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.180    10.598                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.681 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.138    11.819                         GBE_inst/PING_check_inst/ping_out_reg_0
    SLICE_X143Y145       FDCE                                         r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_protocol_reg[4]/C
                         clock pessimism              1.097    12.916                           
                         clock uncertainty           -0.035    12.881                           
    SLICE_X143Y145       FDCE (Recov_fdce_C_CLR)     -0.212    12.669    GBE_arp_ping_UDP       GBE_inst/PING_check_inst/s_protocol_reg[4]
  -------------------------------------------------------------------
                         required time                         12.669                           
                         arrival time                          -7.125                           
  -------------------------------------------------------------------
                         slack                                  5.544                           

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_mac_tlast_reg/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/PING_check_inst/s_protocol_reg[5]/CLR
                            (recovery check against rising-edge clock MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (MGTREFCLK1P rise@8.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.327ns (15.354%)  route 1.803ns (84.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 11.819 - 8.000 ) 
    Source Clock Delay      (SCD):    4.995ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.244     3.599                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.692 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.303     4.995                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_axi_clk
    SLICE_X144Y128       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_mac_tlast_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X144Y128       FDRE (Prop_fdre_C_Q)         0.204     5.199 f  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_mac_tlast_reg/Q
                         net (fo=3, routed)           0.387     5.586                         GBE_inst/PING_check_inst/rx_axis_mac_tlast
    SLICE_X141Y131       LUT2 (Prop_lut2_I1_O)        0.123     5.709 f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_type[15]_i_2/O
                         net (fo=146, routed)         1.416     7.125                         GBE_inst/PING_check_inst/s_mac_rx_tstart_reg
    SLICE_X143Y145       FDCE                                         f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_protocol_reg[5]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      8.000     8.000 r                       
    AC8                                               0.000     8.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     8.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.180    10.598                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.681 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.138    11.819                         GBE_inst/PING_check_inst/ping_out_reg_0
    SLICE_X143Y145       FDCE                                         r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_protocol_reg[5]/C
                         clock pessimism              1.097    12.916                           
                         clock uncertainty           -0.035    12.881                           
    SLICE_X143Y145       FDCE (Recov_fdce_C_CLR)     -0.212    12.669    GBE_arp_ping_UDP       GBE_inst/PING_check_inst/s_protocol_reg[5]
  -------------------------------------------------------------------
                         required time                         12.669                           
                         arrival time                          -7.125                           
  -------------------------------------------------------------------
                         slack                                  5.544                           

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_mac_tlast_reg/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/PING_check_inst/s_protocol_reg[0]/CLR
                            (recovery check against rising-edge clock MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (MGTREFCLK1P rise@8.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.327ns (15.354%)  route 1.803ns (84.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 11.819 - 8.000 ) 
    Source Clock Delay      (SCD):    4.995ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.244     3.599                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.692 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.303     4.995                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_axi_clk
    SLICE_X144Y128       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_mac_tlast_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X144Y128       FDRE (Prop_fdre_C_Q)         0.204     5.199 f  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_mac_tlast_reg/Q
                         net (fo=3, routed)           0.387     5.586                         GBE_inst/PING_check_inst/rx_axis_mac_tlast
    SLICE_X141Y131       LUT2 (Prop_lut2_I1_O)        0.123     5.709 f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_type[15]_i_2/O
                         net (fo=146, routed)         1.416     7.125                         GBE_inst/PING_check_inst/s_mac_rx_tstart_reg
    SLICE_X142Y145       FDCE                                         f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_protocol_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      8.000     8.000 r                       
    AC8                                               0.000     8.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     8.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.180    10.598                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.681 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.138    11.819                         GBE_inst/PING_check_inst/ping_out_reg_0
    SLICE_X142Y145       FDCE                                         r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_protocol_reg[0]/C
                         clock pessimism              1.097    12.916                           
                         clock uncertainty           -0.035    12.881                           
    SLICE_X142Y145       FDCE (Recov_fdce_C_CLR)     -0.154    12.727    GBE_arp_ping_UDP       GBE_inst/PING_check_inst/s_protocol_reg[0]
  -------------------------------------------------------------------
                         required time                         12.727                           
                         arrival time                          -7.125                           
  -------------------------------------------------------------------
                         slack                                  5.602                           

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_mac_tlast_reg/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/PING_check_inst/s_protocol_reg[1]/CLR
                            (recovery check against rising-edge clock MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (MGTREFCLK1P rise@8.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.327ns (15.354%)  route 1.803ns (84.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 11.819 - 8.000 ) 
    Source Clock Delay      (SCD):    4.995ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.244     3.599                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.692 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.303     4.995                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_axi_clk
    SLICE_X144Y128       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_mac_tlast_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X144Y128       FDRE (Prop_fdre_C_Q)         0.204     5.199 f  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_mac_tlast_reg/Q
                         net (fo=3, routed)           0.387     5.586                         GBE_inst/PING_check_inst/rx_axis_mac_tlast
    SLICE_X141Y131       LUT2 (Prop_lut2_I1_O)        0.123     5.709 f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_type[15]_i_2/O
                         net (fo=146, routed)         1.416     7.125                         GBE_inst/PING_check_inst/s_mac_rx_tstart_reg
    SLICE_X142Y145       FDCE                                         f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_protocol_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      8.000     8.000 r                       
    AC8                                               0.000     8.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     8.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.180    10.598                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.681 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.138    11.819                         GBE_inst/PING_check_inst/ping_out_reg_0
    SLICE_X142Y145       FDCE                                         r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_protocol_reg[1]/C
                         clock pessimism              1.097    12.916                           
                         clock uncertainty           -0.035    12.881                           
    SLICE_X142Y145       FDCE (Recov_fdce_C_CLR)     -0.154    12.727    GBE_arp_ping_UDP       GBE_inst/PING_check_inst/s_protocol_reg[1]
  -------------------------------------------------------------------
                         required time                         12.727                           
                         arrival time                          -7.125                           
  -------------------------------------------------------------------
                         slack                                  5.602                           

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_mac_tlast_reg/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/PING_check_inst/s_IP_src_addr_reg[24]/CLR
                            (recovery check against rising-edge clock MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (MGTREFCLK1P rise@8.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.327ns (16.631%)  route 1.639ns (83.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.817ns = ( 11.817 - 8.000 ) 
    Source Clock Delay      (SCD):    4.995ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.244     3.599                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.692 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.303     4.995                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_axi_clk
    SLICE_X144Y128       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_mac_tlast_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X144Y128       FDRE (Prop_fdre_C_Q)         0.204     5.199 f  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_mac_tlast_reg/Q
                         net (fo=3, routed)           0.387     5.586                         GBE_inst/PING_check_inst/rx_axis_mac_tlast
    SLICE_X141Y131       LUT2 (Prop_lut2_I1_O)        0.123     5.709 f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_type[15]_i_2/O
                         net (fo=146, routed)         1.252     6.961                         GBE_inst/PING_check_inst/s_mac_rx_tstart_reg
    SLICE_X134Y145       FDCE                                         f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_IP_src_addr_reg[24]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      8.000     8.000 r                       
    AC8                                               0.000     8.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     8.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.180    10.598                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.681 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.136    11.817                         GBE_inst/PING_check_inst/ping_out_reg_0
    SLICE_X134Y145       FDCE                                         r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_IP_src_addr_reg[24]/C
                         clock pessimism              1.097    12.914                           
                         clock uncertainty           -0.035    12.879                           
    SLICE_X134Y145       FDCE (Recov_fdce_C_CLR)     -0.212    12.667    GBE_arp_ping_UDP       GBE_inst/PING_check_inst/s_IP_src_addr_reg[24]
  -------------------------------------------------------------------
                         required time                         12.667                           
                         arrival time                          -6.961                           
  -------------------------------------------------------------------
                         slack                                  5.705                           

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_mac_tlast_reg/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/PING_check_inst/s_IP_src_addr_reg[25]/CLR
                            (recovery check against rising-edge clock MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (MGTREFCLK1P rise@8.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.327ns (16.631%)  route 1.639ns (83.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.817ns = ( 11.817 - 8.000 ) 
    Source Clock Delay      (SCD):    4.995ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.244     3.599                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.692 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.303     4.995                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_axi_clk
    SLICE_X144Y128       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_mac_tlast_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X144Y128       FDRE (Prop_fdre_C_Q)         0.204     5.199 f  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_mac_tlast_reg/Q
                         net (fo=3, routed)           0.387     5.586                         GBE_inst/PING_check_inst/rx_axis_mac_tlast
    SLICE_X141Y131       LUT2 (Prop_lut2_I1_O)        0.123     5.709 f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_type[15]_i_2/O
                         net (fo=146, routed)         1.252     6.961                         GBE_inst/PING_check_inst/s_mac_rx_tstart_reg
    SLICE_X134Y145       FDCE                                         f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_IP_src_addr_reg[25]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      8.000     8.000 r                       
    AC8                                               0.000     8.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     8.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.180    10.598                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.681 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.136    11.817                         GBE_inst/PING_check_inst/ping_out_reg_0
    SLICE_X134Y145       FDCE                                         r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_IP_src_addr_reg[25]/C
                         clock pessimism              1.097    12.914                           
                         clock uncertainty           -0.035    12.879                           
    SLICE_X134Y145       FDCE (Recov_fdce_C_CLR)     -0.212    12.667    GBE_arp_ping_UDP       GBE_inst/PING_check_inst/s_IP_src_addr_reg[25]
  -------------------------------------------------------------------
                         required time                         12.667                           
                         arrival time                          -6.961                           
  -------------------------------------------------------------------
                         slack                                  5.705                           

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_mac_tlast_reg/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/PING_check_inst/s_IP_src_addr_reg[28]/CLR
                            (recovery check against rising-edge clock MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (MGTREFCLK1P rise@8.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.327ns (16.631%)  route 1.639ns (83.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.817ns = ( 11.817 - 8.000 ) 
    Source Clock Delay      (SCD):    4.995ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.244     3.599                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.692 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.303     4.995                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_axi_clk
    SLICE_X144Y128       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_mac_tlast_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X144Y128       FDRE (Prop_fdre_C_Q)         0.204     5.199 f  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_mac_tlast_reg/Q
                         net (fo=3, routed)           0.387     5.586                         GBE_inst/PING_check_inst/rx_axis_mac_tlast
    SLICE_X141Y131       LUT2 (Prop_lut2_I1_O)        0.123     5.709 f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_type[15]_i_2/O
                         net (fo=146, routed)         1.252     6.961                         GBE_inst/PING_check_inst/s_mac_rx_tstart_reg
    SLICE_X134Y145       FDCE                                         f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_IP_src_addr_reg[28]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      8.000     8.000 r                       
    AC8                                               0.000     8.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     8.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.180    10.598                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.681 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.136    11.817                         GBE_inst/PING_check_inst/ping_out_reg_0
    SLICE_X134Y145       FDCE                                         r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_IP_src_addr_reg[28]/C
                         clock pessimism              1.097    12.914                           
                         clock uncertainty           -0.035    12.879                           
    SLICE_X134Y145       FDCE (Recov_fdce_C_CLR)     -0.212    12.667    GBE_arp_ping_UDP       GBE_inst/PING_check_inst/s_IP_src_addr_reg[28]
  -------------------------------------------------------------------
                         required time                         12.667                           
                         arrival time                          -6.961                           
  -------------------------------------------------------------------
                         slack                                  5.705                           

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_mac_tlast_reg/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/PING_check_inst/s_IP_src_addr_reg[29]/CLR
                            (recovery check against rising-edge clock MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (MGTREFCLK1P rise@8.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.327ns (16.631%)  route 1.639ns (83.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.817ns = ( 11.817 - 8.000 ) 
    Source Clock Delay      (SCD):    4.995ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.244     3.599                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.692 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.303     4.995                         GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_axi_clk
    SLICE_X144Y128       FDRE                                         r  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_mac_tlast_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X144Y128       FDRE (Prop_fdre_C_Q)         0.204     5.199 f  GBE_MAC              GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/rx_axi_shim/rx_mac_tlast_reg/Q
                         net (fo=3, routed)           0.387     5.586                         GBE_inst/PING_check_inst/rx_axis_mac_tlast
    SLICE_X141Y131       LUT2 (Prop_lut2_I1_O)        0.123     5.709 f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_type[15]_i_2/O
                         net (fo=146, routed)         1.252     6.961                         GBE_inst/PING_check_inst/s_mac_rx_tstart_reg
    SLICE_X134Y145       FDCE                                         f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_IP_src_addr_reg[29]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      8.000     8.000 r                       
    AC8                                               0.000     8.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     8.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.180    10.598                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.681 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        1.136    11.817                         GBE_inst/PING_check_inst/ping_out_reg_0
    SLICE_X134Y145       FDCE                                         r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_IP_src_addr_reg[29]/C
                         clock pessimism              1.097    12.914                           
                         clock uncertainty           -0.035    12.879                           
    SLICE_X134Y145       FDCE (Recov_fdce_C_CLR)     -0.212    12.667    GBE_arp_ping_UDP       GBE_inst/PING_check_inst/s_IP_src_addr_reg[29]
  -------------------------------------------------------------------
                         required time                         12.667                           
                         arrival time                          -6.961                           
  -------------------------------------------------------------------
                         slack                                  5.705                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 GBE_inst/receive_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/receive_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGTREFCLK1P rise@0.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.107ns (37.143%)  route 0.181ns (62.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.542     0.983                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.009 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.568     1.577                         GBE_inst/receive_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X140Y131       FDPE                                         r                       GBE_inst/receive_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X140Y131       FDPE (Prop_fdpe_C_Q)         0.107     1.684 f                       GBE_inst/receive_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.181     1.865                         GBE_inst/receive_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X139Y130       FDPE                                         f                       GBE_inst/receive_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.584     1.316                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.346 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.766     2.112                         GBE_inst/receive_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X139Y130       FDPE                                         r                       GBE_inst/receive_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.505     1.607                           
    SLICE_X139Y130       FDPE (Remov_fdpe_C_PRE)     -0.108     1.499                           GBE_inst/receive_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.499                           
                         arrival time                           1.865                           
  -------------------------------------------------------------------
                         slack                                  0.366                           

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 GBE_inst/transmit_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/transmit_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGTREFCLK1P rise@0.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.091ns (29.900%)  route 0.213ns (70.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.542     0.983                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.009 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.593     1.602                         GBE_inst/transmit_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X144Y129       FDPE                                         r  GBE_arp_ping_UDP     GBE_inst/transmit_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X144Y129       FDPE (Prop_fdpe_C_Q)         0.091     1.693 f  GBE_arp_ping_UDP     GBE_inst/transmit_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.213     1.906                         GBE_inst/transmit_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X149Y132       FDPE                                         f  GBE_arp_ping_UDP     GBE_inst/transmit_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.584     1.316                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.346 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.797     2.143                         GBE_inst/transmit_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X149Y132       FDPE                                         r  GBE_arp_ping_UDP     GBE_inst/transmit_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.505     1.638                           
    SLICE_X149Y132       FDPE (Remov_fdpe_C_PRE)     -0.108     1.530    GBE_arp_ping_UDP       GBE_inst/transmit_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.530                           
                         arrival time                           1.906                           
  -------------------------------------------------------------------
                         slack                                  0.376                           

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 GBE_inst/s_mac_rx_tstart_reg/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/PING_check_inst/s_IP_dst_addr_reg[16]/CLR
                            (removal check against rising-edge clock MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGTREFCLK1P rise@0.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.128ns (25.174%)  route 0.380ns (74.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.542     0.983                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.009 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.568     1.577                         GBE_inst/s_mac_rx_clk_p
    SLICE_X141Y131       FDRE                                         r                       GBE_inst/s_mac_rx_tstart_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X141Y131       FDRE (Prop_fdre_C_Q)         0.100     1.677 f                       GBE_inst/s_mac_rx_tstart_reg/Q
                         net (fo=3, routed)           0.138     1.815                         GBE_inst/PING_check_inst/rst
    SLICE_X141Y131       LUT2 (Prop_lut2_I0_O)        0.028     1.843 f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_type[15]_i_2/O
                         net (fo=146, routed)         0.242     2.085                         GBE_inst/PING_check_inst/s_mac_rx_tstart_reg
    SLICE_X134Y135       FDCE                                         f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_IP_dst_addr_reg[16]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.584     1.316                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.346 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.769     2.115                         GBE_inst/PING_check_inst/ping_out_reg_0
    SLICE_X134Y135       FDCE                                         r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_IP_dst_addr_reg[16]/C
                         clock pessimism             -0.505     1.610                           
    SLICE_X134Y135       FDCE (Remov_fdce_C_CLR)     -0.069     1.541    GBE_arp_ping_UDP       GBE_inst/PING_check_inst/s_IP_dst_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.541                           
                         arrival time                           2.085                           
  -------------------------------------------------------------------
                         slack                                  0.544                           

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 GBE_inst/s_mac_rx_tstart_reg/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/PING_check_inst/s_IP_dst_addr_reg[17]/CLR
                            (removal check against rising-edge clock MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGTREFCLK1P rise@0.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.128ns (25.174%)  route 0.380ns (74.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.542     0.983                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.009 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.568     1.577                         GBE_inst/s_mac_rx_clk_p
    SLICE_X141Y131       FDRE                                         r                       GBE_inst/s_mac_rx_tstart_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X141Y131       FDRE (Prop_fdre_C_Q)         0.100     1.677 f                       GBE_inst/s_mac_rx_tstart_reg/Q
                         net (fo=3, routed)           0.138     1.815                         GBE_inst/PING_check_inst/rst
    SLICE_X141Y131       LUT2 (Prop_lut2_I0_O)        0.028     1.843 f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_type[15]_i_2/O
                         net (fo=146, routed)         0.242     2.085                         GBE_inst/PING_check_inst/s_mac_rx_tstart_reg
    SLICE_X134Y135       FDCE                                         f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_IP_dst_addr_reg[17]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.584     1.316                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.346 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.769     2.115                         GBE_inst/PING_check_inst/ping_out_reg_0
    SLICE_X134Y135       FDCE                                         r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_IP_dst_addr_reg[17]/C
                         clock pessimism             -0.505     1.610                           
    SLICE_X134Y135       FDCE (Remov_fdce_C_CLR)     -0.069     1.541    GBE_arp_ping_UDP       GBE_inst/PING_check_inst/s_IP_dst_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.541                           
                         arrival time                           2.085                           
  -------------------------------------------------------------------
                         slack                                  0.544                           

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 GBE_inst/s_mac_rx_tstart_reg/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/PING_check_inst/s_IP_dst_addr_reg[18]/CLR
                            (removal check against rising-edge clock MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGTREFCLK1P rise@0.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.128ns (25.174%)  route 0.380ns (74.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.542     0.983                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.009 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.568     1.577                         GBE_inst/s_mac_rx_clk_p
    SLICE_X141Y131       FDRE                                         r                       GBE_inst/s_mac_rx_tstart_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X141Y131       FDRE (Prop_fdre_C_Q)         0.100     1.677 f                       GBE_inst/s_mac_rx_tstart_reg/Q
                         net (fo=3, routed)           0.138     1.815                         GBE_inst/PING_check_inst/rst
    SLICE_X141Y131       LUT2 (Prop_lut2_I0_O)        0.028     1.843 f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_type[15]_i_2/O
                         net (fo=146, routed)         0.242     2.085                         GBE_inst/PING_check_inst/s_mac_rx_tstart_reg
    SLICE_X134Y135       FDCE                                         f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_IP_dst_addr_reg[18]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.584     1.316                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.346 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.769     2.115                         GBE_inst/PING_check_inst/ping_out_reg_0
    SLICE_X134Y135       FDCE                                         r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_IP_dst_addr_reg[18]/C
                         clock pessimism             -0.505     1.610                           
    SLICE_X134Y135       FDCE (Remov_fdce_C_CLR)     -0.069     1.541    GBE_arp_ping_UDP       GBE_inst/PING_check_inst/s_IP_dst_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.541                           
                         arrival time                           2.085                           
  -------------------------------------------------------------------
                         slack                                  0.544                           

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 GBE_inst/s_mac_rx_tstart_reg/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/PING_check_inst/s_IP_dst_addr_reg[19]/CLR
                            (removal check against rising-edge clock MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGTREFCLK1P rise@0.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.128ns (25.174%)  route 0.380ns (74.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.542     0.983                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.009 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.568     1.577                         GBE_inst/s_mac_rx_clk_p
    SLICE_X141Y131       FDRE                                         r                       GBE_inst/s_mac_rx_tstart_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X141Y131       FDRE (Prop_fdre_C_Q)         0.100     1.677 f                       GBE_inst/s_mac_rx_tstart_reg/Q
                         net (fo=3, routed)           0.138     1.815                         GBE_inst/PING_check_inst/rst
    SLICE_X141Y131       LUT2 (Prop_lut2_I0_O)        0.028     1.843 f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_type[15]_i_2/O
                         net (fo=146, routed)         0.242     2.085                         GBE_inst/PING_check_inst/s_mac_rx_tstart_reg
    SLICE_X134Y135       FDCE                                         f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_IP_dst_addr_reg[19]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.584     1.316                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.346 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.769     2.115                         GBE_inst/PING_check_inst/ping_out_reg_0
    SLICE_X134Y135       FDCE                                         r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_IP_dst_addr_reg[19]/C
                         clock pessimism             -0.505     1.610                           
    SLICE_X134Y135       FDCE (Remov_fdce_C_CLR)     -0.069     1.541    GBE_arp_ping_UDP       GBE_inst/PING_check_inst/s_IP_dst_addr_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.541                           
                         arrival time                           2.085                           
  -------------------------------------------------------------------
                         slack                                  0.544                           

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 GBE_inst/s_mac_rx_tstart_reg/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/PING_check_inst/s_IP_dst_addr_reg[20]/CLR
                            (removal check against rising-edge clock MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGTREFCLK1P rise@0.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.128ns (25.174%)  route 0.380ns (74.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.542     0.983                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.009 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.568     1.577                         GBE_inst/s_mac_rx_clk_p
    SLICE_X141Y131       FDRE                                         r                       GBE_inst/s_mac_rx_tstart_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X141Y131       FDRE (Prop_fdre_C_Q)         0.100     1.677 f                       GBE_inst/s_mac_rx_tstart_reg/Q
                         net (fo=3, routed)           0.138     1.815                         GBE_inst/PING_check_inst/rst
    SLICE_X141Y131       LUT2 (Prop_lut2_I0_O)        0.028     1.843 f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_type[15]_i_2/O
                         net (fo=146, routed)         0.242     2.085                         GBE_inst/PING_check_inst/s_mac_rx_tstart_reg
    SLICE_X134Y135       FDCE                                         f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_IP_dst_addr_reg[20]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.584     1.316                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.346 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.769     2.115                         GBE_inst/PING_check_inst/ping_out_reg_0
    SLICE_X134Y135       FDCE                                         r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_IP_dst_addr_reg[20]/C
                         clock pessimism             -0.505     1.610                           
    SLICE_X134Y135       FDCE (Remov_fdce_C_CLR)     -0.069     1.541    GBE_arp_ping_UDP       GBE_inst/PING_check_inst/s_IP_dst_addr_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.541                           
                         arrival time                           2.085                           
  -------------------------------------------------------------------
                         slack                                  0.544                           

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 GBE_inst/s_mac_rx_tstart_reg/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/PING_check_inst/s_IP_dst_addr_reg[21]/CLR
                            (removal check against rising-edge clock MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGTREFCLK1P rise@0.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.128ns (25.174%)  route 0.380ns (74.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.542     0.983                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.009 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.568     1.577                         GBE_inst/s_mac_rx_clk_p
    SLICE_X141Y131       FDRE                                         r                       GBE_inst/s_mac_rx_tstart_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X141Y131       FDRE (Prop_fdre_C_Q)         0.100     1.677 f                       GBE_inst/s_mac_rx_tstart_reg/Q
                         net (fo=3, routed)           0.138     1.815                         GBE_inst/PING_check_inst/rst
    SLICE_X141Y131       LUT2 (Prop_lut2_I0_O)        0.028     1.843 f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_type[15]_i_2/O
                         net (fo=146, routed)         0.242     2.085                         GBE_inst/PING_check_inst/s_mac_rx_tstart_reg
    SLICE_X134Y135       FDCE                                         f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_IP_dst_addr_reg[21]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.584     1.316                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.346 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.769     2.115                         GBE_inst/PING_check_inst/ping_out_reg_0
    SLICE_X134Y135       FDCE                                         r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_IP_dst_addr_reg[21]/C
                         clock pessimism             -0.505     1.610                           
    SLICE_X134Y135       FDCE (Remov_fdce_C_CLR)     -0.069     1.541    GBE_arp_ping_UDP       GBE_inst/PING_check_inst/s_IP_dst_addr_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.541                           
                         arrival time                           2.085                           
  -------------------------------------------------------------------
                         slack                                  0.544                           

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 GBE_inst/s_mac_rx_tstart_reg/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/PING_check_inst/s_IP_dst_addr_reg[22]/CLR
                            (removal check against rising-edge clock MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGTREFCLK1P rise@0.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.128ns (25.174%)  route 0.380ns (74.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.542     0.983                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.009 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.568     1.577                         GBE_inst/s_mac_rx_clk_p
    SLICE_X141Y131       FDRE                                         r                       GBE_inst/s_mac_rx_tstart_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X141Y131       FDRE (Prop_fdre_C_Q)         0.100     1.677 f                       GBE_inst/s_mac_rx_tstart_reg/Q
                         net (fo=3, routed)           0.138     1.815                         GBE_inst/PING_check_inst/rst
    SLICE_X141Y131       LUT2 (Prop_lut2_I0_O)        0.028     1.843 f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_type[15]_i_2/O
                         net (fo=146, routed)         0.242     2.085                         GBE_inst/PING_check_inst/s_mac_rx_tstart_reg
    SLICE_X134Y135       FDCE                                         f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_IP_dst_addr_reg[22]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.584     1.316                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.346 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.769     2.115                         GBE_inst/PING_check_inst/ping_out_reg_0
    SLICE_X134Y135       FDCE                                         r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_IP_dst_addr_reg[22]/C
                         clock pessimism             -0.505     1.610                           
    SLICE_X134Y135       FDCE (Remov_fdce_C_CLR)     -0.069     1.541    GBE_arp_ping_UDP       GBE_inst/PING_check_inst/s_IP_dst_addr_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.541                           
                         arrival time                           2.085                           
  -------------------------------------------------------------------
                         slack                                  0.544                           

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 GBE_inst/s_mac_rx_tstart_reg/C
                            (rising edge-triggered cell FDRE clocked by MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/PING_check_inst/s_IP_dst_addr_reg[23]/CLR
                            (removal check against rising-edge clock MGTREFCLK1P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGTREFCLK1P rise@0.000ns - MGTREFCLK1P rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.128ns (25.174%)  route 0.380ns (74.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.542     0.983                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.009 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.568     1.577                         GBE_inst/s_mac_rx_clk_p
    SLICE_X141Y131       FDRE                                         r                       GBE_inst/s_mac_rx_tstart_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X141Y131       FDRE (Prop_fdre_C_Q)         0.100     1.677 f                       GBE_inst/s_mac_rx_tstart_reg/Q
                         net (fo=3, routed)           0.138     1.815                         GBE_inst/PING_check_inst/rst
    SLICE_X141Y131       LUT2 (Prop_lut2_I0_O)        0.028     1.843 f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_type[15]_i_2/O
                         net (fo=146, routed)         0.242     2.085                         GBE_inst/PING_check_inst/s_mac_rx_tstart_reg
    SLICE_X134Y135       FDCE                                         f  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_IP_dst_addr_reg[23]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock MGTREFCLK1P rise edge)
                                                      0.000     0.000 r                       
    AC8                                               0.000     0.000 r                       MGTREFCLK1P (IN)
                         net (fo=0)                   0.000     0.000                         MGTREFCLK1P
    AC8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r                       MGTREFCLK1P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.584     1.316                         GBE_inst/U0/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.346 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=1559, routed)        0.769     2.115                         GBE_inst/PING_check_inst/ping_out_reg_0
    SLICE_X134Y135       FDCE                                         r  GBE_arp_ping_UDP     GBE_inst/PING_check_inst/s_IP_dst_addr_reg[23]/C
                         clock pessimism             -0.505     1.610                           
    SLICE_X134Y135       FDCE (Remov_fdce_C_CLR)     -0.069     1.541    GBE_arp_ping_UDP       GBE_inst/PING_check_inst/s_IP_dst_addr_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.541                           
                         arrival time                           2.085                           
  -------------------------------------------------------------------
                         slack                                  0.544                           





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       18.576ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.576ns  (required time - arrival time)
  Source:                 Deser_inst/DATA_FIFO_MPW3_decode1/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.204ns (27.212%)  route 0.546ns (72.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 22.509 - 20.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                       
    PS7_X0Y0             PS7                          0.000     0.000 r                       caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339                         caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r                       caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.373     2.805                         Deser_inst/DATA_FIFO_MPW3_decode1/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X7Y113         FDPE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X7Y113         FDPE (Prop_fdpe_C_Q)         0.204     3.009 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.546     3.555                         Deser_inst/DATA_FIFO_MPW3_decode1/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X8Y113         FDPE                                         f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r                       
    PS7_X0Y0             PS7                          0.000    20.000 r                       caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    21.241                         caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.324 r                       caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.185    22.509                         Deser_inst/DATA_FIFO_MPW3_decode1/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X8Y113         FDPE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.194    22.703                           
                         clock uncertainty           -0.302    22.401                           
    SLICE_X8Y113         FDPE (Recov_fdpe_C_PRE)     -0.270    22.131    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         22.131                           
                         arrival time                          -3.555                           
  -------------------------------------------------------------------
                         slack                                 18.576                           

Slack (MET) :             18.868ns  (required time - arrival time)
  Source:                 Deser_inst/DATA_FIFO_MPW3_decode/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.204ns (39.962%)  route 0.306ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.512ns = ( 22.512 - 20.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                       
    PS7_X0Y0             PS7                          0.000     0.000 r                       caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339                         caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r                       caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.323     2.755                         Deser_inst/DATA_FIFO_MPW3_decode/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X9Y106         FDPE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X9Y106         FDPE (Prop_fdpe_C_Q)         0.204     2.959 f  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.306     3.265                         Deser_inst/DATA_FIFO_MPW3_decode/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X10Y106        FDPE                                         f  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r                       
    PS7_X0Y0             PS7                          0.000    20.000 r                       caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    21.241                         caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.324 r                       caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.188    22.512                         Deser_inst/DATA_FIFO_MPW3_decode/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X10Y106        FDPE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.194    22.706                           
                         clock uncertainty           -0.302    22.404                           
    SLICE_X10Y106        FDPE (Recov_fdpe_C_PRE)     -0.270    22.134    DECODE                 Deser_inst/DATA_FIFO_MPW3_decode/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         22.134                           
                         arrival time                          -3.265                           
  -------------------------------------------------------------------
                         slack                                 18.868                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Deser_inst/DATA_FIFO_MPW3_decode/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.091ns (38.975%)  route 0.142ns (61.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                       
    PS7_X0Y0             PS7                          0.000     0.000 r                       caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725                         caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r                       caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.606     1.357                         Deser_inst/DATA_FIFO_MPW3_decode/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X9Y106         FDPE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X9Y106         FDPE (Prop_fdpe_C_Q)         0.091     1.448 f  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.142     1.590                         Deser_inst/DATA_FIFO_MPW3_decode/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X10Y106        FDPE                                         f  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                       
    PS7_X0Y0             PS7                          0.000     0.000 r                       caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769                         caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r                       caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.807     1.606                         Deser_inst/DATA_FIFO_MPW3_decode/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X10Y106        FDPE                                         r  DECODE               Deser_inst/DATA_FIFO_MPW3_decode/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism             -0.216     1.390                           
    SLICE_X10Y106        FDPE (Remov_fdpe_C_PRE)     -0.090     1.300    DECODE                 Deser_inst/DATA_FIFO_MPW3_decode/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.300                           
                         arrival time                           1.590                           
  -------------------------------------------------------------------
                         slack                                  0.290                           

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 Deser_inst/DATA_FIFO_MPW3_decode1/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Deser_inst/DATA_FIFO_MPW3_decode1/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.091ns (24.419%)  route 0.282ns (75.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                       
    PS7_X0Y0             PS7                          0.000     0.000 r                       caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725                         caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r                       caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.631     1.382                         Deser_inst/DATA_FIFO_MPW3_decode1/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X7Y113         FDPE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X7Y113         FDPE (Prop_fdpe_C_Q)         0.091     1.473 f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.282     1.755                         Deser_inst/DATA_FIFO_MPW3_decode1/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X8Y113         FDPE                                         f  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                       
    PS7_X0Y0             PS7                          0.000     0.000 r                       caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769                         caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r                       caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.802     1.601                         Deser_inst/DATA_FIFO_MPW3_decode1/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X8Y113         FDPE                                         r  DECODE1              Deser_inst/DATA_FIFO_MPW3_decode1/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism             -0.216     1.385                           
    SLICE_X8Y113         FDPE (Remov_fdpe_C_PRE)     -0.090     1.295    DECODE1                Deser_inst/DATA_FIFO_MPW3_decode1/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.295                           
                         arrival time                           1.755                           
  -------------------------------------------------------------------
                         slack                                  0.460                           





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out1_PLL_40MHz_to_640MHz

Setup :            0  Failing Endpoints,  Worst Slack        1.945ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.403ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.945ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.timer_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.816ns  (logic 0.223ns (27.338%)  route 0.593ns (72.662%))
  Logic Levels:           0  
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 26.232 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.593    23.607    Alive_inst/AR[0]
    SLICE_X3Y120         FDCE                                         f  Alive_inst/heartbeat_process.timer_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    25.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    26.285    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.735    23.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.917    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.232    26.232    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X3Y120         FDCE                                         r  Alive_inst/heartbeat_process.timer_reg[7]/C
                         clock pessimism              0.000    26.232    
                         clock uncertainty           -0.468    25.764    
    SLICE_X3Y120         FDCE (Recov_fdce_C_CLR)     -0.212    25.552    Alive_inst/heartbeat_process.timer_reg[7]
  -------------------------------------------------------------------
                         required time                         25.552    
                         arrival time                         -23.607    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             1.945ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.timer_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.816ns  (logic 0.223ns (27.338%)  route 0.593ns (72.662%))
  Logic Levels:           0  
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 26.232 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.593    23.607    Alive_inst/AR[0]
    SLICE_X3Y120         FDCE                                         f  Alive_inst/heartbeat_process.timer_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    25.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    26.285    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.735    23.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.917    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.232    26.232    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X3Y120         FDCE                                         r  Alive_inst/heartbeat_process.timer_reg[8]/C
                         clock pessimism              0.000    26.232    
                         clock uncertainty           -0.468    25.764    
    SLICE_X3Y120         FDCE (Recov_fdce_C_CLR)     -0.212    25.552    Alive_inst/heartbeat_process.timer_reg[8]
  -------------------------------------------------------------------
                         required time                         25.552    
                         arrival time                         -23.607    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_dc_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.740ns  (logic 0.223ns (30.115%)  route 0.517ns (69.885%))
  Logic Levels:           0  
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.229ns = ( 26.229 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.517    23.531    Alive_inst/AR[0]
    SLICE_X3Y122         FDCE                                         f  Alive_inst/heartbeat_process.step_pwm_dc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    25.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    26.285    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.735    23.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.917    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.229    26.229    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X3Y122         FDCE                                         r  Alive_inst/heartbeat_process.step_pwm_dc_reg[0]/C
                         clock pessimism              0.000    26.229    
                         clock uncertainty           -0.468    25.761    
    SLICE_X3Y122         FDCE (Recov_fdce_C_CLR)     -0.212    25.549    Alive_inst/heartbeat_process.step_pwm_dc_reg[0]
  -------------------------------------------------------------------
                         required time                         25.549    
                         arrival time                         -23.531    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_dc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.729ns  (logic 0.223ns (30.608%)  route 0.506ns (69.392%))
  Logic Levels:           0  
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.225ns = ( 26.225 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.506    23.520    Alive_inst/AR[0]
    SLICE_X5Y124         FDCE                                         f  Alive_inst/heartbeat_process.step_pwm_dc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    25.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    26.285    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.735    23.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.917    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.225    26.225    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X5Y124         FDCE                                         r  Alive_inst/heartbeat_process.step_pwm_dc_reg[1]/C
                         clock pessimism              0.000    26.225    
                         clock uncertainty           -0.468    25.757    
    SLICE_X5Y124         FDCE (Recov_fdce_C_CLR)     -0.212    25.545    Alive_inst/heartbeat_process.step_pwm_dc_reg[1]
  -------------------------------------------------------------------
                         required time                         25.545    
                         arrival time                         -23.520    
  -------------------------------------------------------------------
                         slack                                  2.026    

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_dc_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.729ns  (logic 0.223ns (30.608%)  route 0.506ns (69.392%))
  Logic Levels:           0  
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.225ns = ( 26.225 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.506    23.520    Alive_inst/AR[0]
    SLICE_X5Y124         FDCE                                         f  Alive_inst/heartbeat_process.step_pwm_dc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    25.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    26.285    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.735    23.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.917    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.225    26.225    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X5Y124         FDCE                                         r  Alive_inst/heartbeat_process.step_pwm_dc_reg[3]/C
                         clock pessimism              0.000    26.225    
                         clock uncertainty           -0.468    25.757    
    SLICE_X5Y124         FDCE (Recov_fdce_C_CLR)     -0.212    25.545    Alive_inst/heartbeat_process.step_pwm_dc_reg[3]
  -------------------------------------------------------------------
                         required time                         25.545    
                         arrival time                         -23.520    
  -------------------------------------------------------------------
                         slack                                  2.026    

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_dc_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.729ns  (logic 0.223ns (30.608%)  route 0.506ns (69.392%))
  Logic Levels:           0  
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.225ns = ( 26.225 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.506    23.520    Alive_inst/AR[0]
    SLICE_X5Y124         FDCE                                         f  Alive_inst/heartbeat_process.step_pwm_dc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    25.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    26.285    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.735    23.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.917    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.225    26.225    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X5Y124         FDCE                                         r  Alive_inst/heartbeat_process.step_pwm_dc_reg[4]/C
                         clock pessimism              0.000    26.225    
                         clock uncertainty           -0.468    25.757    
    SLICE_X5Y124         FDCE (Recov_fdce_C_CLR)     -0.212    25.545    Alive_inst/heartbeat_process.step_pwm_dc_reg[4]
  -------------------------------------------------------------------
                         required time                         25.545    
                         arrival time                         -23.520    
  -------------------------------------------------------------------
                         slack                                  2.026    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.timer_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.723ns  (logic 0.223ns (30.845%)  route 0.500ns (69.155%))
  Logic Levels:           0  
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 26.228 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.500    23.514    Alive_inst/AR[0]
    SLICE_X7Y121         FDCE                                         f  Alive_inst/heartbeat_process.timer_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    25.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    26.285    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.735    23.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.917    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.228    26.228    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X7Y121         FDCE                                         r  Alive_inst/heartbeat_process.timer_reg[10]/C
                         clock pessimism              0.000    26.228    
                         clock uncertainty           -0.468    25.760    
    SLICE_X7Y121         FDCE (Recov_fdce_C_CLR)     -0.212    25.548    Alive_inst/heartbeat_process.timer_reg[10]
  -------------------------------------------------------------------
                         required time                         25.548    
                         arrival time                         -23.514    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.timer_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.723ns  (logic 0.223ns (30.845%)  route 0.500ns (69.155%))
  Logic Levels:           0  
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 26.228 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.500    23.514    Alive_inst/AR[0]
    SLICE_X7Y121         FDCE                                         f  Alive_inst/heartbeat_process.timer_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    25.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    26.285    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.735    23.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.917    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.228    26.228    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X7Y121         FDCE                                         r  Alive_inst/heartbeat_process.timer_reg[11]/C
                         clock pessimism              0.000    26.228    
                         clock uncertainty           -0.468    25.760    
    SLICE_X7Y121         FDCE (Recov_fdce_C_CLR)     -0.212    25.548    Alive_inst/heartbeat_process.timer_reg[11]
  -------------------------------------------------------------------
                         required time                         25.548    
                         arrival time                         -23.514    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.timer_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.723ns  (logic 0.223ns (30.845%)  route 0.500ns (69.155%))
  Logic Levels:           0  
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 26.228 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.500    23.514    Alive_inst/AR[0]
    SLICE_X7Y121         FDCE                                         f  Alive_inst/heartbeat_process.timer_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    25.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    26.285    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.735    23.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.917    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.228    26.228    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X7Y121         FDCE                                         r  Alive_inst/heartbeat_process.timer_reg[12]/C
                         clock pessimism              0.000    26.228    
                         clock uncertainty           -0.468    25.760    
    SLICE_X7Y121         FDCE (Recov_fdce_C_CLR)     -0.212    25.548    Alive_inst/heartbeat_process.timer_reg[12]
  -------------------------------------------------------------------
                         required time                         25.548    
                         arrival time                         -23.514    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.timer_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.723ns  (logic 0.223ns (30.845%)  route 0.500ns (69.155%))
  Logic Levels:           0  
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 26.228 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.500    23.514    Alive_inst/AR[0]
    SLICE_X7Y121         FDCE                                         f  Alive_inst/heartbeat_process.timer_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    25.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    26.285    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.735    23.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.917    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.228    26.228    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X7Y121         FDCE                                         r  Alive_inst/heartbeat_process.timer_reg[16]/C
                         clock pessimism              0.000    26.228    
                         clock uncertainty           -0.468    25.760    
    SLICE_X7Y121         FDCE (Recov_fdce_C_CLR)     -0.212    25.548    Alive_inst/heartbeat_process.timer_reg[16]
  -------------------------------------------------------------------
                         required time                         25.548    
                         arrival time                         -23.514    
  -------------------------------------------------------------------
                         slack                                  2.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.timer_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.100ns (36.472%)  route 0.174ns (63.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.622     1.373    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     1.473 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.174     1.647    Alive_inst/AR[0]
    SLICE_X4Y119         FDCE                                         f  Alive_inst/heartbeat_process.timer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.826     0.826    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X4Y119         FDCE                                         r  Alive_inst/heartbeat_process.timer_reg[1]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.468     1.294    
    SLICE_X4Y119         FDCE (Remov_fdce_C_CLR)     -0.050     1.244    Alive_inst/heartbeat_process.timer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.timer_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.100ns (36.472%)  route 0.174ns (63.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.622     1.373    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     1.473 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.174     1.647    Alive_inst/AR[0]
    SLICE_X4Y119         FDCE                                         f  Alive_inst/heartbeat_process.timer_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.826     0.826    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X4Y119         FDCE                                         r  Alive_inst/heartbeat_process.timer_reg[2]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.468     1.294    
    SLICE_X4Y119         FDCE (Remov_fdce_C_CLR)     -0.050     1.244    Alive_inst/heartbeat_process.timer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.timer_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.100ns (36.472%)  route 0.174ns (63.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.622     1.373    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     1.473 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.174     1.647    Alive_inst/AR[0]
    SLICE_X4Y119         FDCE                                         f  Alive_inst/heartbeat_process.timer_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.826     0.826    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X4Y119         FDCE                                         r  Alive_inst/heartbeat_process.timer_reg[3]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.468     1.294    
    SLICE_X4Y119         FDCE (Remov_fdce_C_CLR)     -0.050     1.244    Alive_inst/heartbeat_process.timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.timer_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.100ns (36.472%)  route 0.174ns (63.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.622     1.373    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     1.473 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.174     1.647    Alive_inst/AR[0]
    SLICE_X4Y119         FDCE                                         f  Alive_inst/heartbeat_process.timer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.826     0.826    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X4Y119         FDCE                                         r  Alive_inst/heartbeat_process.timer_reg[4]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.468     1.294    
    SLICE_X4Y119         FDCE (Remov_fdce_C_CLR)     -0.050     1.244    Alive_inst/heartbeat_process.timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.timer_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.100ns (36.472%)  route 0.174ns (63.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.622     1.373    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     1.473 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.174     1.647    Alive_inst/AR[0]
    SLICE_X4Y119         FDCE                                         f  Alive_inst/heartbeat_process.timer_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.826     0.826    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X4Y119         FDCE                                         r  Alive_inst/heartbeat_process.timer_reg[5]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.468     1.294    
    SLICE_X4Y119         FDCE (Remov_fdce_C_CLR)     -0.050     1.244    Alive_inst/heartbeat_process.timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_dc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.373%)  route 0.161ns (61.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.622     1.373    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     1.473 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.161     1.634    Alive_inst/AR[0]
    SLICE_X3Y125         FDCE                                         f  Alive_inst/heartbeat_process.step_pwm_dc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.822     0.822    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X3Y125         FDCE                                         r  Alive_inst/heartbeat_process.step_pwm_dc_reg[2]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.468     1.290    
    SLICE_X3Y125         FDCE (Remov_fdce_C_CLR)     -0.069     1.221    Alive_inst/heartbeat_process.step_pwm_dc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_dc_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.373%)  route 0.161ns (61.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.622     1.373    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     1.473 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.161     1.634    Alive_inst/AR[0]
    SLICE_X3Y125         FDCE                                         f  Alive_inst/heartbeat_process.step_pwm_dc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.822     0.822    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X3Y125         FDCE                                         r  Alive_inst/heartbeat_process.step_pwm_dc_reg[5]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.468     1.290    
    SLICE_X3Y125         FDCE (Remov_fdce_C_CLR)     -0.069     1.221    Alive_inst/heartbeat_process.step_pwm_dc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_dc_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.373%)  route 0.161ns (61.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.622     1.373    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     1.473 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.161     1.634    Alive_inst/AR[0]
    SLICE_X3Y125         FDCE                                         f  Alive_inst/heartbeat_process.step_pwm_dc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.822     0.822    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X3Y125         FDCE                                         r  Alive_inst/heartbeat_process.step_pwm_dc_reg[6]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.468     1.290    
    SLICE_X3Y125         FDCE (Remov_fdce_C_CLR)     -0.069     1.221    Alive_inst/heartbeat_process.step_pwm_dc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_dir_reg/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.100ns (32.470%)  route 0.208ns (67.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.622     1.373    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     1.473 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.208     1.681    Alive_inst/AR[0]
    SLICE_X7Y123         FDCE                                         f  Alive_inst/heartbeat_process.step_pwm_dir_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.821     0.821    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X7Y123         FDCE                                         r  Alive_inst/heartbeat_process.step_pwm_dir_reg/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.468     1.289    
    SLICE_X7Y123         FDCE (Remov_fdce_C_CLR)     -0.069     1.220    Alive_inst/heartbeat_process.step_pwm_dir_reg
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.timer_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.100ns (32.470%)  route 0.208ns (67.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.622     1.373    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     1.473 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.208     1.681    Alive_inst/AR[0]
    SLICE_X7Y123         FDCE                                         f  Alive_inst/heartbeat_process.timer_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.821     0.821    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X7Y123         FDCE                                         r  Alive_inst/heartbeat_process.timer_reg[18]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.468     1.289    
    SLICE_X7Y123         FDCE (Remov_fdce_C_CLR)     -0.069     1.220    Alive_inst/heartbeat_process.timer_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.461    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out1_PLL_40MHz_to_640MHz_1

Setup :            0  Failing Endpoints,  Worst Slack        1.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.401ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.timer_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.816ns  (logic 0.223ns (27.338%)  route 0.593ns (72.662%))
  Logic Levels:           0  
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 26.234 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.593    23.607    Alive_inst/AR[0]
    SLICE_X3Y120         FDCE                                         f  Alive_inst/heartbeat_process.timer_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    26.287    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -2.735    23.552 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.919    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.232    26.234    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X3Y120         FDCE                                         r  Alive_inst/heartbeat_process.timer_reg[7]/C
                         clock pessimism              0.000    26.234    
                         clock uncertainty           -0.468    25.766    
    SLICE_X3Y120         FDCE (Recov_fdce_C_CLR)     -0.212    25.554    Alive_inst/heartbeat_process.timer_reg[7]
  -------------------------------------------------------------------
                         required time                         25.554    
                         arrival time                         -23.607    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.timer_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.816ns  (logic 0.223ns (27.338%)  route 0.593ns (72.662%))
  Logic Levels:           0  
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 26.234 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.593    23.607    Alive_inst/AR[0]
    SLICE_X3Y120         FDCE                                         f  Alive_inst/heartbeat_process.timer_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    26.287    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -2.735    23.552 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.919    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.232    26.234    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X3Y120         FDCE                                         r  Alive_inst/heartbeat_process.timer_reg[8]/C
                         clock pessimism              0.000    26.234    
                         clock uncertainty           -0.468    25.766    
    SLICE_X3Y120         FDCE (Recov_fdce_C_CLR)     -0.212    25.554    Alive_inst/heartbeat_process.timer_reg[8]
  -------------------------------------------------------------------
                         required time                         25.554    
                         arrival time                         -23.607    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             2.020ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_dc_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.740ns  (logic 0.223ns (30.115%)  route 0.517ns (69.885%))
  Logic Levels:           0  
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 26.231 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.517    23.531    Alive_inst/AR[0]
    SLICE_X3Y122         FDCE                                         f  Alive_inst/heartbeat_process.step_pwm_dc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    26.287    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -2.735    23.552 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.919    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.229    26.231    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X3Y122         FDCE                                         r  Alive_inst/heartbeat_process.step_pwm_dc_reg[0]/C
                         clock pessimism              0.000    26.231    
                         clock uncertainty           -0.468    25.763    
    SLICE_X3Y122         FDCE (Recov_fdce_C_CLR)     -0.212    25.551    Alive_inst/heartbeat_process.step_pwm_dc_reg[0]
  -------------------------------------------------------------------
                         required time                         25.551    
                         arrival time                         -23.531    
  -------------------------------------------------------------------
                         slack                                  2.020    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_dc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.729ns  (logic 0.223ns (30.608%)  route 0.506ns (69.392%))
  Logic Levels:           0  
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 26.227 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.506    23.520    Alive_inst/AR[0]
    SLICE_X5Y124         FDCE                                         f  Alive_inst/heartbeat_process.step_pwm_dc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    26.287    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -2.735    23.552 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.919    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.225    26.227    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X5Y124         FDCE                                         r  Alive_inst/heartbeat_process.step_pwm_dc_reg[1]/C
                         clock pessimism              0.000    26.227    
                         clock uncertainty           -0.468    25.759    
    SLICE_X5Y124         FDCE (Recov_fdce_C_CLR)     -0.212    25.547    Alive_inst/heartbeat_process.step_pwm_dc_reg[1]
  -------------------------------------------------------------------
                         required time                         25.547    
                         arrival time                         -23.520    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_dc_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.729ns  (logic 0.223ns (30.608%)  route 0.506ns (69.392%))
  Logic Levels:           0  
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 26.227 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.506    23.520    Alive_inst/AR[0]
    SLICE_X5Y124         FDCE                                         f  Alive_inst/heartbeat_process.step_pwm_dc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    26.287    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -2.735    23.552 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.919    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.225    26.227    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X5Y124         FDCE                                         r  Alive_inst/heartbeat_process.step_pwm_dc_reg[3]/C
                         clock pessimism              0.000    26.227    
                         clock uncertainty           -0.468    25.759    
    SLICE_X5Y124         FDCE (Recov_fdce_C_CLR)     -0.212    25.547    Alive_inst/heartbeat_process.step_pwm_dc_reg[3]
  -------------------------------------------------------------------
                         required time                         25.547    
                         arrival time                         -23.520    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_dc_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.729ns  (logic 0.223ns (30.608%)  route 0.506ns (69.392%))
  Logic Levels:           0  
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 26.227 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.506    23.520    Alive_inst/AR[0]
    SLICE_X5Y124         FDCE                                         f  Alive_inst/heartbeat_process.step_pwm_dc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    26.287    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -2.735    23.552 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.919    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.225    26.227    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X5Y124         FDCE                                         r  Alive_inst/heartbeat_process.step_pwm_dc_reg[4]/C
                         clock pessimism              0.000    26.227    
                         clock uncertainty           -0.468    25.759    
    SLICE_X5Y124         FDCE (Recov_fdce_C_CLR)     -0.212    25.547    Alive_inst/heartbeat_process.step_pwm_dc_reg[4]
  -------------------------------------------------------------------
                         required time                         25.547    
                         arrival time                         -23.520    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.036ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.timer_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.723ns  (logic 0.223ns (30.845%)  route 0.500ns (69.155%))
  Logic Levels:           0  
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 26.230 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.500    23.514    Alive_inst/AR[0]
    SLICE_X7Y121         FDCE                                         f  Alive_inst/heartbeat_process.timer_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    26.287    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -2.735    23.552 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.919    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.228    26.230    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X7Y121         FDCE                                         r  Alive_inst/heartbeat_process.timer_reg[10]/C
                         clock pessimism              0.000    26.230    
                         clock uncertainty           -0.468    25.762    
    SLICE_X7Y121         FDCE (Recov_fdce_C_CLR)     -0.212    25.550    Alive_inst/heartbeat_process.timer_reg[10]
  -------------------------------------------------------------------
                         required time                         25.550    
                         arrival time                         -23.514    
  -------------------------------------------------------------------
                         slack                                  2.036    

Slack (MET) :             2.036ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.timer_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.723ns  (logic 0.223ns (30.845%)  route 0.500ns (69.155%))
  Logic Levels:           0  
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 26.230 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.500    23.514    Alive_inst/AR[0]
    SLICE_X7Y121         FDCE                                         f  Alive_inst/heartbeat_process.timer_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    26.287    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -2.735    23.552 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.919    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.228    26.230    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X7Y121         FDCE                                         r  Alive_inst/heartbeat_process.timer_reg[11]/C
                         clock pessimism              0.000    26.230    
                         clock uncertainty           -0.468    25.762    
    SLICE_X7Y121         FDCE (Recov_fdce_C_CLR)     -0.212    25.550    Alive_inst/heartbeat_process.timer_reg[11]
  -------------------------------------------------------------------
                         required time                         25.550    
                         arrival time                         -23.514    
  -------------------------------------------------------------------
                         slack                                  2.036    

Slack (MET) :             2.036ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.timer_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.723ns  (logic 0.223ns (30.845%)  route 0.500ns (69.155%))
  Logic Levels:           0  
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 26.230 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.500    23.514    Alive_inst/AR[0]
    SLICE_X7Y121         FDCE                                         f  Alive_inst/heartbeat_process.timer_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    26.287    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -2.735    23.552 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.919    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.228    26.230    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X7Y121         FDCE                                         r  Alive_inst/heartbeat_process.timer_reg[12]/C
                         clock pessimism              0.000    26.230    
                         clock uncertainty           -0.468    25.762    
    SLICE_X7Y121         FDCE (Recov_fdce_C_CLR)     -0.212    25.550    Alive_inst/heartbeat_process.timer_reg[12]
  -------------------------------------------------------------------
                         required time                         25.550    
                         arrival time                         -23.514    
  -------------------------------------------------------------------
                         slack                                  2.036    

Slack (MET) :             2.036ns  (required time - arrival time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.timer_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.723ns  (logic 0.223ns (30.845%)  route 0.500ns (69.155%))
  Logic Levels:           0  
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 26.230 - 25.000 ) 
    Source Clock Delay      (SCD):    2.791ns = ( 22.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    21.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    21.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.359    22.791    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223    23.014 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.500    23.514    Alive_inst/AR[0]
    SLICE_X7Y121         FDCE                                         f  Alive_inst/heartbeat_process.timer_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    26.287    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -2.735    23.552 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.919    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         1.228    26.230    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X7Y121         FDCE                                         r  Alive_inst/heartbeat_process.timer_reg[16]/C
                         clock pessimism              0.000    26.230    
                         clock uncertainty           -0.468    25.762    
    SLICE_X7Y121         FDCE (Recov_fdce_C_CLR)     -0.212    25.550    Alive_inst/heartbeat_process.timer_reg[16]
  -------------------------------------------------------------------
                         required time                         25.550    
                         arrival time                         -23.514    
  -------------------------------------------------------------------
                         slack                                  2.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.timer_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.100ns (36.472%)  route 0.174ns (63.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.622     1.373    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     1.473 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.174     1.647    Alive_inst/AR[0]
    SLICE_X4Y119         FDCE                                         f  Alive_inst/heartbeat_process.timer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.826     0.828    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X4Y119         FDCE                                         r  Alive_inst/heartbeat_process.timer_reg[1]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.468     1.296    
    SLICE_X4Y119         FDCE (Remov_fdce_C_CLR)     -0.050     1.246    Alive_inst/heartbeat_process.timer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.timer_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.100ns (36.472%)  route 0.174ns (63.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.622     1.373    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     1.473 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.174     1.647    Alive_inst/AR[0]
    SLICE_X4Y119         FDCE                                         f  Alive_inst/heartbeat_process.timer_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.826     0.828    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X4Y119         FDCE                                         r  Alive_inst/heartbeat_process.timer_reg[2]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.468     1.296    
    SLICE_X4Y119         FDCE (Remov_fdce_C_CLR)     -0.050     1.246    Alive_inst/heartbeat_process.timer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.timer_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.100ns (36.472%)  route 0.174ns (63.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.622     1.373    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     1.473 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.174     1.647    Alive_inst/AR[0]
    SLICE_X4Y119         FDCE                                         f  Alive_inst/heartbeat_process.timer_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.826     0.828    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X4Y119         FDCE                                         r  Alive_inst/heartbeat_process.timer_reg[3]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.468     1.296    
    SLICE_X4Y119         FDCE (Remov_fdce_C_CLR)     -0.050     1.246    Alive_inst/heartbeat_process.timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.timer_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.100ns (36.472%)  route 0.174ns (63.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.622     1.373    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     1.473 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.174     1.647    Alive_inst/AR[0]
    SLICE_X4Y119         FDCE                                         f  Alive_inst/heartbeat_process.timer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.826     0.828    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X4Y119         FDCE                                         r  Alive_inst/heartbeat_process.timer_reg[4]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.468     1.296    
    SLICE_X4Y119         FDCE (Remov_fdce_C_CLR)     -0.050     1.246    Alive_inst/heartbeat_process.timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.timer_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.100ns (36.472%)  route 0.174ns (63.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.622     1.373    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     1.473 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.174     1.647    Alive_inst/AR[0]
    SLICE_X4Y119         FDCE                                         f  Alive_inst/heartbeat_process.timer_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.826     0.828    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X4Y119         FDCE                                         r  Alive_inst/heartbeat_process.timer_reg[5]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.468     1.296    
    SLICE_X4Y119         FDCE (Remov_fdce_C_CLR)     -0.050     1.246    Alive_inst/heartbeat_process.timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_dc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.373%)  route 0.161ns (61.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.622     1.373    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     1.473 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.161     1.634    Alive_inst/AR[0]
    SLICE_X3Y125         FDCE                                         f  Alive_inst/heartbeat_process.step_pwm_dc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.822     0.824    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X3Y125         FDCE                                         r  Alive_inst/heartbeat_process.step_pwm_dc_reg[2]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.468     1.292    
    SLICE_X3Y125         FDCE (Remov_fdce_C_CLR)     -0.069     1.223    Alive_inst/heartbeat_process.step_pwm_dc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_dc_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.373%)  route 0.161ns (61.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.622     1.373    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     1.473 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.161     1.634    Alive_inst/AR[0]
    SLICE_X3Y125         FDCE                                         f  Alive_inst/heartbeat_process.step_pwm_dc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.822     0.824    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X3Y125         FDCE                                         r  Alive_inst/heartbeat_process.step_pwm_dc_reg[5]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.468     1.292    
    SLICE_X3Y125         FDCE (Remov_fdce_C_CLR)     -0.069     1.223    Alive_inst/heartbeat_process.step_pwm_dc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_dc_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.373%)  route 0.161ns (61.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.622     1.373    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     1.473 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.161     1.634    Alive_inst/AR[0]
    SLICE_X3Y125         FDCE                                         f  Alive_inst/heartbeat_process.step_pwm_dc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.822     0.824    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X3Y125         FDCE                                         r  Alive_inst/heartbeat_process.step_pwm_dc_reg[6]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.468     1.292    
    SLICE_X3Y125         FDCE (Remov_fdce_C_CLR)     -0.069     1.223    Alive_inst/heartbeat_process.step_pwm_dc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.step_pwm_dir_reg/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.100ns (32.470%)  route 0.208ns (67.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.622     1.373    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     1.473 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.208     1.681    Alive_inst/AR[0]
    SLICE_X7Y123         FDCE                                         f  Alive_inst/heartbeat_process.step_pwm_dir_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.821     0.823    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X7Y123         FDCE                                         r  Alive_inst/heartbeat_process.step_pwm_dir_reg/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.468     1.291    
    SLICE_X7Y123         FDCE (Remov_fdce_C_CLR)     -0.069     1.222    Alive_inst/heartbeat_process.step_pwm_dir_reg
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 s_locked_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Alive_inst/heartbeat_process.timer_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.100ns (32.470%)  route 0.208ns (67.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.622     1.373    axi_clk
    SLICE_X5Y125         FDRE                                         r  s_locked_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     1.473 f  s_locked_reset_reg/Q
                         net (fo=33, routed)          0.208     1.681    Alive_inst/AR[0]
    SLICE_X7Y123         FDCE                                         f  Alive_inst/heartbeat_process.timer_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT0)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_1/O
                         net (fo=251, routed)         0.821     0.823    Alive_inst/s_clk_TLU_pll_gbuf
    SLICE_X7Y123         FDCE                                         r  Alive_inst/heartbeat_process.timer_reg[18]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.468     1.291    
    SLICE_X7Y123         FDCE (Remov_fdce_C_CLR)     -0.069     1.222    Alive_inst/heartbeat_process.timer_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.459    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_PLL_40MHz_to_640MHz
  To Clock:  clk_out3_PLL_40MHz_to_640MHz

Setup :            0  Failing Endpoints,  Worst Slack       14.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.591ns  (required time - arrival time)
  Source:                 AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out3_PLL_40MHz_to_640MHz rise@15.625ns - clk_out3_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.204ns (31.746%)  route 0.439ns (68.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 16.793 - 15.625 ) 
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.018    -1.577 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.484    -0.093    s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.300     1.300    AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X21Y125        FDPE                                         r  AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y125        FDPE (Prop_fdpe_C_Q)         0.204     1.504 f  AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.439     1.943    AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X23Y125        FDPE                                         f  AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    15.625 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    16.910    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.735    14.175 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.542    s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.625 r  BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.168    16.793    AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X23Y125        FDPE                                         r  AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.086    16.879    
                         clock uncertainty           -0.085    16.794    
    SLICE_X23Y125        FDPE (Recov_fdpe_C_PRE)     -0.261    16.533    AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         16.533    
                         arrival time                          -1.943    
  -------------------------------------------------------------------
                         slack                                 14.591    

Slack (MET) :             14.709ns  (required time - arrival time)
  Source:                 UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out3_PLL_40MHz_to_640MHz rise@15.625ns - clk_out3_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.204ns (36.977%)  route 0.348ns (63.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.124ns = ( 16.749 - 15.625 ) 
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.018    -1.577 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.484    -0.093                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.257     1.257                         UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X126Y130       FDPE                                         r  GBE_arp_ping_UDP     UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X126Y130       FDPE (Prop_fdpe_C_Q)         0.204     1.461 f  GBE_arp_ping_UDP     UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.348     1.809                         UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X127Y130       FDPE                                         f  GBE_arp_ping_UDP     UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    15.625 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    16.910                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.735    14.175 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.542                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.625 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.124    16.749                         UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X127Y130       FDPE                                         r  GBE_arp_ping_UDP     UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.112    16.861                           
                         clock uncertainty           -0.085    16.776                           
    SLICE_X127Y130       FDPE (Recov_fdpe_C_PRE)     -0.258    16.518    GBE_arp_ping_UDP       UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         16.518                           
                         arrival time                          -1.809                           
  -------------------------------------------------------------------
                         slack                                 14.709                           

Slack (MET) :             14.721ns  (required time - arrival time)
  Source:                 UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out3_PLL_40MHz_to_640MHz rise@15.625ns - clk_out3_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.204ns (39.817%)  route 0.308ns (60.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 16.750 - 15.625 ) 
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.018    -1.577 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.484    -0.093                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.257     1.257                         UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X126Y130       FDPE                                         r  GBE_arp_ping_UDP     UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X126Y130       FDPE (Prop_fdpe_C_Q)         0.204     1.461 f  GBE_arp_ping_UDP     UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.308     1.769                         UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X128Y130       FDPE                                         f  GBE_arp_ping_UDP     UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000    15.625 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    16.910                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.735    14.175 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.542                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.625 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.125    16.750                         UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X128Y130       FDPE                                         r  GBE_arp_ping_UDP     UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.086    16.836                           
                         clock uncertainty           -0.085    16.751                           
    SLICE_X128Y130       FDPE (Recov_fdpe_C_PRE)     -0.261    16.490    GBE_arp_ping_UDP       UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         16.490                           
                         arrival time                          -1.769                           
  -------------------------------------------------------------------
                         slack                                 14.721                           

Slack (MET) :             14.726ns  (required time - arrival time)
  Source:                 AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out3_PLL_40MHz_to_640MHz rise@15.625ns - clk_out3_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.204ns (38.360%)  route 0.328ns (61.640%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.180ns = ( 16.805 - 15.625 ) 
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     1.441    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.018    -1.577 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.484    -0.093    s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.311     1.311    AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X21Y115        FDPE                                         r  AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y115        FDPE (Prop_fdpe_C_Q)         0.204     1.515 f  AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.328     1.843    AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X21Y113        FDPE                                         f  AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    15.625 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    16.910    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.735    14.175 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.542    s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.625 r  BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.180    16.805    AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X21Y113        FDPE                                         r  AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.110    16.915    
                         clock uncertainty           -0.085    16.830    
    SLICE_X21Y113        FDPE (Recov_fdpe_C_PRE)     -0.261    16.569    AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         16.569    
                         arrival time                          -1.843    
  -------------------------------------------------------------------
                         slack                                 14.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz rise@0.000ns - clk_out3_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.667%)  route 0.144ns (61.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.222    -0.606 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -0.026                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.563     0.563                         UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X126Y130       FDPE                                         r  GBE_arp_ping_UDP     UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X126Y130       FDPE (Prop_fdpe_C_Q)         0.091     0.654 f  GBE_arp_ping_UDP     UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.144     0.798                         UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X128Y130       FDPE                                         f  GBE_arp_ping_UDP     UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.030                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.763     0.763                         UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X128Y130       FDPE                                         r  GBE_arp_ping_UDP     UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.168     0.595                           
    SLICE_X128Y130       FDPE (Remov_fdpe_C_PRE)     -0.110     0.485    GBE_arp_ping_UDP       UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.485                           
                         arrival time                           0.798                           
  -------------------------------------------------------------------
                         slack                                  0.313                           

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz rise@0.000ns - clk_out3_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.947%)  route 0.149ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -0.026    s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.598     0.598    AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X21Y115        FDPE                                         r  AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y115        FDPE (Prop_fdpe_C_Q)         0.091     0.689 f  AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.149     0.838    AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X21Y113        FDPE                                         f  AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.799     0.799    AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X21Y113        FDPE                                         r  AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.188     0.611    
    SLICE_X21Y113        FDPE (Remov_fdpe_C_PRE)     -0.110     0.501    AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.501    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz rise@0.000ns - clk_out3_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.091ns (36.887%)  route 0.156ns (63.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.222    -0.606 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -0.026                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.563     0.563                         UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X126Y130       FDPE                                         r  GBE_arp_ping_UDP     UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X126Y130       FDPE (Prop_fdpe_C_Q)         0.091     0.654 f  GBE_arp_ping_UDP     UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.156     0.810                         UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X127Y130       FDPE                                         f  GBE_arp_ping_UDP     UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r                       BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827                         TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.506    -0.679 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.030                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.762     0.762                         UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X127Y130       FDPE                                         r  GBE_arp_ping_UDP     UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.188     0.574                           
    SLICE_X127Y130       FDPE (Remov_fdpe_C_PRE)     -0.108     0.466    GBE_arp_ping_UDP       UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.466                           
                         arrival time                           0.810                           
  -------------------------------------------------------------------
                         slack                                  0.344                           

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out3_PLL_40MHz_to_640MHz  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz rise@0.000ns - clk_out3_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.091ns (30.994%)  route 0.203ns (69.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.787ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -0.026    s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.589     0.589    AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X21Y125        FDPE                                         r  AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y125        FDPE (Prop_fdpe_C_Q)         0.091     0.680 f  AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.203     0.883    AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X23Y125        FDPE                                         f  AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.787     0.787    AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X23Y125        FDPE                                         r  AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.168     0.619    
    SLICE_X23Y125        FDPE (Remov_fdpe_C_PRE)     -0.110     0.509    AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.374    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_PLL_40MHz_to_640MHz_1
  To Clock:  clk_out3_PLL_40MHz_to_640MHz_1

Setup :            0  Failing Endpoints,  Worst Slack       14.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.591ns  (required time - arrival time)
  Source:                 AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@15.625ns - clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.204ns (31.746%)  route 0.439ns (68.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.170ns = ( 16.795 - 15.625 ) 
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -3.018    -1.575 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.484    -0.091    s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.300     1.302    AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X21Y125        FDPE                                         r  AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y125        FDPE (Prop_fdpe_C_Q)         0.204     1.506 f  AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.439     1.945    AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X23Y125        FDPE                                         f  AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    15.625 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    16.912    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -2.735    14.177 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.544    s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.627 r  BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.168    16.795    AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X23Y125        FDPE                                         r  AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.086    16.881    
                         clock uncertainty           -0.085    16.796    
    SLICE_X23Y125        FDPE (Recov_fdpe_C_PRE)     -0.261    16.535    AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         16.535    
                         arrival time                          -1.945    
  -------------------------------------------------------------------
                         slack                                 14.591    

Slack (MET) :             14.709ns  (required time - arrival time)
  Source:                 UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@15.625ns - clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.204ns (36.977%)  route 0.348ns (63.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 16.751 - 15.625 ) 
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -3.018    -1.575 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.484    -0.091                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.257     1.259                         UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X126Y130       FDPE                                         r  GBE_arp_ping_UDP     UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X126Y130       FDPE (Prop_fdpe_C_Q)         0.204     1.463 f  GBE_arp_ping_UDP     UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.348     1.811                         UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X127Y130       FDPE                                         f  GBE_arp_ping_UDP     UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    15.625 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    16.912                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -2.735    14.177 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.544                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.627 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.124    16.751                         UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X127Y130       FDPE                                         r  GBE_arp_ping_UDP     UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.112    16.863                           
                         clock uncertainty           -0.085    16.778                           
    SLICE_X127Y130       FDPE (Recov_fdpe_C_PRE)     -0.258    16.520    GBE_arp_ping_UDP       UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         16.520                           
                         arrival time                          -1.811                           
  -------------------------------------------------------------------
                         slack                                 14.709                           

Slack (MET) :             14.721ns  (required time - arrival time)
  Source:                 UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@15.625ns - clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.204ns (39.817%)  route 0.308ns (60.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 16.752 - 15.625 ) 
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -3.018    -1.575 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.484    -0.091                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.257     1.259                         UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X126Y130       FDPE                                         r  GBE_arp_ping_UDP     UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X126Y130       FDPE (Prop_fdpe_C_Q)         0.204     1.463 f  GBE_arp_ping_UDP     UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.308     1.771                         UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X128Y130       FDPE                                         f  GBE_arp_ping_UDP     UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                     15.625    15.625 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000    15.625 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    16.912                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -2.735    14.177 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.544                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.627 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.125    16.752                         UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X128Y130       FDPE                                         r  GBE_arp_ping_UDP     UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.086    16.838                           
                         clock uncertainty           -0.085    16.753                           
    SLICE_X128Y130       FDPE (Recov_fdpe_C_PRE)     -0.261    16.492    GBE_arp_ping_UDP       UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         16.492                           
                         arrival time                          -1.771                           
  -------------------------------------------------------------------
                         slack                                 14.721                           

Slack (MET) :             14.726ns  (required time - arrival time)
  Source:                 AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@15.625ns - clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.204ns (38.360%)  route 0.328ns (61.640%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.182ns = ( 16.807 - 15.625 ) 
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     1.443    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -3.018    -1.575 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.484    -0.091    s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.311     1.313    AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X21Y115        FDPE                                         r  AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y115        FDPE (Prop_fdpe_C_Q)         0.204     1.517 f  AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.328     1.845    AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X21Y113        FDPE                                         f  AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    15.625 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    16.912    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -2.735    14.177 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.367    15.544    s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.627 r  BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         1.180    16.807    AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X21Y113        FDPE                                         r  AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.110    16.917    
                         clock uncertainty           -0.085    16.832    
    SLICE_X21Y113        FDPE (Recov_fdpe_C_PRE)     -0.261    16.571    AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         16.571    
                         arrival time                          -1.845    
  -------------------------------------------------------------------
                         slack                                 14.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.667%)  route 0.144ns (61.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.222    -0.604 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -0.024                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.563     0.565                         UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X126Y130       FDPE                                         r  GBE_arp_ping_UDP     UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X126Y130       FDPE (Prop_fdpe_C_Q)         0.091     0.656 f  GBE_arp_ping_UDP     UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.144     0.800                         UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X128Y130       FDPE                                         f  GBE_arp_ping_UDP     UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.028                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.763     0.765                         UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X128Y130       FDPE                                         r  GBE_arp_ping_UDP     UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.168     0.597                           
    SLICE_X128Y130       FDPE (Remov_fdpe_C_PRE)     -0.110     0.487    GBE_arp_ping_UDP       UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.487                           
                         arrival time                           0.800                           
  -------------------------------------------------------------------
                         slack                                  0.313                           

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.947%)  route 0.149ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -0.024    s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.598     0.600    AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X21Y115        FDPE                                         r  AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y115        FDPE (Prop_fdpe_C_Q)         0.091     0.691 f  AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.149     0.840    AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X21Y113        FDPE                                         f  AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.799     0.801    AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X21Y113        FDPE                                         r  AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.188     0.613    
    SLICE_X21Y113        FDPE (Remov_fdpe_C_PRE)     -0.110     0.503    AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.091ns (36.887%)  route 0.156ns (63.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.222    -0.604 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -0.024                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.563     0.565                         UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X126Y130       FDPE                                         r  GBE_arp_ping_UDP     UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X126Y130       FDPE (Prop_fdpe_C_Q)         0.091     0.656 f  GBE_arp_ping_UDP     UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.156     0.812                         UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X127Y130       FDPE                                         f  GBE_arp_ping_UDP     UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r                       
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r                       PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829                         TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.506    -0.677 r                       TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.028                         s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r                       BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.762     0.764                         UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X127Y130       FDPE                                         r  GBE_arp_ping_UDP     UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.188     0.576                           
    SLICE_X127Y130       FDPE (Remov_fdpe_C_PRE)     -0.108     0.468    GBE_arp_ping_UDP       UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.468                           
                         arrival time                           0.812                           
  -------------------------------------------------------------------
                         slack                                  0.344                           

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out3_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out3_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.091ns (30.994%)  route 0.203ns (69.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.789ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -0.024    s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.589     0.591    AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X21Y125        FDPE                                         r  AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y125        FDPE (Prop_fdpe_C_Q)         0.091     0.682 f  AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.203     0.885    AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X23Y125        FDPE                                         f  AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT2)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_64
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_3/O
                         net (fo=449, routed)         0.787     0.789    AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X23Y125        FDPE                                         r  AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.168     0.621    
    SLICE_X23Y125        FDPE (Remov_fdpe_C_PRE)     -0.110     0.511    AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.374    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out5_PLL_40MHz_to_640MHz

Setup :           46  Failing Endpoints,  Worst Slack       -2.216ns,  Total Violation      -98.212ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.724ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.216ns  (required time - arrival time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out5_PLL_40MHz_to_640MHz rise@81.250ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        1.293ns  (logic 0.266ns (20.564%)  route 1.027ns (79.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 82.436 - 81.250 ) 
    Source Clock Delay      (SCD):    2.741ns = ( 82.741 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    81.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    81.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.309    82.741    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.223    82.964 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.329    83.293    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.043    83.336 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.699    84.034    TS_ovfl_cnt0
    SLICE_X12Y107        FDCE                                         f  s_TS_ovfl_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    81.250 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    82.535    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.735    79.800 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367    81.167    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    81.250 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186    82.436    s_clk_TLU_pll_parx2p5
    SLICE_X12Y107        FDCE                                         r  s_TS_ovfl_cnt_reg[4]/C
                         clock pessimism              0.000    82.436    
                         clock uncertainty           -0.464    81.972    
    SLICE_X12Y107        FDCE (Recov_fdce_C_CLR)     -0.154    81.818    s_TS_ovfl_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         81.818    
                         arrival time                         -84.034    
  -------------------------------------------------------------------
                         slack                                 -2.216    

Slack (VIOLATED) :        -2.216ns  (required time - arrival time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out5_PLL_40MHz_to_640MHz rise@81.250ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        1.293ns  (logic 0.266ns (20.564%)  route 1.027ns (79.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 82.436 - 81.250 ) 
    Source Clock Delay      (SCD):    2.741ns = ( 82.741 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    81.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    81.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.309    82.741    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.223    82.964 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.329    83.293    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.043    83.336 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.699    84.034    TS_ovfl_cnt0
    SLICE_X12Y107        FDCE                                         f  s_TS_ovfl_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    81.250 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    82.535    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.735    79.800 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367    81.167    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    81.250 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186    82.436    s_clk_TLU_pll_parx2p5
    SLICE_X12Y107        FDCE                                         r  s_TS_ovfl_cnt_reg[5]/C
                         clock pessimism              0.000    82.436    
                         clock uncertainty           -0.464    81.972    
    SLICE_X12Y107        FDCE (Recov_fdce_C_CLR)     -0.154    81.818    s_TS_ovfl_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         81.818    
                         arrival time                         -84.034    
  -------------------------------------------------------------------
                         slack                                 -2.216    

Slack (VIOLATED) :        -2.216ns  (required time - arrival time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out5_PLL_40MHz_to_640MHz rise@81.250ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        1.293ns  (logic 0.266ns (20.564%)  route 1.027ns (79.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 82.436 - 81.250 ) 
    Source Clock Delay      (SCD):    2.741ns = ( 82.741 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    81.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    81.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.309    82.741    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.223    82.964 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.329    83.293    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.043    83.336 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.699    84.034    TS_ovfl_cnt0
    SLICE_X12Y107        FDCE                                         f  s_TS_ovfl_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    81.250 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    82.535    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.735    79.800 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367    81.167    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    81.250 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186    82.436    s_clk_TLU_pll_parx2p5
    SLICE_X12Y107        FDCE                                         r  s_TS_ovfl_cnt_reg[6]/C
                         clock pessimism              0.000    82.436    
                         clock uncertainty           -0.464    81.972    
    SLICE_X12Y107        FDCE (Recov_fdce_C_CLR)     -0.154    81.818    s_TS_ovfl_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         81.818    
                         arrival time                         -84.034    
  -------------------------------------------------------------------
                         slack                                 -2.216    

Slack (VIOLATED) :        -2.216ns  (required time - arrival time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out5_PLL_40MHz_to_640MHz rise@81.250ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        1.293ns  (logic 0.266ns (20.564%)  route 1.027ns (79.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 82.436 - 81.250 ) 
    Source Clock Delay      (SCD):    2.741ns = ( 82.741 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    81.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    81.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.309    82.741    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.223    82.964 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.329    83.293    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.043    83.336 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.699    84.034    TS_ovfl_cnt0
    SLICE_X12Y107        FDCE                                         f  s_TS_ovfl_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    81.250 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    82.535    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.735    79.800 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367    81.167    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    81.250 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186    82.436    s_clk_TLU_pll_parx2p5
    SLICE_X12Y107        FDCE                                         r  s_TS_ovfl_cnt_reg[7]/C
                         clock pessimism              0.000    82.436    
                         clock uncertainty           -0.464    81.972    
    SLICE_X12Y107        FDCE (Recov_fdce_C_CLR)     -0.154    81.818    s_TS_ovfl_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         81.818    
                         arrival time                         -84.034    
  -------------------------------------------------------------------
                         slack                                 -2.216    

Slack (VIOLATED) :        -2.214ns  (required time - arrival time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out5_PLL_40MHz_to_640MHz rise@81.250ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        1.292ns  (logic 0.266ns (20.591%)  route 1.026ns (79.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 82.436 - 81.250 ) 
    Source Clock Delay      (SCD):    2.741ns = ( 82.741 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    81.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    81.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.309    82.741    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.223    82.964 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.329    83.293    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.043    83.336 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.697    84.033    TS_ovfl_cnt0
    SLICE_X12Y106        FDCE                                         f  s_TS_ovfl_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    81.250 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    82.535    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.735    79.800 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367    81.167    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    81.250 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186    82.436    s_clk_TLU_pll_parx2p5
    SLICE_X12Y106        FDCE                                         r  s_TS_ovfl_cnt_reg[0]/C
                         clock pessimism              0.000    82.436    
                         clock uncertainty           -0.464    81.972    
    SLICE_X12Y106        FDCE (Recov_fdce_C_CLR)     -0.154    81.818    s_TS_ovfl_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         81.818    
                         arrival time                         -84.033    
  -------------------------------------------------------------------
                         slack                                 -2.214    

Slack (VIOLATED) :        -2.214ns  (required time - arrival time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out5_PLL_40MHz_to_640MHz rise@81.250ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        1.292ns  (logic 0.266ns (20.591%)  route 1.026ns (79.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 82.436 - 81.250 ) 
    Source Clock Delay      (SCD):    2.741ns = ( 82.741 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    81.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    81.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.309    82.741    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.223    82.964 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.329    83.293    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.043    83.336 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.697    84.033    TS_ovfl_cnt0
    SLICE_X12Y106        FDCE                                         f  s_TS_ovfl_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    81.250 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    82.535    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.735    79.800 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367    81.167    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    81.250 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186    82.436    s_clk_TLU_pll_parx2p5
    SLICE_X12Y106        FDCE                                         r  s_TS_ovfl_cnt_reg[1]/C
                         clock pessimism              0.000    82.436    
                         clock uncertainty           -0.464    81.972    
    SLICE_X12Y106        FDCE (Recov_fdce_C_CLR)     -0.154    81.818    s_TS_ovfl_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         81.818    
                         arrival time                         -84.033    
  -------------------------------------------------------------------
                         slack                                 -2.214    

Slack (VIOLATED) :        -2.214ns  (required time - arrival time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out5_PLL_40MHz_to_640MHz rise@81.250ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        1.292ns  (logic 0.266ns (20.591%)  route 1.026ns (79.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 82.436 - 81.250 ) 
    Source Clock Delay      (SCD):    2.741ns = ( 82.741 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    81.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    81.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.309    82.741    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.223    82.964 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.329    83.293    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.043    83.336 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.697    84.033    TS_ovfl_cnt0
    SLICE_X12Y106        FDCE                                         f  s_TS_ovfl_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    81.250 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    82.535    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.735    79.800 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367    81.167    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    81.250 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186    82.436    s_clk_TLU_pll_parx2p5
    SLICE_X12Y106        FDCE                                         r  s_TS_ovfl_cnt_reg[2]/C
                         clock pessimism              0.000    82.436    
                         clock uncertainty           -0.464    81.972    
    SLICE_X12Y106        FDCE (Recov_fdce_C_CLR)     -0.154    81.818    s_TS_ovfl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         81.818    
                         arrival time                         -84.033    
  -------------------------------------------------------------------
                         slack                                 -2.214    

Slack (VIOLATED) :        -2.214ns  (required time - arrival time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out5_PLL_40MHz_to_640MHz rise@81.250ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        1.292ns  (logic 0.266ns (20.591%)  route 1.026ns (79.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 82.436 - 81.250 ) 
    Source Clock Delay      (SCD):    2.741ns = ( 82.741 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    81.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    81.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.309    82.741    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.223    82.964 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.329    83.293    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.043    83.336 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.697    84.033    TS_ovfl_cnt0
    SLICE_X12Y106        FDCE                                         f  s_TS_ovfl_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    81.250 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    82.535    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.735    79.800 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367    81.167    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    81.250 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186    82.436    s_clk_TLU_pll_parx2p5
    SLICE_X12Y106        FDCE                                         r  s_TS_ovfl_cnt_reg[3]/C
                         clock pessimism              0.000    82.436    
                         clock uncertainty           -0.464    81.972    
    SLICE_X12Y106        FDCE (Recov_fdce_C_CLR)     -0.154    81.818    s_TS_ovfl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         81.818    
                         arrival time                         -84.033    
  -------------------------------------------------------------------
                         slack                                 -2.214    

Slack (VIOLATED) :        -2.168ns  (required time - arrival time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[32]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out5_PLL_40MHz_to_640MHz rise@81.250ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        1.241ns  (logic 0.266ns (21.434%)  route 0.975ns (78.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.182ns = ( 82.432 - 81.250 ) 
    Source Clock Delay      (SCD):    2.741ns = ( 82.741 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    81.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    81.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.309    82.741    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.223    82.964 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.329    83.293    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.043    83.336 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.646    83.982    TS_ovfl_cnt0
    SLICE_X12Y114        FDCE                                         f  s_TS_ovfl_cnt_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    81.250 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    82.535    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.735    79.800 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367    81.167    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    81.250 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.182    82.432    s_clk_TLU_pll_parx2p5
    SLICE_X12Y114        FDCE                                         r  s_TS_ovfl_cnt_reg[32]/C
                         clock pessimism              0.000    82.432    
                         clock uncertainty           -0.464    81.968    
    SLICE_X12Y114        FDCE (Recov_fdce_C_CLR)     -0.154    81.814    s_TS_ovfl_cnt_reg[32]
  -------------------------------------------------------------------
                         required time                         81.814    
                         arrival time                         -83.982    
  -------------------------------------------------------------------
                         slack                                 -2.168    

Slack (VIOLATED) :        -2.168ns  (required time - arrival time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[33]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out5_PLL_40MHz_to_640MHz rise@81.250ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        1.241ns  (logic 0.266ns (21.434%)  route 0.975ns (78.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.182ns = ( 82.432 - 81.250 ) 
    Source Clock Delay      (SCD):    2.741ns = ( 82.741 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    81.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    81.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.309    82.741    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.223    82.964 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.329    83.293    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.043    83.336 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.646    83.982    TS_ovfl_cnt0
    SLICE_X12Y114        FDCE                                         f  s_TS_ovfl_cnt_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    81.250 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285    82.535    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.735    79.800 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367    81.167    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    81.250 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.182    82.432    s_clk_TLU_pll_parx2p5
    SLICE_X12Y114        FDCE                                         r  s_TS_ovfl_cnt_reg[33]/C
                         clock pessimism              0.000    82.432    
                         clock uncertainty           -0.464    81.968    
    SLICE_X12Y114        FDCE (Recov_fdce_C_CLR)     -0.154    81.814    s_TS_ovfl_cnt_reg[33]
  -------------------------------------------------------------------
                         required time                         81.814    
                         arrival time                         -83.982    
  -------------------------------------------------------------------
                         slack                                 -2.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[40]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.128ns (21.760%)  route 0.460ns (78.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.798ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.596     1.347    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.100     1.447 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.172     1.619    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.028     1.647 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.289     1.935    TS_ovfl_cnt0
    SLICE_X12Y116        FDCE                                         f  s_TS_ovfl_cnt_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.798     0.798    s_clk_TLU_pll_parx2p5
    SLICE_X12Y116        FDCE                                         r  s_TS_ovfl_cnt_reg[40]/C
                         clock pessimism              0.000     0.798    
                         clock uncertainty            0.464     1.262    
    SLICE_X12Y116        FDCE (Remov_fdce_C_CLR)     -0.050     1.212    s_TS_ovfl_cnt_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[41]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.128ns (21.760%)  route 0.460ns (78.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.798ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.596     1.347    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.100     1.447 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.172     1.619    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.028     1.647 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.289     1.935    TS_ovfl_cnt0
    SLICE_X12Y116        FDCE                                         f  s_TS_ovfl_cnt_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.798     0.798    s_clk_TLU_pll_parx2p5
    SLICE_X12Y116        FDCE                                         r  s_TS_ovfl_cnt_reg[41]/C
                         clock pessimism              0.000     0.798    
                         clock uncertainty            0.464     1.262    
    SLICE_X12Y116        FDCE (Remov_fdce_C_CLR)     -0.050     1.212    s_TS_ovfl_cnt_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[42]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.128ns (21.760%)  route 0.460ns (78.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.798ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.596     1.347    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.100     1.447 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.172     1.619    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.028     1.647 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.289     1.935    TS_ovfl_cnt0
    SLICE_X12Y116        FDCE                                         f  s_TS_ovfl_cnt_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.798     0.798    s_clk_TLU_pll_parx2p5
    SLICE_X12Y116        FDCE                                         r  s_TS_ovfl_cnt_reg[42]/C
                         clock pessimism              0.000     0.798    
                         clock uncertainty            0.464     1.262    
    SLICE_X12Y116        FDCE (Remov_fdce_C_CLR)     -0.050     1.212    s_TS_ovfl_cnt_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[43]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.128ns (21.760%)  route 0.460ns (78.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.798ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.596     1.347    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.100     1.447 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.172     1.619    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.028     1.647 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.289     1.935    TS_ovfl_cnt0
    SLICE_X12Y116        FDCE                                         f  s_TS_ovfl_cnt_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.798     0.798    s_clk_TLU_pll_parx2p5
    SLICE_X12Y116        FDCE                                         r  s_TS_ovfl_cnt_reg[43]/C
                         clock pessimism              0.000     0.798    
                         clock uncertainty            0.464     1.262    
    SLICE_X12Y116        FDCE (Remov_fdce_C_CLR)     -0.050     1.212    s_TS_ovfl_cnt_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[36]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.128ns (21.713%)  route 0.462ns (78.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.596     1.347    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.100     1.447 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.172     1.619    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.028     1.647 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.290     1.937    TS_ovfl_cnt0
    SLICE_X12Y115        FDCE                                         f  s_TS_ovfl_cnt_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.799     0.799    s_clk_TLU_pll_parx2p5
    SLICE_X12Y115        FDCE                                         r  s_TS_ovfl_cnt_reg[36]/C
                         clock pessimism              0.000     0.799    
                         clock uncertainty            0.464     1.263    
    SLICE_X12Y115        FDCE (Remov_fdce_C_CLR)     -0.050     1.213    s_TS_ovfl_cnt_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[37]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.128ns (21.713%)  route 0.462ns (78.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.596     1.347    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.100     1.447 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.172     1.619    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.028     1.647 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.290     1.937    TS_ovfl_cnt0
    SLICE_X12Y115        FDCE                                         f  s_TS_ovfl_cnt_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.799     0.799    s_clk_TLU_pll_parx2p5
    SLICE_X12Y115        FDCE                                         r  s_TS_ovfl_cnt_reg[37]/C
                         clock pessimism              0.000     0.799    
                         clock uncertainty            0.464     1.263    
    SLICE_X12Y115        FDCE (Remov_fdce_C_CLR)     -0.050     1.213    s_TS_ovfl_cnt_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[38]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.128ns (21.713%)  route 0.462ns (78.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.596     1.347    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.100     1.447 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.172     1.619    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.028     1.647 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.290     1.937    TS_ovfl_cnt0
    SLICE_X12Y115        FDCE                                         f  s_TS_ovfl_cnt_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.799     0.799    s_clk_TLU_pll_parx2p5
    SLICE_X12Y115        FDCE                                         r  s_TS_ovfl_cnt_reg[38]/C
                         clock pessimism              0.000     0.799    
                         clock uncertainty            0.464     1.263    
    SLICE_X12Y115        FDCE (Remov_fdce_C_CLR)     -0.050     1.213    s_TS_ovfl_cnt_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[39]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.128ns (21.713%)  route 0.462ns (78.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.596     1.347    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.100     1.447 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.172     1.619    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.028     1.647 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.290     1.937    TS_ovfl_cnt0
    SLICE_X12Y115        FDCE                                         f  s_TS_ovfl_cnt_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.799     0.799    s_clk_TLU_pll_parx2p5
    SLICE_X12Y115        FDCE                                         r  s_TS_ovfl_cnt_reg[39]/C
                         clock pessimism              0.000     0.799    
                         clock uncertainty            0.464     1.263    
    SLICE_X12Y115        FDCE (Remov_fdce_C_CLR)     -0.050     1.213    s_TS_ovfl_cnt_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[24]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.128ns (21.050%)  route 0.480ns (78.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.596     1.347    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.100     1.447 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.172     1.619    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.028     1.647 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.309     1.955    TS_ovfl_cnt0
    SLICE_X12Y112        FDCE                                         f  s_TS_ovfl_cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.801     0.801    s_clk_TLU_pll_parx2p5
    SLICE_X12Y112        FDCE                                         r  s_TS_ovfl_cnt_reg[24]/C
                         clock pessimism              0.000     0.801    
                         clock uncertainty            0.464     1.265    
    SLICE_X12Y112        FDCE (Remov_fdce_C_CLR)     -0.050     1.215    s_TS_ovfl_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[25]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.128ns (21.050%)  route 0.480ns (78.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.596     1.347    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.100     1.447 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.172     1.619    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.028     1.647 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.309     1.955    TS_ovfl_cnt0
    SLICE_X12Y112        FDCE                                         f  s_TS_ovfl_cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.801     0.801    s_clk_TLU_pll_parx2p5
    SLICE_X12Y112        FDCE                                         r  s_TS_ovfl_cnt_reg[25]/C
                         clock pessimism              0.000     0.801    
                         clock uncertainty            0.464     1.265    
    SLICE_X12Y112        FDCE (Remov_fdce_C_CLR)     -0.050     1.215    s_TS_ovfl_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.741    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out4_PLL_40MHz_to_640MHz
  To Clock:  clk_out5_PLL_40MHz_to_640MHz

Setup :            0  Failing Endpoints,  Worst Slack        1.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out5_PLL_40MHz_to_640MHz rise@6.250ns - clk_out4_PLL_40MHz_to_640MHz rise@3.125ns)
  Data Path Delay:        1.337ns  (logic 0.302ns (22.585%)  route 1.035ns (77.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 7.436 - 6.250 ) 
    Source Clock Delay      (SCD):    1.309ns = ( 4.434 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     3.125 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     4.566    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.018     1.548 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484     3.032    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.125 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.309     4.434    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.259     4.693 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.336     5.029    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.043     5.072 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.699     5.771    TS_ovfl_cnt0
    SLICE_X12Y107        FDCE                                         f  s_TS_ovfl_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     6.250 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285     7.535    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.735     4.800 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.167    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.250 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186     7.436    s_clk_TLU_pll_parx2p5
    SLICE_X12Y107        FDCE                                         r  s_TS_ovfl_cnt_reg[4]/C
                         clock pessimism             -0.127     7.309    
                         clock uncertainty           -0.196     7.113    
    SLICE_X12Y107        FDCE (Recov_fdce_C_CLR)     -0.154     6.959    s_TS_ovfl_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          6.959    
                         arrival time                          -5.771    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out5_PLL_40MHz_to_640MHz rise@6.250ns - clk_out4_PLL_40MHz_to_640MHz rise@3.125ns)
  Data Path Delay:        1.337ns  (logic 0.302ns (22.585%)  route 1.035ns (77.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 7.436 - 6.250 ) 
    Source Clock Delay      (SCD):    1.309ns = ( 4.434 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     3.125 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     4.566    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.018     1.548 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484     3.032    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.125 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.309     4.434    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.259     4.693 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.336     5.029    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.043     5.072 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.699     5.771    TS_ovfl_cnt0
    SLICE_X12Y107        FDCE                                         f  s_TS_ovfl_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     6.250 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285     7.535    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.735     4.800 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.167    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.250 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186     7.436    s_clk_TLU_pll_parx2p5
    SLICE_X12Y107        FDCE                                         r  s_TS_ovfl_cnt_reg[5]/C
                         clock pessimism             -0.127     7.309    
                         clock uncertainty           -0.196     7.113    
    SLICE_X12Y107        FDCE (Recov_fdce_C_CLR)     -0.154     6.959    s_TS_ovfl_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          6.959    
                         arrival time                          -5.771    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out5_PLL_40MHz_to_640MHz rise@6.250ns - clk_out4_PLL_40MHz_to_640MHz rise@3.125ns)
  Data Path Delay:        1.337ns  (logic 0.302ns (22.585%)  route 1.035ns (77.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 7.436 - 6.250 ) 
    Source Clock Delay      (SCD):    1.309ns = ( 4.434 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     3.125 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     4.566    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.018     1.548 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484     3.032    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.125 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.309     4.434    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.259     4.693 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.336     5.029    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.043     5.072 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.699     5.771    TS_ovfl_cnt0
    SLICE_X12Y107        FDCE                                         f  s_TS_ovfl_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     6.250 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285     7.535    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.735     4.800 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.167    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.250 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186     7.436    s_clk_TLU_pll_parx2p5
    SLICE_X12Y107        FDCE                                         r  s_TS_ovfl_cnt_reg[6]/C
                         clock pessimism             -0.127     7.309    
                         clock uncertainty           -0.196     7.113    
    SLICE_X12Y107        FDCE (Recov_fdce_C_CLR)     -0.154     6.959    s_TS_ovfl_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          6.959    
                         arrival time                          -5.771    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out5_PLL_40MHz_to_640MHz rise@6.250ns - clk_out4_PLL_40MHz_to_640MHz rise@3.125ns)
  Data Path Delay:        1.337ns  (logic 0.302ns (22.585%)  route 1.035ns (77.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 7.436 - 6.250 ) 
    Source Clock Delay      (SCD):    1.309ns = ( 4.434 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     3.125 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     4.566    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.018     1.548 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484     3.032    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.125 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.309     4.434    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.259     4.693 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.336     5.029    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.043     5.072 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.699     5.771    TS_ovfl_cnt0
    SLICE_X12Y107        FDCE                                         f  s_TS_ovfl_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     6.250 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285     7.535    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.735     4.800 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.167    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.250 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186     7.436    s_clk_TLU_pll_parx2p5
    SLICE_X12Y107        FDCE                                         r  s_TS_ovfl_cnt_reg[7]/C
                         clock pessimism             -0.127     7.309    
                         clock uncertainty           -0.196     7.113    
    SLICE_X12Y107        FDCE (Recov_fdce_C_CLR)     -0.154     6.959    s_TS_ovfl_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          6.959    
                         arrival time                          -5.771    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out5_PLL_40MHz_to_640MHz rise@6.250ns - clk_out4_PLL_40MHz_to_640MHz rise@3.125ns)
  Data Path Delay:        1.336ns  (logic 0.302ns (22.612%)  route 1.034ns (77.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 7.436 - 6.250 ) 
    Source Clock Delay      (SCD):    1.309ns = ( 4.434 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     3.125 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     4.566    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.018     1.548 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484     3.032    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.125 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.309     4.434    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.259     4.693 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.336     5.029    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.043     5.072 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.697     5.770    TS_ovfl_cnt0
    SLICE_X12Y106        FDCE                                         f  s_TS_ovfl_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     6.250 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285     7.535    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.735     4.800 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.167    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.250 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186     7.436    s_clk_TLU_pll_parx2p5
    SLICE_X12Y106        FDCE                                         r  s_TS_ovfl_cnt_reg[0]/C
                         clock pessimism             -0.127     7.309    
                         clock uncertainty           -0.196     7.113    
    SLICE_X12Y106        FDCE (Recov_fdce_C_CLR)     -0.154     6.959    s_TS_ovfl_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.959    
                         arrival time                          -5.770    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out5_PLL_40MHz_to_640MHz rise@6.250ns - clk_out4_PLL_40MHz_to_640MHz rise@3.125ns)
  Data Path Delay:        1.336ns  (logic 0.302ns (22.612%)  route 1.034ns (77.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 7.436 - 6.250 ) 
    Source Clock Delay      (SCD):    1.309ns = ( 4.434 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     3.125 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     4.566    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.018     1.548 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484     3.032    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.125 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.309     4.434    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.259     4.693 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.336     5.029    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.043     5.072 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.697     5.770    TS_ovfl_cnt0
    SLICE_X12Y106        FDCE                                         f  s_TS_ovfl_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     6.250 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285     7.535    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.735     4.800 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.167    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.250 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186     7.436    s_clk_TLU_pll_parx2p5
    SLICE_X12Y106        FDCE                                         r  s_TS_ovfl_cnt_reg[1]/C
                         clock pessimism             -0.127     7.309    
                         clock uncertainty           -0.196     7.113    
    SLICE_X12Y106        FDCE (Recov_fdce_C_CLR)     -0.154     6.959    s_TS_ovfl_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.959    
                         arrival time                          -5.770    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out5_PLL_40MHz_to_640MHz rise@6.250ns - clk_out4_PLL_40MHz_to_640MHz rise@3.125ns)
  Data Path Delay:        1.336ns  (logic 0.302ns (22.612%)  route 1.034ns (77.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 7.436 - 6.250 ) 
    Source Clock Delay      (SCD):    1.309ns = ( 4.434 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     3.125 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     4.566    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.018     1.548 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484     3.032    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.125 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.309     4.434    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.259     4.693 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.336     5.029    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.043     5.072 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.697     5.770    TS_ovfl_cnt0
    SLICE_X12Y106        FDCE                                         f  s_TS_ovfl_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     6.250 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285     7.535    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.735     4.800 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.167    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.250 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186     7.436    s_clk_TLU_pll_parx2p5
    SLICE_X12Y106        FDCE                                         r  s_TS_ovfl_cnt_reg[2]/C
                         clock pessimism             -0.127     7.309    
                         clock uncertainty           -0.196     7.113    
    SLICE_X12Y106        FDCE (Recov_fdce_C_CLR)     -0.154     6.959    s_TS_ovfl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.959    
                         arrival time                          -5.770    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out5_PLL_40MHz_to_640MHz rise@6.250ns - clk_out4_PLL_40MHz_to_640MHz rise@3.125ns)
  Data Path Delay:        1.336ns  (logic 0.302ns (22.612%)  route 1.034ns (77.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 7.436 - 6.250 ) 
    Source Clock Delay      (SCD):    1.309ns = ( 4.434 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     3.125 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     4.566    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.018     1.548 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484     3.032    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.125 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.309     4.434    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.259     4.693 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.336     5.029    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.043     5.072 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.697     5.770    TS_ovfl_cnt0
    SLICE_X12Y106        FDCE                                         f  s_TS_ovfl_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     6.250 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285     7.535    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.735     4.800 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.167    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.250 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186     7.436    s_clk_TLU_pll_parx2p5
    SLICE_X12Y106        FDCE                                         r  s_TS_ovfl_cnt_reg[3]/C
                         clock pessimism             -0.127     7.309    
                         clock uncertainty           -0.196     7.113    
    SLICE_X12Y106        FDCE (Recov_fdce_C_CLR)     -0.154     6.959    s_TS_ovfl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.959    
                         arrival time                          -5.770    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[32]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out5_PLL_40MHz_to_640MHz rise@6.250ns - clk_out4_PLL_40MHz_to_640MHz rise@3.125ns)
  Data Path Delay:        1.285ns  (logic 0.302ns (23.507%)  route 0.983ns (76.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.182ns = ( 7.432 - 6.250 ) 
    Source Clock Delay      (SCD):    1.309ns = ( 4.434 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     3.125 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     4.566    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.018     1.548 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484     3.032    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.125 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.309     4.434    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.259     4.693 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.336     5.029    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.043     5.072 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.646     5.719    TS_ovfl_cnt0
    SLICE_X12Y114        FDCE                                         f  s_TS_ovfl_cnt_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     6.250 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285     7.535    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.735     4.800 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.167    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.250 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.182     7.432    s_clk_TLU_pll_parx2p5
    SLICE_X12Y114        FDCE                                         r  s_TS_ovfl_cnt_reg[32]/C
                         clock pessimism             -0.127     7.305    
                         clock uncertainty           -0.196     7.109    
    SLICE_X12Y114        FDCE (Recov_fdce_C_CLR)     -0.154     6.955    s_TS_ovfl_cnt_reg[32]
  -------------------------------------------------------------------
                         required time                          6.955    
                         arrival time                          -5.719    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[33]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out5_PLL_40MHz_to_640MHz rise@6.250ns - clk_out4_PLL_40MHz_to_640MHz rise@3.125ns)
  Data Path Delay:        1.285ns  (logic 0.302ns (23.507%)  route 0.983ns (76.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.182ns = ( 7.432 - 6.250 ) 
    Source Clock Delay      (SCD):    1.309ns = ( 4.434 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     3.125 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.441     4.566    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.018     1.548 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484     3.032    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.125 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.309     4.434    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.259     4.693 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.336     5.029    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.043     5.072 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.646     5.719    TS_ovfl_cnt0
    SLICE_X12Y114        FDCE                                         f  s_TS_ovfl_cnt_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     6.250 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           1.285     7.535    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.735     4.800 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.167    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.250 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.182     7.432    s_clk_TLU_pll_parx2p5
    SLICE_X12Y114        FDCE                                         r  s_TS_ovfl_cnt_reg[33]/C
                         clock pessimism             -0.127     7.305    
                         clock uncertainty           -0.196     7.109    
    SLICE_X12Y114        FDCE (Recov_fdce_C_CLR)     -0.154     6.955    s_TS_ovfl_cnt_reg[33]
  -------------------------------------------------------------------
                         required time                          6.955    
                         arrival time                          -5.719    
  -------------------------------------------------------------------
                         slack                                  1.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[40]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.146ns (24.215%)  route 0.457ns (75.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.798ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.026    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.595     0.595    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.118     0.713 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.168     0.881    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.028     0.909 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.289     1.198    TS_ovfl_cnt0
    SLICE_X12Y116        FDCE                                         f  s_TS_ovfl_cnt_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.798     0.798    s_clk_TLU_pll_parx2p5
    SLICE_X12Y116        FDCE                                         r  s_TS_ovfl_cnt_reg[40]/C
                         clock pessimism              0.073     0.871    
                         clock uncertainty            0.196     1.067    
    SLICE_X12Y116        FDCE (Remov_fdce_C_CLR)     -0.050     1.017    s_TS_ovfl_cnt_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[41]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.146ns (24.215%)  route 0.457ns (75.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.798ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.026    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.595     0.595    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.118     0.713 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.168     0.881    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.028     0.909 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.289     1.198    TS_ovfl_cnt0
    SLICE_X12Y116        FDCE                                         f  s_TS_ovfl_cnt_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.798     0.798    s_clk_TLU_pll_parx2p5
    SLICE_X12Y116        FDCE                                         r  s_TS_ovfl_cnt_reg[41]/C
                         clock pessimism              0.073     0.871    
                         clock uncertainty            0.196     1.067    
    SLICE_X12Y116        FDCE (Remov_fdce_C_CLR)     -0.050     1.017    s_TS_ovfl_cnt_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[42]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.146ns (24.215%)  route 0.457ns (75.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.798ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.026    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.595     0.595    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.118     0.713 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.168     0.881    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.028     0.909 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.289     1.198    TS_ovfl_cnt0
    SLICE_X12Y116        FDCE                                         f  s_TS_ovfl_cnt_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.798     0.798    s_clk_TLU_pll_parx2p5
    SLICE_X12Y116        FDCE                                         r  s_TS_ovfl_cnt_reg[42]/C
                         clock pessimism              0.073     0.871    
                         clock uncertainty            0.196     1.067    
    SLICE_X12Y116        FDCE (Remov_fdce_C_CLR)     -0.050     1.017    s_TS_ovfl_cnt_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[43]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.146ns (24.215%)  route 0.457ns (75.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.798ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.026    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.595     0.595    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.118     0.713 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.168     0.881    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.028     0.909 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.289     1.198    TS_ovfl_cnt0
    SLICE_X12Y116        FDCE                                         f  s_TS_ovfl_cnt_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.798     0.798    s_clk_TLU_pll_parx2p5
    SLICE_X12Y116        FDCE                                         r  s_TS_ovfl_cnt_reg[43]/C
                         clock pessimism              0.073     0.871    
                         clock uncertainty            0.196     1.067    
    SLICE_X12Y116        FDCE (Remov_fdce_C_CLR)     -0.050     1.017    s_TS_ovfl_cnt_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[36]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.146ns (24.163%)  route 0.458ns (75.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.026    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.595     0.595    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.118     0.713 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.168     0.881    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.028     0.909 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.290     1.199    TS_ovfl_cnt0
    SLICE_X12Y115        FDCE                                         f  s_TS_ovfl_cnt_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.799     0.799    s_clk_TLU_pll_parx2p5
    SLICE_X12Y115        FDCE                                         r  s_TS_ovfl_cnt_reg[36]/C
                         clock pessimism              0.073     0.872    
                         clock uncertainty            0.196     1.068    
    SLICE_X12Y115        FDCE (Remov_fdce_C_CLR)     -0.050     1.018    s_TS_ovfl_cnt_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[37]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.146ns (24.163%)  route 0.458ns (75.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.026    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.595     0.595    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.118     0.713 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.168     0.881    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.028     0.909 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.290     1.199    TS_ovfl_cnt0
    SLICE_X12Y115        FDCE                                         f  s_TS_ovfl_cnt_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.799     0.799    s_clk_TLU_pll_parx2p5
    SLICE_X12Y115        FDCE                                         r  s_TS_ovfl_cnt_reg[37]/C
                         clock pessimism              0.073     0.872    
                         clock uncertainty            0.196     1.068    
    SLICE_X12Y115        FDCE (Remov_fdce_C_CLR)     -0.050     1.018    s_TS_ovfl_cnt_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[38]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.146ns (24.163%)  route 0.458ns (75.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.026    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.595     0.595    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.118     0.713 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.168     0.881    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.028     0.909 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.290     1.199    TS_ovfl_cnt0
    SLICE_X12Y115        FDCE                                         f  s_TS_ovfl_cnt_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.799     0.799    s_clk_TLU_pll_parx2p5
    SLICE_X12Y115        FDCE                                         r  s_TS_ovfl_cnt_reg[38]/C
                         clock pessimism              0.073     0.872    
                         clock uncertainty            0.196     1.068    
    SLICE_X12Y115        FDCE (Remov_fdce_C_CLR)     -0.050     1.018    s_TS_ovfl_cnt_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[39]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.146ns (24.163%)  route 0.458ns (75.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.026    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.595     0.595    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.118     0.713 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.168     0.881    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.028     0.909 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.290     1.199    TS_ovfl_cnt0
    SLICE_X12Y115        FDCE                                         f  s_TS_ovfl_cnt_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.799     0.799    s_clk_TLU_pll_parx2p5
    SLICE_X12Y115        FDCE                                         r  s_TS_ovfl_cnt_reg[39]/C
                         clock pessimism              0.073     0.872    
                         clock uncertainty            0.196     1.068    
    SLICE_X12Y115        FDCE (Remov_fdce_C_CLR)     -0.050     1.018    s_TS_ovfl_cnt_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[24]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.146ns (23.443%)  route 0.477ns (76.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.026    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.595     0.595    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.118     0.713 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.168     0.881    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.028     0.909 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.309     1.218    TS_ovfl_cnt0
    SLICE_X12Y112        FDCE                                         f  s_TS_ovfl_cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.801     0.801    s_clk_TLU_pll_parx2p5
    SLICE_X12Y112        FDCE                                         r  s_TS_ovfl_cnt_reg[24]/C
                         clock pessimism              0.073     0.874    
                         clock uncertainty            0.196     1.070    
    SLICE_X12Y112        FDCE (Remov_fdce_C_CLR)     -0.050     1.020    s_TS_ovfl_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[25]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.146ns (23.443%)  route 0.477ns (76.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.616     0.616    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.222    -0.606 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.026    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.595     0.595    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.118     0.713 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.168     0.881    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.028     0.909 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.309     1.218    TS_ovfl_cnt0
    SLICE_X12Y112        FDCE                                         f  s_TS_ovfl_cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  BUFG_inst_TLU_clk/O
                         net (fo=2, routed)           0.827     0.827    TLU_CLK_PLL_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.506    -0.679 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.030    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.801     0.801    s_clk_TLU_pll_parx2p5
    SLICE_X12Y112        FDCE                                         r  s_TS_ovfl_cnt_reg[25]/C
                         clock pessimism              0.073     0.874    
                         clock uncertainty            0.196     1.070    
    SLICE_X12Y112        FDCE (Remov_fdce_C_CLR)     -0.050     1.020    s_TS_ovfl_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.198    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out5_PLL_40MHz_to_640MHz_1

Setup :           46  Failing Endpoints,  Worst Slack       -2.214ns,  Total Violation      -98.120ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.722ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.214ns  (required time - arrival time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@81.250ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        1.293ns  (logic 0.266ns (20.564%)  route 1.027ns (79.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 82.438 - 81.250 ) 
    Source Clock Delay      (SCD):    2.741ns = ( 82.741 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    81.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    81.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.309    82.741    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.223    82.964 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.329    83.293    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.043    83.336 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.699    84.034    TS_ovfl_cnt0
    SLICE_X12Y107        FDCE                                         f  s_TS_ovfl_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    81.250 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    82.537    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -2.735    79.802 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367    81.169    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    81.252 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186    82.438    s_clk_TLU_pll_parx2p5
    SLICE_X12Y107        FDCE                                         r  s_TS_ovfl_cnt_reg[4]/C
                         clock pessimism              0.000    82.438    
                         clock uncertainty           -0.464    81.974    
    SLICE_X12Y107        FDCE (Recov_fdce_C_CLR)     -0.154    81.820    s_TS_ovfl_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         81.820    
                         arrival time                         -84.034    
  -------------------------------------------------------------------
                         slack                                 -2.214    

Slack (VIOLATED) :        -2.214ns  (required time - arrival time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@81.250ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        1.293ns  (logic 0.266ns (20.564%)  route 1.027ns (79.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 82.438 - 81.250 ) 
    Source Clock Delay      (SCD):    2.741ns = ( 82.741 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    81.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    81.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.309    82.741    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.223    82.964 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.329    83.293    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.043    83.336 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.699    84.034    TS_ovfl_cnt0
    SLICE_X12Y107        FDCE                                         f  s_TS_ovfl_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    81.250 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    82.537    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -2.735    79.802 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367    81.169    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    81.252 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186    82.438    s_clk_TLU_pll_parx2p5
    SLICE_X12Y107        FDCE                                         r  s_TS_ovfl_cnt_reg[5]/C
                         clock pessimism              0.000    82.438    
                         clock uncertainty           -0.464    81.974    
    SLICE_X12Y107        FDCE (Recov_fdce_C_CLR)     -0.154    81.820    s_TS_ovfl_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         81.820    
                         arrival time                         -84.034    
  -------------------------------------------------------------------
                         slack                                 -2.214    

Slack (VIOLATED) :        -2.214ns  (required time - arrival time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@81.250ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        1.293ns  (logic 0.266ns (20.564%)  route 1.027ns (79.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 82.438 - 81.250 ) 
    Source Clock Delay      (SCD):    2.741ns = ( 82.741 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    81.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    81.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.309    82.741    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.223    82.964 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.329    83.293    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.043    83.336 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.699    84.034    TS_ovfl_cnt0
    SLICE_X12Y107        FDCE                                         f  s_TS_ovfl_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    81.250 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    82.537    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -2.735    79.802 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367    81.169    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    81.252 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186    82.438    s_clk_TLU_pll_parx2p5
    SLICE_X12Y107        FDCE                                         r  s_TS_ovfl_cnt_reg[6]/C
                         clock pessimism              0.000    82.438    
                         clock uncertainty           -0.464    81.974    
    SLICE_X12Y107        FDCE (Recov_fdce_C_CLR)     -0.154    81.820    s_TS_ovfl_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         81.820    
                         arrival time                         -84.034    
  -------------------------------------------------------------------
                         slack                                 -2.214    

Slack (VIOLATED) :        -2.214ns  (required time - arrival time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@81.250ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        1.293ns  (logic 0.266ns (20.564%)  route 1.027ns (79.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 82.438 - 81.250 ) 
    Source Clock Delay      (SCD):    2.741ns = ( 82.741 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    81.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    81.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.309    82.741    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.223    82.964 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.329    83.293    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.043    83.336 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.699    84.034    TS_ovfl_cnt0
    SLICE_X12Y107        FDCE                                         f  s_TS_ovfl_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    81.250 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    82.537    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -2.735    79.802 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367    81.169    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    81.252 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186    82.438    s_clk_TLU_pll_parx2p5
    SLICE_X12Y107        FDCE                                         r  s_TS_ovfl_cnt_reg[7]/C
                         clock pessimism              0.000    82.438    
                         clock uncertainty           -0.464    81.974    
    SLICE_X12Y107        FDCE (Recov_fdce_C_CLR)     -0.154    81.820    s_TS_ovfl_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         81.820    
                         arrival time                         -84.034    
  -------------------------------------------------------------------
                         slack                                 -2.214    

Slack (VIOLATED) :        -2.212ns  (required time - arrival time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@81.250ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        1.292ns  (logic 0.266ns (20.591%)  route 1.026ns (79.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 82.438 - 81.250 ) 
    Source Clock Delay      (SCD):    2.741ns = ( 82.741 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    81.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    81.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.309    82.741    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.223    82.964 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.329    83.293    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.043    83.336 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.697    84.033    TS_ovfl_cnt0
    SLICE_X12Y106        FDCE                                         f  s_TS_ovfl_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    81.250 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    82.537    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -2.735    79.802 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367    81.169    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    81.252 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186    82.438    s_clk_TLU_pll_parx2p5
    SLICE_X12Y106        FDCE                                         r  s_TS_ovfl_cnt_reg[0]/C
                         clock pessimism              0.000    82.438    
                         clock uncertainty           -0.464    81.974    
    SLICE_X12Y106        FDCE (Recov_fdce_C_CLR)     -0.154    81.820    s_TS_ovfl_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         81.820    
                         arrival time                         -84.033    
  -------------------------------------------------------------------
                         slack                                 -2.212    

Slack (VIOLATED) :        -2.212ns  (required time - arrival time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@81.250ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        1.292ns  (logic 0.266ns (20.591%)  route 1.026ns (79.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 82.438 - 81.250 ) 
    Source Clock Delay      (SCD):    2.741ns = ( 82.741 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    81.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    81.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.309    82.741    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.223    82.964 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.329    83.293    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.043    83.336 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.697    84.033    TS_ovfl_cnt0
    SLICE_X12Y106        FDCE                                         f  s_TS_ovfl_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    81.250 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    82.537    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -2.735    79.802 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367    81.169    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    81.252 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186    82.438    s_clk_TLU_pll_parx2p5
    SLICE_X12Y106        FDCE                                         r  s_TS_ovfl_cnt_reg[1]/C
                         clock pessimism              0.000    82.438    
                         clock uncertainty           -0.464    81.974    
    SLICE_X12Y106        FDCE (Recov_fdce_C_CLR)     -0.154    81.820    s_TS_ovfl_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         81.820    
                         arrival time                         -84.033    
  -------------------------------------------------------------------
                         slack                                 -2.212    

Slack (VIOLATED) :        -2.212ns  (required time - arrival time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@81.250ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        1.292ns  (logic 0.266ns (20.591%)  route 1.026ns (79.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 82.438 - 81.250 ) 
    Source Clock Delay      (SCD):    2.741ns = ( 82.741 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    81.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    81.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.309    82.741    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.223    82.964 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.329    83.293    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.043    83.336 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.697    84.033    TS_ovfl_cnt0
    SLICE_X12Y106        FDCE                                         f  s_TS_ovfl_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    81.250 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    82.537    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -2.735    79.802 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367    81.169    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    81.252 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186    82.438    s_clk_TLU_pll_parx2p5
    SLICE_X12Y106        FDCE                                         r  s_TS_ovfl_cnt_reg[2]/C
                         clock pessimism              0.000    82.438    
                         clock uncertainty           -0.464    81.974    
    SLICE_X12Y106        FDCE (Recov_fdce_C_CLR)     -0.154    81.820    s_TS_ovfl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         81.820    
                         arrival time                         -84.033    
  -------------------------------------------------------------------
                         slack                                 -2.212    

Slack (VIOLATED) :        -2.212ns  (required time - arrival time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@81.250ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        1.292ns  (logic 0.266ns (20.591%)  route 1.026ns (79.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 82.438 - 81.250 ) 
    Source Clock Delay      (SCD):    2.741ns = ( 82.741 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    81.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    81.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.309    82.741    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.223    82.964 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.329    83.293    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.043    83.336 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.697    84.033    TS_ovfl_cnt0
    SLICE_X12Y106        FDCE                                         f  s_TS_ovfl_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    81.250 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    82.537    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -2.735    79.802 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367    81.169    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    81.252 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186    82.438    s_clk_TLU_pll_parx2p5
    SLICE_X12Y106        FDCE                                         r  s_TS_ovfl_cnt_reg[3]/C
                         clock pessimism              0.000    82.438    
                         clock uncertainty           -0.464    81.974    
    SLICE_X12Y106        FDCE (Recov_fdce_C_CLR)     -0.154    81.820    s_TS_ovfl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         81.820    
                         arrival time                         -84.033    
  -------------------------------------------------------------------
                         slack                                 -2.212    

Slack (VIOLATED) :        -2.166ns  (required time - arrival time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[32]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@81.250ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        1.241ns  (logic 0.266ns (21.434%)  route 0.975ns (78.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.184ns = ( 82.434 - 81.250 ) 
    Source Clock Delay      (SCD):    2.741ns = ( 82.741 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    81.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    81.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.309    82.741    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.223    82.964 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.329    83.293    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.043    83.336 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.646    83.982    TS_ovfl_cnt0
    SLICE_X12Y114        FDCE                                         f  s_TS_ovfl_cnt_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    81.250 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    82.537    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -2.735    79.802 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367    81.169    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    81.252 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.182    82.434    s_clk_TLU_pll_parx2p5
    SLICE_X12Y114        FDCE                                         r  s_TS_ovfl_cnt_reg[32]/C
                         clock pessimism              0.000    82.434    
                         clock uncertainty           -0.464    81.970    
    SLICE_X12Y114        FDCE (Recov_fdce_C_CLR)     -0.154    81.816    s_TS_ovfl_cnt_reg[32]
  -------------------------------------------------------------------
                         required time                         81.816    
                         arrival time                         -83.982    
  -------------------------------------------------------------------
                         slack                                 -2.166    

Slack (VIOLATED) :        -2.166ns  (required time - arrival time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[33]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@81.250ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        1.241ns  (logic 0.266ns (21.434%)  route 0.975ns (78.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.184ns = ( 82.434 - 81.250 ) 
    Source Clock Delay      (SCD):    2.741ns = ( 82.741 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    81.339    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    81.432 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       1.309    82.741    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.223    82.964 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.329    83.293    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.043    83.336 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.646    83.982    TS_ovfl_cnt0
    SLICE_X12Y114        FDCE                                         f  s_TS_ovfl_cnt_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    81.250 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287    82.537    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -2.735    79.802 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367    81.169    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    81.252 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.182    82.434    s_clk_TLU_pll_parx2p5
    SLICE_X12Y114        FDCE                                         r  s_TS_ovfl_cnt_reg[33]/C
                         clock pessimism              0.000    82.434    
                         clock uncertainty           -0.464    81.970    
    SLICE_X12Y114        FDCE (Recov_fdce_C_CLR)     -0.154    81.816    s_TS_ovfl_cnt_reg[33]
  -------------------------------------------------------------------
                         required time                         81.816    
                         arrival time                         -83.982    
  -------------------------------------------------------------------
                         slack                                 -2.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[40]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.128ns (21.760%)  route 0.460ns (78.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.800ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.596     1.347    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.100     1.447 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.172     1.619    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.028     1.647 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.289     1.935    TS_ovfl_cnt0
    SLICE_X12Y116        FDCE                                         f  s_TS_ovfl_cnt_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.798     0.800    s_clk_TLU_pll_parx2p5
    SLICE_X12Y116        FDCE                                         r  s_TS_ovfl_cnt_reg[40]/C
                         clock pessimism              0.000     0.800    
                         clock uncertainty            0.464     1.264    
    SLICE_X12Y116        FDCE (Remov_fdce_C_CLR)     -0.050     1.214    s_TS_ovfl_cnt_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[41]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.128ns (21.760%)  route 0.460ns (78.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.800ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.596     1.347    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.100     1.447 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.172     1.619    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.028     1.647 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.289     1.935    TS_ovfl_cnt0
    SLICE_X12Y116        FDCE                                         f  s_TS_ovfl_cnt_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.798     0.800    s_clk_TLU_pll_parx2p5
    SLICE_X12Y116        FDCE                                         r  s_TS_ovfl_cnt_reg[41]/C
                         clock pessimism              0.000     0.800    
                         clock uncertainty            0.464     1.264    
    SLICE_X12Y116        FDCE (Remov_fdce_C_CLR)     -0.050     1.214    s_TS_ovfl_cnt_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[42]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.128ns (21.760%)  route 0.460ns (78.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.800ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.596     1.347    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.100     1.447 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.172     1.619    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.028     1.647 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.289     1.935    TS_ovfl_cnt0
    SLICE_X12Y116        FDCE                                         f  s_TS_ovfl_cnt_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.798     0.800    s_clk_TLU_pll_parx2p5
    SLICE_X12Y116        FDCE                                         r  s_TS_ovfl_cnt_reg[42]/C
                         clock pessimism              0.000     0.800    
                         clock uncertainty            0.464     1.264    
    SLICE_X12Y116        FDCE (Remov_fdce_C_CLR)     -0.050     1.214    s_TS_ovfl_cnt_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[43]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.128ns (21.760%)  route 0.460ns (78.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.800ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.596     1.347    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.100     1.447 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.172     1.619    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.028     1.647 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.289     1.935    TS_ovfl_cnt0
    SLICE_X12Y116        FDCE                                         f  s_TS_ovfl_cnt_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.798     0.800    s_clk_TLU_pll_parx2p5
    SLICE_X12Y116        FDCE                                         r  s_TS_ovfl_cnt_reg[43]/C
                         clock pessimism              0.000     0.800    
                         clock uncertainty            0.464     1.264    
    SLICE_X12Y116        FDCE (Remov_fdce_C_CLR)     -0.050     1.214    s_TS_ovfl_cnt_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[36]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.128ns (21.713%)  route 0.462ns (78.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.596     1.347    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.100     1.447 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.172     1.619    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.028     1.647 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.290     1.937    TS_ovfl_cnt0
    SLICE_X12Y115        FDCE                                         f  s_TS_ovfl_cnt_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.799     0.801    s_clk_TLU_pll_parx2p5
    SLICE_X12Y115        FDCE                                         r  s_TS_ovfl_cnt_reg[36]/C
                         clock pessimism              0.000     0.801    
                         clock uncertainty            0.464     1.265    
    SLICE_X12Y115        FDCE (Remov_fdce_C_CLR)     -0.050     1.215    s_TS_ovfl_cnt_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[37]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.128ns (21.713%)  route 0.462ns (78.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.596     1.347    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.100     1.447 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.172     1.619    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.028     1.647 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.290     1.937    TS_ovfl_cnt0
    SLICE_X12Y115        FDCE                                         f  s_TS_ovfl_cnt_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.799     0.801    s_clk_TLU_pll_parx2p5
    SLICE_X12Y115        FDCE                                         r  s_TS_ovfl_cnt_reg[37]/C
                         clock pessimism              0.000     0.801    
                         clock uncertainty            0.464     1.265    
    SLICE_X12Y115        FDCE (Remov_fdce_C_CLR)     -0.050     1.215    s_TS_ovfl_cnt_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[38]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.128ns (21.713%)  route 0.462ns (78.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.596     1.347    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.100     1.447 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.172     1.619    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.028     1.647 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.290     1.937    TS_ovfl_cnt0
    SLICE_X12Y115        FDCE                                         f  s_TS_ovfl_cnt_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.799     0.801    s_clk_TLU_pll_parx2p5
    SLICE_X12Y115        FDCE                                         r  s_TS_ovfl_cnt_reg[38]/C
                         clock pessimism              0.000     0.801    
                         clock uncertainty            0.464     1.265    
    SLICE_X12Y115        FDCE (Remov_fdce_C_CLR)     -0.050     1.215    s_TS_ovfl_cnt_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[39]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.128ns (21.713%)  route 0.462ns (78.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.596     1.347    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.100     1.447 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.172     1.619    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.028     1.647 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.290     1.937    TS_ovfl_cnt0
    SLICE_X12Y115        FDCE                                         f  s_TS_ovfl_cnt_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.799     0.801    s_clk_TLU_pll_parx2p5
    SLICE_X12Y115        FDCE                                         r  s_TS_ovfl_cnt_reg[39]/C
                         clock pessimism              0.000     0.801    
                         clock uncertainty            0.464     1.265    
    SLICE_X12Y115        FDCE (Remov_fdce_C_CLR)     -0.050     1.215    s_TS_ovfl_cnt_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[24]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.128ns (21.050%)  route 0.480ns (78.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.803ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.596     1.347    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.100     1.447 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.172     1.619    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.028     1.647 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.309     1.955    TS_ovfl_cnt0
    SLICE_X12Y112        FDCE                                         f  s_TS_ovfl_cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.801     0.803    s_clk_TLU_pll_parx2p5
    SLICE_X12Y112        FDCE                                         r  s_TS_ovfl_cnt_reg[24]/C
                         clock pessimism              0.000     0.803    
                         clock uncertainty            0.464     1.267    
    SLICE_X12Y112        FDCE (Remov_fdce_C_CLR)     -0.050     1.217    s_TS_ovfl_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_TS_ovfl_cnt_reg[25]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.128ns (21.050%)  route 0.480ns (78.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.803ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.154ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  caribou_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    caribou_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  caribou_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26874, routed)       0.596     1.347    caribou_top_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y121         FDRE                                         r  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.100     1.447 f  caribou_top_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.172     1.619    s_control_out[28]
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.028     1.647 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.309     1.955    TS_ovfl_cnt0
    SLICE_X12Y112        FDCE                                         f  s_TS_ovfl_cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.801     0.803    s_clk_TLU_pll_parx2p5
    SLICE_X12Y112        FDCE                                         r  s_TS_ovfl_cnt_reg[25]/C
                         clock pessimism              0.000     0.803    
                         clock uncertainty            0.464     1.267    
    SLICE_X12Y112        FDCE (Remov_fdce_C_CLR)     -0.050     1.217    s_TS_ovfl_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.739    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out4_PLL_40MHz_to_640MHz_1
  To Clock:  clk_out5_PLL_40MHz_to_640MHz_1

Setup :            0  Failing Endpoints,  Worst Slack        1.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@6.250ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@3.125ns)
  Data Path Delay:        1.337ns  (logic 0.302ns (22.585%)  route 1.035ns (77.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 7.438 - 6.250 ) 
    Source Clock Delay      (SCD):    1.311ns = ( 4.436 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     3.125 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     4.568    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -3.018     1.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484     3.034    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.127 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.309     4.436    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.259     4.695 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.336     5.031    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.043     5.074 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.699     5.773    TS_ovfl_cnt0
    SLICE_X12Y107        FDCE                                         f  s_TS_ovfl_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     6.250 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287     7.537    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -2.735     4.802 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.169    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.252 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186     7.438    s_clk_TLU_pll_parx2p5
    SLICE_X12Y107        FDCE                                         r  s_TS_ovfl_cnt_reg[4]/C
                         clock pessimism             -0.127     7.311    
                         clock uncertainty           -0.196     7.115    
    SLICE_X12Y107        FDCE (Recov_fdce_C_CLR)     -0.154     6.961    s_TS_ovfl_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          6.961    
                         arrival time                          -5.773    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@6.250ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@3.125ns)
  Data Path Delay:        1.337ns  (logic 0.302ns (22.585%)  route 1.035ns (77.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 7.438 - 6.250 ) 
    Source Clock Delay      (SCD):    1.311ns = ( 4.436 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     3.125 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     4.568    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -3.018     1.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484     3.034    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.127 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.309     4.436    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.259     4.695 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.336     5.031    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.043     5.074 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.699     5.773    TS_ovfl_cnt0
    SLICE_X12Y107        FDCE                                         f  s_TS_ovfl_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     6.250 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287     7.537    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -2.735     4.802 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.169    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.252 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186     7.438    s_clk_TLU_pll_parx2p5
    SLICE_X12Y107        FDCE                                         r  s_TS_ovfl_cnt_reg[5]/C
                         clock pessimism             -0.127     7.311    
                         clock uncertainty           -0.196     7.115    
    SLICE_X12Y107        FDCE (Recov_fdce_C_CLR)     -0.154     6.961    s_TS_ovfl_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          6.961    
                         arrival time                          -5.773    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@6.250ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@3.125ns)
  Data Path Delay:        1.337ns  (logic 0.302ns (22.585%)  route 1.035ns (77.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 7.438 - 6.250 ) 
    Source Clock Delay      (SCD):    1.311ns = ( 4.436 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     3.125 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     4.568    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -3.018     1.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484     3.034    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.127 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.309     4.436    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.259     4.695 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.336     5.031    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.043     5.074 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.699     5.773    TS_ovfl_cnt0
    SLICE_X12Y107        FDCE                                         f  s_TS_ovfl_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     6.250 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287     7.537    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -2.735     4.802 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.169    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.252 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186     7.438    s_clk_TLU_pll_parx2p5
    SLICE_X12Y107        FDCE                                         r  s_TS_ovfl_cnt_reg[6]/C
                         clock pessimism             -0.127     7.311    
                         clock uncertainty           -0.196     7.115    
    SLICE_X12Y107        FDCE (Recov_fdce_C_CLR)     -0.154     6.961    s_TS_ovfl_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          6.961    
                         arrival time                          -5.773    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@6.250ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@3.125ns)
  Data Path Delay:        1.337ns  (logic 0.302ns (22.585%)  route 1.035ns (77.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 7.438 - 6.250 ) 
    Source Clock Delay      (SCD):    1.311ns = ( 4.436 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     3.125 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     4.568    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -3.018     1.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484     3.034    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.127 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.309     4.436    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.259     4.695 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.336     5.031    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.043     5.074 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.699     5.773    TS_ovfl_cnt0
    SLICE_X12Y107        FDCE                                         f  s_TS_ovfl_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     6.250 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287     7.537    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -2.735     4.802 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.169    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.252 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186     7.438    s_clk_TLU_pll_parx2p5
    SLICE_X12Y107        FDCE                                         r  s_TS_ovfl_cnt_reg[7]/C
                         clock pessimism             -0.127     7.311    
                         clock uncertainty           -0.196     7.115    
    SLICE_X12Y107        FDCE (Recov_fdce_C_CLR)     -0.154     6.961    s_TS_ovfl_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          6.961    
                         arrival time                          -5.773    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@6.250ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@3.125ns)
  Data Path Delay:        1.336ns  (logic 0.302ns (22.612%)  route 1.034ns (77.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 7.438 - 6.250 ) 
    Source Clock Delay      (SCD):    1.311ns = ( 4.436 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     3.125 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     4.568    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -3.018     1.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484     3.034    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.127 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.309     4.436    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.259     4.695 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.336     5.031    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.043     5.074 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.697     5.772    TS_ovfl_cnt0
    SLICE_X12Y106        FDCE                                         f  s_TS_ovfl_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     6.250 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287     7.537    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -2.735     4.802 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.169    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.252 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186     7.438    s_clk_TLU_pll_parx2p5
    SLICE_X12Y106        FDCE                                         r  s_TS_ovfl_cnt_reg[0]/C
                         clock pessimism             -0.127     7.311    
                         clock uncertainty           -0.196     7.115    
    SLICE_X12Y106        FDCE (Recov_fdce_C_CLR)     -0.154     6.961    s_TS_ovfl_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.961    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@6.250ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@3.125ns)
  Data Path Delay:        1.336ns  (logic 0.302ns (22.612%)  route 1.034ns (77.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 7.438 - 6.250 ) 
    Source Clock Delay      (SCD):    1.311ns = ( 4.436 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     3.125 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     4.568    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -3.018     1.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484     3.034    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.127 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.309     4.436    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.259     4.695 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.336     5.031    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.043     5.074 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.697     5.772    TS_ovfl_cnt0
    SLICE_X12Y106        FDCE                                         f  s_TS_ovfl_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     6.250 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287     7.537    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -2.735     4.802 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.169    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.252 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186     7.438    s_clk_TLU_pll_parx2p5
    SLICE_X12Y106        FDCE                                         r  s_TS_ovfl_cnt_reg[1]/C
                         clock pessimism             -0.127     7.311    
                         clock uncertainty           -0.196     7.115    
    SLICE_X12Y106        FDCE (Recov_fdce_C_CLR)     -0.154     6.961    s_TS_ovfl_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.961    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@6.250ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@3.125ns)
  Data Path Delay:        1.336ns  (logic 0.302ns (22.612%)  route 1.034ns (77.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 7.438 - 6.250 ) 
    Source Clock Delay      (SCD):    1.311ns = ( 4.436 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     3.125 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     4.568    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -3.018     1.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484     3.034    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.127 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.309     4.436    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.259     4.695 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.336     5.031    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.043     5.074 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.697     5.772    TS_ovfl_cnt0
    SLICE_X12Y106        FDCE                                         f  s_TS_ovfl_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     6.250 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287     7.537    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -2.735     4.802 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.169    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.252 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186     7.438    s_clk_TLU_pll_parx2p5
    SLICE_X12Y106        FDCE                                         r  s_TS_ovfl_cnt_reg[2]/C
                         clock pessimism             -0.127     7.311    
                         clock uncertainty           -0.196     7.115    
    SLICE_X12Y106        FDCE (Recov_fdce_C_CLR)     -0.154     6.961    s_TS_ovfl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.961    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@6.250ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@3.125ns)
  Data Path Delay:        1.336ns  (logic 0.302ns (22.612%)  route 1.034ns (77.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 7.438 - 6.250 ) 
    Source Clock Delay      (SCD):    1.311ns = ( 4.436 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     3.125 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     4.568    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -3.018     1.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484     3.034    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.127 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.309     4.436    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.259     4.695 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.336     5.031    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.043     5.074 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.697     5.772    TS_ovfl_cnt0
    SLICE_X12Y106        FDCE                                         f  s_TS_ovfl_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     6.250 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287     7.537    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -2.735     4.802 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.169    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.252 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.186     7.438    s_clk_TLU_pll_parx2p5
    SLICE_X12Y106        FDCE                                         r  s_TS_ovfl_cnt_reg[3]/C
                         clock pessimism             -0.127     7.311    
                         clock uncertainty           -0.196     7.115    
    SLICE_X12Y106        FDCE (Recov_fdce_C_CLR)     -0.154     6.961    s_TS_ovfl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.961    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[32]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@6.250ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@3.125ns)
  Data Path Delay:        1.285ns  (logic 0.302ns (23.507%)  route 0.983ns (76.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.184ns = ( 7.434 - 6.250 ) 
    Source Clock Delay      (SCD):    1.311ns = ( 4.436 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     3.125 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     4.568    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -3.018     1.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484     3.034    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.127 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.309     4.436    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.259     4.695 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.336     5.031    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.043     5.074 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.646     5.721    TS_ovfl_cnt0
    SLICE_X12Y114        FDCE                                         f  s_TS_ovfl_cnt_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     6.250 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287     7.537    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -2.735     4.802 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.169    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.252 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.182     7.434    s_clk_TLU_pll_parx2p5
    SLICE_X12Y114        FDCE                                         r  s_TS_ovfl_cnt_reg[32]/C
                         clock pessimism             -0.127     7.307    
                         clock uncertainty           -0.196     7.111    
    SLICE_X12Y114        FDCE (Recov_fdce_C_CLR)     -0.154     6.957    s_TS_ovfl_cnt_reg[32]
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[33]/CLR
                            (recovery check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@6.250ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@3.125ns)
  Data Path Delay:        1.285ns  (logic 0.302ns (23.507%)  route 0.983ns (76.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.184ns = ( 7.434 - 6.250 ) 
    Source Clock Delay      (SCD):    1.311ns = ( 4.436 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     3.125 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.443     4.568    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -3.018     1.550 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.484     3.034    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.127 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         1.309     4.436    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.259     4.695 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.336     5.031    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.043     5.074 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.646     5.721    TS_ovfl_cnt0
    SLICE_X12Y114        FDCE                                         f  s_TS_ovfl_cnt_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     6.250 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           1.287     7.537    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -2.735     4.802 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.367     6.169    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.252 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          1.182     7.434    s_clk_TLU_pll_parx2p5
    SLICE_X12Y114        FDCE                                         r  s_TS_ovfl_cnt_reg[33]/C
                         clock pessimism             -0.127     7.307    
                         clock uncertainty           -0.196     7.111    
    SLICE_X12Y114        FDCE (Recov_fdce_C_CLR)     -0.154     6.957    s_TS_ovfl_cnt_reg[33]
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  1.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[40]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.146ns (24.215%)  route 0.457ns (75.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.800ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.024    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.595     0.597    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.118     0.715 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.168     0.883    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.028     0.911 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.289     1.200    TS_ovfl_cnt0
    SLICE_X12Y116        FDCE                                         f  s_TS_ovfl_cnt_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.798     0.800    s_clk_TLU_pll_parx2p5
    SLICE_X12Y116        FDCE                                         r  s_TS_ovfl_cnt_reg[40]/C
                         clock pessimism              0.073     0.873    
                         clock uncertainty            0.196     1.069    
    SLICE_X12Y116        FDCE (Remov_fdce_C_CLR)     -0.050     1.019    s_TS_ovfl_cnt_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[41]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.146ns (24.215%)  route 0.457ns (75.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.800ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.024    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.595     0.597    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.118     0.715 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.168     0.883    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.028     0.911 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.289     1.200    TS_ovfl_cnt0
    SLICE_X12Y116        FDCE                                         f  s_TS_ovfl_cnt_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.798     0.800    s_clk_TLU_pll_parx2p5
    SLICE_X12Y116        FDCE                                         r  s_TS_ovfl_cnt_reg[41]/C
                         clock pessimism              0.073     0.873    
                         clock uncertainty            0.196     1.069    
    SLICE_X12Y116        FDCE (Remov_fdce_C_CLR)     -0.050     1.019    s_TS_ovfl_cnt_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[42]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.146ns (24.215%)  route 0.457ns (75.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.800ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.024    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.595     0.597    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.118     0.715 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.168     0.883    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.028     0.911 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.289     1.200    TS_ovfl_cnt0
    SLICE_X12Y116        FDCE                                         f  s_TS_ovfl_cnt_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.798     0.800    s_clk_TLU_pll_parx2p5
    SLICE_X12Y116        FDCE                                         r  s_TS_ovfl_cnt_reg[42]/C
                         clock pessimism              0.073     0.873    
                         clock uncertainty            0.196     1.069    
    SLICE_X12Y116        FDCE (Remov_fdce_C_CLR)     -0.050     1.019    s_TS_ovfl_cnt_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[43]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.146ns (24.215%)  route 0.457ns (75.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.800ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.024    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.595     0.597    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.118     0.715 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.168     0.883    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.028     0.911 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.289     1.200    TS_ovfl_cnt0
    SLICE_X12Y116        FDCE                                         f  s_TS_ovfl_cnt_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.798     0.800    s_clk_TLU_pll_parx2p5
    SLICE_X12Y116        FDCE                                         r  s_TS_ovfl_cnt_reg[43]/C
                         clock pessimism              0.073     0.873    
                         clock uncertainty            0.196     1.069    
    SLICE_X12Y116        FDCE (Remov_fdce_C_CLR)     -0.050     1.019    s_TS_ovfl_cnt_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[36]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.146ns (24.163%)  route 0.458ns (75.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.024    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.595     0.597    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.118     0.715 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.168     0.883    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.028     0.911 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.290     1.201    TS_ovfl_cnt0
    SLICE_X12Y115        FDCE                                         f  s_TS_ovfl_cnt_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.799     0.801    s_clk_TLU_pll_parx2p5
    SLICE_X12Y115        FDCE                                         r  s_TS_ovfl_cnt_reg[36]/C
                         clock pessimism              0.073     0.874    
                         clock uncertainty            0.196     1.070    
    SLICE_X12Y115        FDCE (Remov_fdce_C_CLR)     -0.050     1.020    s_TS_ovfl_cnt_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[37]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.146ns (24.163%)  route 0.458ns (75.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.024    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.595     0.597    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.118     0.715 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.168     0.883    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.028     0.911 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.290     1.201    TS_ovfl_cnt0
    SLICE_X12Y115        FDCE                                         f  s_TS_ovfl_cnt_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.799     0.801    s_clk_TLU_pll_parx2p5
    SLICE_X12Y115        FDCE                                         r  s_TS_ovfl_cnt_reg[37]/C
                         clock pessimism              0.073     0.874    
                         clock uncertainty            0.196     1.070    
    SLICE_X12Y115        FDCE (Remov_fdce_C_CLR)     -0.050     1.020    s_TS_ovfl_cnt_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[38]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.146ns (24.163%)  route 0.458ns (75.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.024    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.595     0.597    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.118     0.715 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.168     0.883    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.028     0.911 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.290     1.201    TS_ovfl_cnt0
    SLICE_X12Y115        FDCE                                         f  s_TS_ovfl_cnt_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.799     0.801    s_clk_TLU_pll_parx2p5
    SLICE_X12Y115        FDCE                                         r  s_TS_ovfl_cnt_reg[38]/C
                         clock pessimism              0.073     0.874    
                         clock uncertainty            0.196     1.070    
    SLICE_X12Y115        FDCE (Remov_fdce_C_CLR)     -0.050     1.020    s_TS_ovfl_cnt_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[39]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.146ns (24.163%)  route 0.458ns (75.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.024    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.595     0.597    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.118     0.715 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.168     0.883    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.028     0.911 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.290     1.201    TS_ovfl_cnt0
    SLICE_X12Y115        FDCE                                         f  s_TS_ovfl_cnt_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.799     0.801    s_clk_TLU_pll_parx2p5
    SLICE_X12Y115        FDCE                                         r  s_TS_ovfl_cnt_reg[39]/C
                         clock pessimism              0.073     0.874    
                         clock uncertainty            0.196     1.070    
    SLICE_X12Y115        FDCE (Remov_fdce_C_CLR)     -0.050     1.020    s_TS_ovfl_cnt_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[24]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.146ns (23.443%)  route 0.477ns (76.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.803ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.024    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.595     0.597    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.118     0.715 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.168     0.883    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.028     0.911 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.309     1.220    TS_ovfl_cnt0
    SLICE_X12Y112        FDCE                                         f  s_TS_ovfl_cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.801     0.803    s_clk_TLU_pll_parx2p5
    SLICE_X12Y112        FDCE                                         r  s_TS_ovfl_cnt_reg[24]/C
                         clock pessimism              0.073     0.876    
                         clock uncertainty            0.196     1.072    
    SLICE_X12Y112        FDCE (Remov_fdce_C_CLR)     -0.050     1.022    s_TS_ovfl_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 s_TSini_stretched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            s_TS_ovfl_cnt_reg[25]/CLR
                            (removal check against rising-edge clock clk_out5_PLL_40MHz_to_640MHz_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_40MHz_to_640MHz_1 rise@0.000ns - clk_out4_PLL_40MHz_to_640MHz_1 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.146ns (23.443%)  route 0.477ns (76.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.803ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.618     0.618    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT3)
                                                     -1.222    -0.604 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580    -0.024    TLU_CLK_PLL_inst/inst/clk_out4_PLL_40MHz_to_640MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TLU_CLK_PLL_inst/inst/clkout4_buf/O
                         net (fo=132, routed)         0.595     0.597    s_clk_TLU_pll_320
    SLICE_X8Y120         FDRE                                         r  s_TSini_stretched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.118     0.715 f  s_TSini_stretched_reg/Q
                         net (fo=3, routed)           0.168     0.883    s_TSini_stretched
    SLICE_X9Y120         LUT3 (Prop_lut3_I1_O)        0.028     0.911 f  s_globalTS[0]_i_1/O
                         net (fo=156, routed)         0.309     1.220    TS_ovfl_cnt0
    SLICE_X12Y112        FDCE                                         f  s_TS_ovfl_cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_40MHz_to_640MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  PLL_clk_main/inst/clkout4_buf/O
                         net (fo=1, routed)           0.829     0.829    TLU_CLK_PLL_inst/inst/clk_in2
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT4)
                                                     -1.506    -0.677 r  TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.649    -0.028    s_clk_TLU_pll_160
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.002 r  BUFG_inst_TLU_clk_5/O
                         net (fo=49, routed)          0.801     0.803    s_clk_TLU_pll_parx2p5
    SLICE_X12Y112        FDCE                                         r  s_TS_ovfl_cnt_reg[25]/C
                         clock pessimism              0.073     0.876    
                         clock uncertainty            0.196     1.072    
    SLICE_X12Y112        FDCE (Remov_fdce_C_CLR)     -0.050     1.022    s_TS_ovfl_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.198    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_p
  To Clock:  clk_p

Setup :            0  Failing Endpoints,  Worst Slack        3.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p rise@5.000ns - clk_p rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.259ns (16.394%)  route 1.321ns (83.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 8.987 - 5.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           2.117     2.997                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.090 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.309     4.399                         GBE_inst/U0/U0/core_resets_i/independent_clock_bufg
    SLICE_X160Y127       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X160Y127       FDPE (Prop_fdpe_C_Q)         0.259     4.658 f  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          1.321     5.979                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X161Y151       FDCE                                         f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      5.000     5.000 r                       
    H9                                                0.000     5.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     5.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.778 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.956     7.734                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     7.817 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.170     8.987                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X161Y151       FDCE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.273     9.260                           
                         clock uncertainty           -0.035     9.225                           
    SLICE_X161Y151       FDCE (Recov_fdce_C_CLR)     -0.212     9.013    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.013                           
                         arrival time                          -5.979                           
  -------------------------------------------------------------------
                         slack                                  3.034                           

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p rise@5.000ns - clk_p rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.259ns (16.394%)  route 1.321ns (83.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 8.987 - 5.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           2.117     2.997                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.090 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.309     4.399                         GBE_inst/U0/U0/core_resets_i/independent_clock_bufg
    SLICE_X160Y127       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X160Y127       FDPE (Prop_fdpe_C_Q)         0.259     4.658 f  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          1.321     5.979                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X161Y151       FDCE                                         f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      5.000     5.000 r                       
    H9                                                0.000     5.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     5.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.778 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.956     7.734                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     7.817 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.170     8.987                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X161Y151       FDCE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.273     9.260                           
                         clock uncertainty           -0.035     9.225                           
    SLICE_X161Y151       FDCE (Recov_fdce_C_CLR)     -0.212     9.013    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.013                           
                         arrival time                          -5.979                           
  -------------------------------------------------------------------
                         slack                                  3.034                           

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p rise@5.000ns - clk_p rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.259ns (16.394%)  route 1.321ns (83.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 8.987 - 5.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           2.117     2.997                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.090 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.309     4.399                         GBE_inst/U0/U0/core_resets_i/independent_clock_bufg
    SLICE_X160Y127       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X160Y127       FDPE (Prop_fdpe_C_Q)         0.259     4.658 f  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          1.321     5.979                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X161Y151       FDCE                                         f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      5.000     5.000 r                       
    H9                                                0.000     5.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     5.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.778 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.956     7.734                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     7.817 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.170     8.987                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X161Y151       FDCE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.273     9.260                           
                         clock uncertainty           -0.035     9.225                           
    SLICE_X161Y151       FDCE (Recov_fdce_C_CLR)     -0.212     9.013    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.013                           
                         arrival time                          -5.979                           
  -------------------------------------------------------------------
                         slack                                  3.034                           

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p rise@5.000ns - clk_p rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.259ns (16.394%)  route 1.321ns (83.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 8.987 - 5.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           2.117     2.997                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.090 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.309     4.399                         GBE_inst/U0/U0/core_resets_i/independent_clock_bufg
    SLICE_X160Y127       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X160Y127       FDPE (Prop_fdpe_C_Q)         0.259     4.658 f  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          1.321     5.979                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X161Y151       FDCE                                         f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      5.000     5.000 r                       
    H9                                                0.000     5.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     5.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.778 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.956     7.734                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     7.817 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.170     8.987                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X161Y151       FDCE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.273     9.260                           
                         clock uncertainty           -0.035     9.225                           
    SLICE_X161Y151       FDCE (Recov_fdce_C_CLR)     -0.212     9.013    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.013                           
                         arrival time                          -5.979                           
  -------------------------------------------------------------------
                         slack                                  3.034                           

Slack (MET) :             3.092ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p rise@5.000ns - clk_p rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.259ns (16.394%)  route 1.321ns (83.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 8.987 - 5.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           2.117     2.997                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.090 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.309     4.399                         GBE_inst/U0/U0/core_resets_i/independent_clock_bufg
    SLICE_X160Y127       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X160Y127       FDPE (Prop_fdpe_C_Q)         0.259     4.658 f  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          1.321     5.979                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X160Y151       FDCE                                         f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      5.000     5.000 r                       
    H9                                                0.000     5.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     5.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.778 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.956     7.734                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     7.817 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.170     8.987                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X160Y151       FDCE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.273     9.260                           
                         clock uncertainty           -0.035     9.225                           
    SLICE_X160Y151       FDCE (Recov_fdce_C_CLR)     -0.154     9.071    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.071                           
                         arrival time                          -5.979                           
  -------------------------------------------------------------------
                         slack                                  3.092                           

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p rise@5.000ns - clk_p rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.259ns (18.616%)  route 1.132ns (81.384%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 8.987 - 5.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           2.117     2.997                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.090 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.309     4.399                         GBE_inst/U0/U0/core_resets_i/independent_clock_bufg
    SLICE_X160Y127       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X160Y127       FDPE (Prop_fdpe_C_Q)         0.259     4.658 f  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          1.132     5.790                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X162Y151       FDCE                                         f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      5.000     5.000 r                       
    H9                                                0.000     5.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     5.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.778 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.956     7.734                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     7.817 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.170     8.987                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X162Y151       FDCE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.273     9.260                           
                         clock uncertainty           -0.035     9.225                           
    SLICE_X162Y151       FDCE (Recov_fdce_C_CLR)     -0.212     9.013    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.013                           
                         arrival time                          -5.790                           
  -------------------------------------------------------------------
                         slack                                  3.222                           

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p rise@5.000ns - clk_p rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.259ns (18.616%)  route 1.132ns (81.384%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 8.987 - 5.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           2.117     2.997                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.090 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.309     4.399                         GBE_inst/U0/U0/core_resets_i/independent_clock_bufg
    SLICE_X160Y127       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X160Y127       FDPE (Prop_fdpe_C_Q)         0.259     4.658 f  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          1.132     5.790                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X162Y151       FDCE                                         f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      5.000     5.000 r                       
    H9                                                0.000     5.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     5.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.778 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.956     7.734                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     7.817 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.170     8.987                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X162Y151       FDCE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.273     9.260                           
                         clock uncertainty           -0.035     9.225                           
    SLICE_X162Y151       FDCE (Recov_fdce_C_CLR)     -0.212     9.013    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.013                           
                         arrival time                          -5.790                           
  -------------------------------------------------------------------
                         slack                                  3.222                           

Slack (MET) :             3.312ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p rise@5.000ns - clk_p rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.259ns (19.894%)  route 1.043ns (80.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 8.987 - 5.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           2.117     2.997                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.090 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.309     4.399                         GBE_inst/U0/U0/core_resets_i/independent_clock_bufg
    SLICE_X160Y127       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X160Y127       FDPE (Prop_fdpe_C_Q)         0.259     4.658 f  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          1.043     5.701                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X162Y150       FDCE                                         f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      5.000     5.000 r                       
    H9                                                0.000     5.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     5.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.778 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.956     7.734                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     7.817 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.170     8.987                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X162Y150       FDCE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.273     9.260                           
                         clock uncertainty           -0.035     9.225                           
    SLICE_X162Y150       FDCE (Recov_fdce_C_CLR)     -0.212     9.013    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          9.013                           
                         arrival time                          -5.701                           
  -------------------------------------------------------------------
                         slack                                  3.312                           

Slack (MET) :             4.125ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p rise@5.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.259ns (44.623%)  route 0.321ns (55.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 8.993 - 5.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           2.117     2.997                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.090 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.309     4.399                         GBE_inst/U0/U0/core_resets_i/independent_clock_bufg
    SLICE_X160Y127       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X160Y127       FDPE (Prop_fdpe_C_Q)         0.259     4.658 f  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          0.321     4.979                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X162Y126       FDCE                                         f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      5.000     5.000 r                       
    H9                                                0.000     5.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     5.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.778 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.956     7.734                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     7.817 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.176     8.993                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X162Y126       FDCE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.359     9.352                           
                         clock uncertainty           -0.035     9.317                           
    SLICE_X162Y126       FDCE (Recov_fdce_C_CLR)     -0.212     9.105    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          9.105                           
                         arrival time                          -4.979                           
  -------------------------------------------------------------------
                         slack                                  4.125                           

Slack (MET) :             4.241ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p rise@5.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.259ns (53.040%)  route 0.229ns (46.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 8.993 - 5.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           2.117     2.997                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.090 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.309     4.399                         GBE_inst/U0/U0/core_resets_i/independent_clock_bufg
    SLICE_X160Y127       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X160Y127       FDPE (Prop_fdpe_C_Q)         0.259     4.658 f  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          0.229     4.887                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X161Y126       FDCE                                         f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      5.000     5.000 r                       
    H9                                                0.000     5.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     5.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.778 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.956     7.734                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     7.817 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         1.176     8.993                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X161Y126       FDCE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.383     9.376                           
                         clock uncertainty           -0.035     9.341                           
    SLICE_X161Y126       FDCE (Recov_fdce_C_CLR)     -0.212     9.129    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.129                           
                         arrival time                          -4.887                           
  -------------------------------------------------------------------
                         slack                                  4.241                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.118ns (51.459%)  route 0.111ns (48.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.112     1.475                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.501 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.596     2.097                         GBE_inst/U0/U0/core_resets_i/independent_clock_bufg
    SLICE_X160Y127       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X160Y127       FDPE (Prop_fdpe_C_Q)         0.118     2.215 f  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          0.111     2.326                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X160Y126       FDCE                                         f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.191     1.635                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.665 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.794     2.459                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X160Y126       FDCE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.352     2.107                           
    SLICE_X160Y126       FDCE (Remov_fdce_C_CLR)     -0.050     2.057    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.057                           
                         arrival time                           2.326                           
  -------------------------------------------------------------------
                         slack                                  0.269                           

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.118ns (51.459%)  route 0.111ns (48.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.112     1.475                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.501 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.596     2.097                         GBE_inst/U0/U0/core_resets_i/independent_clock_bufg
    SLICE_X160Y127       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X160Y127       FDPE (Prop_fdpe_C_Q)         0.118     2.215 f  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          0.111     2.326                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X160Y126       FDCE                                         f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.191     1.635                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.665 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.794     2.459                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X160Y126       FDCE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism             -0.352     2.107                           
    SLICE_X160Y126       FDCE (Remov_fdce_C_CLR)     -0.050     2.057    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.057                           
                         arrival time                           2.326                           
  -------------------------------------------------------------------
                         slack                                  0.269                           

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.118ns (51.459%)  route 0.111ns (48.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.112     1.475                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.501 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.596     2.097                         GBE_inst/U0/U0/core_resets_i/independent_clock_bufg
    SLICE_X160Y127       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X160Y127       FDPE (Prop_fdpe_C_Q)         0.118     2.215 f  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          0.111     2.326                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X160Y126       FDCE                                         f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.191     1.635                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.665 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.794     2.459                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X160Y126       FDCE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism             -0.352     2.107                           
    SLICE_X160Y126       FDCE (Remov_fdce_C_CLR)     -0.050     2.057    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.057                           
                         arrival time                           2.326                           
  -------------------------------------------------------------------
                         slack                                  0.269                           

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.118ns (51.459%)  route 0.111ns (48.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.112     1.475                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.501 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.596     2.097                         GBE_inst/U0/U0/core_resets_i/independent_clock_bufg
    SLICE_X160Y127       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X160Y127       FDPE (Prop_fdpe_C_Q)         0.118     2.215 f  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          0.111     2.326                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X160Y126       FDCE                                         f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.191     1.635                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.665 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.794     2.459                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X160Y126       FDCE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism             -0.352     2.107                           
    SLICE_X160Y126       FDCE (Remov_fdce_C_CLR)     -0.050     2.057    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.057                           
                         arrival time                           2.326                           
  -------------------------------------------------------------------
                         slack                                  0.269                           

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.118ns (51.459%)  route 0.111ns (48.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.112     1.475                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.501 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.596     2.097                         GBE_inst/U0/U0/core_resets_i/independent_clock_bufg
    SLICE_X160Y127       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X160Y127       FDPE (Prop_fdpe_C_Q)         0.118     2.215 f  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          0.111     2.326                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X161Y126       FDCE                                         f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.191     1.635                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.665 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.794     2.459                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X161Y126       FDCE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.352     2.107                           
    SLICE_X161Y126       FDCE (Remov_fdce_C_CLR)     -0.069     2.038    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.038                           
                         arrival time                           2.326                           
  -------------------------------------------------------------------
                         slack                                  0.288                           

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.118ns (51.459%)  route 0.111ns (48.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.112     1.475                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.501 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.596     2.097                         GBE_inst/U0/U0/core_resets_i/independent_clock_bufg
    SLICE_X160Y127       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X160Y127       FDPE (Prop_fdpe_C_Q)         0.118     2.215 f  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          0.111     2.326                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X161Y126       FDCE                                         f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.191     1.635                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.665 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.794     2.459                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X161Y126       FDCE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism             -0.352     2.107                           
    SLICE_X161Y126       FDCE (Remov_fdce_C_CLR)     -0.069     2.038    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.038                           
                         arrival time                           2.326                           
  -------------------------------------------------------------------
                         slack                                  0.288                           

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.118ns (51.459%)  route 0.111ns (48.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.112     1.475                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.501 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.596     2.097                         GBE_inst/U0/U0/core_resets_i/independent_clock_bufg
    SLICE_X160Y127       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X160Y127       FDPE (Prop_fdpe_C_Q)         0.118     2.215 f  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          0.111     2.326                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X161Y126       FDCE                                         f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.191     1.635                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.665 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.794     2.459                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X161Y126       FDCE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.352     2.107                           
    SLICE_X161Y126       FDCE (Remov_fdce_C_CLR)     -0.069     2.038    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.038                           
                         arrival time                           2.326                           
  -------------------------------------------------------------------
                         slack                                  0.288                           

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.118ns (42.081%)  route 0.162ns (57.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.112     1.475                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.501 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.596     2.097                         GBE_inst/U0/U0/core_resets_i/independent_clock_bufg
    SLICE_X160Y127       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X160Y127       FDPE (Prop_fdpe_C_Q)         0.118     2.215 f  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          0.162     2.377                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X162Y126       FDCE                                         f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.191     1.635                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.665 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.794     2.459                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X162Y126       FDCE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.332     2.127                           
    SLICE_X162Y126       FDCE (Remov_fdce_C_CLR)     -0.069     2.058    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -2.058                           
                         arrival time                           2.377                           
  -------------------------------------------------------------------
                         slack                                  0.319                           

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.118ns (17.641%)  route 0.551ns (82.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.112     1.475                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.501 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.596     2.097                         GBE_inst/U0/U0/core_resets_i/independent_clock_bufg
    SLICE_X160Y127       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X160Y127       FDPE (Prop_fdpe_C_Q)         0.118     2.215 f  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          0.551     2.766                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X162Y150       FDCE                                         f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.191     1.635                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.665 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.797     2.462                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X162Y150       FDCE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.164     2.298                           
    SLICE_X162Y150       FDCE (Remov_fdce_C_CLR)     -0.069     2.229    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -2.229                           
                         arrival time                           2.766                           
  -------------------------------------------------------------------
                         slack                                  0.537                           

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.118ns (16.475%)  route 0.598ns (83.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.112     1.475                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.501 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.596     2.097                         GBE_inst/U0/U0/core_resets_i/independent_clock_bufg
    SLICE_X160Y127       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X160Y127       FDPE (Prop_fdpe_C_Q)         0.118     2.215 f  GBE_PCS_PMA          GBE_inst/U0/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          0.598     2.813                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X162Y151       FDCE                                         f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_p rise edge)      0.000     0.000 r                       
    H9                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r                       BUFDS_inst_clk_main/O
                         net (fo=1, routed)           1.191     1.635                         s_in_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.665 r                       BUFG_inst_clk_main/O
                         net (fo=277, routed)         0.797     2.462                         GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X162Y151       FDCE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.164     2.298                           
    SLICE_X162Y151       FDCE (Remov_fdce_C_CLR)     -0.069     2.229    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.229                           
                         arrival time                           2.813                           
  -------------------------------------------------------------------
                         slack                                  0.584                           





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        6.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.330ns (31.059%)  route 0.732ns (68.941%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.595ns = ( 13.595 - 8.000 ) 
    Source Clock Delay      (SCD):    6.194ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.326     6.194                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X162Y145       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X162Y145       FDPE (Prop_fdpe_C_Q)         0.204     6.398 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.429     6.827                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X162Y146       LUT2 (Prop_lut2_I0_O)        0.126     6.953 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.303     7.256                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X162Y146       FDPE                                         f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     8.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    10.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.322                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.190    13.595                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/userclk2
    SLICE_X162Y146       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism              0.574    14.169                           
                         clock uncertainty           -0.077    14.092                           
    SLICE_X162Y146       FDPE (Recov_fdpe_C_PRE)     -0.178    13.914    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         13.914                           
                         arrival time                          -7.256                           
  -------------------------------------------------------------------
                         slack                                  6.658                           

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.330ns (31.059%)  route 0.732ns (68.941%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.595ns = ( 13.595 - 8.000 ) 
    Source Clock Delay      (SCD):    6.194ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.997 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.753     2.750                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.827 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948     4.775                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     4.868 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.326     6.194                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X162Y145       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X162Y145       FDPE (Prop_fdpe_C_Q)         0.204     6.398 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.429     6.827                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X162Y146       LUT2 (Prop_lut2_I0_O)        0.126     6.953 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.303     7.256                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X162Y146       FDPE                                         f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    8.000     8.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     8.931 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.530    10.461                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.534 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    12.322                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.405 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         1.190    13.595                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/userclk2
    SLICE_X162Y146       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism              0.574    14.169                           
                         clock uncertainty           -0.077    14.092                           
    SLICE_X162Y146       FDPE (Recov_fdpe_C_PRE)     -0.178    13.914    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         13.914                           
                         arrival time                          -7.256                           
  -------------------------------------------------------------------
                         slack                                  6.658                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.157ns (30.280%)  route 0.361ns (69.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.380ns
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.607     2.796                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X162Y145       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X162Y145       FDPE (Prop_fdpe_C_Q)         0.091     2.887 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.220     3.107                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X162Y146       LUT2 (Prop_lut2_I0_O)        0.066     3.173 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.141     3.314                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X162Y146       FDPE                                         f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.809     3.380                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/userclk2
    SLICE_X162Y146       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.570     2.810                           
    SLICE_X162Y146       FDPE (Remov_fdpe_C_PRE)     -0.072     2.738    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         -2.738                           
                         arrival time                           3.314                           
  -------------------------------------------------------------------
                         slack                                  0.576                           

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.157ns (30.280%)  route 0.361ns (69.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.380ns
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.380 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.764     1.144                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969     2.163                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.189 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.607     2.796                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X162Y145       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X162Y145       FDPE (Prop_fdpe_C_Q)         0.091     2.887 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.220     3.107                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X162Y146       LUT2 (Prop_lut2_I0_O)        0.066     3.173 f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.141     3.314                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X162Y146       FDPE                                         f  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                       
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394                         GBE_inst/U0/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.424 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.020     1.444                         GBE_inst/U0/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.497 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.541                         GBE_inst/U0/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.571 r  GBE_PCS_PMA          GBE_inst/U0/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=283, routed)         0.809     3.380                         GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/userclk2
    SLICE_X162Y146       FDPE                                         r  GBE_PCS_PMA          GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism             -0.570     2.810                           
    SLICE_X162Y146       FDPE (Remov_fdpe_C_PRE)     -0.072     2.738    GBE_PCS_PMA            GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         -2.738                           
                         arrival time                           3.314                           
  -------------------------------------------------------------------
                         slack                                  0.576                           





