{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1693500397179 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693500397181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 31 18:46:34 2023 " "Processing started: Thu Aug 31 18:46:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1693500397181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1693500397181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off V2495user_template -c V2495user_template --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off V2495user_template -c V2495user_template --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1693500397182 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1693500397368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/V2495_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/V2495_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 V2495_pkg " "Found design unit 1: V2495_pkg" {  } { { "../src/V2495_package.vhd" "" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/src/V2495_package.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693500397603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693500397603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-rtl " "Found design unit 1: spi_master-rtl" {  } { { "../src/spi_master.vhd" "" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/src/spi_master.vhd" 203 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693500397605 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "../src/spi_master.vhd" "" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/src/spi_master.vhd" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693500397605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693500397605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/spi_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_interface-bv " "Found design unit 1: spi_interface-bv" {  } { { "../src/spi_interface.vhd" "" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/src/spi_interface.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693500397606 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_interface " "Found entity 1: spi_interface" {  } { { "../src/spi_interface.vhd" "" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/src/spi_interface.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693500397606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693500397606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/gd_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/gd_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gd_control-rtl " "Found design unit 1: gd_control-rtl" {  } { { "../src/gd_control.vhd" "" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/src/gd_control.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693500397606 ""} { "Info" "ISGN_ENTITY_NAME" "1 gd_control " "Found entity 1: gd_control" {  } { { "../src/gd_control.vhd" "" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/src/gd_control.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693500397606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693500397606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/V2495.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/V2495.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 V2495-rtl " "Found design unit 1: V2495-rtl" {  } { { "../src/V2495.vhd" "" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/src/V2495.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693500397607 ""} { "Info" "ISGN_ENTITY_NAME" "1 V2495 " "Found entity 1: V2495" {  } { { "../src/V2495.vhd" "" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/src/V2495.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693500397607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693500397607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lb_int.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lb_int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lb_int-rtl " "Found design unit 1: lb_int-rtl" {  } { { "../src/lb_int.vhd" "" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/src/lb_int.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693500397608 ""} { "Info" "ISGN_ENTITY_NAME" "1 lb_int " "Found entity 1: lb_int" {  } { { "../src/lb_int.vhd" "" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/src/lb_int.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693500397608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693500397608 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "V2495 " "Elaborating entity \"V2495\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1693500397664 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "V2495_package.vhd(36) " "VHDL Subtype or Type Declaration warning at V2495_package.vhd(36): subtype or type has null range" {  } { { "../src/V2495_package.vhd" "" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/src/V2495_package.vhd" 36 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1693500397666 "|V2495"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "V2495_package.vhd(38) " "VHDL Subtype or Type Declaration warning at V2495_package.vhd(38): subtype or type has null range" {  } { { "../src/V2495_package.vhd" "" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/src/V2495_package.vhd" 38 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1693500397666 "|V2495"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SELG V2495.vhd(41) " "VHDL Signal Declaration warning at V2495.vhd(41): used implicit default value for signal \"SELG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/V2495.vhd" "" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/src/V2495.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1693500397666 "|V2495"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mon_regs V2495.vhd(101) " "VHDL Signal Declaration warning at V2495.vhd(101): used implicit default value for signal \"mon_regs\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/V2495.vhd" "" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/src/V2495.vhd" 101 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1693500397666 "|V2495"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_regs V2495.vhd(102) " "Verilog HDL or VHDL warning at V2495.vhd(102): object \"ctrl_regs\" assigned a value but never read" {  } { { "../src/V2495.vhd" "" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/src/V2495.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1693500397666 "|V2495"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "V2495.vhd(204) " "VHDL warning at V2495.vhd(204): ignored assignment of value to null range" {  } { { "../src/V2495.vhd" "" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/src/V2495.vhd" 204 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1693500397666 "|V2495"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "V2495.vhd(205) " "VHDL warning at V2495.vhd(205): ignored assignment of value to null range" {  } { { "../src/V2495.vhd" "" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/src/V2495.vhd" 205 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1693500397666 "|V2495"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "C\[31..8\] V2495.vhd(37) " "Using initial value X (don't care) for net \"C\[31..8\]\" at V2495.vhd(37)" {  } { { "../src/V2495.vhd" "" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/src/V2495.vhd" 37 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693500397666 "|V2495"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lb_int lb_int:I_LBUS_INTERFACE " "Elaborating entity \"lb_int\" for hierarchy \"lb_int:I_LBUS_INTERFACE\"" {  } { { "../src/V2495.vhd" "I_LBUS_INTERFACE" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/src/V2495.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693500397668 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "lb_int.vhd(91) " "VHDL warning at lb_int.vhd(91): ignored assignment of value to null range" {  } { { "../src/lb_int.vhd" "" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/src/lb_int.vhd" 91 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1693500397669 "|V2495|lb_int:I_LBUS_INTERFACE"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "lb_int.vhd(115) " "VHDL warning at lb_int.vhd(115): ignored assignment of value to null range" {  } { { "../src/lb_int.vhd" "" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/src/lb_int.vhd" 115 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1693500397669 "|V2495|lb_int:I_LBUS_INTERFACE"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "lb_int.vhd(161) " "VHDL Subtype or Type Declaration warning at lb_int.vhd(161): subtype or type has null range" {  } { { "../src/lb_int.vhd" "" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/src/lb_int.vhd" 161 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1693500397669 "|V2495|lb_int:I_LBUS_INTERFACE"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "lb_int.vhd(184) " "VHDL Subtype or Type Declaration warning at lb_int.vhd(184): subtype or type has null range" {  } { { "../src/lb_int.vhd" "" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/src/lb_int.vhd" 184 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1693500397669 "|V2495|lb_int:I_LBUS_INTERFACE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gd_control gd_control:I_GD " "Elaborating entity \"gd_control\" for hierarchy \"gd_control:I_GD\"" {  } { { "../src/V2495.vhd" "I_GD" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/src/V2495.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693500397670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_interface gd_control:I_GD\|spi_interface:I_SPI " "Elaborating entity \"spi_interface\" for hierarchy \"gd_control:I_GD\|spi_interface:I_SPI\"" {  } { { "../src/gd_control.vhd" "I_SPI" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/src/gd_control.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693500397673 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int2_data_valid spi_interface.vhd(60) " "Verilog HDL or VHDL warning at spi_interface.vhd(60): object \"int2_data_valid\" assigned a value but never read" {  } { { "../src/spi_interface.vhd" "" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/src/spi_interface.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1693500397674 "|V2495|gd_control:I_GD|spi_interface:I_SPI"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset spi_interface.vhd(146) " "VHDL Process Statement warning at spi_interface.vhd(146): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/spi_interface.vhd" "" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/src/spi_interface.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693500397674 "|V2495|gd_control:I_GD|spi_interface:I_SPI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master gd_control:I_GD\|spi_interface:I_SPI\|spi_master:spi_core " "Elaborating entity \"spi_master\" for hierarchy \"gd_control:I_GD\|spi_interface:I_SPI\|spi_master:spi_core\"" {  } { { "../src/spi_interface.vhd" "spi_core" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/src/spi_interface.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693500397675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u484.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u484.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u484 " "Found entity 1: altsyncram_u484" {  } { { "db/altsyncram_u484.tdf" "" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/db/altsyncram_u484.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693500398045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693500398045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/db/mux_elc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693500398101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693500398101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693500398131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693500398131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_29i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_29i " "Found entity 1: cntr_29i" {  } { { "db/cntr_29i.tdf" "" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/db/cntr_29i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693500398173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693500398173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693500398198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693500398198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/db/cntr_4vi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693500398233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693500398233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/db/cntr_09i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693500398269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693500398269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/db/cmpr_c9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693500398295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693500398295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693500398329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693500398329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693500398356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693500398356 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693500398395 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1072 " "Peak virtual memory: 1072 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1693500398609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 31 18:46:38 2023 " "Processing ended: Thu Aug 31 18:46:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1693500398609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1693500398609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1693500398609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1693500398609 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 14 s " "Quartus II Flow was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1693500398687 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1693500399138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 64-Bit " "Running Quartus II 64-Bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693500399138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 31 18:46:39 2023 " "Processing started: Thu Aug 31 18:46:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1693500399138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1693500399138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t /home/mgiacalo/altera/13.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim V2495user_template V2495user_template " "Command: quartus_sh -t /home/mgiacalo/altera/13.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim V2495user_template V2495user_template" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1693500399139 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim V2495user_template V2495user_template " "Quartus(args): --rtl_sim V2495user_template V2495user_template" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1693500399139 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Quartus II" 0 0 1693500399229 ""}
{ "Info" "0" "" "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" 0 0 "Quartus II" 0 0 1693500399309 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Quartus II" 0 0 1693500399309 ""}
{ "Error" "0" "" "Error: Can't launch ModelSim-Altera Simulation software -- make sure the software is properly installed and the environment variable LM_LICENSE_FILE or MGLS_LICENSE_FILE points to the correct license file." {  } {  } 0 0 "Error: Can't launch ModelSim-Altera Simulation software -- make sure the software is properly installed and the environment variable LM_LICENSE_FILE or MGLS_LICENSE_FILE points to the correct license file." 0 0 "Quartus II" 0 0 1693500399329 ""}
{ "Error" "0" "" "Error: NativeLink simulation flow was NOT successful" {  } {  } 0 0 "Error: NativeLink simulation flow was NOT successful" 0 0 "Quartus II" 0 0 1693500402838 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file /home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/V2495user_template_nativelink_simulation.rpt" {  } { { "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/V2495user_template_nativelink_simulation.rpt" "0" { Text "/home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/V2495user_template_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file /home/mgiacalo/OneDrive/Assegno2022/EIC/NIM to LVDS/NIMtoLVDS/V2495user_template_nativelink_simulation.rpt" 0 0 "Quartus II" 0 0 1693500402838 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 2 s 14 s " "Quartus II Flow was unsuccessful. 2 errors, 14 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1693500403374 ""}
