{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 28 18:50:38 2011 " "Info: Processing started: Mon Feb 28 18:50:38 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab5 -c Lab5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab5 -c Lab5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "my8bitregister:inst3\|myDflipflop:inst\|myDlatch:inst1\|inst~1 " "Warning: Node \"my8bitregister:inst3\|myDflipflop:inst\|myDlatch:inst1\|inst~1\" is a latch" {  } { { "myDlatch.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/myDlatch.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my8bitregister:inst3\|myDflipflop:inst\|myDlatch:inst\|inst~1 " "Warning: Node \"my8bitregister:inst3\|myDflipflop:inst\|myDlatch:inst\|inst~1\" is a latch" {  } { { "myDlatch.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/myDlatch.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my8bitregister:inst3\|myDflipflop:inst1\|myDlatch:inst1\|inst~1 " "Warning: Node \"my8bitregister:inst3\|myDflipflop:inst1\|myDlatch:inst1\|inst~1\" is a latch" {  } { { "myDlatch.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/myDlatch.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my8bitregister:inst3\|myDflipflop:inst1\|myDlatch:inst\|inst~1 " "Warning: Node \"my8bitregister:inst3\|myDflipflop:inst1\|myDlatch:inst\|inst~1\" is a latch" {  } { { "myDlatch.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/myDlatch.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my8bitregister:inst3\|myDflipflop:inst2\|myDlatch:inst1\|inst~1 " "Warning: Node \"my8bitregister:inst3\|myDflipflop:inst2\|myDlatch:inst1\|inst~1\" is a latch" {  } { { "myDlatch.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/myDlatch.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my8bitregister:inst3\|myDflipflop:inst2\|myDlatch:inst\|inst~1 " "Warning: Node \"my8bitregister:inst3\|myDflipflop:inst2\|myDlatch:inst\|inst~1\" is a latch" {  } { { "myDlatch.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/myDlatch.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my8bitregister:inst3\|myDflipflop:inst3\|myDlatch:inst1\|inst~1 " "Warning: Node \"my8bitregister:inst3\|myDflipflop:inst3\|myDlatch:inst1\|inst~1\" is a latch" {  } { { "myDlatch.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/myDlatch.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my8bitregister:inst3\|myDflipflop:inst3\|myDlatch:inst\|inst~1 " "Warning: Node \"my8bitregister:inst3\|myDflipflop:inst3\|myDlatch:inst\|inst~1\" is a latch" {  } { { "myDlatch.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/myDlatch.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my8bitregister:inst3\|myDflipflop:inst4\|myDlatch:inst1\|inst~1 " "Warning: Node \"my8bitregister:inst3\|myDflipflop:inst4\|myDlatch:inst1\|inst~1\" is a latch" {  } { { "myDlatch.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/myDlatch.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my8bitregister:inst3\|myDflipflop:inst4\|myDlatch:inst\|inst~1 " "Warning: Node \"my8bitregister:inst3\|myDflipflop:inst4\|myDlatch:inst\|inst~1\" is a latch" {  } { { "myDlatch.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/myDlatch.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my8bitregister:inst3\|myDflipflop:inst5\|myDlatch:inst1\|inst~1 " "Warning: Node \"my8bitregister:inst3\|myDflipflop:inst5\|myDlatch:inst1\|inst~1\" is a latch" {  } { { "myDlatch.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/myDlatch.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my8bitregister:inst3\|myDflipflop:inst5\|myDlatch:inst\|inst~1 " "Warning: Node \"my8bitregister:inst3\|myDflipflop:inst5\|myDlatch:inst\|inst~1\" is a latch" {  } { { "myDlatch.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/myDlatch.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my8bitregister:inst3\|myDflipflop:inst6\|myDlatch:inst1\|inst~1 " "Warning: Node \"my8bitregister:inst3\|myDflipflop:inst6\|myDlatch:inst1\|inst~1\" is a latch" {  } { { "myDlatch.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/myDlatch.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my8bitregister:inst3\|myDflipflop:inst6\|myDlatch:inst\|inst~1 " "Warning: Node \"my8bitregister:inst3\|myDflipflop:inst6\|myDlatch:inst\|inst~1\" is a latch" {  } { { "myDlatch.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/myDlatch.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my8bitregister:inst3\|myDflipflop:inst7\|myDlatch:inst1\|inst~1 " "Warning: Node \"my8bitregister:inst3\|myDflipflop:inst7\|myDlatch:inst1\|inst~1\" is a latch" {  } { { "myDlatch.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/myDlatch.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my8bitregister:inst3\|myDflipflop:inst7\|myDlatch:inst\|inst~1 " "Warning: Node \"my8bitregister:inst3\|myDflipflop:inst7\|myDlatch:inst\|inst~1\" is a latch" {  } { { "myDlatch.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/myDlatch.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "KEY\[0\] " "Info: Assuming node \"KEY\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { -8 -24 144 8 "KEY\[0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY\[0\] register my8bitregister:inst3\|myDflipflop:inst\|myDlatch:inst1\|inst~1 register my8bitregister:inst3\|myDflipflop:inst7\|myDlatch:inst\|inst~1 158.53 MHz 6.308 ns Internal " "Info: Clock \"KEY\[0\]\" has Internal fmax of 158.53 MHz between source register \"my8bitregister:inst3\|myDflipflop:inst\|myDlatch:inst1\|inst~1\" and destination register \"my8bitregister:inst3\|myDflipflop:inst7\|myDlatch:inst\|inst~1\" (period= 6.308 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.156 ns + Longest register register " "Info: + Longest register to register delay is 2.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns my8bitregister:inst3\|myDflipflop:inst\|myDlatch:inst1\|inst~1 1 REG LCCOMB_X60_Y23_N0 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X60_Y23_N0; Fanout = 9; REG Node = 'my8bitregister:inst3\|myDflipflop:inst\|myDlatch:inst1\|inst~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { my8bitregister:inst3|myDflipflop:inst|myDlatch:inst1|inst~1 } "NODE_NAME" } } { "myDlatch.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/myDlatch.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.393 ns) 0.653 ns lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|result_int\[1\]~10 2 COMB LCCOMB_X60_Y23_N10 2 " "Info: 2: + IC(0.260 ns) + CELL(0.393 ns) = 0.653 ns; Loc. = LCCOMB_X60_Y23_N10; Fanout = 2; COMB Node = 'lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|result_int\[1\]~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { my8bitregister:inst3|myDflipflop:inst|myDlatch:inst1|inst~1 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[1]~10 } "NODE_NAME" } } { "db/add_sub_big.tdf" "" { Text "E:/EEL3705 Projects/Lab 5/db/add_sub_big.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.724 ns lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|result_int\[2\]~12 3 COMB LCCOMB_X60_Y23_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.724 ns; Loc. = LCCOMB_X60_Y23_N12; Fanout = 2; COMB Node = 'lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|result_int\[2\]~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[1]~10 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[2]~12 } "NODE_NAME" } } { "db/add_sub_big.tdf" "" { Text "E:/EEL3705 Projects/Lab 5/db/add_sub_big.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 0.883 ns lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|result_int\[3\]~14 4 COMB LCCOMB_X60_Y23_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 0.883 ns; Loc. = LCCOMB_X60_Y23_N14; Fanout = 2; COMB Node = 'lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|result_int\[3\]~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[2]~12 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[3]~14 } "NODE_NAME" } } { "db/add_sub_big.tdf" "" { Text "E:/EEL3705 Projects/Lab 5/db/add_sub_big.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.954 ns lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|result_int\[4\]~16 5 COMB LCCOMB_X60_Y23_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.954 ns; Loc. = LCCOMB_X60_Y23_N16; Fanout = 2; COMB Node = 'lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|result_int\[4\]~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[3]~14 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[4]~16 } "NODE_NAME" } } { "db/add_sub_big.tdf" "" { Text "E:/EEL3705 Projects/Lab 5/db/add_sub_big.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.025 ns lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|result_int\[5\]~18 6 COMB LCCOMB_X60_Y23_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.025 ns; Loc. = LCCOMB_X60_Y23_N18; Fanout = 2; COMB Node = 'lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|result_int\[5\]~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[4]~16 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[5]~18 } "NODE_NAME" } } { "db/add_sub_big.tdf" "" { Text "E:/EEL3705 Projects/Lab 5/db/add_sub_big.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.096 ns lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|result_int\[6\]~20 7 COMB LCCOMB_X60_Y23_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.096 ns; Loc. = LCCOMB_X60_Y23_N20; Fanout = 2; COMB Node = 'lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|result_int\[6\]~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[5]~18 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[6]~20 } "NODE_NAME" } } { "db/add_sub_big.tdf" "" { Text "E:/EEL3705 Projects/Lab 5/db/add_sub_big.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.167 ns lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|result_int\[7\]~22 8 COMB LCCOMB_X60_Y23_N22 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.167 ns; Loc. = LCCOMB_X60_Y23_N22; Fanout = 1; COMB Node = 'lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|result_int\[7\]~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[6]~20 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[7]~22 } "NODE_NAME" } } { "db/add_sub_big.tdf" "" { Text "E:/EEL3705 Projects/Lab 5/db/add_sub_big.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.577 ns lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|result_int\[8\]~23 9 COMB LCCOMB_X60_Y23_N24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 1.577 ns; Loc. = LCCOMB_X60_Y23_N24; Fanout = 1; COMB Node = 'lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|result_int\[8\]~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[7]~22 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[8]~23 } "NODE_NAME" } } { "db/add_sub_big.tdf" "" { Text "E:/EEL3705 Projects/Lab 5/db/add_sub_big.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.150 ns) 2.156 ns my8bitregister:inst3\|myDflipflop:inst7\|myDlatch:inst\|inst~1 10 REG LCCOMB_X60_Y23_N6 1 " "Info: 10: + IC(0.429 ns) + CELL(0.150 ns) = 2.156 ns; Loc. = LCCOMB_X60_Y23_N6; Fanout = 1; REG Node = 'my8bitregister:inst3\|myDflipflop:inst7\|myDlatch:inst\|inst~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[8]~23 my8bitregister:inst3|myDflipflop:inst7|myDlatch:inst|inst~1 } "NODE_NAME" } } { "myDlatch.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/myDlatch.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.467 ns ( 68.04 % ) " "Info: Total cell delay = 1.467 ns ( 68.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.689 ns ( 31.96 % ) " "Info: Total interconnect delay = 0.689 ns ( 31.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.156 ns" { my8bitregister:inst3|myDflipflop:inst|myDlatch:inst1|inst~1 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[1]~10 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[2]~12 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[3]~14 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[4]~16 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[5]~18 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[6]~20 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[7]~22 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[8]~23 my8bitregister:inst3|myDflipflop:inst7|myDlatch:inst|inst~1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.156 ns" { my8bitregister:inst3|myDflipflop:inst|myDlatch:inst1|inst~1 {} lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[1]~10 {} lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[2]~12 {} lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[3]~14 {} lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[4]~16 {} lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[5]~18 {} lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[6]~20 {} lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[7]~22 {} lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[8]~23 {} my8bitregister:inst3|myDflipflop:inst7|myDlatch:inst|inst~1 {} } { 0.000ns 0.260ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.429ns } { 0.000ns 0.393ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.022 ns - Smallest " "Info: - Smallest clock skew is -0.022 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 2.418 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[0\]\" to destination register is 2.418 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { -8 -24 144 8 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.275 ns) 2.418 ns my8bitregister:inst3\|myDflipflop:inst7\|myDlatch:inst\|inst~1 2 REG LCCOMB_X60_Y23_N6 1 " "Info: 2: + IC(1.281 ns) + CELL(0.275 ns) = 2.418 ns; Loc. = LCCOMB_X60_Y23_N6; Fanout = 1; REG Node = 'my8bitregister:inst3\|myDflipflop:inst7\|myDlatch:inst\|inst~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { KEY[0] my8bitregister:inst3|myDflipflop:inst7|myDlatch:inst|inst~1 } "NODE_NAME" } } { "myDlatch.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/myDlatch.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.137 ns ( 47.02 % ) " "Info: Total cell delay = 1.137 ns ( 47.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.281 ns ( 52.98 % ) " "Info: Total interconnect delay = 1.281 ns ( 52.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.418 ns" { KEY[0] my8bitregister:inst3|myDflipflop:inst7|myDlatch:inst|inst~1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.418 ns" { KEY[0] {} KEY[0]~combout {} my8bitregister:inst3|myDflipflop:inst7|myDlatch:inst|inst~1 {} } { 0.000ns 0.000ns 1.281ns } { 0.000ns 0.862ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 2.440 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[0\]\" to source register is 2.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { -8 -24 144 8 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.307 ns) + CELL(0.271 ns) 2.440 ns my8bitregister:inst3\|myDflipflop:inst\|myDlatch:inst1\|inst~1 2 REG LCCOMB_X60_Y23_N0 9 " "Info: 2: + IC(1.307 ns) + CELL(0.271 ns) = 2.440 ns; Loc. = LCCOMB_X60_Y23_N0; Fanout = 9; REG Node = 'my8bitregister:inst3\|myDflipflop:inst\|myDlatch:inst1\|inst~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { KEY[0] my8bitregister:inst3|myDflipflop:inst|myDlatch:inst1|inst~1 } "NODE_NAME" } } { "myDlatch.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/myDlatch.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.133 ns ( 46.43 % ) " "Info: Total cell delay = 1.133 ns ( 46.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.307 ns ( 53.57 % ) " "Info: Total interconnect delay = 1.307 ns ( 53.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.440 ns" { KEY[0] my8bitregister:inst3|myDflipflop:inst|myDlatch:inst1|inst~1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.440 ns" { KEY[0] {} KEY[0]~combout {} my8bitregister:inst3|myDflipflop:inst|myDlatch:inst1|inst~1 {} } { 0.000ns 0.000ns 1.307ns } { 0.000ns 0.862ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.418 ns" { KEY[0] my8bitregister:inst3|myDflipflop:inst7|myDlatch:inst|inst~1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.418 ns" { KEY[0] {} KEY[0]~combout {} my8bitregister:inst3|myDflipflop:inst7|myDlatch:inst|inst~1 {} } { 0.000ns 0.000ns 1.281ns } { 0.000ns 0.862ns 0.275ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.440 ns" { KEY[0] my8bitregister:inst3|myDflipflop:inst|myDlatch:inst1|inst~1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.440 ns" { KEY[0] {} KEY[0]~combout {} my8bitregister:inst3|myDflipflop:inst|myDlatch:inst1|inst~1 {} } { 0.000ns 0.000ns 1.307ns } { 0.000ns 0.862ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "myDlatch.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/myDlatch.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.976 ns + " "Info: + Micro setup delay of destination is 0.976 ns" {  } { { "myDlatch.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/myDlatch.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "myDlatch.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/myDlatch.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.156 ns" { my8bitregister:inst3|myDflipflop:inst|myDlatch:inst1|inst~1 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[1]~10 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[2]~12 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[3]~14 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[4]~16 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[5]~18 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[6]~20 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[7]~22 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[8]~23 my8bitregister:inst3|myDflipflop:inst7|myDlatch:inst|inst~1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.156 ns" { my8bitregister:inst3|myDflipflop:inst|myDlatch:inst1|inst~1 {} lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[1]~10 {} lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[2]~12 {} lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[3]~14 {} lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[4]~16 {} lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[5]~18 {} lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[6]~20 {} lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[7]~22 {} lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[8]~23 {} my8bitregister:inst3|myDflipflop:inst7|myDlatch:inst|inst~1 {} } { 0.000ns 0.260ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.429ns } { 0.000ns 0.393ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.418 ns" { KEY[0] my8bitregister:inst3|myDflipflop:inst7|myDlatch:inst|inst~1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.418 ns" { KEY[0] {} KEY[0]~combout {} my8bitregister:inst3|myDflipflop:inst7|myDlatch:inst|inst~1 {} } { 0.000ns 0.000ns 1.281ns } { 0.000ns 0.862ns 0.275ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.440 ns" { KEY[0] my8bitregister:inst3|myDflipflop:inst|myDlatch:inst1|inst~1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.440 ns" { KEY[0] {} KEY[0]~combout {} my8bitregister:inst3|myDflipflop:inst|myDlatch:inst1|inst~1 {} } { 0.000ns 0.000ns 1.307ns } { 0.000ns 0.862ns 0.271ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "my8bitregister:inst3\|myDflipflop:inst7\|myDlatch:inst\|inst~1 SW2 KEY\[0\] 9.972 ns register " "Info: tsu for register \"my8bitregister:inst3\|myDflipflop:inst7\|myDlatch:inst\|inst~1\" (data pin = \"SW2\", clock pin = \"KEY\[0\]\") is 9.972 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.414 ns + Longest pin register " "Info: + Longest pin to register delay is 11.414 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns SW2 1 PIN PIN_Y11 8 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_Y11; Fanout = 8; PIN Node = 'SW2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW2 } "NODE_NAME" } } { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 168 -24 144 184 "SW\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.503 ns) + CELL(0.275 ns) 7.588 ns lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|_~2 2 COMB LCCOMB_X34_Y23_N4 2 " "Info: 2: + IC(6.503 ns) + CELL(0.275 ns) = 7.588 ns; Loc. = LCCOMB_X34_Y23_N4; Fanout = 2; COMB Node = 'lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|_~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.778 ns" { SW2 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|_~2 } "NODE_NAME" } } { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.049 ns) + CELL(0.504 ns) 10.141 ns lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|result_int\[3\]~14 3 COMB LCCOMB_X60_Y23_N14 2 " "Info: 3: + IC(2.049 ns) + CELL(0.504 ns) = 10.141 ns; Loc. = LCCOMB_X60_Y23_N14; Fanout = 2; COMB Node = 'lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|result_int\[3\]~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.553 ns" { lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|_~2 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[3]~14 } "NODE_NAME" } } { "db/add_sub_big.tdf" "" { Text "E:/EEL3705 Projects/Lab 5/db/add_sub_big.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.212 ns lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|result_int\[4\]~16 4 COMB LCCOMB_X60_Y23_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 10.212 ns; Loc. = LCCOMB_X60_Y23_N16; Fanout = 2; COMB Node = 'lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|result_int\[4\]~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[3]~14 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[4]~16 } "NODE_NAME" } } { "db/add_sub_big.tdf" "" { Text "E:/EEL3705 Projects/Lab 5/db/add_sub_big.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.283 ns lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|result_int\[5\]~18 5 COMB LCCOMB_X60_Y23_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 10.283 ns; Loc. = LCCOMB_X60_Y23_N18; Fanout = 2; COMB Node = 'lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|result_int\[5\]~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[4]~16 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[5]~18 } "NODE_NAME" } } { "db/add_sub_big.tdf" "" { Text "E:/EEL3705 Projects/Lab 5/db/add_sub_big.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.354 ns lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|result_int\[6\]~20 6 COMB LCCOMB_X60_Y23_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 10.354 ns; Loc. = LCCOMB_X60_Y23_N20; Fanout = 2; COMB Node = 'lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|result_int\[6\]~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[5]~18 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[6]~20 } "NODE_NAME" } } { "db/add_sub_big.tdf" "" { Text "E:/EEL3705 Projects/Lab 5/db/add_sub_big.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.425 ns lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|result_int\[7\]~22 7 COMB LCCOMB_X60_Y23_N22 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 10.425 ns; Loc. = LCCOMB_X60_Y23_N22; Fanout = 1; COMB Node = 'lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|result_int\[7\]~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[6]~20 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[7]~22 } "NODE_NAME" } } { "db/add_sub_big.tdf" "" { Text "E:/EEL3705 Projects/Lab 5/db/add_sub_big.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.835 ns lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|result_int\[8\]~23 8 COMB LCCOMB_X60_Y23_N24 1 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 10.835 ns; Loc. = LCCOMB_X60_Y23_N24; Fanout = 1; COMB Node = 'lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|result_int\[8\]~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[7]~22 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[8]~23 } "NODE_NAME" } } { "db/add_sub_big.tdf" "" { Text "E:/EEL3705 Projects/Lab 5/db/add_sub_big.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.150 ns) 11.414 ns my8bitregister:inst3\|myDflipflop:inst7\|myDlatch:inst\|inst~1 9 REG LCCOMB_X60_Y23_N6 1 " "Info: 9: + IC(0.429 ns) + CELL(0.150 ns) = 11.414 ns; Loc. = LCCOMB_X60_Y23_N6; Fanout = 1; REG Node = 'my8bitregister:inst3\|myDflipflop:inst7\|myDlatch:inst\|inst~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[8]~23 my8bitregister:inst3|myDflipflop:inst7|myDlatch:inst|inst~1 } "NODE_NAME" } } { "myDlatch.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/myDlatch.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.433 ns ( 21.32 % ) " "Info: Total cell delay = 2.433 ns ( 21.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.981 ns ( 78.68 % ) " "Info: Total interconnect delay = 8.981 ns ( 78.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.414 ns" { SW2 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|_~2 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[3]~14 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[4]~16 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[5]~18 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[6]~20 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[7]~22 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[8]~23 my8bitregister:inst3|myDflipflop:inst7|myDlatch:inst|inst~1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.414 ns" { SW2 {} SW2~combout {} lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|_~2 {} lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[3]~14 {} lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[4]~16 {} lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[5]~18 {} lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[6]~20 {} lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[7]~22 {} lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[8]~23 {} my8bitregister:inst3|myDflipflop:inst7|myDlatch:inst|inst~1 {} } { 0.000ns 0.000ns 6.503ns 2.049ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.429ns } { 0.000ns 0.810ns 0.275ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.976 ns + " "Info: + Micro setup delay of destination is 0.976 ns" {  } { { "myDlatch.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/myDlatch.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 2.418 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[0\]\" to destination register is 2.418 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { -8 -24 144 8 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.275 ns) 2.418 ns my8bitregister:inst3\|myDflipflop:inst7\|myDlatch:inst\|inst~1 2 REG LCCOMB_X60_Y23_N6 1 " "Info: 2: + IC(1.281 ns) + CELL(0.275 ns) = 2.418 ns; Loc. = LCCOMB_X60_Y23_N6; Fanout = 1; REG Node = 'my8bitregister:inst3\|myDflipflop:inst7\|myDlatch:inst\|inst~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { KEY[0] my8bitregister:inst3|myDflipflop:inst7|myDlatch:inst|inst~1 } "NODE_NAME" } } { "myDlatch.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/myDlatch.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.137 ns ( 47.02 % ) " "Info: Total cell delay = 1.137 ns ( 47.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.281 ns ( 52.98 % ) " "Info: Total interconnect delay = 1.281 ns ( 52.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.418 ns" { KEY[0] my8bitregister:inst3|myDflipflop:inst7|myDlatch:inst|inst~1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.418 ns" { KEY[0] {} KEY[0]~combout {} my8bitregister:inst3|myDflipflop:inst7|myDlatch:inst|inst~1 {} } { 0.000ns 0.000ns 1.281ns } { 0.000ns 0.862ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.414 ns" { SW2 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|_~2 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[3]~14 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[4]~16 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[5]~18 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[6]~20 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[7]~22 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[8]~23 my8bitregister:inst3|myDflipflop:inst7|myDlatch:inst|inst~1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.414 ns" { SW2 {} SW2~combout {} lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|_~2 {} lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[3]~14 {} lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[4]~16 {} lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[5]~18 {} lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[6]~20 {} lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[7]~22 {} lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[8]~23 {} my8bitregister:inst3|myDflipflop:inst7|myDlatch:inst|inst~1 {} } { 0.000ns 0.000ns 6.503ns 2.049ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.429ns } { 0.000ns 0.810ns 0.275ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.418 ns" { KEY[0] my8bitregister:inst3|myDflipflop:inst7|myDlatch:inst|inst~1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.418 ns" { KEY[0] {} KEY[0]~combout {} my8bitregister:inst3|myDflipflop:inst7|myDlatch:inst|inst~1 {} } { 0.000ns 0.000ns 1.281ns } { 0.000ns 0.862ns 0.275ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY\[0\] HEX4\[1\] my8bitregister:inst3\|myDflipflop:inst2\|myDlatch:inst1\|inst~1 12.126 ns register " "Info: tco from clock \"KEY\[0\]\" to destination pin \"HEX4\[1\]\" through register \"my8bitregister:inst3\|myDflipflop:inst2\|myDlatch:inst1\|inst~1\" is 12.126 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 2.442 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to source register is 2.442 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { -8 -24 144 8 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.271 ns) 2.442 ns my8bitregister:inst3\|myDflipflop:inst2\|myDlatch:inst1\|inst~1 2 REG LCCOMB_X60_Y23_N28 9 " "Info: 2: + IC(1.309 ns) + CELL(0.271 ns) = 2.442 ns; Loc. = LCCOMB_X60_Y23_N28; Fanout = 9; REG Node = 'my8bitregister:inst3\|myDflipflop:inst2\|myDlatch:inst1\|inst~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { KEY[0] my8bitregister:inst3|myDflipflop:inst2|myDlatch:inst1|inst~1 } "NODE_NAME" } } { "myDlatch.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/myDlatch.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.133 ns ( 46.40 % ) " "Info: Total cell delay = 1.133 ns ( 46.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.309 ns ( 53.60 % ) " "Info: Total interconnect delay = 1.309 ns ( 53.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.442 ns" { KEY[0] my8bitregister:inst3|myDflipflop:inst2|myDlatch:inst1|inst~1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.442 ns" { KEY[0] {} KEY[0]~combout {} my8bitregister:inst3|myDflipflop:inst2|myDlatch:inst1|inst~1 {} } { 0.000ns 0.000ns 1.309ns } { 0.000ns 0.862ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "myDlatch.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/myDlatch.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.684 ns + Longest register pin " "Info: + Longest register to pin delay is 9.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns my8bitregister:inst3\|myDflipflop:inst2\|myDlatch:inst1\|inst~1 1 REG LCCOMB_X60_Y23_N28 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X60_Y23_N28; Fanout = 9; REG Node = 'my8bitregister:inst3\|myDflipflop:inst2\|myDlatch:inst1\|inst~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { my8bitregister:inst3|myDflipflop:inst2|myDlatch:inst1|inst~1 } "NODE_NAME" } } { "myDlatch.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/myDlatch.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.663 ns) + CELL(0.438 ns) 6.101 ns dispout:inst1\|Mux12~0 2 COMB LCCOMB_X3_Y14_N10 1 " "Info: 2: + IC(5.663 ns) + CELL(0.438 ns) = 6.101 ns; Loc. = LCCOMB_X3_Y14_N10; Fanout = 1; COMB Node = 'dispout:inst1\|Mux12~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.101 ns" { my8bitregister:inst3|myDflipflop:inst2|myDlatch:inst1|inst~1 dispout:inst1|Mux12~0 } "NODE_NAME" } } { "hexouts.vhd" "" { Text "E:/EEL3705 Projects/Lab 5/hexouts.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.941 ns) + CELL(2.642 ns) 9.684 ns HEX4\[1\] 3 PIN PIN_U1 0 " "Info: 3: + IC(0.941 ns) + CELL(2.642 ns) = 9.684 ns; Loc. = PIN_U1; Fanout = 0; PIN Node = 'HEX4\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.583 ns" { dispout:inst1|Mux12~0 HEX4[1] } "NODE_NAME" } } { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 8 720 896 24 "HEX4\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.080 ns ( 31.81 % ) " "Info: Total cell delay = 3.080 ns ( 31.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.604 ns ( 68.19 % ) " "Info: Total interconnect delay = 6.604 ns ( 68.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.684 ns" { my8bitregister:inst3|myDflipflop:inst2|myDlatch:inst1|inst~1 dispout:inst1|Mux12~0 HEX4[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.684 ns" { my8bitregister:inst3|myDflipflop:inst2|myDlatch:inst1|inst~1 {} dispout:inst1|Mux12~0 {} HEX4[1] {} } { 0.000ns 5.663ns 0.941ns } { 0.000ns 0.438ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.442 ns" { KEY[0] my8bitregister:inst3|myDflipflop:inst2|myDlatch:inst1|inst~1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.442 ns" { KEY[0] {} KEY[0]~combout {} my8bitregister:inst3|myDflipflop:inst2|myDlatch:inst1|inst~1 {} } { 0.000ns 0.000ns 1.309ns } { 0.000ns 0.862ns 0.271ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.684 ns" { my8bitregister:inst3|myDflipflop:inst2|myDlatch:inst1|inst~1 dispout:inst1|Mux12~0 HEX4[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.684 ns" { my8bitregister:inst3|myDflipflop:inst2|myDlatch:inst1|inst~1 {} dispout:inst1|Mux12~0 {} HEX4[1] {} } { 0.000ns 5.663ns 0.941ns } { 0.000ns 0.438ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW4 HEX7\[1\] 13.072 ns Longest " "Info: Longest tpd from source pin \"SW4\" to destination pin \"HEX7\[1\]\" is 13.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns SW4 1 PIN PIN_G10 8 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_G10; Fanout = 8; PIN Node = 'SW4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW4 } "NODE_NAME" } } { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 168 -24 144 184 "SW\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.834 ns) + CELL(0.275 ns) 6.939 ns dispout:inst2\|Mux5~0 2 COMB LCCOMB_X34_Y23_N28 1 " "Info: 2: + IC(5.834 ns) + CELL(0.275 ns) = 6.939 ns; Loc. = LCCOMB_X34_Y23_N28; Fanout = 1; COMB Node = 'dispout:inst2\|Mux5~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.109 ns" { SW4 dispout:inst2|Mux5~0 } "NODE_NAME" } } { "hexouts.vhd" "" { Text "E:/EEL3705 Projects/Lab 5/hexouts.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.481 ns) + CELL(2.652 ns) 13.072 ns HEX7\[1\] 3 PIN PIN_L2 0 " "Info: 3: + IC(3.481 ns) + CELL(2.652 ns) = 13.072 ns; Loc. = PIN_L2; Fanout = 0; PIN Node = 'HEX7\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.133 ns" { dispout:inst2|Mux5~0 HEX7[1] } "NODE_NAME" } } { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 240 840 1016 256 "HEX7\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.757 ns ( 28.74 % ) " "Info: Total cell delay = 3.757 ns ( 28.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.315 ns ( 71.26 % ) " "Info: Total interconnect delay = 9.315 ns ( 71.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.072 ns" { SW4 dispout:inst2|Mux5~0 HEX7[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.072 ns" { SW4 {} SW4~combout {} dispout:inst2|Mux5~0 {} HEX7[1] {} } { 0.000ns 0.000ns 5.834ns 3.481ns } { 0.000ns 0.830ns 0.275ns 2.652ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "my8bitregister:inst3\|myDflipflop:inst1\|myDlatch:inst\|inst~1 SW17 KEY\[0\] -5.676 ns register " "Info: th for register \"my8bitregister:inst3\|myDflipflop:inst1\|myDlatch:inst\|inst~1\" (data pin = \"SW17\", clock pin = \"KEY\[0\]\") is -5.676 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 2.401 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to destination register is 2.401 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { -8 -24 144 8 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.275 ns) 2.401 ns my8bitregister:inst3\|myDflipflop:inst1\|myDlatch:inst\|inst~1 2 REG LCCOMB_X61_Y23_N2 1 " "Info: 2: + IC(1.264 ns) + CELL(0.275 ns) = 2.401 ns; Loc. = LCCOMB_X61_Y23_N2; Fanout = 1; REG Node = 'my8bitregister:inst3\|myDflipflop:inst1\|myDlatch:inst\|inst~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { KEY[0] my8bitregister:inst3|myDflipflop:inst1|myDlatch:inst|inst~1 } "NODE_NAME" } } { "myDlatch.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/myDlatch.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.137 ns ( 47.36 % ) " "Info: Total cell delay = 1.137 ns ( 47.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.264 ns ( 52.64 % ) " "Info: Total interconnect delay = 1.264 ns ( 52.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.401 ns" { KEY[0] my8bitregister:inst3|myDflipflop:inst1|myDlatch:inst|inst~1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.401 ns" { KEY[0] {} KEY[0]~combout {} my8bitregister:inst3|myDflipflop:inst1|myDlatch:inst|inst~1 {} } { 0.000ns 0.000ns 1.264ns } { 0.000ns 0.862ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "myDlatch.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/myDlatch.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.077 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.077 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns SW17 1 PIN PIN_D15 9 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_D15; Fanout = 9; PIN Node = 'SW17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW17 } "NODE_NAME" } } { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 112 -24 144 128 "SW\[17\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.761 ns) + CELL(0.414 ns) 7.005 ns lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|result_int\[0\]~8 2 COMB LCCOMB_X60_Y23_N8 2 " "Info: 2: + IC(5.761 ns) + CELL(0.414 ns) = 7.005 ns; Loc. = LCCOMB_X60_Y23_N8; Fanout = 2; COMB Node = 'lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|result_int\[0\]~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.175 ns" { SW17 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[0]~8 } "NODE_NAME" } } { "db/add_sub_big.tdf" "" { Text "E:/EEL3705 Projects/Lab 5/db/add_sub_big.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.076 ns lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|result_int\[1\]~10 3 COMB LCCOMB_X60_Y23_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 7.076 ns; Loc. = LCCOMB_X60_Y23_N10; Fanout = 2; COMB Node = 'lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|result_int\[1\]~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[0]~8 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[1]~10 } "NODE_NAME" } } { "db/add_sub_big.tdf" "" { Text "E:/EEL3705 Projects/Lab 5/db/add_sub_big.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.486 ns lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|result_int\[2\]~11 4 COMB LCCOMB_X60_Y23_N12 1 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 7.486 ns; Loc. = LCCOMB_X60_Y23_N12; Fanout = 1; COMB Node = 'lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|result_int\[2\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[1]~10 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[2]~11 } "NODE_NAME" } } { "db/add_sub_big.tdf" "" { Text "E:/EEL3705 Projects/Lab 5/db/add_sub_big.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.150 ns) 8.077 ns my8bitregister:inst3\|myDflipflop:inst1\|myDlatch:inst\|inst~1 5 REG LCCOMB_X61_Y23_N2 1 " "Info: 5: + IC(0.441 ns) + CELL(0.150 ns) = 8.077 ns; Loc. = LCCOMB_X61_Y23_N2; Fanout = 1; REG Node = 'my8bitregister:inst3\|myDflipflop:inst1\|myDlatch:inst\|inst~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[2]~11 my8bitregister:inst3|myDflipflop:inst1|myDlatch:inst|inst~1 } "NODE_NAME" } } { "myDlatch.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/myDlatch.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.875 ns ( 23.21 % ) " "Info: Total cell delay = 1.875 ns ( 23.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.202 ns ( 76.79 % ) " "Info: Total interconnect delay = 6.202 ns ( 76.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.077 ns" { SW17 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[0]~8 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[1]~10 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[2]~11 my8bitregister:inst3|myDflipflop:inst1|myDlatch:inst|inst~1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.077 ns" { SW17 {} SW17~combout {} lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[0]~8 {} lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[1]~10 {} lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[2]~11 {} my8bitregister:inst3|myDflipflop:inst1|myDlatch:inst|inst~1 {} } { 0.000ns 0.000ns 5.761ns 0.000ns 0.000ns 0.441ns } { 0.000ns 0.830ns 0.414ns 0.071ns 0.410ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.401 ns" { KEY[0] my8bitregister:inst3|myDflipflop:inst1|myDlatch:inst|inst~1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.401 ns" { KEY[0] {} KEY[0]~combout {} my8bitregister:inst3|myDflipflop:inst1|myDlatch:inst|inst~1 {} } { 0.000ns 0.000ns 1.264ns } { 0.000ns 0.862ns 0.275ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.077 ns" { SW17 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[0]~8 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[1]~10 lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[2]~11 my8bitregister:inst3|myDflipflop:inst1|myDlatch:inst|inst~1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.077 ns" { SW17 {} SW17~combout {} lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[0]~8 {} lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[1]~10 {} lpm_add_sub1:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|result_int[2]~11 {} my8bitregister:inst3|myDflipflop:inst1|myDlatch:inst|inst~1 {} } { 0.000ns 0.000ns 5.761ns 0.000ns 0.000ns 0.441ns } { 0.000ns 0.830ns 0.414ns 0.071ns 0.410ns 0.150ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 18 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Peak virtual memory: 135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 28 18:50:41 2011 " "Info: Processing ended: Mon Feb 28 18:50:41 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
