
Cell sky130_fd_sc_hd__dfrbp_1 disconnected node: D
Cell sky130_fd_sc_hd__dfrbp_1 disconnected node: Q
Cell sky130_fd_sc_hd__dfrbp_1 disconnected node: Q_N
Cell sky130_fd_sc_hd__dfrbp_1 disconnected node: RESET_B
Cell sky130_fd_sc_hd__dfrbp_1 disconnected node: CLK
Cell sky130_fd_sc_hd__dfrbp_1 disconnected node: VGND
Cell sky130_fd_sc_hd__dfrbp_1 disconnected node: VPWR
Warning: Equate pins:  cell sky130_fd_sc_hd__dfrbp_1 has no definition, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__dfrbp_1        |Circuit 2: sky130_fd_sc_hd__dfrbp_1        
-------------------------------------------|-------------------------------------------
D                                          |D                                          
Q                                          |Q                                          
Q_N                                        |Q_N                                        
RESET_B                                    |RESET_B                                    
CLK                                        |CLK                                        
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__dfrbp_1 and sky130_fd_sc_hd__dfrbp_1 are equivalent.

Cell sky130_fd_sc_hd__diode_2 disconnected node: DIODE
Cell sky130_fd_sc_hd__diode_2 disconnected node: VGND
Cell sky130_fd_sc_hd__diode_2 disconnected node: VPWR
Warning: Equate pins:  cell sky130_fd_sc_hd__diode_2 has no definition, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__diode_2        |Circuit 2: sky130_fd_sc_hd__diode_2        
-------------------------------------------|-------------------------------------------
DIODE                                      |DIODE                                      
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__diode_2 and sky130_fd_sc_hd__diode_2 are equivalent.

Cell sky130_fd_sc_hd__tapvpwrvgnd_1 disconnected node: VGND
Cell sky130_fd_sc_hd__tapvpwrvgnd_1 disconnected node: VPWR
Warning: Equate pins:  cell sky130_fd_sc_hd__tapvpwrvgnd_1 has no definition, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__tapvpwrvgnd_1  |Circuit 2: sky130_fd_sc_hd__tapvpwrvgnd_1  
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__tapvpwrvgnd_1 and sky130_fd_sc_hd__tapvpwrvgnd_1 are equivalent.

Cell sky130_fd_sc_hd__clkbuf_1 disconnected node: A
Cell sky130_fd_sc_hd__clkbuf_1 disconnected node: X
Cell sky130_fd_sc_hd__clkbuf_1 disconnected node: VGND
Cell sky130_fd_sc_hd__clkbuf_1 disconnected node: VPWR
Warning: Equate pins:  cell sky130_fd_sc_hd__clkbuf_1 has no definition, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkbuf_1       |Circuit 2: sky130_fd_sc_hd__clkbuf_1       
-------------------------------------------|-------------------------------------------
A                                          |A                                          
X                                          |X                                          
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkbuf_1 and sky130_fd_sc_hd__clkbuf_1 are equivalent.

Cell sky130_fd_sc_hd__buf_2 disconnected node: A
Cell sky130_fd_sc_hd__buf_2 disconnected node: X
Cell sky130_fd_sc_hd__buf_2 disconnected node: VGND
Cell sky130_fd_sc_hd__buf_2 disconnected node: VPWR
Warning: Equate pins:  cell sky130_fd_sc_hd__buf_2 has no definition, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__buf_2          |Circuit 2: sky130_fd_sc_hd__buf_2          
-------------------------------------------|-------------------------------------------
A                                          |A                                          
X                                          |X                                          
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__buf_2 and sky130_fd_sc_hd__buf_2 are equivalent.

Cell sky130_fd_sc_hd__conb_1 disconnected node: HI
Cell sky130_fd_sc_hd__conb_1 disconnected node: LO
Cell sky130_fd_sc_hd__conb_1 disconnected node: VGND
Cell sky130_fd_sc_hd__conb_1 disconnected node: VPWR
Warning: Equate pins:  cell sky130_fd_sc_hd__conb_1 has no definition, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__conb_1         |Circuit 2: sky130_fd_sc_hd__conb_1         
-------------------------------------------|-------------------------------------------
LO                                         |LO                                         
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__conb_1 and sky130_fd_sc_hd__conb_1 are equivalent.

Cell sky130_fd_sc_hd__clkbuf_16 disconnected node: A
Cell sky130_fd_sc_hd__clkbuf_16 disconnected node: X
Cell sky130_fd_sc_hd__clkbuf_16 disconnected node: VGND
Cell sky130_fd_sc_hd__clkbuf_16 disconnected node: VPWR
Warning: Equate pins:  cell sky130_fd_sc_hd__clkbuf_16 has no definition, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkbuf_16      |Circuit 2: sky130_fd_sc_hd__clkbuf_16      
-------------------------------------------|-------------------------------------------
A                                          |A                                          
X                                          |X                                          
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkbuf_16 and sky130_fd_sc_hd__clkbuf_16 are equivalent.

Subcircuit summary:
Circuit 1: cby_0__1_                       |Circuit 2: cby_0__1_                       
-------------------------------------------|-------------------------------------------
sky130_fd_sc_hd__dfrbp_1 (56)              |sky130_fd_sc_hd__dfrbp_1 (56)              
sky130_fd_sc_hd__diode_2 (193)             |sky130_fd_sc_hd__diode_2 (193)             
sky130_fd_sc_hd__tapvpwrvgnd_1 (168)       |sky130_fd_sc_hd__tapvpwrvgnd_1 (168)       
sky130_fd_sc_hd__clkbuf_1 (6)              |sky130_fd_sc_hd__clkbuf_1 (6)              
sky130_fd_sc_hd__buf_2 (18)                |sky130_fd_sc_hd__buf_2 (18)                
sky130_fd_sc_hd__conb_1 (10)               |sky130_fd_sc_hd__conb_1 (10)               
sky130_fd_sc_hd__clkbuf_16 (1)             |sky130_fd_sc_hd__clkbuf_16 (1)             
Number of devices: 452                     |Number of devices: 452                     
Number of nets: 170                        |Number of nets: 170                        
---------------------------------------------------------------------------------------
Netlists match with 9 symmetries.
Circuits match correctly.

Subcircuit pins:
Circuit 1: cby_0__1_                       |Circuit 2: cby_0__1_                       
-------------------------------------------|-------------------------------------------
chany_top_in[4]                            |chany_top_in[4]                            
chany_top_in[7]                            |chany_top_in[7]                            
chany_top_in[1]                            |chany_top_in[1]                            
chany_bottom_in[8]                         |chany_bottom_in[8]                         
chany_top_in[2]                            |chany_top_in[2]                            
chany_top_in[5]                            |chany_top_in[5]                            
chany_top_in[8]                            |chany_top_in[8]                            
chany_bottom_in[6]                         |chany_bottom_in[6]                         
chany_bottom_in[5]                         |chany_bottom_in[5]                         
chany_bottom_in[3]                         |chany_bottom_in[3]                         
chany_bottom_in[2]                         |chany_bottom_in[2]                         
chany_bottom_in[0]                         |chany_bottom_in[0]                         
chany_bottom_in[1]                         |chany_bottom_in[1]                         
chany_top_in[0]                            |chany_top_in[0]                            
chany_bottom_in[4]                         |chany_bottom_in[4]                         
chany_top_in[3]                            |chany_top_in[3]                            
chany_bottom_in[7]                         |chany_bottom_in[7]                         
chany_top_in[6]                            |chany_top_in[6]                            
ccff_head                                  |ccff_head                                  
prog_clk                                   |prog_clk                                   
pReset                                     |pReset                                     
right_grid_pin_7_                          |right_grid_pin_7_                          
left_grid_pin_8_                           |left_grid_pin_8_                           
left_grid_pin_6_                           |left_grid_pin_6_                           
left_grid_pin_4_                           |left_grid_pin_4_                           
left_grid_pin_2_                           |left_grid_pin_2_                           
left_grid_pin_14_                          |left_grid_pin_14_                          
left_grid_pin_12_                          |left_grid_pin_12_                          
left_grid_pin_10_                          |left_grid_pin_10_                          
left_grid_pin_0_                           |left_grid_pin_0_                           
right_grid_pin_3_                          |right_grid_pin_3_                          
chany_bottom_out[8]                        |chany_bottom_out[8]                        
chany_bottom_out[7]                        |chany_bottom_out[7]                        
chany_bottom_out[6]                        |chany_bottom_out[6]                        
chany_bottom_out[5]                        |chany_bottom_out[5]                        
chany_bottom_out[4]                        |chany_bottom_out[4]                        
chany_bottom_out[3]                        |chany_bottom_out[3]                        
chany_bottom_out[2]                        |chany_bottom_out[2]                        
chany_bottom_out[1]                        |chany_bottom_out[1]                        
chany_bottom_out[0]                        |chany_bottom_out[0]                        
chany_top_out[8]                           |chany_top_out[8]                           
chany_top_out[7]                           |chany_top_out[7]                           
chany_top_out[6]                           |chany_top_out[6]                           
chany_top_out[5]                           |chany_top_out[5]                           
chany_top_out[4]                           |chany_top_out[4]                           
chany_top_out[3]                           |chany_top_out[3]                           
chany_top_out[2]                           |chany_top_out[2]                           
chany_top_out[1]                           |chany_top_out[1]                           
chany_top_out[0]                           |chany_top_out[0]                           
ccff_tail                                  |ccff_tail                                  
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes cby_0__1_ and cby_0__1_ are equivalent.
Circuits match uniquely.
