

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Wed Apr 14 14:05:49 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:          556
LUT:           1107
FF:            1705
DSP:             36
BRAM:             0
SRL:              4
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    7.405
CP achieved post-implementation:    9.099
Timing met
