Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Thu May 09 15:39:48 2019
| Host         : TELOPS258-7 running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -file d:/Telops/FIR-00251-Output/Reports/fir_0251_Output_160_utilization_placed_hier.rpt -hierarchical -hierarchical_depth 5
| Design       : fir_251_output_top_160
| Device       : xc7k160t
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------------+------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
|                              Instance                             |                                 Module                                 | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+-------------------------------------------------------------------+------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
| fir_251_output_top_160                                            |                                                                  (top) |      28968 |      25966 |    1748 | 1254 | 34913 |    195 |     17 |           21 |
|   (fir_251_output_top_160)                                        |                                                                  (top) |         27 |         27 |       0 |    0 |     0 |      0 |      0 |            5 |
|   U1                                                              |                                     fir_251_output_top__parameterized0 |      28954 |      25952 |    1748 | 1254 | 34913 |    195 |     17 |           16 |
|     (U1)                                                          |                                     fir_251_output_top__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|     CLINK                                                         |                                             Clink_intf__parameterized0 |        517 |        517 |       0 |    0 |   861 |      4 |      1 |            0 |
|       CH0                                                         |                                              CH0_CLINK__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         U0                                                        |                              CH0_CLINK_selectio_wiz__parameterized0_49 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       CH1                                                         |                                           CH0_CLINK__parameterized0_46 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         U0                                                        |                              CH0_CLINK_selectio_wiz__parameterized0_48 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       CH2                                                         |                                           CH0_CLINK__parameterized0_47 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         U0                                                        |                                 CH0_CLINK_selectio_wiz__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       CTRL                                                        |                                                             CLINK_CTRL |         99 |         99 |       0 |    0 |   144 |      0 |      0 |            0 |
|         (CTRL)                                                    |                                                             CLINK_CTRL |         91 |         91 |       0 |    0 |   138 |      0 |      0 |            0 |
|         U0A                                                       |                                                         sync_resetn_51 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|         stretch_freset                                            |                                          gh_stretch__parameterized0_50 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |            0 |
|       LB_ASYNC_FIFO                                               |                                   t_axi4_stream64_fifo__parameterized0 |         33 |         33 |       0 |    0 |    74 |      1 |      1 |            0 |
|         (LB_ASYNC_FIFO)                                           |                                   t_axi4_stream64_fifo__parameterized0 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         agen_d16.t_axi4_stream64_afifo_d16_inst                   |                                              t_axi4_stream64_afifo_d16 |         32 |         32 |       0 |    0 |    73 |      1 |      1 |            0 |
|           U0                                                      |          t_axi4_stream64_afifo_d16fifo_generator_v11_0__parameterized0 |         32 |         32 |       0 |    0 |    73 |      1 |      1 |            0 |
|       LB_FIFO                                                     |                                   t_axi4_stream64_fifo__parameterized2 |         77 |         77 |       0 |    0 |   152 |      3 |      0 |            0 |
|         (LB_FIFO)                                                 |                                   t_axi4_stream64_fifo__parameterized2 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         sgen_d1024_packet.t_axi4_stream64_sfifo_d1024_packet_inst |                                     t_axi4_stream64_sfifo_d1024_packet |         76 |         76 |       0 |    0 |   151 |      3 |      0 |            0 |
|           U0                                                      | t_axi4_stream64_sfifo_d1024_packetfifo_generator_v11_0__parameterized0 |         76 |         76 |       0 |    0 |   151 |      3 |      0 |            0 |
|       LineFrame                                                   |                                                            LineFraming |         93 |         93 |       0 |    0 |   287 |      0 |      0 |            0 |
|         (LineFrame)                                               |                                                            LineFraming |         89 |         89 |       0 |    0 |   283 |      0 |      0 |            0 |
|         configvalid_sync                                          |                                         double_sync__parameterized0_54 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         sreset_0                                                  |                                                         sync_resetn_55 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|       PHY                                                         |                                                              CLink_Phy |        215 |        215 |       0 |    0 |   204 |      0 |      0 |            0 |
|         (PHY)                                                     |                                                              CLink_Phy |        203 |        203 |       0 |    0 |   200 |      0 |      0 |            0 |
|         sync_SOFTRESET                                            |                                                          sync_reset_52 |         11 |         11 |       0 |    0 |     2 |      0 |      0 |            0 |
|         sync_cfg_valid                                            |                                         double_sync__parameterized0_53 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       clink_mmcm                                                  |                                                          clink_clk_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         U0                                                        |                                     clink_clk_wizclink_clk_wiz_clk_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|     GIGE_FB                                                       |                                                            frameBuffer |       2016 |       1786 |       0 |  230 |  2193 |      4 |      1 |            0 |
|       CTRL                                                        |                                                                FB_CTRL |         72 |         72 |       0 |    0 |   185 |      0 |      0 |            0 |
|       DM                                                          |                                                      datamover_wrapper |       1659 |       1429 |       0 |  230 |  1702 |      3 |      0 |            0 |
|         (DM)                                                      |                                                      datamover_wrapper |          6 |          6 |       0 |    0 |     0 |      0 |      0 |            0 |
|         fb_datamover                                              |                                                       axi_fb_datamover |       1653 |       1423 |       0 |  230 |  1702 |      3 |      0 |            0 |
|           U0                                                      |                          axi_fb_datamoveraxi_datamover__parameterized0 |       1653 |       1423 |       0 |  230 |  1702 |      3 |      0 |            0 |
|       DM_IN_FIFO                                                  |                        t_axi4_stream64_fifo__parameterized4__xdcDup__1 |         36 |         36 |       0 |    0 |    48 |      1 |      1 |            0 |
|         (DM_IN_FIFO)                                              |                        t_axi4_stream64_fifo__parameterized4__xdcDup__1 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|         sgen_d128.t_axi4_stream64_sfifo_d128_inst                 |                                             t_axi4_stream64_sfifo_d128 |         34 |         34 |       0 |    0 |    47 |      1 |      1 |            0 |
|           U0                                                      |         t_axi4_stream64_sfifo_d128fifo_generator_v11_0__parameterized0 |         34 |         34 |       0 |    0 |    47 |      1 |      1 |            0 |
|       FSM                                                         |                                                                 FB_FSM |        247 |        247 |       0 |    0 |   255 |      0 |      0 |            0 |
|         (FSM)                                                     |                                                                 FB_FSM |        236 |        236 |       0 |    0 |   251 |      0 |      0 |            0 |
|         dataout_waterlevel_sync                                   |                                                         double_sync_45 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |            0 |
|         fb_configvalid_sync                                       |                                                         double_sync_44 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       SOF                                                         |                                  axis64_img_sof_output__parameterized0 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|     MB                                                            |                                                             bd_wrapper |      15140 |      12980 |    1732 |  428 | 16471 |     72 |      3 |            5 |
|       core_wrapper_i                                              |                                                           core_wrapper |      15140 |      12980 |    1732 |  428 | 16471 |     72 |      3 |            5 |
|         (core_wrapper_i)                                          |                                                           core_wrapper |        184 |        184 |       0 |    0 |     0 |      0 |      0 |            0 |
|         core_i                                                    |                                                                   core |      14956 |      12796 |    1732 |  428 | 16471 |     72 |      3 |            5 |
|           (core_i)                                                |                                                                   core |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           FB_MEMORY                                               |                                              coreFB_MEMORY_imp_1RKWRQW |      10185 |       8264 |    1620 |  301 | 12159 |      8 |      3 |            0 |
|           MCU                                                     |                                                     coreMCU_imp_QX0IMY |       2696 |       2497 |      96 |  103 |  2293 |     64 |      0 |            5 |
|           axi_gpio_0                                              |                                                  corecore_axi_gpio_0_0 |         23 |         23 |       0 |    0 |    20 |      0 |      0 |            0 |
|           axi_quad_spi_0                                          |                                              corecore_axi_quad_spi_0_0 |        390 |        373 |      16 |    1 |   583 |      0 |      0 |            0 |
|           axi_timer_0                                             |                                                 corecore_axi_timer_0_0 |        255 |        255 |       0 |    0 |   212 |      0 |      0 |            0 |
|           axi_uart_storage                                        |                                            corecore_axi_uart_storage_0 |        329 |        318 |       0 |   11 |   300 |      0 |      0 |            0 |
|           clk_wiz_0                                               |                                                   corecore_clk_wiz_0_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           fpga_comm_uart                                          |                                              corecore_fpga_comm_uart_1 |        330 |        319 |       0 |   11 |   300 |      0 |      0 |            0 |
|           gnd                                                     |                                                         corecore_gnd_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           microblaze_0_axi_periph                                 |                                     corecore_microblaze_0_axi_periph_1 |        397 |        397 |       0 |    0 |   137 |      0 |      0 |            0 |
|           microblaze_0_xlconcat                                   |                                       corecore_microblaze_0_xlconcat_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           proc_sys_reset_1                                        |                                            corecore_proc_sys_reset_1_0 |         17 |         16 |       0 |    1 |    32 |      0 |      0 |            0 |
|           xadc_wiz_0                                              |                                                  corecore_xadc_wiz_0_0 |        334 |        334 |       0 |    0 |   435 |      0 |      0 |            0 |
|     MGT                                                           |                                 mgt_wrapper_data_video__parameterized0 |       2087 |       1984 |       0 |  103 |  3088 |      2 |      2 |            0 |
|       (MGT)                                                       |                                 mgt_wrapper_data_video__parameterized0 |          3 |          1 |       0 |    2 |     0 |      0 |      0 |            0 |
|       MGTS                                                        |                                   mgt_block_data_video__parameterized0 |       1958 |       1857 |       0 |  101 |  2814 |      0 |      0 |            0 |
|         (MGTS)                                                    |                                   mgt_block_data_video__parameterized0 |          9 |          9 |       0 |    0 |     0 |      0 |      0 |            0 |
|         CTRL                                                      |                                                               MGT_CTRL |        196 |        196 |       0 |    0 |   203 |      0 |      0 |            0 |
|           (CTRL)                                                  |                                                               MGT_CTRL |        150 |        150 |       0 |    0 |   143 |      0 |      0 |            0 |
|           core_sync                                               |                                     double_sync_vector__parameterized0 |         42 |         42 |       0 |    0 |    40 |      0 |      0 |            0 |
|           data_loopback_sync                                      |                                     double_sync_vector__parameterized2 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |            0 |
|           data_pwrdown_sync                                       |                                         double_sync__parameterized0_59 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           pll_sync                                                |                                  double_sync_vector__parameterized0_60 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |            0 |
|           video_loopback_sync                                     |                                     double_sync_vector__parameterized4 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |            0 |
|           video_pwrdown_sync                                      |                                         double_sync__parameterized0_58 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         DATA                                                      |                                                               data_mgt |        869 |        819 |       0 |   50 |  1271 |      0 |      0 |            0 |
|           U0                                                      |                                                  data_mgtdata_mgt_core |        869 |        819 |       0 |   50 |  1271 |      0 |      0 |            0 |
|         DATA_CC                                                   |                                            data_mgt_STANDARD_CC_MODULE |          9 |          8 |       0 |    1 |    51 |      0 |      0 |            0 |
|         DATA_CLOCK                                                |                                                  data_mgt_CLOCK_MODULE |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         DATA_COMMON                                               |                             data_mgt_gt_common_wrapper__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         DATA_RESET_LOGIC                                          |                                           data_mgt_SUPPORT_RESET_LOGIC |          2 |          2 |       0 |    0 |    14 |      0 |      0 |            0 |
|           (DATA_RESET_LOGIC)                                      |                                           data_mgt_SUPPORT_RESET_LOGIC |          2 |          2 |       0 |    0 |    10 |      0 |      0 |            0 |
|           gt_rst_r_cdc_sync                                       |                                data_mgt_cdc_sync_exdes__parameterized0 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |            0 |
|         U6                                                        |                                         double_sync__parameterized0_56 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U7                                                        |                                         double_sync__parameterized0_57 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         gen_mgt_2ch.VIDEO                                         |                                                              video_mgt |        871 |        821 |       0 |   50 |  1271 |      0 |      0 |            0 |
|           U0                                                      |                                                video_mgtvideo_mgt_core |        871 |        821 |       0 |   50 |  1271 |      0 |      0 |            0 |
|       gen_mgt_2ch.MGT_DATAOUT_64_FIFO                             |                        t_axi4_stream64_fifo__parameterized6__xdcDup__1 |         64 |         64 |       0 |    0 |   137 |      1 |      1 |            0 |
|         (gen_mgt_2ch.MGT_DATAOUT_64_FIFO)                         |                        t_axi4_stream64_fifo__parameterized6__xdcDup__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         agen_d512.t_axi4_stream64_afifo_d512_inst                 |                                             t_axi4_stream64_afifo_d512 |         64 |         64 |       0 |    0 |   137 |      1 |      1 |            0 |
|           U0                                                      |         t_axi4_stream64_afifo_d512fifo_generator_v11_0__parameterized0 |         64 |         64 |       0 |    0 |   137 |      1 |      1 |            0 |
|       gen_mgt_2ch.MGT_VIDEOOUT_64_FIFO                            |                                   t_axi4_stream64_fifo__parameterized6 |         62 |         62 |       0 |    0 |   137 |      1 |      1 |            0 |
|         (gen_mgt_2ch.MGT_VIDEOOUT_64_FIFO)                        |                                   t_axi4_stream64_fifo__parameterized6 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         agen_d512.t_axi4_stream64_afifo_d512_inst                 |                                        t_axi4_stream64_afifo_d512_HD30 |         62 |         62 |       0 |    0 |   137 |      1 |      1 |            0 |
|           U0                                                      |    t_axi4_stream64_afifo_d512fifo_generator_v11_0__parameterized0_HD31 |         62 |         62 |       0 |    0 |   137 |      1 |      1 |            0 |
|     PLEORA                                                        |                                                            pleora_intf |        133 |        133 |       0 |    0 |   228 |      0 |      0 |            0 |
|       CTRL                                                        |                                                            PLEORA_CTRL |         36 |         36 |       0 |    0 |    90 |      0 |      0 |            0 |
|       PHY                                                         |                                         GIGE_CLINK_PHY__parameterized0 |         97 |         97 |       0 |    0 |   100 |      0 |      0 |            0 |
|         (PHY)                                                     |                                         GIGE_CLINK_PHY__parameterized0 |         95 |         95 |       0 |    0 |    98 |      0 |      0 |            0 |
|         U0                                                        |                                         double_sync__parameterized0_62 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       SYNC                                                        |                                                         GIGE_SYNC_INTF |          0 |          0 |       0 |    0 |    38 |      0 |      0 |            0 |
|     SDI                                                           |                                                             sdi_output |       8507 |       8103 |      16 |  388 | 11621 |     23 |     10 |           11 |
|       (SDI)                                                       |                                                             sdi_output |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       AGC_inst                                                    |                                                                    AGC |        296 |        296 |       0 |    0 |   664 |      1 |      0 |            0 |
|         U1                                                        |                                                               AGC_Ctrl |         52 |         52 |       0 |    0 |   123 |      0 |      0 |            0 |
|           (U1)                                                    |                                                               AGC_Ctrl |         50 |         50 |       0 |    0 |   117 |      0 |      0 |            0 |
|           U0                                                      |                                            double_sync__parameterized0 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           stretch_freset                                          |                                             gh_stretch__parameterized0 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |            0 |
|         U2                                                        |                                                             AGC_CUMSUM |        188 |        188 |       0 |    0 |   392 |      0 |      0 |            0 |
|           (U2)                                                    |                                                             AGC_CUMSUM |        181 |        181 |       0 |    0 |   388 |      0 |      0 |            0 |
|           sync_clearmem                                           |                                         double_sync__parameterized0_40 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|           sync_new_config_flag                                    |                                         double_sync__parameterized0_39 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U3                                                        |                                                     histogram_axis_tmi |         56 |         56 |       0 |    0 |   149 |      1 |      0 |            0 |
|           histogram_axis_tmi_struct                               |                                              histogram_axis_tmi_struct |         56 |         56 |       0 |    0 |   149 |      1 |      0 |            0 |
|       BF_SYNC                                                     |                                                         Bad_Frame_Sync |        132 |        132 |       0 |    0 |    35 |      0 |      0 |            0 |
|         (BF_SYNC)                                                 |                                                         Bad_Frame_Sync |        130 |        130 |       0 |    0 |    33 |      0 |      0 |            0 |
|         reset                                                     |                                                         sync_resetn_64 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       CMAP                                                        |                                                           colormap_top |       1812 |       1704 |       0 |  108 |  3413 |      5 |      0 |            2 |
|         U1                                                        |                                                          color_map_mem |         36 |         36 |       0 |    0 |    46 |      5 |      0 |            0 |
|           U2                                                      |                                                       native_to_axis32 |          1 |          1 |       0 |    0 |    22 |      0 |      0 |            0 |
|           U5                                                      |                                                      colormap_mem_wrap |         35 |         35 |       0 |    0 |    24 |      5 |      0 |            0 |
|         U2                                                        |                                                               X_to_Add |       1776 |       1668 |       0 |  108 |  3367 |      0 |      0 |            2 |
|           U1                                                      |                                                        axis_fp32tofi16 |        137 |        135 |       0 |    2 |   229 |      0 |      0 |            0 |
|           U2                                                      |                                                         fp32_axis_mult |        160 |        134 |       0 |   26 |   370 |      0 |      0 |            2 |
|           U3                                                      |                                        axis_fi16tofp32__parameterized0 |        203 |        202 |       0 |    1 |   203 |      0 |      0 |            0 |
|           U4                                                      |                             axis_fi32tofp32__parameterized0__xdcDup__1 |        212 |        195 |       0 |   17 |   344 |      0 |      0 |            0 |
|           U5                                                      |                                                       fp32_axis_divide |        851 |        806 |       0 |   45 |  1863 |      0 |      0 |            0 |
|           U6                                                      |                                          fi16_axis_min__parameterized0 |          1 |          1 |       0 |    0 |    14 |      0 |      0 |            0 |
|           U8                                                      |                                        axis_fi32tofp32__parameterized0 |        212 |        195 |       0 |   17 |   344 |      0 |      0 |            0 |
|       CTRL                                                        |                                                               SDI_ctrl |        645 |        645 |       0 |    0 |   552 |      0 |      0 |            0 |
|         (CTRL)                                                    |                                                               SDI_ctrl |        462 |        462 |       0 |    0 |   548 |      0 |      0 |            0 |
|         inst_sync_reset                                           |                                                          sync_reset_42 |        182 |        182 |       0 |    0 |     2 |      0 |      0 |            0 |
|         sync_mb_cfg                                               |                                         double_sync__parameterized0_43 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       DM                                                          |                                                  sdi_datamover_wrapper |       1667 |       1440 |       0 |  227 |  1704 |      3 |      0 |            0 |
|         (DM)                                                      |                                                  sdi_datamover_wrapper |         10 |         10 |       0 |    0 |     0 |      0 |      0 |            0 |
|         fb_datamover                                              |                                                   axi_sdi_fb_datamover |       1657 |       1430 |       0 |  227 |  1704 |      3 |      0 |            0 |
|           U0                                                      |                      axi_sdi_fb_datamoveraxi_datamover__parameterized0 |       1657 |       1430 |       0 |  227 |  1704 |      3 |      0 |            0 |
|       DM_IN_FIFO                                                  |                                   t_axi4_stream64_fifo__parameterized4 |         36 |         36 |       0 |    0 |    48 |      1 |      1 |            0 |
|         (DM_IN_FIFO)                                              |                                   t_axi4_stream64_fifo__parameterized4 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|         sgen_d128.t_axi4_stream64_sfifo_d128_inst                 |                                         t_axi4_stream64_sfifo_d128_HD7 |         34 |         34 |       0 |    0 |    47 |      1 |      1 |            0 |
|           U0                                                      |     t_axi4_stream64_sfifo_d128fifo_generator_v11_0__parameterized0_HD8 |         34 |         34 |       0 |    0 |    47 |      1 |      1 |            0 |
|       DM_OUT_FIFO                                                 |                                   t_axi4_stream16_fifo__parameterized0 |         62 |         62 |       0 |    0 |    55 |      0 |      1 |            0 |
|         (DM_OUT_FIFO)                                             |                                   t_axi4_stream16_fifo__parameterized0 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |            0 |
|         sgen_d512.t_axi4_stream16_sfifo_d512_inst                 |                                             t_axi4_stream16_sfifo_d512 |         46 |         46 |       0 |    0 |    55 |      0 |      1 |            0 |
|           U0                                                      |         t_axi4_stream16_sfifo_d512fifo_generator_v11_0__parameterized0 |         46 |         46 |       0 |    0 |    55 |      0 |      1 |            0 |
|       FSM                                                         |                                                             FB_SDI_FSM |        299 |        299 |       0 |    0 |   236 |      0 |      0 |            0 |
|         (FSM)                                                     |                                                             FB_SDI_FSM |        153 |        153 |       0 |    0 |   230 |      0 |      0 |            0 |
|         fb_configvalid_sync                                       |                                                          double_sync_1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         fb_read_pause_sync                                        |                                                          double_sync_2 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|         fb_y_flip_sync                                            |                                                            double_sync |        144 |        144 |       0 |    0 |     2 |      0 |      0 |            0 |
|       GTX_FIFO                                                    |                                   t_axi4_stream32_fifo__parameterized0 |         71 |         71 |       0 |    0 |   177 |      4 |      0 |            0 |
|         (GTX_FIFO)                                                |                                   t_axi4_stream32_fifo__parameterized0 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |            0 |
|         agen_d4096.t_axi4_stream32_afifo_d4096_inst               |                                            t_axi4_stream32_afifo_d4096 |         63 |         63 |       0 |    0 |   177 |      4 |      0 |            0 |
|           U0                                                      |        t_axi4_stream32_afifo_d4096fifo_generator_v11_0__parameterized0 |         63 |         63 |       0 |    0 |   177 |      4 |      0 |            0 |
|       OUTPUT_GEN                                                  |                                                            k7_sdi_rxtx |       1444 |       1426 |       0 |   18 |  1258 |      1 |      4 |            0 |
|         (OUTPUT_GEN)                                              |                                                            k7_sdi_rxtx |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         SDI                                                       |                                                 x7gtx_sdi_rxtx_wrapper |       1173 |       1157 |       0 |   16 |  1052 |      0 |      0 |            0 |
|           (SDI)                                                   |                                                 x7gtx_sdi_rxtx_wrapper |          2 |          2 |       0 |    0 |    10 |      0 |      0 |            0 |
|           GTX_CTRL                                                |                                                      x7gtx_sdi_control |        638 |        633 |       0 |    5 |   477 |      0 |      0 |            0 |
|           SDIRXTX                                                 |                                                              smpte_sdi |        533 |        522 |       0 |   11 |   565 |      0 |      0 |            0 |
|         VIDGEN                                                    |                                                             multigenHD |        271 |        269 |       0 |    2 |   205 |      1 |      4 |            0 |
|           (VIDGEN)                                                |                                                             multigenHD |          2 |          1 |       0 |    1 |    50 |      0 |      0 |            0 |
|           HORZ                                                    |                                                        multigenHD_horz |         86 |         86 |       0 |    0 |    12 |      0 |      1 |            0 |
|           OUTGEN                                                  |                                                      multigenHD_output |        140 |        139 |       0 |    1 |   132 |      1 |      2 |            0 |
|           VERT                                                    |                                                        multigenHD_vert |         44 |         44 |       0 |    0 |    11 |      0 |      1 |            0 |
|       SCALER                                                      |                                                   video_scaler_wrapper |       1879 |       1830 |      16 |   33 |  3201 |      8 |      4 |            9 |
|         (SCALER)                                                  |                                                   video_scaler_wrapper |         45 |         45 |       0 |    0 |    50 |      0 |      0 |            0 |
|         U1                                                        |                                                             v_scaler_0 |       1830 |       1781 |      16 |   33 |  3149 |      8 |      4 |            9 |
|           U0                                                      |                                     v_scaler_0v_scaler__parameterized0 |       1830 |       1781 |      16 |   33 |  3149 |      8 |      4 |            9 |
|         reset                                                     |                                                            sync_resetn |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|       SDI_GTX                                                     |                                      k7gtx_sdi_wrapper__parameterized0 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|         (SDI_GTX)                                                 |                                      k7gtx_sdi_wrapper__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         gt0_k7gtx_sdi_wrapper_i                                   |                                   k7gtx_sdi_wrapper_GT__parameterized0 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|       SOF                                                         |                                  axis64_img_sof_output__parameterized2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U1                                                          |                                                            hdr_manager |          5 |          5 |       0 |    0 |   206 |      0 |      0 |            0 |
|         (U1)                                                      |                                                            hdr_manager |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         REG                                                       |                                                             axis64_reg |          4 |          4 |       0 |    0 |   205 |      0 |      0 |            0 |
|       U2                                                          |                                                     video_data_handler |        116 |        116 |       0 |    0 |     7 |      0 |      0 |            0 |
|         (U2)                                                      |                                                     video_data_handler |         24 |         24 |       0 |    0 |     0 |      0 |      0 |            0 |
|         U2                                                        |                                                   video_ehdri_selector |         82 |         82 |       0 |    0 |     2 |      0 |      0 |            0 |
|           (U2)                                                    |                                                   video_ehdri_selector |         24 |         24 |       0 |    0 |     0 |      0 |      0 |            0 |
|           U1                                                      |                                                         video_ehdri_SM |         58 |         58 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U3                                                        |                                                           video_freeze |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|           U1                                                      |                                                        video_freeze_SM |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|         U4                                                        |                                              video_fwposition_selector |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|           U1                                                      |                                                    video_fwposition_SM |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U3                                                          |                                                  axis64_hder_extractor |         30 |         30 |       0 |    0 |    47 |      0 |      0 |            0 |
|         (U3)                                                      |                                                  axis64_hder_extractor |         26 |         26 |       0 |    0 |    45 |      0 |      0 |            0 |
|         r0                                                        |                                                          sync_reset_63 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U3__0                                                       |                                               axis64_hder_extractor__1 |         21 |         21 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U5                                                          |                                                      gtx_reset_process |          5 |          3 |       0 |    2 |    16 |      0 |      0 |            0 |
|     U1                                                            |                                                         axis64_fanout2 |         19 |         19 |       0 |    0 |     2 |      0 |      0 |            0 |
|       (U1)                                                        |                                                         axis64_fanout2 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U1                                                          |                                                      ip_axis64_fanout2 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|         inst                                                      |           ip_axis64_fanout2axis_broadcaster_v1_1_top_ip_axis64_fanout2 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|           broadcaster_core                                        |                            ip_axis64_fanout2axis_broadcaster_v1_1_core |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|     g0.U2                                                         |                                 axis64_throughput_ctrl__parameterized0 |        279 |        226 |       0 |   53 |   226 |     45 |      0 |            0 |
|       (g0.U2)                                                     |                                 axis64_throughput_ctrl__parameterized0 |         59 |          6 |       0 |   53 |   128 |      0 |      0 |            0 |
|       U1                                                          |                                                          sync_reset_61 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |            0 |
|       sgen_d16384.t_axi4_stream64_sfifo_d16384_inst               |                                           t_axi4_stream64_sfifo_d16384 |        214 |        214 |       0 |    0 |    95 |     45 |      0 |            0 |
|         U0                                                        |       t_axi4_stream64_sfifo_d16384fifo_generator_v11_0__parameterized0 |        214 |        214 |       0 |    0 |    95 |     45 |      0 |            0 |
|           inst_fifo_gen                                           |                 t_axi4_stream64_sfifo_d16384fifo_generator_v11_0_synth |        214 |        214 |       0 |    0 |    95 |     45 |      0 |            0 |
|     g0.U5                                                         |                                 axis64_throughput_ctrl__parameterized2 |        276 |        224 |       0 |   52 |   223 |     45 |      0 |            0 |
|       (g0.U5)                                                     |                                 axis64_throughput_ctrl__parameterized2 |         62 |         10 |       0 |   52 |   128 |      0 |      0 |            0 |
|       sgen_d16384.t_axi4_stream64_sfifo_d16384_inst               |                                      t_axi4_stream64_sfifo_d16384_HD62 |        214 |        214 |       0 |    0 |    95 |     45 |      0 |            0 |
|         U0                                                        |  t_axi4_stream64_sfifo_d16384fifo_generator_v11_0__parameterized0_HD63 |        214 |        214 |       0 |    0 |    95 |     45 |      0 |            0 |
|           inst_fifo_gen                                           |            t_axi4_stream64_sfifo_d16384fifo_generator_v11_0_synth_HD64 |        214 |        214 |       0 |    0 |    95 |     45 |      0 |            0 |
+-------------------------------------------------------------------+------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


