module tristate_buffer_bufif_tb;

    // Testbench signals
    reg A, B, C;         // Inputs
    wire F;              // Output from the buffer logic

    // Instantiate the module under test (DUT)
    tristate_buffer_bufif uut (
        .A(A), 
        .B(B), 
        .C(C), 
        .F(F)
    );

    // Test stimulus
    initial begin
        $display("Time\tA\tB\tC\tF\t(Expected F)");
        A = 0; B = 0; C = 0; #10;
        $display("%d\t%b\t%b\t%b\t%b\t(Expected F = 0)", $time, A, B, C, F);
        A = 1; B = 0; C = 0; #10;
        $display("%d\t%b\t%b\t%b\t%b\t(Expected F = 0)", $time, A, B, C, F);
        $finish;
    end

endmodule
