A51 MACRO ASSEMBLER  T2                                                                   10/08/2020 20:29:31 PAGE     1


MACRO ASSEMBLER A51 V8.2.7.0
OBJECT MODULE PLACED IN .\Objects\t2.obj
ASSEMBLER INVOKED BY: C:\Keil_v5\C51\BIN\A51.EXE t2.asm SET(SMALL) DEBUG PRINT(.\Listings\t2.lst) OBJECT(.\Objects\t2.ob
                      j) EP

LOC  OBJ            LINE     SOURCE

                       1     ;Example 2: Simple arithmetic and logic operations
                       2     
----                   3     BSEG    AT      0
0000                   4     FLAG_A: DBIT    1       ;Reserve 1 bit in bit space, refer to it as FLAG_A
0001                   5     RQ:             DBIT    1       ;Reserve 1 bit in bit space, refer to it as FLAG_B
                       6     
----                   7     DSEG    AT      30h; Place data segment
0030                   8     ARG_0:  DS      1       ;Reserve 1 byte of memory
0031                   9     ARG_1:  DS      1       ;Reserve 1 byte of memory
0032                  10     RES:    DS      1       ;Low order result memory cell
0033                  11     RES_HI: DS      1       ;High order result memory cell
                      12     
----                  13     CSEG    AT      0
0000                  14     RESET:
0000 75300A           15             MOV             ARG_0, #10
0003 75311F           16             MOV             ARG_1, #31
                      17             
                      18             ;Addition ACC = ACC + (ARG)
0006 E530             19             MOV             A, ARG_0
0008 2531             20             ADD             A, ARG_1
000A F532             21             MOV             RES, A
                      22             
                      23             ;Where is an additional result bit of addition?
000C 75307B           24             MOV             ARG_0, #123
000F 753188           25             MOV             ARG_1, #136
                      26             
                      27             ; ARG_0 + ARG_1 = 259 > 255 -> ACC = 3 (?)      
                      28             ; {CY, RES} = ARG_0 + ARG_1
0012 E530             29             MOV             A, ARG_0
0014 2531             30             ADD             A, ARG_1
0016 F532             31             MOV             RES, A
0018 7400             32             MOV             A, #0
001A 3400             33             ADDC    A, #0
001C F533             34             MOV             RES_HI, A
                      35             
                      36             ;Multiplication (ARG_1 * ARG_2 < 256)
001E 753009           37             MOV             ARG_0, #9
0021 753112           38             MOV             ARG_1, #18
                      39             
                      40             ;Operation {B,A} = A * B
0024 E530             41             MOV             A, ARG_0
0026 8531F0           42             MOV             B, ARG_1
0029 A4               43             MUL             AB
002A F532             44             MOV             RES, A
                      45             
                      46             ;Multiplication (ARG_1 * ARG_2 >= 256)
                      47             ; {B,A} = A * B
002C 753019           48             MOV             ARG_0, #25
002F 753111           49             MOV             ARG_1, #17
                      50             
                      51             ;Operation
0032 E530             52             MOV             A, ARG_0
0034 8531F0           53             MOV             B, ARG_1
0037 A4               54             MUL             AB
0038 F532             55             MOV             RES, A
003A 85F033           56             MOV             RES + 1, B
                      57             
A51 MACRO ASSEMBLER  T2                                                                   10/08/2020 20:29:31 PAGE     2

                      58             ;Division and moduls
003D 7530BE           59             MOV             ARG_0, #190
0040 753111           60             MOV             ARG_1, #17
                      61             
                      62             ;Operation
                      63             ; A = A / B
                      64             ; B = A % B
0043 E530             65             MOV     A, ARG_0
0045 8531F0           66             MOV             B, ARG_1
0048 84               67             DIV             AB
0049 F532             68             MOV             RES, A
004B 85F033           69             MOV             RES + 1, B
                      70             
                      71             ;Logic AND
004E 75305F           72             MOV             ARG_0,#01011111B
0051 753182           73             MOV             ARG_1,#10000010B
                      74             
0054 E530             75             MOV             A, ARG_0
0056 5531             76             ANL             A, ARG_1
0058 F532             77             MOV             RES, A
                      78             
                      79             ;Logic OR
005A 753050           80             MOV             ARG_0,#01010000B
005D 753182           81             MOV             ARG_1,#10000010B
                      82             
0060 E530             83             MOV             A, ARG_0
0062 4531             84             ORL             A, ARG_1
0064 F532             85             MOV             RES, A
                      86             
0066                  87     STOP:   
0066 80FE             88             SJMP    STOP    
                      89             
                      90             END
                                     
                                     
                                     
A51 MACRO ASSEMBLER  T2                                                                   10/08/2020 20:29:31 PAGE     3

SYMBOL TABLE LISTING
------ ----- -------


N A M E             T Y P E  V A L U E   ATTRIBUTES

ARG_0. . . . . . .  D ADDR   0030H   A   
ARG_1. . . . . . .  D ADDR   0031H   A   
B. . . . . . . . .  D ADDR   00F0H   A   
FLAG_A . . . . . .  B ADDR   0020H.0 A   
RES. . . . . . . .  D ADDR   0032H   A   
RESET. . . . . . .  C ADDR   0000H   A   
RES_HI . . . . . .  D ADDR   0033H   A   
RQ . . . . . . . .  B ADDR   0020H.1 A   
STOP . . . . . . .  C ADDR   0066H   A   


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
