#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Sep 28 17:57:43 2020
# Process ID: 10200
# Current directory: D:/Hardware logic Design Analysis/Prac 4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14964 D:\Hardware logic Design Analysis\Prac 4\project_1.xpr
# Log file: D:/Hardware logic Design Analysis/Prac 4/vivado.log
# Journal file: D:/Hardware logic Design Analysis/Prac 4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Hardware logic Design Analysis/Prac 4/project_1.xpr}
INFO: [Project 1-313] Project file moved from 'D:/Downloads/vga_grey/vga_grey' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_0' (customized with software release 2018.3.1) has a different revision in the IP Catalog.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Sep 28 17:58:10 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_1 -dir {d:/Hardware logic Design Analysis/Prac 4/project_1.srcs/sources_1/ip}
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {65.000} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {50.375} CONFIG.MMCM_CLKOUT0_DIVIDE_F {15.500} CONFIG.CLKOUT1_JITTER {254.866} CONFIG.CLKOUT1_PHASE_ERROR {297.890}] [get_ips clk_wiz_1]
generate_target {instantiation_template} [get_files {{d:/Hardware logic Design Analysis/Prac 4/project_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_1'...
update_compile_order -fileset sources_1
generate_target all [get_files  {{d:/Hardware logic Design Analysis/Prac 4/project_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_1'...
catch { config_ip_cache -export [get_ips -all clk_wiz_1] }
export_ip_user_files -of_objects [get_files {{d:/Hardware logic Design Analysis/Prac 4/project_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{d:/Hardware logic Design Analysis/Prac 4/project_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci}}]
launch_runs clk_wiz_1_synth_1 -jobs 6
[Mon Sep 28 18:01:55 2020] Launched clk_wiz_1_synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/clk_wiz_1_synth_1/runme.log
export_simulation -of_objects [get_files {{d:/Hardware logic Design Analysis/Prac 4/project_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci}}] -directory {D:/Hardware logic Design Analysis/Prac 4/project_1.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Hardware logic Design Analysis/Prac 4/project_1.ip_user_files} -ipstatic_source_dir {D:/Hardware logic Design Analysis/Prac 4/project_1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Hardware logic Design Analysis/Prac 4/project_1.cache/compile_simlib/modelsim} {questa=D:/Hardware logic Design Analysis/Prac 4/project_1.cache/compile_simlib/questa} {riviera=D:/Hardware logic Design Analysis/Prac 4/project_1.cache/compile_simlib/riviera} {activehdl=D:/Hardware logic Design Analysis/Prac 4/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Sep 28 18:08:51 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Sep 28 18:09:38 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Sep 28 18:10:36 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1190.840 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB4B41A
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/clock_and.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {mx25l3233f-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/clock_and.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AB4B41A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB4B41A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Sep 29 08:39:15 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Sep 29 08:40:13 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Sep 29 08:41:59 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/clock_and.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Sep 29 08:58:11 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Sep 29 08:58:51 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Sep 29 08:59:45 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/clock_and.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Sep 29 09:10:17 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Sep 29 09:11:43 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Sep 29 09:12:38 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/clock_and.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Sep 29 09:22:16 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Sep 29 09:22:55 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Sep 29 09:24:35 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/clock_and.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Sep 29 09:34:02 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Sep 29 09:34:53 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Sep 29 09:35:57 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/clock_and.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Sep 29 09:38:07 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Sep 29 09:39:35 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Sep 29 09:40:34 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/clock_and.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Sep 29 09:51:15 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Sep 29 09:52:01 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Sep 29 09:52:56 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/clock_and.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Sep 29 09:58:40 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Sep 29 09:59:30 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Sep 29 10:00:27 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/clock_and.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Sep 29 10:21:21 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Sep 29 10:22:24 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Sep 29 10:23:19 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/clock_and.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Sep 29 10:28:19 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Sep 29 10:28:57 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Sep 29 10:32:31 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Sep 29 10:33:38 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/clock_and.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Sep 29 10:35:45 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Sep 29 10:36:36 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Sep 29 10:37:35 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/clock_and.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Sep 29 10:39:57 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Sep 29 10:40:45 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Sep 29 10:41:42 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2687.684 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2687.684 ; gain = 151.051
INFO: [Common 17-344] 'open_run' was cancelled
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Sep 29 10:43:06 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/clock_and.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Sep 29 11:24:21 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Sep 29 11:49:28 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Sep 29 11:50:20 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Sep 29 11:51:18 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/clock_and.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Sep 29 12:17:22 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Sep 29 12:18:03 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Sep 29 12:19:04 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/clock_and.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Sep 29 12:21:15 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Sep 29 12:22:02 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Sep 29 12:23:01 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/clock_and.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Sep 29 12:25:00 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Sep 29 12:25:45 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Sep 29 12:26:42 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/clock_and.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Sep 29 13:00:21 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Sep 29 13:01:18 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Sep 29 13:02:21 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/clock_and.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Sep 29 13:56:42 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Sep 29 13:57:24 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Sep 29 13:58:29 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/clock_and.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Sep 29 14:10:40 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Sep 29 14:11:22 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Sep 29 14:12:24 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/clock_and.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Sep 29 14:15:25 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 6
[Tue Sep 29 14:16:15 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
[Tue Sep 29 14:16:15 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Sep 29 14:18:38 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/clock_and.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Sep 29 14:37:32 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Sep 29 14:38:47 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Sep 29 14:44:48 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Sep 29 14:45:39 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Sep 29 14:46:37 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/clock_and.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Sep 29 14:49:26 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Sep 29 14:50:27 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Sep 29 14:51:24 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Sep 29 15:57:54 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Sep 29 15:58:34 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Sep 29 16:00:24 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/clock_and.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Sep 29 16:03:15 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Sep 29 16:04:04 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Sep 29 16:05:23 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/clock_and.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Sep 29 16:35:54 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Sep 29 16:36:37 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Sep 29 16:37:36 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/clock_and.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Sep 29 16:43:35 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Sep 29 16:43:36 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 6
[Tue Sep 29 16:43:39 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 6
[Tue Sep 29 16:43:42 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Sep 29 16:44:31 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Sep 29 16:45:28 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/clock_and.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Sep 29 16:47:13 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Sep 29 16:48:01 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Sep 29 16:48:58 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/clock_and.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Sep 29 16:52:43 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Sep 29 16:53:25 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Sep 29 16:54:22 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/clock_and.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Sep 29 17:12:40 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Sep 29 17:13:31 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Sep 29 17:14:30 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/clock_and.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/clock_and.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Sep 29 17:16:55 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Sep 29 17:17:38 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Sep 29 17:18:38 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/clock_and.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Sep 29 17:21:04 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Sep 29 17:21:47 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Sep 29 17:22:43 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/clock_and.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Sep 29 17:26:03 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Sep 29 17:26:44 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Sep 29 17:27:41 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/clock_and.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Sep 29 17:37:08 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Sep 29 17:38:51 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Sep 29 17:39:32 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Sep 29 17:45:01 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 4/project_1.runs/impl_1/clock_and.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 29 17:47:14 2020...
