
- NASM Map file ---------------------------------------------------------------

Source file:  reset.S
Output file:  reset

-- Program origin -------------------------------------------------------------

000C0000

-- Sections (summary) ---------------------------------------------------------

Vstart            Start             Stop              Length    Class     Name
           C0000             C0000             C0002  00000002  progbits  .text
           FFC00             FFC00             FFC0A  0000000A  progbits  .data
           FFD00             FFD00             FFDEF  000000EF  progbits  .setup
           FFFF0             FFFF0             FFFF6  00000006  progbits  .restart
           FFFF8             FFFF8            100000  00000008  progbits  .version

-- Sections (detailed) --------------------------------------------------------

---- Section .text ------------------------------------------------------------

class:     progbits
length:                   2
start:                C0000
align:                  100
follows:   not defined
vstart:               C0000
valign:    not defined
vfollows:  not defined

---- Section .data ------------------------------------------------------------

class:     progbits
length:                   A
start:                FFC00
align:                  100
follows:   not defined
vstart:               FFC00
valign:    not defined
vfollows:  not defined

---- Section .setup -----------------------------------------------------------

class:     progbits
length:                  EF
start:                FFD00
align:     not defined
follows:   not defined
vstart:               FFD00
valign:    not defined
vfollows:  not defined

---- Section .restart ---------------------------------------------------------

class:     progbits
length:                   6
start:                FFFF0
align:     not defined
follows:   not defined
vstart:               FFFF0
valign:    not defined
vfollows:  not defined

---- Section .version ---------------------------------------------------------

class:     progbits
length:                   8
start:                FFFF8
align:                    4
follows:   not defined
vstart:               FFFF8
valign:    not defined
vfollows:  not defined

-- Symbols --------------------------------------------------------------------

---- No Section ---------------------------------------------------------------

Value     Name
0000FFFE  RELREG_REG
000000FF  RELREG_DEF
0000FFA0  UMCS_REG
0000FFA2  LMCS_REG
0000FFA4  PACS_REG
0000FFA6  MMCS_REG
0000FFA8  MPCS_REG
0000C03F  UMCS_256K_W3
00001FFF  LMCS_128K_W3
0000003F  PACS_0x00000_W3
000021FF  MMCS_DEF
0000C0BF  MPCS_DEF
0000FF52  TIMER0_MAXCNTA
0000FF56  TIMER0_CON
0000FF5A  TIMER1_MAXCNTA
0000FF5E  TIMER1_CON
00001FFF  LMCS_STACK
00000000  I8251_D
00000002  I8251_C
0000004E  I8251_8n1_16x
0000007E  I8251_8e1_16x
0000000D  BAUD_9600_16x


---- Section .text ------------------------------------------------------------

Real              Virtual           Name
           C0000             C0000  _mon

---- Section .data ------------------------------------------------------------

Real              Virtual           Name
           FFC00             FFC00  UMCS
           FFC02             FFC02  LMCS
           FFC04             FFC04  PACS
           FFC06             FFC06  MMCS
           FFC08             FFC08  MPCS

---- Section .setup -----------------------------------------------------------

Real              Virtual           Name
           FFD00             FFD00  _setup
           FFD27             FFD27  _soc_failure
           FFD30             FFD30  _soc_passed
           FFD37             FFD37  _set_mem
           FFD53             FFD53  _set_pcs
           FFD63             FFD63  _set_sp
           FFD6B             FFD6B  _init_serial
           FFD8E             FFD8E  _init_serial.loop
           FFD94             FFD94  _init_serial.wait_ready
           FFDA1             FFDA1  _test_serial
           FFDA4             FFDA4  _test_serial.loop
           FFDB3             FFDB3  _test_serial.end
           FFDC0             FFDC0  _finish
           FFDC5             FFDC5  _putch
           FFDCD             FFDCD  _putch.wait_ready
           FFDDB             FFDDB  _getch
           FFDE2             FFDE2  _getch.wait_ready

---- Section .restart ---------------------------------------------------------

Real              Virtual           Name
           FFFF0             FFFF0  _restart

---- Section .version ---------------------------------------------------------

Real              Virtual           Name
           FFFF8             FFFF8  _version

