Category,"name
(Parameter to be adjusted)","desc
(Parameter description)","get
(Command for querying parameter values.)","set
(Command for setting parameter values)",needrestart(Whether require restart or not),type (discrete/continuous),"options
(For the discrete type, use"";""to split  different values.)","dtype
(For discrete, the parameter value type can only be int or string.)","scope
(Minimum value of the parameter)","scope
(Maximum Value of the parameter)","step
(Step of the parameter value)","items
(Enumerated values out of parameter values. Use "";"" to split different values)",select (whether to select the parameter)
Hardware-related,prefetcher,"Hardware prefetch policy. The value 0 indicates that the policy is disabled, and the value 15 indicates that the policy is enabled.",cat /sys/class/misc/prefetch/policy,echo $value > /sys/class/misc/prefetch/policy,FALSE,discrete,0; 15,int,0,15,1,,yes
,read_unique,Whether to allow cross-numa access to cache. 0--allow 1--forbid.,cat /sys/class/misc/prefetch/read_unique,echo $value > /sys/class/misc/prefetch/read_unique,FALSE,discrete,0; 1,string,,,,,yes
,iocapacity_limit,Whether to limit the io capacity of cache. 0--unlimiet 1--limit.,cat /sys/class/misc/prefetch/iocapacity_limit,echo $value > /sys/class/misc/prefetch/iocapacity_limit,FALSE,discrete,0; 1,string,,,,,yes
,tag_rep_alg,Choose cache line algorithm. 0--random 1--drrip 2--plru 3--random.,cat /sys/class/misc/prefetch/tag_rep_alg,echo $value > /sys/class/misc/prefetch/tag_rep_alg,FALSE,discrete,,int,0,3,1,,yes
,ramswap,Full or partial when doing ramswap. 1--partial 0--Full.,cat /sys/class/misc/prefetch/ramswap,echo $value > /sys/class/misc/prefetch/ramswap,FALSE,discrete,0; 1,string,,,,,yes
,sqmerge,whether consecutive address access can occupy only one entry in the squeue to accelerate the merge process. 0--limit 1--merge.,cat /sys/class/misc/prefetch/sqmerge,echo $value > /sys/class/misc/prefetch/sqmerge,FALSE,discrete,0; 1,string,,,,,yes
,prefetch_drop_hha,Whether to merge a non-prefetch operation with the previous prefetch operation. 0--allow 1--limit.,cat /sys/class/misc/prefetch/prefetch_drop_hha,echo $value > /sys/class/misc/prefetch/prefetch_drop_hha,FALSE,discrete,0; 1,string,,,,,yes
,prime_drop_mask,Enable prefetch to retry randomly. 0--disable 1--enable.,cat /sys/class/misc/prefetch/prime_drop_mask,echo $value > /sys/class/misc/prefetch/prime_drop_mask,FALSE,discrete,0; 1,string,,,,,yes
,sequence_opt,Whether change the L3T processing to serial mode when blocking. 0--limit 1--enable.,cat /sys/class/misc/prefetch/sequence_opt,echo $value > /sys/class/misc/prefetch/sequence_opt,FALSE,discrete,0; 1,string,,,,,yes
,bankintlv,Choose bank interleaving algorithm. 0--simple 1--complex.,cat /sys/class/misc/prefetch/bankintlv,echo $value > /sys/class/misc/prefetch/bankintlv,FALSE,discrete,0; 1,string,,,,,no
,prefetch_utl_ddr,The utilization of ddr that leads to the halving the threshold of prefetch. 0--less thean 1/2 1--1/2 2--3/4 3--almost full.,cat /sys/class/misc/prefetch/prefetch_utl_ddr,echo $value > /sys/class/misc/prefetch/prefetch_utl_ddr,FALSE,discrete,,int,0,3,1,,yes
,prefetch_utl_ddr_en,Whether to allow the automatic threshold reduction according to the utilization of ddr. 0--forbid 1--allow.,cat /sys/class/misc/prefetch/prefetch_utl_ddr_en,echo $value > /sys/class/misc/prefetch/prefetch_utl_ddr_en,FALSE,discrete,0; 1,string,,,,,yes
,prefetch_utl_l3t,The utilization of l3t that leads to the halving the threshold of prefetch. 0--less thean 1/2 1--1/2 2--3/4 3--almost full.,cat /sys/class/misc/prefetch/prefetch_utl_l3t,echo $value > /sys/class/misc/prefetch/prefetch_utl_l3t,FALSE,discrete,,int,0,3,1,,yes
,prefetch_utl_l3t_en,Whether to allow the automatic threshold reduction according to the utilization of l3t. 0--forbid 1--allow.,cat /sys/class/misc/prefetch/prefetch_utl_l3t_en,echo $value > /sys/class/misc/prefetch/prefetch_utl_l3t_en,FALSE,discrete,0; 1,string,,,,,yes
,prefetch_start_level,"The number of missing addresses that leads to prefetch. 0--32 1--2 n-1--n, can be 0-31.",cat /sys/class/misc/prefetch/prefetch_start_level,echo $value > /sys/class/misc/prefetch/prefetch_start_level,FALSE,discrete,,int,0,31,1,,yes
,totem_dual,"Assign the number of totems in each socket. 0--1, 1--2.",cat /sys/class/misc/prefetch/totem_dual,echo $value > /sys/class/misc/prefetch/totem_dual,FALSE,discrete,0; 1,string,,,,,yes
,canum_sktvec,"Vector configuration of chip, active high. Range form 0 to 255.",cat /sys/class/misc/prefetch/canum_sktvec,echo $value > /sys/class/misc/prefetch/canum_sktvec,FALSE,discrete,,int,0,255,1,,yes
,skt1_tb_cavec,"Vector configuration of L3T partition in Socket1 TotemB, active high. Range from 0 to 255.",cat /sys/class/misc/prefetch/skt1_tb_cavec,echo $value > /sys/class/misc/prefetch/skt1_tb_cavec,FALSE,discrete,,int,0,255,1,,yes
,skt1_ta_cavec,"Vector configuration of L3T partition in Socket1 TotemA, active high. Range from 0 to 255.",cat /sys/class/misc/prefetch/skt1_ta_cavec,echo $value > /sys/class/misc/prefetch/skt1_ta_cavec,FALSE,discrete,,int,0,255,1,,yes
,skt0_tb_cavec,"Vector configuration of L3T partition in Socket0 TotemB, active high. Range from 0 to 255.",cat /sys/class/misc/prefetch/skt0_tb_cavec,echo $value > /sys/class/misc/prefetch/skt0_tb_cavec,FALSE,discrete,,int,0,255,1,,yes
,skt0_ta_cavec,"Vector configuration of L3T partition in Socket0 TotemA, active high. Range from 0 to 255.",cat /sys/class/misc/prefetch/skt0_ta_cavec,echo $value > /sys/class/misc/prefetch/skt0_ta_cavec,FALSE,discrete,,int,0,255,1,,yes
,skt3_tb_cavec,"Vector configuration of L3T partition in Socket3 TotemB, active high. Range from 0 to 255.",cat /sys/class/misc/prefetch/skt3_tb_cavec,echo $value > /sys/class/misc/prefetch/skt3_tb_cavec,FALSE,discrete,,int,0,255,1,,yes
,skt3_ta_cavec,"Vector configuration of L3T partition in Socket3 TotemA, active high. Range from 0 to 255.",cat /sys/class/misc/prefetch/skt3_ta_cavec,echo $value > /sys/class/misc/prefetch/skt3_ta_cavec,FALSE,discrete,,int,0,255,1,,yes
,skt2_tb_cavec,"Vector configuration of L3T partition in Socket2 TotemB, active high. Range from 0 to 255.",cat /sys/class/misc/prefetch/skt2_tb_cavec,echo $value > /sys/class/misc/prefetch/skt2_tb_cavec,FALSE,discrete,,int,0,255,1,,yes
,skt2_ta_cavec,"Vector configuration of L3T partition in Socket2 TotemA, active high. Range from 0 to 255.",cat /sys/class/misc/prefetch/skt2_ta_cavec,echo $value > /sys/class/misc/prefetch/skt2_ta_cavec,FALSE,discrete,,int,0,255,1,,yes
,rdmerge_upgrade_en,Whether to allow the RS to merge with the preceding ReadE. 0--disabl 1--allow.,cat /sys/class/misc/prefetch/@name,echo $value > /sys/class/misc/prefetch/@name,FALSE,discrete,0; 1,string,,,,,yes
,ddr_compress_opt_en,Optimization switch of support HHA compression access. 0--disable 1--enable.,cat /sys/class/misc/prefetch/@name,echo $value > /sys/class/misc/prefetch/@name,FALSE,discrete,0; 1,string,,,,,yes
,snpsleep_en,Whether to enable snp sleep. 0--disable 1--enable.,cat /sys/class/misc/prefetch/@name,echo $value > /sys/class/misc/prefetch/@name,FALSE,discrete,0; 1,string,,,,,yes
,prefetchtgt_en,Whether to enable the prefetchtgt. 0--disable 1--enable.,cat /sys/class/misc/prefetch/@name,echo $value > /sys/class/misc/prefetch/@name,FALSE,discrete,0; 1,string,,,,,yes
,bankintl_stagger,Simple interleave mode fine-tuning enable. 0--disable 1--enable.,cat /sys/class/misc/prefetch/@name,echo $value > /sys/class/misc/prefetch/@name,FALSE,discrete,0; 1,string,,,,,yes
,cpu_pf_lqos_en,Whether to enable the prefetch operation delivered by the CPU to be forcibly processed as the lqos operation. 0--disable 1--enable.,cat /sys/class/misc/prefetch/@name,echo $value > /sys/class/misc/prefetch/@name,FALSE,discrete,0; 1,string,,,,,yes
,refillsize_com_ada_en,"Whether to enable the auto-sensing of the size of the request sent to the HHA. If the size of the continuously received requests is 128 bytes or 64 bytes, the size of the prefetched request is automatically adjusted. 0--disable 1--enable adaptive size adjustment.",cat /sys/class/misc/prefetch/@name,echo $value > /sys/class/misc/prefetch/@name,FALSE,discrete,0; 1,string,,,,,yes
,refillsize_pre_ada_en,"Whether to enable the adaptation of the size of the request sent to the HHA. If the size of the continuously received request is 128 bytes or 64 bytes, the size of the normal request is automatically adjusted. 0--disable 1--enable adaptive size adjustment.",cat /sys/class/misc/prefetch/@name,echo $value > /sys/class/misc/prefetch/@name,FALSE,discrete,0; 1,string,,,,,yes
,prefetch_overide_level,"Initial coverage priority for an operation to enter the prefetch buffer. If the value is incorrect, the threshold is decreased by 1. If the value is correct, the threshold is increased by 1. If the value is 0, the prefetch rule needs to be replaced. range 0~15.",cat /sys/class/misc/prefetch/@name,echo $value > /sys/class/misc/prefetch/@name,FALSE,discrete,,int,0,15,1,,yes
,prefetch_vague_en,"Indicates whether to enable fuzzy match for prefetch. After the function is enabled, the prefetch summarizes the same 16 KB address rule. The four 4 KB address rules are the same and can be used together. 0--disable 1--enable.",cat /sys/class/misc/prefetch/@name,echo $value > /sys/class/misc/prefetch/@name,FALSE,discrete,0; 1,string,,,,,yes
,prefetch_core_en,Core prefetch enable: Bit 1 indicates that the core request needs to be prefetched. range 0~15.,cat /sys/class/misc/prefetch/@name,echo $value > /sys/class/misc/prefetch/@name,FALSE,discrete,,int,0,15,1,,yes
,prefetch_match_en,Whether to enable the prefetch operation after the prefetch hit. 0--disable 1--enable.,cat /sys/class/misc/prefetch/@name,echo $value > /sys/class/misc/prefetch/@name,FALSE,discrete,0; 1,string,,,,,yes
,reg_ctrl_prefetch_drop,Prefetch operation discard enable. 0--disable 1--enable.,cat /sys/class/misc/prefetch/@name,echo $value > /sys/class/misc/prefetch/@name,FALSE,discrete,0; 1,string,,,,,yes
,reg_ctrl_dmcassign,"DDR access address alignment enable. 0--The DDR read operation uses the wrap mode, and the address is 32-byte-aligned. The DDR write operation is always in INCR mode, and the address is aligned with the access boundary. 1--The DDR read operation is always in INCR mode, and the address is aligned with the access boundary. The DDR write operation is always in INCR mode, and the address is aligned with the access boundary.",cat /sys/class/misc/prefetch/@name,echo $value > /sys/class/misc/prefetch/@name,FALSE,discrete,0; 1,string,,,,,yes
,reg_ctrl_rdatabyp,"DDR read data bypass memory enable in the HHA. 0--disable 1--The internal data of the HHA is bypassed, and the DDR read data can be transmitted quickly.",cat /sys/class/misc/prefetch/@name,echo $value > /sys/class/misc/prefetch/@name,FALSE,discrete,0; 1,string,,,,,yes
,reg_dir_replace_alg,Directory replacement algorithm configuration. 0--EDIR random+SDIR random 1--EDIR random+SDIR polling 2--EDIR PLRU+SDIR random 3--EDIR PLRU+SDIR polling,cat /sys/class/misc/prefetch/@name,echo $value > /sys/class/misc/prefetch/@name,FALSE,discrete,,int,0,3,1,,yes
,prefetch_comb,Read operation and prefetchtgt merge enable. 0--The read operation can be merged with the fetchtgt operation. 1--The read operation and the fetchtgt merge operation are not allowed.,cat /sys/class/misc/prefetch/@name,echo $value > /sys/class/misc/prefetch/@name,FALSE,discrete,0; 1,string,,,,,yes
,reg_funcdis_comb,Whether to merge write operations whose size is less than 128 bytes. 0--enable 1--disables the merge function of the write operation.,cat /sys/class/misc/prefetch/@name,echo $value > /sys/class/misc/prefetch/@name,FALSE,discrete,0; 1,string,,,,,yes
