# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do {C:/Users/Luso/Documents/RTL_FPGA/RTL_FPGA/Projeto_Final/inverterv2/sim_inv/sim_inv.mdo}
# Loading project sim_inv
# Error 133: Unable to remove directory "C:/Users/Luso/Documents/RTL_FPGA/RTL_FPGA/Projeto_Final/inverterv2/sim_inv/work/@_opt/_data".
# Error 133: Unable to remove directory "C:/Users/Luso/Documents/RTL_FPGA/RTL_FPGA/Projeto_Final/inverterv2/sim_inv/work/@_opt/_viscom".
# Error 133: Unable to remove directory "C:/Users/Luso/Documents/RTL_FPGA/RTL_FPGA/Projeto_Final/inverterv2/sim_inv/work/@_opt".
# Error 133: Unable to remove directory "C:/Users/Luso/Documents/RTL_FPGA/RTL_FPGA/Projeto_Final/inverterv2/sim_inv/work/_opt/._optfsm".
# Error 133: Unable to remove directory "C:/Users/Luso/Documents/RTL_FPGA/RTL_FPGA/Projeto_Final/inverterv2/sim_inv/work/_opt".
# Error 133: Unable to remove directory "C:/Users/Luso/Documents/RTL_FPGA/RTL_FPGA/Projeto_Final/inverterv2/sim_inv/work/_temp".
# Error 133: Unable to remove directory "C:/Users/Luso/Documents/RTL_FPGA/RTL_FPGA/Projeto_Final/inverterv2/sim_inv/work/_tempmsg".
# Error 133: Unable to remove directory "C:/Users/Luso/Documents/RTL_FPGA/RTL_FPGA/Projeto_Final/inverterv2/sim_inv/work".
# Questa Lattice OEM Edition-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:17:58 on Aug 09,2025
# vcom -reportprogress 300 -work work C:/Users/Luso/Documents/RTL_FPGA/RTL_FPGA/Projeto_Final/inverterv2/divNRDA_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity divNRDA_FSM
# -- Compiling architecture Behavioral of divNRDA_FSM
# End time: 17:17:58 on Aug 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:17:58 on Aug 09,2025
# vlog -reportprogress 300 "+incdir+C:/Users/Luso/Documents/RTL_FPGA/RTL_FPGA/Projeto_Final/inverterv2" -work work C:/Users/Luso/Documents/RTL_FPGA/RTL_FPGA/Projeto_Final/inverterv2/inverterv2.v 
# -- Compiling module matrix_inv
# 
# Top level modules:
# 	matrix_inv
# End time: 17:17:58 on Aug 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:17:58 on Aug 09,2025
# vlog -reportprogress 300 "+incdir+C:/Users/Luso/Documents/RTL_FPGA/RTL_FPGA/Projeto_Final/inverterv2" -work work C:/Users/Luso/Documents/RTL_FPGA/RTL_FPGA/Projeto_Final/inverterv2/matrix_inv_tf.v 
# -- Compiling module tb_matrix_inv
# 
# Top level modules:
# 	tb_matrix_inv
# End time: 17:17:58 on Aug 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -L work -L pmi_work -L ovi_ecp5u tb_matrix_inv 
# Start time: 17:17:58 on Aug 09,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error: (vopt-7) Failed to open  file "C:/Users/Luso/Documents/RTL_FPGA/RTL_FPGA/Projeto_Final/inverterv2/sim_inv/work/@_opt/_deps" in read mode.
# File exists. (errno = EEXIST)
# ** Warning: (vopt-56) Problem with optimized design dependency file "C:/Users/Luso/Documents/RTL_FPGA/RTL_FPGA/Projeto_Final/inverterv2/sim_inv/work/@_opt/_deps" - file open failed. (Code 12)
# No such file or directory. (errno = ENOENT)
# ** Fatal: (vopt-8) Problem while reading dependency file "_deps".
# No such file or directory. (errno = ENOENT)
# Vopt Compiler exiting
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=2.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO C:\Users\Luso\Documents\RTL_FPGA\RTL_FPGA\Projeto_Final\inverterv2\sim_inv\sim_inv.mdo PAUSED at line 16
