[BOOT_OPTION]
BOOT_MODE=0 								/* 0: local, 1: remote */
PORT=0 										/* Gdbserver connect port. default is 6600*/
QEMU_ADDR=0x25000000						/* Qemu-Pac control register */
PROFILE=0 									/* 0: disable, 1: enable */
SEMIHOST=0 									/* 0: disable, 1: enable */
SHARE_MODE=0 								/* ISS SOC transfer data mode 0: direct 1: fifo. default is 0*/
CFU_SHM_NAME=cfu-shm						/* CFU share memory */
SOC_SHM_NAME=soc-shm						/* ISS SOC transfer data by share memory name. */
ISS_SHM_NAME=iss-shm						/* JTAG ISS transfer data share memory name. */
CORE_SHM_NAME=core-shm						/* Export each CORE(m1-memory core-biu core-icu core-dmu core-dma) Memory */
M2_SHM_NAME=m2-shm							/* Export M2(m2-memory l2-icu m2-dmu m2-dma semaphore c2cc) Memory */
DDR_SHM_NAME=ddr-shm						/* Export DDR Memory */
SYSDMA_SHM_NAME=sysdma-shm					/* Export SYS-DMA Memory */
SOC_FIFO_NAME=../fifo/iss-soc-fifo 			/* ISS SOC transfer data by fifo name. */
ISS_FIFO_RD_NAME=../fifo/gdb-iss-rd-fifo 	/* JTAG ISS transfer data by fifo name. */
ISS_FIFO_WR_NAME=../fifo/gdb-iss-wr-fifo	/* JTAG ISS transfer data by fifo name. */

[CORE0]
BASE=0x24000000 							/* COREX base address. default is 0x24000000 */
M1_MEM_OFFSET=0x0 							/* COREX M1 memory offset. default is 0x0 */
M1_MEM_SIZE=0x40000 						/* COREX M1 memort size. default is 256K */
M1_BANK_SIZE=0x1000 						/* COREX M1 memory bank size. default is 4K */
M1_MEM_RD_DELAY=2 							/* COREX M1 memory read delay time. default is 2 */
M1_MEM_WR_DELAY=1 							/* COREX M1 memory write delay time. default is 1 */
M1_MEM_RD_CONT_DELAY=1                      /* COREX M1 memory contention read delay time. default is 1 */
M1_MEM_WR_CONT_DELAY=1                      /* COREX M1 memory contention write delay time. default is 1 */
RES1_OFFSET=0x40000 						/* COREX RES2 offset. default is 0x40000 */
RES1_SIZE=0x10000 							/* COREX RES2 size. default is 0x10000 */
BIU_OFFSET=0x50000 							/* COREX BIU offset. default is 0x50000 */
BIU_SIZE=0x4000 							/* COREX BIU size. default is 0x4000 */
BIU_RD_DELAY=0 								/* COREX BIU read delay time. default is 0 */
BIU_WR_DELAY=0 								/* COREX BIU write delay time. default is 0 */
ICU_OFFSET=0x54000 							/* COREX ICU offset. default is 0x54000 */
ICU_SIZE=0x4000 							/* COREX ICU size. default is 0x4000 */
ICU_RD_DELAY=0 								/* COREX ICU read delay time. default is 0 */
ICU_WR_DELAY=0 								/* COREX ICU write delay time. default is 0 */
DMU_OFFSET=0x58000 							/* COREX DMU offset. default is 0x58000 */
DMU_SIZE=0x4000 							/* COREX DMU size. default is 0x4000 */
DMU_RD_DELAY=0 								/* COREX DMU read delay time. default is 0 */
DMU_WR_DELAY=0 								/* COREX DMU write delay time. default is 0 */
DMA_OFFSET=0x5c000 							/* COREX DMA offset. default is 0x5c000 */
DMA_SIZE=0x4000 							/* COREX DMA size. default is 0x4000 */
DMA_RD_DELAY=0 								/* COREX DMA read delay time. default is 0 */
DMA_WR_DELAY=0 								/* COREX DMA write delay time. default is 0 */
RES2_OFFSET=0x60000 						/* COREX RES2 offset. default is 0x60000 */
RES2_SIZE=0xa0000 							/* COREX RES2 size. default is 0xa0000 */
L1_CACHE_LINE_TYPE=1 						/* COREX L1 cache type. default is 1 */
L1_CACHE_SIZE=0x8000 						/* COREX L1 cache size. default is 32K */
L1_CACHE_LINE_SIZE=256 						/* COREX L1 cache line size. default is 256B */
L1_CACHE_LINE_RD_DELAY=7 					/* COREX L1 cache read delay time. default is 1 */
D1_CACHE_LINE_TYPE=1 						/* COREX D1 cache type. default is 1 */
D1_CACHE_SIZE=0x8000 						/* COREX D1 cache size. default is 32K */
D1_CACHE_LINE_SIZE=256 						/* COREX D1 cache line size. default is 256B */
D1_CACHE_LINE_RD_DELAY=0 					/* COREX D1 cache read delay time. default is 0 */
D1_CACHE_LINE_WR_DELAY=0 					/* COREX D1 cache write delay time. default is 0 */
BIN= 										/* COREX run file. default is null */
TIC= 										/* COREX tic compare file. default is null */
LOAD_ADDR=0x31000000 						/* COREX load bin file in ddr memory address. default is 0x30000000 */
PC_ADDR=0x31000000 							/* COREX start pc address. default is 0x30000000 */


[CORE1]
BASE=0x24100000 							/* COREX base address. default is 0x24100000 */
M1_MEM_OFFSET=0x0 							/* COREX M1 memory offset. default is 0x0 */
M1_MEM_SIZE=0x40000 						/* COREX M1 memort size. default is 256K */
M1_BANK_SIZE=0x1000 						/* COREX M1 memory bank size. default is 4K */
M1_MEM_RD_DELAY=2 							/* COREX M1 memory read delay time. default is 2 */
M1_MEM_WR_DELAY=1 							/* COREX M1 memory write delay time. default is 1 */
M1_MEM_RD_CONT_DELAY=1                      /* COREX M1 memory contention read delay time. default is 1 */
M1_MEM_WR_CONT_DELAY=1                      /* COREX M1 memory contention write delay time. default is 1 */
RES1_OFFSET=0x40000 						/* COREX RES2 offset. default is 0x40000 */
RES1_SIZE=0x10000 							/* COREX RES2 size. default is 0x10000 */
BIU_OFFSET=0x50000 							/* COREX BIU offset. default is 0x50000 */
BIU_SIZE=0x4000 							/* COREX BIU size. default is 0x4000 */
BIU_RD_DELAY=0 								/* COREX BIU read delay time. default is 0 */
BIU_WR_DELAY=0 								/* COREX BIU write delay time. default is 0 */
ICU_OFFSET=0x54000 							/* COREX ICU offset. default is 0x54000 */
ICU_SIZE=0x4000 							/* COREX ICU size. default is 0x4000 */
ICU_RD_DELAY=0 								/* COREX ICU read delay time. default is 0 */
ICU_WR_DELAY=0 								/* COREX ICU write delay time. default is 0 */
DMU_OFFSET=0x58000 							/* COREX DMU offset. default is 0x58000 */
DMU_SIZE=0x4000 							/* COREX DMU size. default is 0x4000 */
DMU_RD_DELAY=0 								/* COREX DMU read delay time. default is 0 */
DMU_WR_DELAY=0 								/* COREX DMU write delay time. default is 0 */
DMA_OFFSET=0x5c000 							/* COREX DMA offset. default is 0x5c000 */
DMA_SIZE=0x4000 							/* COREX DMA size. default is 0x4000 */
DMA_RD_DELAY=0 								/* COREX DMA read delay time. default is 0 */
DMA_WR_DELAY=0 								/* COREX DMA write delay time. default is 0 */
RES2_OFFSET=0x60000 						/* COREX RES2 offset. default is 0x60000 */
RES2_SIZE=0xa0000 							/* COREX RES2 size. default is 0xa0000 */
L1_CACHE_LINE_TYPE=1 						/* COREX L1 cache type. default is 1 */
L1_CACHE_SIZE=0x8000 						/* COREX L1 cache size. default is 32K */
L1_CACHE_LINE_SIZE=256 						/* COREX L1 cache line size. default is 256B */
L1_CACHE_LINE_RD_DELAY=1 					/* COREX L1 cache read delay time. default is 1 */
D1_CACHE_LINE_TYPE=1 						/* COREX D1 cache type. default is 1 */
D1_CACHE_SIZE=0x8000 						/* COREX D1 cache size. default is 32K */
D1_CACHE_LINE_SIZE=256 						/* COREX D1 cache line size. default is 256B */
D1_CACHE_LINE_RD_DELAY=0 					/* COREX D1 cache read delay time. default is 0 */
D1_CACHE_LINE_WR_DELAY=0 					/* COREX D1 cache write delay time. default is 0 */
BIN= 										/* COREX run file. default is null */
TIC= 										/* COREX tic compare file. default is null */
LOAD_ADDR=0x32000000 						/* COREX load bin file in ddr memory address. default is 0x30000000 */
PC_ADDR=0x32000000 							/* COREX start pc address. default is 0x30000000 */

[CORE2]
BASE=0x24200000 							/* COREX base address. default is 0x24200000 */
M1_MEM_OFFSET=0x0 							/* COREX M1 memory offset. default is 0x0 */
M1_MEM_SIZE=0x40000 						/* COREX M1 memort size. default is 256K */
M1_BANK_SIZE=0x1000 						/* COREX M1 memory bank size. default is 4K */
M1_MEM_RD_DELAY=2 							/* COREX M1 memory read delay time. default is 2 */
M1_MEM_WR_DELAY=1 							/* COREX M1 memory write delay time. default is 1 */
M1_MEM_RD_CONT_DELAY=1                      /* COREX M1 memory contention read delay time. default is 1 */
M1_MEM_WR_CONT_DELAY=1                      /* COREX M1 memory contention write delay time. default is 1 */
RES1_OFFSET=0x40000 						/* COREX RES2 offset. default is 0x40000 */
RES1_SIZE=0x10000 							/* COREX RES2 size. default is 0x10000 */
BIU_OFFSET=0x50000 							/* COREX BIU offset. default is 0x50000 */
BIU_SIZE=0x4000 							/* COREX BIU size. default is 0x4000 */
BIU_RD_DELAY=0 								/* COREX BIU read delay time. default is 0 */
BIU_WR_DELAY=0 								/* COREX BIU write delay time. default is 0 */
ICU_OFFSET=0x54000 							/* COREX ICU offset. default is 0x54000 */
ICU_SIZE=0x4000 							/* COREX ICU size. default is 0x4000 */
ICU_RD_DELAY=0 								/* COREX ICU read delay time. default is 0 */
ICU_WR_DELAY=0 								/* COREX ICU write delay time. default is 0 */
DMU_OFFSET=0x58000 							/* COREX DMU offset. default is 0x58000 */
DMU_SIZE=0x4000 							/* COREX DMU size. default is 0x4000 */
DMU_RD_DELAY=0 								/* COREX DMU read delay time. default is 0 */
DMU_WR_DELAY=0 								/* COREX DMU write delay time. default is 0 */
DMA_OFFSET=0x5c000 							/* COREX DMA offset. default is 0x5c000 */
DMA_SIZE=0x4000 							/* COREX DMA size. default is 0x4000 */
DMA_RD_DELAY=0 								/* COREX DMA read delay time. default is 0 */
DMA_WR_DELAY=0 								/* COREX DMA write delay time. default is 0 */
RES2_OFFSET=0x60000 						/* COREX RES2 offset. default is 0x60000 */
RES2_SIZE=0xa0000 							/* COREX RES2 size. default is 0xa0000 */
L1_CACHE_LINE_TYPE=1 						/* COREX L1 cache type. default is 1 */
L1_CACHE_LINE_TYPE=1 						/* COREX L1 cache type. default is 1 */
L1_CACHE_SIZE=0x8000 						/* COREX L1 cache size. default is 32K */
L1_CACHE_LINE_SIZE=256 						/* COREX L1 cache line size. default is 256B */
L1_CACHE_LINE_RD_DELAY=1 					/* COREX L1 cache read delay time. default is 1 */
D1_CACHE_LINE_TYPE=1 						/* COREX D1 cache type. default is 1 */
D1_CACHE_SIZE=0x8000 						/* COREX D1 cache size. default is 32K */
D1_CACHE_LINE_SIZE=256 						/* COREX D1 cache line size. default is 256B */
D1_CACHE_LINE_RD_DELAY=0 					/* COREX D1 cache read delay time. default is 0 */
D1_CACHE_LINE_WR_DELAY=0 					/* COREX D1 cache write delay time. default is 0 */
BIN= 										/* COREX run file. default is null */
TIC= 										/* COREX tic compare file. default is null */
LOAD_ADDR=0x33000000 						/* COREX load bin file in ddr memory address. default is 0x30000000 */
PC_ADDR=0x33000000 							/* COREX start pc address. default is 0x30000000 */

[CORE3]
BASE=0x24300000 							/* COREX base address. default is 0x24300000 */
M1_MEM_OFFSET=0x0 							/* COREX M1 memory offset. default is 0x0 */
M1_MEM_SIZE=0x40000 						/* COREX M1 memort size. default is 256K */
M1_BANK_SIZE=0x1000 						/* COREX M1 memory bank size. default is 4K */
M1_MEM_RD_DELAY=2 							/* COREX M1 memory read delay time. default is 2 */
M1_MEM_WR_DELAY=1 							/* COREX M1 memory write delay time. default is 1 */
M1_MEM_RD_CONT_DELAY=1                      /* COREX M1 memory contention read delay time. default is 1 */
M1_MEM_WR_CONT_DELAY=1                      /* COREX M1 memory contention write delay time. default is 1 */
RES1_OFFSET=0x40000 						/* COREX RES2 offset. default is 0x40000 */
RES1_SIZE=0x10000 							/* COREX RES2 size. default is 0x10000 */
BIU_OFFSET=0x50000 							/* COREX BIU offset. default is 0x50000 */
BIU_SIZE=0x4000 							/* COREX BIU size. default is 0x4000 */
BIU_RD_DELAY=0 								/* COREX BIU read delay time. default is 0 */
BIU_WR_DELAY=0 								/* COREX BIU write delay time. default is 0 */
ICU_OFFSET=0x54000 							/* COREX ICU offset. default is 0x54000 */
ICU_SIZE=0x4000 							/* COREX ICU size. default is 0x4000 */
ICU_RD_DELAY=0 								/* COREX ICU read delay time. default is 0 */
ICU_WR_DELAY=0 								/* COREX ICU write delay time. default is 0 */
DMU_OFFSET=0x58000 							/* COREX DMU offset. default is 0x58000 */
DMU_SIZE=0x4000 							/* COREX DMU size. default is 0x4000 */
DMU_RD_DELAY=0 								/* COREX DMU read delay time. default is 0 */
DMU_WR_DELAY=0 								/* COREX DMU write delay time. default is 0 */
DMA_OFFSET=0x5c000 							/* COREX DMA offset. default is 0x5c000 */
DMA_SIZE=0x4000 							/* COREX DMA size. default is 0x4000 */
DMA_RD_DELAY=0 								/* COREX DMA read delay time. default is 0 */
DMA_WR_DELAY=0 								/* COREX DMA write delay time. default is 0 */
RES2_OFFSET=0x60000 						/* COREX RES2 offset. default is 0x60000 */
RES2_SIZE=0xa0000 							/* COREX RES2 size. default is 0xa0000 */
L1_CACHE_LINE_TYPE=1 						/* COREX L1 cache type. default is 1 */
L1_CACHE_SIZE=0x8000 						/* COREX L1 cache size. default is 32K */
L1_CACHE_LINE_SIZE=256 						/* COREX L1 cache line size. default is 256B */
L1_CACHE_LINE_RD_DELAY=1 					/* COREX L1 cache read delay time. default is 1 */
D1_CACHE_LINE_TYPE=1 						/* COREX D1 cache type. default is 1 */
D1_CACHE_SIZE=0x8000 						/* COREX D1 cache size. default is 32K */
D1_CACHE_LINE_SIZE=256 						/* COREX D1 cache line size. default is 256B */
D1_CACHE_LINE_RD_DELAY=0 					/* COREX D1 cache read delay time. default is 0 */
D1_CACHE_LINE_WR_DELAY=0 					/* COREX D1 cache write delay time. default is 0 */
BIN= 										/* COREX run file. default is null */
TIC= 										/* COREX tic compare file. default is null */
LOAD_ADDR=0x34000000 						/* COREX load bin file in ddr memory address. default is 0x30000000 */
PC_ADDR=0x34000000 							/* COREX start pc address. default is 0x30000000 */

[M2_MEM]
BASE=0x25000000 							/* M2 memory base address. default is 0x25000000 */ 
SIZE=0x800000 								/* M2 memory size. default is 8M */
BANK_SIZE=0x4000 							/* M2 memory bank size. default is 16K */
RD_DELAY=4 									/* M2 memory read delay time. default is 4 */
WR_DELAY=3 									/* M2 memory write delay time. default is 3 */
RD_CONT_DELAY=1                             /* M2 memory contention read delay time. default is 1 */
WR_CONT_DELAY=1                             /* M2 memory contention write delay time. default is 1 */

[L2_ICU]
BASE=0x25800000 							/* L2 icu base address. default is 0x25800000 */
SIZE=0x10000 								/* L2 icu size. default is 0x10000 */
RD_DELAY=0 									/* L2 icu read delay time. default is 0 */
WR_DELAY=0 									/* L2 icu write delay time. default is 0 */

[M2_DMU]
BASE=0x25810000 							/* M2 dmu base address. default is 0x25810000*/
SIZE=0x10000 								/* M2 dmu size. default is 0x10000 */
RD_DELAY=73 								/* DMU bus read delay time. default is 73 */				
WR_DELAY=16 								/* DMU bus write delay time. defalt is 16 */

[M2_DMA]
BASE=0x25820000 							/* M2 DMA base address. default is 0x25820000 */
SIZE=0x10000 								/* M2 DMA size address. default is 0x10000 */
RD_DELAY=0 									/* M2 DMA read delay time. default is 0 */
WR_DELAY=0 									/* M2 DMA write delay time. default is 0 */

[SEMAPHORE]
BASE=0x25830000 							/* Semaphore base address. default is 0x25830000 */
SIZE=0x10000 								/* Semaphore size address. default is 0x10000 */
RD_DELAY=0 									/* Semaphore read delay time. default is 0 */
WR_DELAY=0 									/* Semaphore write delay time. default is 0 */

[C2CC_INTERFACE]
BASE=0x25840000 							/* C2CC base address. default is 0x25840000 */	
SIZE=0x10000 								/* C2CC base address. default is 0x10000 */
RD_DELAY=0 									/* C2CC read delay time. default is 0 */
WR_DELAY=0 									/* C2CC write delay time. default is 0 */

[DDR]
BASE=0x30000000 							/* DDR memory base. default is 0x30000000 */
SIZE=0x8000000 								/* DDR memory size. default is 128M */
BANK_SIZE=0x20000 							/* DDR memory bank size. default is 32K */
DDR_SHM_BASE=0x30000000 					/* DDR share memory base. default is 0x30000000 */
DDR_SHM_SIZE=0x800000 						/* DDR share memory size. default is 128M */
RD_DELAY=19 								/* DDR memory read delay time. default is 19 */
WR_DELAY=9									/* DDR memory write delay time. default is 9 */
RD_CONT_DELAY=10                            /* DDR memory contention write delay time. default is 0 */
WR_CONT_DELAY=10                            /* DDR memory contention read delay time. default is 0 */

[L2_CACHE]
L2_CACHE_LINE_TYPE=1 						/* L2 cache type. default is 1 */
L2_CACHE_SIZE=0x10000 						/* L2 cache size. default is 64K */
L2_CACHE_LINE_SIZE=256 						/* L2 cache line size. default is 256B */
L2_CACHE_LINE_RD_DELAY=147 					/* L2 cache read delay time. default is 7 */

[D2_CACHE]
D2_CACHE_LINE_TYPE=1 						/* D2 cache type. default is 1 (1:write_back 0:write_through)*/
D2_CACHE_SIZE=0x10000 						/* D2 cache size. default is 64K */
D2_CACHE_LINE_SIZE=256 						/* D2 cache line size. default is 256B */
D2_CACHE_LINE_RD_DELAY=0 					/* D2 cache read delay time. default is 0 */
D2_CACHE_LINE_WR_DELAY=0 					/* D2 cache write delay time. default is 0 */

[BIU]
RD_DELAY=11 								/* BIU bus read delay time. default is 11 */
WR_DELAY=11 								/* BIU bus write delay time. default is 11 */

[SYS_DMA]
BASE=0x1c100000 							/* System dma base address. default is 0x1c100000 */
SIZE=0x100000 								/* System dma size. default is 0x100000 */					
RD_DELAY=0 									/* System dma read delay time. default is 0 */
WR_DELAY=0 									/* System dma write delay time. default is 0 */

[DUMP_INFO]
DUMP_MEM_FILE= 								/* when simulator is run complete,you can dump memory to a file. default is NULL */
DUMP_MEM_ADDR=0 							/* dump memory start address */
DUMP_MEM_LENGTH=0 							/* dump memory length */
DUMP_MEM_MODE=0 							/* dump memory mode, 0 is dump to a file in text mode,1 is dump to a file in bin mode */

[OTHER]
SIM_TIME_UNIT=2 							/* FS 0 PS 1 NS 2 US 3 MS 4 SEC 5. default is 2 */

