==20770== Cachegrind, a cache and branch-prediction profiler
==20770== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20770== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20770== Command: ./srr-large
==20770== 
--20770-- warning: L3 cache found, using its data for the LL simulation.
--20770-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20770-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==20770== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20770== (see section Limitations in user manual)
==20770== NOTE: further instances of this message will not be shown
==20770== 
==20770== I   refs:      919,217,731,559
==20770== I1  misses:              6,144
==20770== LLi misses:              2,024
==20770== I1  miss rate:            0.00%
==20770== LLi miss rate:            0.00%
==20770== 
==20770== D   refs:      356,699,040,284  (240,279,389,404 rd   + 116,419,650,880 wr)
==20770== D1  misses:     23,263,504,560  ( 22,582,272,382 rd   +     681,232,178 wr)
==20770== LLd misses:            829,228  (        269,264 rd   +         559,964 wr)
==20770== D1  miss rate:             6.5% (            9.4%     +             0.6%  )
==20770== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20770== 
==20770== LL refs:        23,263,510,704  ( 22,582,278,526 rd   +     681,232,178 wr)
==20770== LL misses:             831,252  (        271,288 rd   +         559,964 wr)
==20770== LL miss rate:              0.0% (            0.0%     +             0.0%  )
