OpenROAD 79a46b62da64bbebc18f06b20c42211046de719a 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/counter/runs/SUN1/tmp/merged.unpadded.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/counter/runs/SUN1/tmp/merged.unpadded.nom.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/counter/runs/SUN1/tmp/placement/7-global.def
[INFO ODB-0128] Design: counter
[INFO ODB-0130]     Created 9 pins.
[INFO ODB-0131]     Created 266 components and 832 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 780 connections.
[INFO ODB-0133]     Created 17 nets and 52 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/counter/runs/SUN1/tmp/placement/7-global.def
###############################################################################
# Created by write_sdc
# Sun May 22 00:51:11 2022
###############################################################################
current_design counter
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 10.0000 [get_ports {clk}]
set_clock_transition 0.1500 [get_clocks {clk}]
set_clock_uncertainty 0.2500 clk
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {enable}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {reset}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out[0]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out[1]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out[2]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out[3]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {out[3]}]
set_load -pin_load 0.0334 [get_ports {out[2]}]
set_load -pin_load 0.0334 [get_ports {out[1]}]
set_load -pin_load 0.0334 [get_ports {out[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {enable}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {reset}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 5.0000 [current_design]
[INFO]: Setting RC values...
[INFO RSZ-0027] Inserted 2 input buffers.
[INFO RSZ-0028] Inserted 4 output buffers.
[INFO RSZ-0058] Using max wire length 3048um.
[INFO RSZ-0035] Found 1 fanout violations.
[INFO RSZ-0038] Inserted 1 buffers in 1 nets.
[INFO RSZ-0039] Resized 15 instances.
Placement Analysis
---------------------------------
total displacement         34.0 u
average displacement        0.1 u
max displacement            4.7 u
original HPWL            2044.6 u
legalized HPWL           2048.1 u
delta HPWL                    0 %

[INFO DPL-0020] Mirrored 12 instances
[INFO DPL-0021] HPWL before            2048.1 u
[INFO DPL-0022] HPWL after             2029.2 u
[INFO DPL-0023] HPWL delta               -0.9 %
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _22_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _22_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _22_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.15    0.40    0.40 ^ _22_/Q (sky130_fd_sc_hd__dfxtp_1)
     3    0.02                           net5 (net)
                  0.15    0.00    0.40 ^ _17_/A1 (sky130_fd_sc_hd__o21a_1)
                  0.08    0.17    0.57 ^ _17_/X (sky130_fd_sc_hd__o21a_1)
     1    0.01                           _02_ (net)
                  0.08    0.00    0.57 ^ _22_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.57   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _22_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.03    0.22   library hold time
                                  0.22   data required time
-----------------------------------------------------------------------------
                                  0.22   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: _21_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _21_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _21_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.08    0.38    0.38 v _21_/Q (sky130_fd_sc_hd__dfxtp_2)
     4    0.03                           net4 (net)
                  0.08    0.00    0.38 v _12_/B1 (sky130_fd_sc_hd__a21oi_1)
                  0.10    0.12    0.50 ^ _12_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00                           _05_ (net)
                  0.10    0.00    0.50 ^ _14_/B (sky130_fd_sc_hd__nor3_1)
                  0.05    0.08    0.58 v _14_/Y (sky130_fd_sc_hd__nor3_1)
     1    0.01                           _01_ (net)
                  0.05    0.00    0.58 v _21_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.58   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _21_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03    0.22   library hold time
                                  0.22   data required time
-----------------------------------------------------------------------------
                                  0.22   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: _23_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _23_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _23_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.07    0.37    0.37 v _23_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.03                           net6 (net)
                  0.07    0.00    0.37 v _19_/A1 (sky130_fd_sc_hd__o21a_1)
                  0.07    0.22    0.59 v _19_/X (sky130_fd_sc_hd__o21a_1)
     1    0.01                           _03_ (net)
                  0.07    0.00    0.59 v _23_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.59   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _23_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03    0.22   library hold time
                                  0.22   data required time
-----------------------------------------------------------------------------
                                  0.22   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)


Startpoint: _20_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _20_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _20_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.20    0.43    0.43 ^ _20_/Q (sky130_fd_sc_hd__dfxtp_1)
     4    0.02                           net3 (net)
                  0.20    0.00    0.43 ^ _10_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.06    0.12    0.55 v _10_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.01                           _04_ (net)
                  0.06    0.00    0.56 v _11_/B1 (sky130_fd_sc_hd__o21a_1)
                  0.04    0.10    0.66 v _11_/X (sky130_fd_sc_hd__o21a_1)
     1    0.00                           _00_ (net)
                  0.04    0.00    0.66 v _20_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.66   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _20_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.03    0.22   library hold time
                                  0.22   data required time
-----------------------------------------------------------------------------
                                  0.22   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)


Startpoint: _22_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _22_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.08    0.36    0.36 v _22_/Q (sky130_fd_sc_hd__dfxtp_1)
     3    0.02                           net5 (net)
                  0.08    0.00    0.36 v output5/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.19    0.54 v output5/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out[2] (net)
                  0.09    0.00    0.54 v out[2] (out)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  2.29   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: enable (input port clocked by clk)
Endpoint: _23_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.01    0.00    2.00 v enable (in)
     1    0.00                           enable (net)
                  0.01    0.00    2.00 v input1/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.17    2.18 v input1/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           net1 (net)
                  0.09    0.00    2.18 v _15_/A (sky130_fd_sc_hd__and4_2)
                  0.08    0.26    2.44 v _15_/X (sky130_fd_sc_hd__and4_2)
     3    0.02                           _07_ (net)
                  0.08    0.00    2.44 v _18_/A2 (sky130_fd_sc_hd__a21oi_2)
                  0.17    0.22    2.66 ^ _18_/Y (sky130_fd_sc_hd__a21oi_2)
     1    0.01                           _09_ (net)
                  0.17    0.00    2.66 ^ _19_/B1 (sky130_fd_sc_hd__o21a_1)
                  0.11    0.20    2.86 ^ _19_/X (sky130_fd_sc_hd__o21a_1)
     1    0.01                           _03_ (net)
                  0.11    0.00    2.86 ^ _23_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.86   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _23_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.06    9.69   library setup time
                                  9.69   data required time
-----------------------------------------------------------------------------
                                  9.69   data required time
                                 -2.86   data arrival time
-----------------------------------------------------------------------------
                                  6.83   slack (MET)


Startpoint: _20_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _20_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.20    0.48    0.48 ^ _20_/Q (sky130_fd_sc_hd__dfxtp_1)
     4    0.02                           net3 (net)
                  0.20    0.00    0.48 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.10    0.20    0.68 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     3    0.02                           net7 (net)
                  0.10    0.00    0.68 ^ output3/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.23    0.91 ^ output3/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out[0] (net)
                  0.17    0.00    0.91 ^ out[0] (out)
                                  0.91   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.91   data arrival time
-----------------------------------------------------------------------------
                                  6.84   slack (MET)


Startpoint: enable (input port clocked by clk)
Endpoint: _22_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.01    0.00    2.00 v enable (in)
     1    0.00                           enable (net)
                  0.01    0.00    2.00 v input1/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.17    2.18 v input1/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           net1 (net)
                  0.09    0.00    2.18 v _15_/A (sky130_fd_sc_hd__and4_2)
                  0.08    0.26    2.44 v _15_/X (sky130_fd_sc_hd__and4_2)
     3    0.02                           _07_ (net)
                  0.08    0.00    2.44 v _16_/B (sky130_fd_sc_hd__nor2_1)
                  0.22    0.21    2.65 ^ _16_/Y (sky130_fd_sc_hd__nor2_1)
     1    0.01                           _08_ (net)
                  0.22    0.00    2.65 ^ _17_/B1 (sky130_fd_sc_hd__o21a_1)
                  0.09    0.20    2.85 ^ _17_/X (sky130_fd_sc_hd__o21a_1)
     1    0.01                           _02_ (net)
                  0.09    0.00    2.85 ^ _22_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.85   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _22_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.05    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                 -2.85   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: enable (input port clocked by clk)
Endpoint: _21_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.01    0.00    2.00 v enable (in)
     1    0.00                           enable (net)
                  0.01    0.00    2.00 v input1/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.17    2.18 v input1/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           net1 (net)
                  0.09    0.00    2.18 v _13_/A (sky130_fd_sc_hd__and3_2)
                  0.08    0.25    2.43 v _13_/X (sky130_fd_sc_hd__and3_2)
     2    0.02                           _06_ (net)
                  0.08    0.00    2.43 v _14_/C (sky130_fd_sc_hd__nor3_1)
                  0.28    0.25    2.68 ^ _14_/Y (sky130_fd_sc_hd__nor3_1)
     1    0.01                           _01_ (net)
                  0.28    0.00    2.68 ^ _21_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.68   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _21_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.68   data arrival time
-----------------------------------------------------------------------------
                                  6.97   slack (MET)


Startpoint: _21_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _21_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.16    0.46    0.46 ^ _21_/Q (sky130_fd_sc_hd__dfxtp_2)
     4    0.03                           net4 (net)
                  0.16    0.00    0.46 ^ output4/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.25    0.71 ^ output4/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out[1] (net)
                  0.17    0.00    0.71 ^ out[1] (out)
                                  0.71   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  7.04   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: enable (input port clocked by clk)
Endpoint: _23_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.01    0.00    2.00 v enable (in)
     1    0.00                           enable (net)
                  0.01    0.00    2.00 v input1/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.17    2.18 v input1/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           net1 (net)
                  0.09    0.00    2.18 v _15_/A (sky130_fd_sc_hd__and4_2)
                  0.08    0.26    2.44 v _15_/X (sky130_fd_sc_hd__and4_2)
     3    0.02                           _07_ (net)
                  0.08    0.00    2.44 v _18_/A2 (sky130_fd_sc_hd__a21oi_2)
                  0.17    0.22    2.66 ^ _18_/Y (sky130_fd_sc_hd__a21oi_2)
     1    0.01                           _09_ (net)
                  0.17    0.00    2.66 ^ _19_/B1 (sky130_fd_sc_hd__o21a_1)
                  0.11    0.20    2.86 ^ _19_/X (sky130_fd_sc_hd__o21a_1)
     1    0.01                           _03_ (net)
                  0.11    0.00    2.86 ^ _23_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.86   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _23_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.06    9.69   library setup time
                                  9.69   data required time
-----------------------------------------------------------------------------
                                  9.69   data required time
                                 -2.86   data arrival time
-----------------------------------------------------------------------------
                                  6.83   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 6.83

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.34
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock clk
Latency      CRPR       Skew
_20_/CLK ^
   0.03
_20_/CLK ^
   0.03      0.00       0.00

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.75e-05   2.30e-06   3.38e-11   1.98e-05  67.8%
Combinational          2.79e-06   6.62e-06   4.08e-10   9.40e-06  32.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.02e-05   8.92e-06   4.41e-10   2.92e-05 100.0%
                          69.4%      30.6%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 776 u^2 7% utilization.
area_report_end
