5 18 101 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (finish1.vcd) 2 -o (finish1.cdd) 2 -v (finish1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 finish1.v 10 28 1
2 1 3d 14 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 12 1070004 1 0 0 0 1 17 0 1 0 0 0 0
4 1 14 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 finish1.v 0 19 1
2 2 0 15 50008 1 21004 0 0 1 16 0 0
2 3 1 15 10001 0 1410 0 0 1 1 a
2 4 37 15 10008 1 16 2 3
2 5 0 16 20003 1 1008 0 0 32 48 14 0
2 6 2c 16 10003 2 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 5a 0 0 1 1002 0 0 1 18 0 1 0 0 0 0
2 8 0 18 50008 0 21010 0 0 1 16 1 0
2 9 1 18 10001 0 1410 0 0 1 1 a
2 10 37 18 10008 0 32 8 9
4 4 15 1 11 6 6 4
4 6 16 1 0 7 0 4
4 7 17 0 0 10 10 4
4 10 18 1 0 0 0 4
3 1 main.$u1 "main.$u1" 0 finish1.v 0 26 1
