# Design Explorer: Shortcut to "D:\KTU\SkaitmenineLogika\Registrai(Lab3)\ss\ss.aws" design added.
designverincludedir -clear
designverlibrarysim -PL -clear
designverlibrarysim -L -clear
designverlibrarysim -PL pmi_work
designverlibrarysim ovi_xp2
designverdefinemacro -clear
addfile D:/KTU/SkaitmenineLogika/Registrai(Lab3)/impl1/PostumioRegistras.vhd
# Adding file D:\KTU\SkaitmenineLogika\Registrai(Lab3)\impl1\PostumioRegistras.vhd ... Done
addfile D:/KTU/SkaitmenineLogika/Registrai(Lab3)/impl1/SpecializuotasRegistras.vhd
# Adding file D:\KTU\SkaitmenineLogika\Registrai(Lab3)\impl1\SpecializuotasRegistras.vhd ... Done
vlib D:/KTU/SkaitmenineLogika/Registrai(Lab3)/ss/work
# Adding library O.K.
adel -all
# Library contents cleared.
vcom -dbg -work work D:/KTU/SkaitmenineLogika/Registrai(Lab3)/impl1/PostumioRegistras.vhd
# File: D:\KTU\SkaitmenineLogika\Registrai(Lab3)\impl1\PostumioRegistras.vhd
# Compile Entity "POSTUMIOREGISTRAS"
# Compile Architecture "SCHEMATIC" of Entity "POSTUMIOREGISTRAS"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
vcom -dbg -work work D:/KTU/SkaitmenineLogika/Registrai(Lab3)/impl1/SpecializuotasRegistras.vhd
# File: D:\KTU\SkaitmenineLogika\Registrai(Lab3)\impl1\SpecializuotasRegistras.vhd
# Compile Entity "SPECIALIZUOTASREGISTRAS"
# Compile Architecture "SCHEMATIC" of Entity "SPECIALIZUOTASREGISTRAS"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
entity SPECIALIZUOTASREGISTRAS
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
vsim +access +r SPECIALIZUOTASREGISTRAS -PL pmi_work -L ovi_xp2
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7250 kB (elbread=1280 elab2=5819 kernel=150 sdf=0)
# KERNEL: ASDB file was created in location D:\KTU\SkaitmenineLogika\Registrai(Lab3)\ss\src\wave.asdb
#  1:25 AM, Tuesday, May 23, 2017
#  Simulation has been initialized
add wave *
# 42 signal(s) traced.
run 1000ns
# Waveform file 'untitled.awc' connected to 'D:/KTU/SkaitmenineLogika/Registrai(Lab3)/ss/src/wave.asdb'.
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
SetActiveLib -work
comp -include "D:\KTU\SkaitmenineLogika\Registrai(Lab3)\impl1\SpecializuotasRegistras.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\KTU\SkaitmenineLogika\Registrai(Lab3)\ss\..\impl1\SpecializuotasRegistras.vhd
# Compile Entity "SPECIALIZUOTASREGISTRAS"
# Compile Architecture "SCHEMATIC" of Entity "SPECIALIZUOTASREGISTRAS"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
comp -include "$dsn\src\TestBench\specializuotasregistras_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\KTU\SkaitmenineLogika\Registrai(Lab3)\ss\src\TestBench\specializuotasregistras_TB.vhd
# Compile Entity "specializuotasregistras_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "specializuotasregistras_tb"
# Compile Configuration "TESTBENCH_FOR_specializuotasregistras"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
asim +access +r TESTBENCH_FOR_specializuotasregistras 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7251 kB (elbread=1280 elab2=5820 kernel=150 sdf=0)
# KERNEL: ASDB file was created in location D:\KTU\SkaitmenineLogika\Registrai(Lab3)\ss\src\wave.asdb
#  1:26 AM, Tuesday, May 23, 2017
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/KTU/SkaitmenineLogika/Registrai(Lab3)/ss/src/wave.asdb'.
wave 
wave -noreg reset
wave -noreg CLK
wave -noreg A0
wave -noreg A1
wave -noreg Q0
wave -noreg Q1
wave -noreg Q2
wave -noreg Q3
wave -noreg Q4
wave -noreg Q5
wave -noreg Q6
wave -noreg x0
wave -noreg x1
wave -noreg x2
wave -noreg x3
wave -noreg x4
wave -noreg x5
wave -noreg x6
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\specializuotasregistras_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_specializuotasregistras 
# 18 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/KTU/SkaitmenineLogika/Registrai(Lab3)/ss/src/wave.asdb'.
run @200ns
# KERNEL: stopped at time: 200 ns
