##### 3.1.4.26 Offset E10h: PMRSWTP â€“ Persistent Memory Region Sustained Write Throughput

> **Section ID**: 3.1.4.26 | **Page**: 99-99

This optional property identifies to the host the maximum PMR sustained write throughput. A value of 0h in
this property indicates to the host that no information regarding the PMR sustained write throughput is
available.
This property shall not be reset by a Controller Level Reset initiated by a Controller Reset.


---
### ðŸ“Š Tables (1)

#### Table 1: Table_3_1_4_26_Offset_E10h_PMRSWTP_Persistent_Memory_Region_Sustained_Write_Throughput
![Table_3_1_4_26_Offset_E10h_PMRSWTP_Persistent_Memory_Region_Sustained_Write_Throughput](../section_images/Table_3_1_4_26_Offset_E10h_PMRSWTP_Persistent_Memory_Region_Sustained_Write_Throughput.png)

| Bits | Type | Reset | Description |
| :--- | :--- | :--- | :--- |
| 31:8 | RO | Impl Spec | PMR Sustained Write Throughput (PMRSWTV): Indicates the sustained write throughput of the PMR at the maximum payload size specified by the applicable NVMe Transport binding specification (e.g., the PCIe TLP payload size, as specified in the Max_Payload_Size field of the PCI Express Device Control (PXDC) register). The actual sustained write throughput of the PMR is equal to the value in this field multiplied by the units specified by the PMR Sustained Write Throughput Units field. |
| 7:4 | RO | 0h | Reserved |
| 3:0 | RO | Impl Spec | PMR Sustained Write Throughput Units (PMRSWTU): Indicates the granularity of the PMR Sustained Write Throughput field.<br>![](https://i.imgur.com/1J1J1J1.png) |
| | | | |

