Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_fixed_lead_frac_behav xil_defaultlib.tb_fixed_lead_frac -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.math_real
Compiling architecture rtl of entity xil_defaultlib.fixed_lead_frac [fixed_lead_frac_default]
Compiling architecture test of entity xil_defaultlib.tb_fixed_lead_frac
Built simulation snapshot tb_fixed_lead_frac_behav
