
FinalProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b4ec  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006ec  0800b690  0800b690  0001b690  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bd7c  0800bd7c  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800bd7c  0800bd7c  0001bd7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bd84  0800bd84  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bd84  0800bd84  0001bd84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bd88  0800bd88  0001bd88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800bd8c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004190  200001e0  0800bf6c  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004370  0800bf6c  00024370  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015e71  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000314f  00000000  00000000  00036081  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001340  00000000  00000000  000391d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001208  00000000  00000000  0003a510  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018e97  00000000  00000000  0003b718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014c65  00000000  00000000  000545af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098a67  00000000  00000000  00069214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00101c7b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000061f0  00000000  00000000  00101ccc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b674 	.word	0x0800b674

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	0800b674 	.word	0x0800b674

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_uldivmod>:
 8000c18:	b953      	cbnz	r3, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1a:	b94a      	cbnz	r2, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1c:	2900      	cmp	r1, #0
 8000c1e:	bf08      	it	eq
 8000c20:	2800      	cmpeq	r0, #0
 8000c22:	bf1c      	itt	ne
 8000c24:	f04f 31ff 	movne.w	r1, #4294967295
 8000c28:	f04f 30ff 	movne.w	r0, #4294967295
 8000c2c:	f000 b974 	b.w	8000f18 <__aeabi_idiv0>
 8000c30:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c34:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c38:	f000 f806 	bl	8000c48 <__udivmoddi4>
 8000c3c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c44:	b004      	add	sp, #16
 8000c46:	4770      	bx	lr

08000c48 <__udivmoddi4>:
 8000c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c4c:	9d08      	ldr	r5, [sp, #32]
 8000c4e:	4604      	mov	r4, r0
 8000c50:	468e      	mov	lr, r1
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d14d      	bne.n	8000cf2 <__udivmoddi4+0xaa>
 8000c56:	428a      	cmp	r2, r1
 8000c58:	4694      	mov	ip, r2
 8000c5a:	d969      	bls.n	8000d30 <__udivmoddi4+0xe8>
 8000c5c:	fab2 f282 	clz	r2, r2
 8000c60:	b152      	cbz	r2, 8000c78 <__udivmoddi4+0x30>
 8000c62:	fa01 f302 	lsl.w	r3, r1, r2
 8000c66:	f1c2 0120 	rsb	r1, r2, #32
 8000c6a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c6e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c72:	ea41 0e03 	orr.w	lr, r1, r3
 8000c76:	4094      	lsls	r4, r2
 8000c78:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c7c:	0c21      	lsrs	r1, r4, #16
 8000c7e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c82:	fa1f f78c 	uxth.w	r7, ip
 8000c86:	fb08 e316 	mls	r3, r8, r6, lr
 8000c8a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c8e:	fb06 f107 	mul.w	r1, r6, r7
 8000c92:	4299      	cmp	r1, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x64>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c9e:	f080 811f 	bcs.w	8000ee0 <__udivmoddi4+0x298>
 8000ca2:	4299      	cmp	r1, r3
 8000ca4:	f240 811c 	bls.w	8000ee0 <__udivmoddi4+0x298>
 8000ca8:	3e02      	subs	r6, #2
 8000caa:	4463      	add	r3, ip
 8000cac:	1a5b      	subs	r3, r3, r1
 8000cae:	b2a4      	uxth	r4, r4
 8000cb0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cb4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cb8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cbc:	fb00 f707 	mul.w	r7, r0, r7
 8000cc0:	42a7      	cmp	r7, r4
 8000cc2:	d90a      	bls.n	8000cda <__udivmoddi4+0x92>
 8000cc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cc8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ccc:	f080 810a 	bcs.w	8000ee4 <__udivmoddi4+0x29c>
 8000cd0:	42a7      	cmp	r7, r4
 8000cd2:	f240 8107 	bls.w	8000ee4 <__udivmoddi4+0x29c>
 8000cd6:	4464      	add	r4, ip
 8000cd8:	3802      	subs	r0, #2
 8000cda:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cde:	1be4      	subs	r4, r4, r7
 8000ce0:	2600      	movs	r6, #0
 8000ce2:	b11d      	cbz	r5, 8000cec <__udivmoddi4+0xa4>
 8000ce4:	40d4      	lsrs	r4, r2
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cec:	4631      	mov	r1, r6
 8000cee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cf2:	428b      	cmp	r3, r1
 8000cf4:	d909      	bls.n	8000d0a <__udivmoddi4+0xc2>
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	f000 80ef 	beq.w	8000eda <__udivmoddi4+0x292>
 8000cfc:	2600      	movs	r6, #0
 8000cfe:	e9c5 0100 	strd	r0, r1, [r5]
 8000d02:	4630      	mov	r0, r6
 8000d04:	4631      	mov	r1, r6
 8000d06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d0a:	fab3 f683 	clz	r6, r3
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	d14a      	bne.n	8000da8 <__udivmoddi4+0x160>
 8000d12:	428b      	cmp	r3, r1
 8000d14:	d302      	bcc.n	8000d1c <__udivmoddi4+0xd4>
 8000d16:	4282      	cmp	r2, r0
 8000d18:	f200 80f9 	bhi.w	8000f0e <__udivmoddi4+0x2c6>
 8000d1c:	1a84      	subs	r4, r0, r2
 8000d1e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d22:	2001      	movs	r0, #1
 8000d24:	469e      	mov	lr, r3
 8000d26:	2d00      	cmp	r5, #0
 8000d28:	d0e0      	beq.n	8000cec <__udivmoddi4+0xa4>
 8000d2a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d2e:	e7dd      	b.n	8000cec <__udivmoddi4+0xa4>
 8000d30:	b902      	cbnz	r2, 8000d34 <__udivmoddi4+0xec>
 8000d32:	deff      	udf	#255	; 0xff
 8000d34:	fab2 f282 	clz	r2, r2
 8000d38:	2a00      	cmp	r2, #0
 8000d3a:	f040 8092 	bne.w	8000e62 <__udivmoddi4+0x21a>
 8000d3e:	eba1 010c 	sub.w	r1, r1, ip
 8000d42:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d46:	fa1f fe8c 	uxth.w	lr, ip
 8000d4a:	2601      	movs	r6, #1
 8000d4c:	0c20      	lsrs	r0, r4, #16
 8000d4e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d52:	fb07 1113 	mls	r1, r7, r3, r1
 8000d56:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d5a:	fb0e f003 	mul.w	r0, lr, r3
 8000d5e:	4288      	cmp	r0, r1
 8000d60:	d908      	bls.n	8000d74 <__udivmoddi4+0x12c>
 8000d62:	eb1c 0101 	adds.w	r1, ip, r1
 8000d66:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d6a:	d202      	bcs.n	8000d72 <__udivmoddi4+0x12a>
 8000d6c:	4288      	cmp	r0, r1
 8000d6e:	f200 80cb 	bhi.w	8000f08 <__udivmoddi4+0x2c0>
 8000d72:	4643      	mov	r3, r8
 8000d74:	1a09      	subs	r1, r1, r0
 8000d76:	b2a4      	uxth	r4, r4
 8000d78:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d7c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d80:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d84:	fb0e fe00 	mul.w	lr, lr, r0
 8000d88:	45a6      	cmp	lr, r4
 8000d8a:	d908      	bls.n	8000d9e <__udivmoddi4+0x156>
 8000d8c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d90:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d94:	d202      	bcs.n	8000d9c <__udivmoddi4+0x154>
 8000d96:	45a6      	cmp	lr, r4
 8000d98:	f200 80bb 	bhi.w	8000f12 <__udivmoddi4+0x2ca>
 8000d9c:	4608      	mov	r0, r1
 8000d9e:	eba4 040e 	sub.w	r4, r4, lr
 8000da2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000da6:	e79c      	b.n	8000ce2 <__udivmoddi4+0x9a>
 8000da8:	f1c6 0720 	rsb	r7, r6, #32
 8000dac:	40b3      	lsls	r3, r6
 8000dae:	fa22 fc07 	lsr.w	ip, r2, r7
 8000db2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000db6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dba:	fa01 f306 	lsl.w	r3, r1, r6
 8000dbe:	431c      	orrs	r4, r3
 8000dc0:	40f9      	lsrs	r1, r7
 8000dc2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dc6:	fa00 f306 	lsl.w	r3, r0, r6
 8000dca:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dce:	0c20      	lsrs	r0, r4, #16
 8000dd0:	fa1f fe8c 	uxth.w	lr, ip
 8000dd4:	fb09 1118 	mls	r1, r9, r8, r1
 8000dd8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ddc:	fb08 f00e 	mul.w	r0, r8, lr
 8000de0:	4288      	cmp	r0, r1
 8000de2:	fa02 f206 	lsl.w	r2, r2, r6
 8000de6:	d90b      	bls.n	8000e00 <__udivmoddi4+0x1b8>
 8000de8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dec:	f108 3aff 	add.w	sl, r8, #4294967295
 8000df0:	f080 8088 	bcs.w	8000f04 <__udivmoddi4+0x2bc>
 8000df4:	4288      	cmp	r0, r1
 8000df6:	f240 8085 	bls.w	8000f04 <__udivmoddi4+0x2bc>
 8000dfa:	f1a8 0802 	sub.w	r8, r8, #2
 8000dfe:	4461      	add	r1, ip
 8000e00:	1a09      	subs	r1, r1, r0
 8000e02:	b2a4      	uxth	r4, r4
 8000e04:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e08:	fb09 1110 	mls	r1, r9, r0, r1
 8000e0c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e10:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e14:	458e      	cmp	lr, r1
 8000e16:	d908      	bls.n	8000e2a <__udivmoddi4+0x1e2>
 8000e18:	eb1c 0101 	adds.w	r1, ip, r1
 8000e1c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e20:	d26c      	bcs.n	8000efc <__udivmoddi4+0x2b4>
 8000e22:	458e      	cmp	lr, r1
 8000e24:	d96a      	bls.n	8000efc <__udivmoddi4+0x2b4>
 8000e26:	3802      	subs	r0, #2
 8000e28:	4461      	add	r1, ip
 8000e2a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e2e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e32:	eba1 010e 	sub.w	r1, r1, lr
 8000e36:	42a1      	cmp	r1, r4
 8000e38:	46c8      	mov	r8, r9
 8000e3a:	46a6      	mov	lr, r4
 8000e3c:	d356      	bcc.n	8000eec <__udivmoddi4+0x2a4>
 8000e3e:	d053      	beq.n	8000ee8 <__udivmoddi4+0x2a0>
 8000e40:	b15d      	cbz	r5, 8000e5a <__udivmoddi4+0x212>
 8000e42:	ebb3 0208 	subs.w	r2, r3, r8
 8000e46:	eb61 010e 	sbc.w	r1, r1, lr
 8000e4a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e4e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e52:	40f1      	lsrs	r1, r6
 8000e54:	431f      	orrs	r7, r3
 8000e56:	e9c5 7100 	strd	r7, r1, [r5]
 8000e5a:	2600      	movs	r6, #0
 8000e5c:	4631      	mov	r1, r6
 8000e5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e62:	f1c2 0320 	rsb	r3, r2, #32
 8000e66:	40d8      	lsrs	r0, r3
 8000e68:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e6c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e70:	4091      	lsls	r1, r2
 8000e72:	4301      	orrs	r1, r0
 8000e74:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e78:	fa1f fe8c 	uxth.w	lr, ip
 8000e7c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e80:	fb07 3610 	mls	r6, r7, r0, r3
 8000e84:	0c0b      	lsrs	r3, r1, #16
 8000e86:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e8a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e8e:	429e      	cmp	r6, r3
 8000e90:	fa04 f402 	lsl.w	r4, r4, r2
 8000e94:	d908      	bls.n	8000ea8 <__udivmoddi4+0x260>
 8000e96:	eb1c 0303 	adds.w	r3, ip, r3
 8000e9a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e9e:	d22f      	bcs.n	8000f00 <__udivmoddi4+0x2b8>
 8000ea0:	429e      	cmp	r6, r3
 8000ea2:	d92d      	bls.n	8000f00 <__udivmoddi4+0x2b8>
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	4463      	add	r3, ip
 8000ea8:	1b9b      	subs	r3, r3, r6
 8000eaa:	b289      	uxth	r1, r1
 8000eac:	fbb3 f6f7 	udiv	r6, r3, r7
 8000eb0:	fb07 3316 	mls	r3, r7, r6, r3
 8000eb4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb8:	fb06 f30e 	mul.w	r3, r6, lr
 8000ebc:	428b      	cmp	r3, r1
 8000ebe:	d908      	bls.n	8000ed2 <__udivmoddi4+0x28a>
 8000ec0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ec8:	d216      	bcs.n	8000ef8 <__udivmoddi4+0x2b0>
 8000eca:	428b      	cmp	r3, r1
 8000ecc:	d914      	bls.n	8000ef8 <__udivmoddi4+0x2b0>
 8000ece:	3e02      	subs	r6, #2
 8000ed0:	4461      	add	r1, ip
 8000ed2:	1ac9      	subs	r1, r1, r3
 8000ed4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ed8:	e738      	b.n	8000d4c <__udivmoddi4+0x104>
 8000eda:	462e      	mov	r6, r5
 8000edc:	4628      	mov	r0, r5
 8000ede:	e705      	b.n	8000cec <__udivmoddi4+0xa4>
 8000ee0:	4606      	mov	r6, r0
 8000ee2:	e6e3      	b.n	8000cac <__udivmoddi4+0x64>
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	e6f8      	b.n	8000cda <__udivmoddi4+0x92>
 8000ee8:	454b      	cmp	r3, r9
 8000eea:	d2a9      	bcs.n	8000e40 <__udivmoddi4+0x1f8>
 8000eec:	ebb9 0802 	subs.w	r8, r9, r2
 8000ef0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ef4:	3801      	subs	r0, #1
 8000ef6:	e7a3      	b.n	8000e40 <__udivmoddi4+0x1f8>
 8000ef8:	4646      	mov	r6, r8
 8000efa:	e7ea      	b.n	8000ed2 <__udivmoddi4+0x28a>
 8000efc:	4620      	mov	r0, r4
 8000efe:	e794      	b.n	8000e2a <__udivmoddi4+0x1e2>
 8000f00:	4640      	mov	r0, r8
 8000f02:	e7d1      	b.n	8000ea8 <__udivmoddi4+0x260>
 8000f04:	46d0      	mov	r8, sl
 8000f06:	e77b      	b.n	8000e00 <__udivmoddi4+0x1b8>
 8000f08:	3b02      	subs	r3, #2
 8000f0a:	4461      	add	r1, ip
 8000f0c:	e732      	b.n	8000d74 <__udivmoddi4+0x12c>
 8000f0e:	4630      	mov	r0, r6
 8000f10:	e709      	b.n	8000d26 <__udivmoddi4+0xde>
 8000f12:	4464      	add	r4, ip
 8000f14:	3802      	subs	r0, #2
 8000f16:	e742      	b.n	8000d9e <__udivmoddi4+0x156>

08000f18 <__aeabi_idiv0>:
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop

08000f1c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	b085      	sub	sp, #20
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	60f8      	str	r0, [r7, #12]
 8000f24:	60b9      	str	r1, [r7, #8]
 8000f26:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	4a07      	ldr	r2, [pc, #28]	; (8000f48 <vApplicationGetIdleTaskMemory+0x2c>)
 8000f2c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000f2e:	68bb      	ldr	r3, [r7, #8]
 8000f30:	4a06      	ldr	r2, [pc, #24]	; (8000f4c <vApplicationGetIdleTaskMemory+0x30>)
 8000f32:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	2280      	movs	r2, #128	; 0x80
 8000f38:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000f3a:	bf00      	nop
 8000f3c:	3714      	adds	r7, #20
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop
 8000f48:	200001fc 	.word	0x200001fc
 8000f4c:	20000250 	.word	0x20000250

08000f50 <EmptyBuffer>:
// UART callback
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart);
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim);

// empty a string buffer
void EmptyBuffer(uint8_t* buf){
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
	uint8_t i;
	int s = strlen(buf);
 8000f58:	6878      	ldr	r0, [r7, #4]
 8000f5a:	f7ff f94b 	bl	80001f4 <strlen>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	60bb      	str	r3, [r7, #8]

	for (i=0; i<s; i++) {
 8000f62:	2300      	movs	r3, #0
 8000f64:	73fb      	strb	r3, [r7, #15]
 8000f66:	e007      	b.n	8000f78 <EmptyBuffer+0x28>
		buf[i] = 0;
 8000f68:	7bfb      	ldrb	r3, [r7, #15]
 8000f6a:	687a      	ldr	r2, [r7, #4]
 8000f6c:	4413      	add	r3, r2
 8000f6e:	2200      	movs	r2, #0
 8000f70:	701a      	strb	r2, [r3, #0]
	for (i=0; i<s; i++) {
 8000f72:	7bfb      	ldrb	r3, [r7, #15]
 8000f74:	3301      	adds	r3, #1
 8000f76:	73fb      	strb	r3, [r7, #15]
 8000f78:	7bfb      	ldrb	r3, [r7, #15]
 8000f7a:	68ba      	ldr	r2, [r7, #8]
 8000f7c:	429a      	cmp	r2, r3
 8000f7e:	dcf3      	bgt.n	8000f68 <EmptyBuffer+0x18>
	}
}
 8000f80:	bf00      	nop
 8000f82:	bf00      	nop
 8000f84:	3710      	adds	r7, #16
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
	...

08000f8c <delay>:
	__HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC1);
}

// delay function for the supersonic sensor
void delay(uint16_t time)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b083      	sub	sp, #12
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	4603      	mov	r3, r0
 8000f94:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8000f96:	4b09      	ldr	r3, [pc, #36]	; (8000fbc <delay+0x30>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER (&htim1) < time);
 8000f9e:	bf00      	nop
 8000fa0:	4b06      	ldr	r3, [pc, #24]	; (8000fbc <delay+0x30>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000fa6:	88fb      	ldrh	r3, [r7, #6]
 8000fa8:	429a      	cmp	r2, r3
 8000faa:	d3f9      	bcc.n	8000fa0 <delay+0x14>
}
 8000fac:	bf00      	nop
 8000fae:	bf00      	nop
 8000fb0:	370c      	adds	r7, #12
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb8:	4770      	bx	lr
 8000fba:	bf00      	nop
 8000fbc:	20000450 	.word	0x20000450

08000fc0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fc0:	b5b0      	push	{r4, r5, r7, lr}
 8000fc2:	b0d4      	sub	sp, #336	; 0x150
 8000fc4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fc6:	f001 faf1 	bl	80025ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fca:	f000 f957 	bl	800127c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fce:	f000 fa49 	bl	8001464 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000fd2:	f000 fa1d 	bl	8001410 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8000fd6:	f000 f9c5 	bl	8001364 <MX_TIM1_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8000fda:	f000 f9b7 	bl	800134c <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 8000fde:	488b      	ldr	r0, [pc, #556]	; (800120c <main+0x24c>)
 8000fe0:	f002 fb8c 	bl	80036fc <HAL_TIM_Base_Start_IT>
  HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1); // to get IC_CaptureCallback
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	4889      	ldr	r0, [pc, #548]	; (800120c <main+0x24c>)
 8000fe8:	f002 fc3a 	bl	8003860 <HAL_TIM_IC_Start_IT>
  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of PrintMtx */
  osMutexDef(PrintMtx);
 8000fec:	2300      	movs	r3, #0
 8000fee:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
  PrintMtxHandle = osMutexCreate(osMutex(PrintMtx));
 8000ff8:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f004 fb37 	bl	8005670 <osMutexCreate>
 8001002:	4603      	mov	r3, r0
 8001004:	4a82      	ldr	r2, [pc, #520]	; (8001210 <main+0x250>)
 8001006:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of VelSemaphore */
  osSemaphoreDef(VelSemaphore);
 8001008:	2300      	movs	r3, #0
 800100a:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 800100e:	2300      	movs	r3, #0
 8001010:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
  VelSemaphoreHandle = osSemaphoreCreate(osSemaphore(VelSemaphore), 1);
 8001014:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8001018:	2101      	movs	r1, #1
 800101a:	4618      	mov	r0, r3
 800101c:	f004 fbc4 	bl	80057a8 <osSemaphoreCreate>
 8001020:	4603      	mov	r3, r0
 8001022:	4a7c      	ldr	r2, [pc, #496]	; (8001214 <main+0x254>)
 8001024:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of UartQueue */
  osMessageQDef(UartQueue, 1, int8_t);
 8001026:	4b7c      	ldr	r3, [pc, #496]	; (8001218 <main+0x258>)
 8001028:	f507 7498 	add.w	r4, r7, #304	; 0x130
 800102c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800102e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  UartQueueHandle = osMessageCreate(osMessageQ(UartQueue), NULL);
 8001032:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8001036:	2100      	movs	r1, #0
 8001038:	4618      	mov	r0, r3
 800103a:	f004 fc6b 	bl	8005914 <osMessageCreate>
 800103e:	4603      	mov	r3, r0
 8001040:	4a76      	ldr	r2, [pc, #472]	; (800121c <main+0x25c>)
 8001042:	6013      	str	r3, [r2, #0]

  /* definition and creation of ImuQueue */
  osMessageQDef(ImuQueue, 1, ImuData);
 8001044:	4b76      	ldr	r3, [pc, #472]	; (8001220 <main+0x260>)
 8001046:	f507 7490 	add.w	r4, r7, #288	; 0x120
 800104a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800104c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ImuQueueHandle = osMessageCreate(osMessageQ(ImuQueue), NULL);
 8001050:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8001054:	2100      	movs	r1, #0
 8001056:	4618      	mov	r0, r3
 8001058:	f004 fc5c 	bl	8005914 <osMessageCreate>
 800105c:	4603      	mov	r3, r0
 800105e:	4a71      	ldr	r2, [pc, #452]	; (8001224 <main+0x264>)
 8001060:	6013      	str	r3, [r2, #0]

  /* definition and creation of GpsQueue */
  osMessageQDef(GpsQueue, 1, GpsData);
 8001062:	4b71      	ldr	r3, [pc, #452]	; (8001228 <main+0x268>)
 8001064:	f507 7488 	add.w	r4, r7, #272	; 0x110
 8001068:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800106a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  GpsQueueHandle = osMessageCreate(osMessageQ(GpsQueue), NULL);
 800106e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001072:	2100      	movs	r1, #0
 8001074:	4618      	mov	r0, r3
 8001076:	f004 fc4d 	bl	8005914 <osMessageCreate>
 800107a:	4603      	mov	r3, r0
 800107c:	4a6b      	ldr	r2, [pc, #428]	; (800122c <main+0x26c>)
 800107e:	6013      	str	r3, [r2, #0]

  /* definition and creation of ButtonQueue */
  osMessageQDef(ButtonQueue, 1, uint8_t);
 8001080:	4b65      	ldr	r3, [pc, #404]	; (8001218 <main+0x258>)
 8001082:	f507 7480 	add.w	r4, r7, #256	; 0x100
 8001086:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001088:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ButtonQueueHandle = osMessageCreate(osMessageQ(ButtonQueue), NULL);
 800108c:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001090:	2100      	movs	r1, #0
 8001092:	4618      	mov	r0, r3
 8001094:	f004 fc3e 	bl	8005914 <osMessageCreate>
 8001098:	4603      	mov	r3, r0
 800109a:	4a65      	ldr	r2, [pc, #404]	; (8001230 <main+0x270>)
 800109c:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of ImuTask */
  osThreadDef(ImuTask, StartImuTask, osPriorityLow, 0, 128);
 800109e:	4b65      	ldr	r3, [pc, #404]	; (8001234 <main+0x274>)
 80010a0:	f107 04e4 	add.w	r4, r7, #228	; 0xe4
 80010a4:	461d      	mov	r5, r3
 80010a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010aa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80010ae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ImuTaskHandle = osThreadCreate(osThread(ImuTask), NULL);
 80010b2:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80010b6:	2100      	movs	r1, #0
 80010b8:	4618      	mov	r0, r3
 80010ba:	f004 f9ec 	bl	8005496 <osThreadCreate>
 80010be:	4603      	mov	r3, r0
 80010c0:	4a5d      	ldr	r2, [pc, #372]	; (8001238 <main+0x278>)
 80010c2:	6013      	str	r3, [r2, #0]

  /* definition and creation of GpsTask */
  osThreadDef(GpsTask, StartGpsTask, osPriorityLow, 0, 128);
 80010c4:	4b5d      	ldr	r3, [pc, #372]	; (800123c <main+0x27c>)
 80010c6:	f107 04c8 	add.w	r4, r7, #200	; 0xc8
 80010ca:	461d      	mov	r5, r3
 80010cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010d0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80010d4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  GpsTaskHandle = osThreadCreate(osThread(GpsTask), NULL);
 80010d8:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80010dc:	2100      	movs	r1, #0
 80010de:	4618      	mov	r0, r3
 80010e0:	f004 f9d9 	bl	8005496 <osThreadCreate>
 80010e4:	4603      	mov	r3, r0
 80010e6:	4a56      	ldr	r2, [pc, #344]	; (8001240 <main+0x280>)
 80010e8:	6013      	str	r3, [r2, #0]

  /* definition and creation of KFTask */
  osThreadDef(KFTask, StartKFTask, osPriorityLow, 0, 128);
 80010ea:	4b56      	ldr	r3, [pc, #344]	; (8001244 <main+0x284>)
 80010ec:	f107 04ac 	add.w	r4, r7, #172	; 0xac
 80010f0:	461d      	mov	r5, r3
 80010f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010f6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80010fa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  KFTaskHandle = osThreadCreate(osThread(KFTask), NULL);
 80010fe:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001102:	2100      	movs	r1, #0
 8001104:	4618      	mov	r0, r3
 8001106:	f004 f9c6 	bl	8005496 <osThreadCreate>
 800110a:	4603      	mov	r3, r0
 800110c:	4a4e      	ldr	r2, [pc, #312]	; (8001248 <main+0x288>)
 800110e:	6013      	str	r3, [r2, #0]

  /* definition and creation of RadarTask */
  osThreadDef(RadarTask, StartRadarTask, osPriorityLow, 0, 128);
 8001110:	4b4e      	ldr	r3, [pc, #312]	; (800124c <main+0x28c>)
 8001112:	f107 0490 	add.w	r4, r7, #144	; 0x90
 8001116:	461d      	mov	r5, r3
 8001118:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800111a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800111c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001120:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  RadarTaskHandle = osThreadCreate(osThread(RadarTask), NULL);
 8001124:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001128:	2100      	movs	r1, #0
 800112a:	4618      	mov	r0, r3
 800112c:	f004 f9b3 	bl	8005496 <osThreadCreate>
 8001130:	4603      	mov	r3, r0
 8001132:	4a47      	ldr	r2, [pc, #284]	; (8001250 <main+0x290>)
 8001134:	6013      	str	r3, [r2, #0]

  /* definition and creation of ExButtonIntTask */
  osThreadDef(ExButtonIntTask, StartExButtonIntTask, osPriorityAboveNormal, 0, 128);
 8001136:	4b47      	ldr	r3, [pc, #284]	; (8001254 <main+0x294>)
 8001138:	f107 0474 	add.w	r4, r7, #116	; 0x74
 800113c:	461d      	mov	r5, r3
 800113e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001140:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001142:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001146:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ExButtonIntTaskHandle = osThreadCreate(osThread(ExButtonIntTask), NULL);
 800114a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800114e:	2100      	movs	r1, #0
 8001150:	4618      	mov	r0, r3
 8001152:	f004 f9a0 	bl	8005496 <osThreadCreate>
 8001156:	4603      	mov	r3, r0
 8001158:	4a3f      	ldr	r2, [pc, #252]	; (8001258 <main+0x298>)
 800115a:	6013      	str	r3, [r2, #0]

  /* definition and creation of MotorTask */
  osThreadDef(MotorTask, StartMotorTask, osPriorityNormal, 0, 128);
 800115c:	4b3f      	ldr	r3, [pc, #252]	; (800125c <main+0x29c>)
 800115e:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8001162:	461d      	mov	r5, r3
 8001164:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001166:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001168:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800116c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MotorTaskHandle = osThreadCreate(osThread(MotorTask), NULL);
 8001170:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001174:	2100      	movs	r1, #0
 8001176:	4618      	mov	r0, r3
 8001178:	f004 f98d 	bl	8005496 <osThreadCreate>
 800117c:	4603      	mov	r3, r0
 800117e:	4a38      	ldr	r2, [pc, #224]	; (8001260 <main+0x2a0>)
 8001180:	6013      	str	r3, [r2, #0]

  /* definition and creation of MainTask */
  osThreadDef(MainTask, StartMainTask, osPriorityHigh, 0, 128);
 8001182:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8001186:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800118a:	4a36      	ldr	r2, [pc, #216]	; (8001264 <main+0x2a4>)
 800118c:	461c      	mov	r4, r3
 800118e:	4615      	mov	r5, r2
 8001190:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001192:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001194:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001198:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MainTaskHandle = osThreadCreate(osThread(MainTask), NULL);
 800119c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80011a0:	2100      	movs	r1, #0
 80011a2:	4618      	mov	r0, r3
 80011a4:	f004 f977 	bl	8005496 <osThreadCreate>
 80011a8:	4603      	mov	r3, r0
 80011aa:	4a2f      	ldr	r2, [pc, #188]	; (8001268 <main+0x2a8>)
 80011ac:	6013      	str	r3, [r2, #0]

  /* definition and creation of ObjectDetectTas */
  osThreadDef(ObjectDetectTas, StartObjectDetectTask, osPriorityAboveNormal, 0, 128);
 80011ae:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 80011b2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80011b6:	4a2d      	ldr	r2, [pc, #180]	; (800126c <main+0x2ac>)
 80011b8:	461c      	mov	r4, r3
 80011ba:	4615      	mov	r5, r2
 80011bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011c0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011c4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ObjectDetectTasHandle = osThreadCreate(osThread(ObjectDetectTas), NULL);
 80011c8:	f107 0320 	add.w	r3, r7, #32
 80011cc:	2100      	movs	r1, #0
 80011ce:	4618      	mov	r0, r3
 80011d0:	f004 f961 	bl	8005496 <osThreadCreate>
 80011d4:	4603      	mov	r3, r0
 80011d6:	4a26      	ldr	r2, [pc, #152]	; (8001270 <main+0x2b0>)
 80011d8:	6013      	str	r3, [r2, #0]

  /* definition and creation of UartTask */
  osThreadDef(UartTask, StartUartTask, osPriorityNormal, 0, 128);
 80011da:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 80011de:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80011e2:	4a24      	ldr	r2, [pc, #144]	; (8001274 <main+0x2b4>)
 80011e4:	461c      	mov	r4, r3
 80011e6:	4615      	mov	r5, r2
 80011e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011ec:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011f0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  UartTaskHandle = osThreadCreate(osThread(UartTask), NULL);
 80011f4:	1d3b      	adds	r3, r7, #4
 80011f6:	2100      	movs	r1, #0
 80011f8:	4618      	mov	r0, r3
 80011fa:	f004 f94c 	bl	8005496 <osThreadCreate>
 80011fe:	4603      	mov	r3, r0
 8001200:	4a1d      	ldr	r2, [pc, #116]	; (8001278 <main+0x2b8>)
 8001202:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001204:	f004 f930 	bl	8005468 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001208:	e7fe      	b.n	8001208 <main+0x248>
 800120a:	bf00      	nop
 800120c:	20000450 	.word	0x20000450
 8001210:	20000510 	.word	0x20000510
 8001214:	20000514 	.word	0x20000514
 8001218:	0800b6f8 	.word	0x0800b6f8
 800121c:	20000500 	.word	0x20000500
 8001220:	0800b708 	.word	0x0800b708
 8001224:	20000504 	.word	0x20000504
 8001228:	0800b718 	.word	0x0800b718
 800122c:	20000508 	.word	0x20000508
 8001230:	2000050c 	.word	0x2000050c
 8001234:	0800b728 	.word	0x0800b728
 8001238:	200004dc 	.word	0x200004dc
 800123c:	0800b744 	.word	0x0800b744
 8001240:	200004e0 	.word	0x200004e0
 8001244:	0800b760 	.word	0x0800b760
 8001248:	200004e4 	.word	0x200004e4
 800124c:	0800b77c 	.word	0x0800b77c
 8001250:	200004e8 	.word	0x200004e8
 8001254:	0800b798 	.word	0x0800b798
 8001258:	200004ec 	.word	0x200004ec
 800125c:	0800b7b4 	.word	0x0800b7b4
 8001260:	200004f0 	.word	0x200004f0
 8001264:	0800b7d0 	.word	0x0800b7d0
 8001268:	200004f4 	.word	0x200004f4
 800126c:	0800b7ec 	.word	0x0800b7ec
 8001270:	200004f8 	.word	0x200004f8
 8001274:	0800b808 	.word	0x0800b808
 8001278:	200004fc 	.word	0x200004fc

0800127c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b094      	sub	sp, #80	; 0x50
 8001280:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001282:	f107 0320 	add.w	r3, r7, #32
 8001286:	2230      	movs	r2, #48	; 0x30
 8001288:	2100      	movs	r1, #0
 800128a:	4618      	mov	r0, r3
 800128c:	f007 fb16 	bl	80088bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001290:	f107 030c 	add.w	r3, r7, #12
 8001294:	2200      	movs	r2, #0
 8001296:	601a      	str	r2, [r3, #0]
 8001298:	605a      	str	r2, [r3, #4]
 800129a:	609a      	str	r2, [r3, #8]
 800129c:	60da      	str	r2, [r3, #12]
 800129e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012a0:	2300      	movs	r3, #0
 80012a2:	60bb      	str	r3, [r7, #8]
 80012a4:	4b27      	ldr	r3, [pc, #156]	; (8001344 <SystemClock_Config+0xc8>)
 80012a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a8:	4a26      	ldr	r2, [pc, #152]	; (8001344 <SystemClock_Config+0xc8>)
 80012aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012ae:	6413      	str	r3, [r2, #64]	; 0x40
 80012b0:	4b24      	ldr	r3, [pc, #144]	; (8001344 <SystemClock_Config+0xc8>)
 80012b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012b8:	60bb      	str	r3, [r7, #8]
 80012ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012bc:	2300      	movs	r3, #0
 80012be:	607b      	str	r3, [r7, #4]
 80012c0:	4b21      	ldr	r3, [pc, #132]	; (8001348 <SystemClock_Config+0xcc>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a20      	ldr	r2, [pc, #128]	; (8001348 <SystemClock_Config+0xcc>)
 80012c6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80012ca:	6013      	str	r3, [r2, #0]
 80012cc:	4b1e      	ldr	r3, [pc, #120]	; (8001348 <SystemClock_Config+0xcc>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80012d4:	607b      	str	r3, [r7, #4]
 80012d6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012d8:	2302      	movs	r3, #2
 80012da:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012dc:	2301      	movs	r3, #1
 80012de:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012e0:	2310      	movs	r3, #16
 80012e2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012e4:	2302      	movs	r3, #2
 80012e6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80012e8:	2300      	movs	r3, #0
 80012ea:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80012ec:	2308      	movs	r3, #8
 80012ee:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 80012f0:	2354      	movs	r3, #84	; 0x54
 80012f2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80012f4:	2302      	movs	r3, #2
 80012f6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80012f8:	2304      	movs	r3, #4
 80012fa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012fc:	f107 0320 	add.w	r3, r7, #32
 8001300:	4618      	mov	r0, r3
 8001302:	f001 fcd7 	bl	8002cb4 <HAL_RCC_OscConfig>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800130c:	f000 fed6 	bl	80020bc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001310:	230f      	movs	r3, #15
 8001312:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001314:	2302      	movs	r3, #2
 8001316:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001318:	2300      	movs	r3, #0
 800131a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800131c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001320:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001322:	2300      	movs	r3, #0
 8001324:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001326:	f107 030c 	add.w	r3, r7, #12
 800132a:	2102      	movs	r1, #2
 800132c:	4618      	mov	r0, r3
 800132e:	f001 ff39 	bl	80031a4 <HAL_RCC_ClockConfig>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001338:	f000 fec0 	bl	80020bc <Error_Handler>
  }
}
 800133c:	bf00      	nop
 800133e:	3750      	adds	r7, #80	; 0x50
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	40023800 	.word	0x40023800
 8001348:	40007000 	.word	0x40007000

0800134c <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001350:	2200      	movs	r2, #0
 8001352:	2105      	movs	r1, #5
 8001354:	2028      	movs	r0, #40	; 0x28
 8001356:	f001 fa23 	bl	80027a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800135a:	2028      	movs	r0, #40	; 0x28
 800135c:	f001 fa3c 	bl	80027d8 <HAL_NVIC_EnableIRQ>
}
 8001360:	bf00      	nop
 8001362:	bd80      	pop	{r7, pc}

08001364 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b086      	sub	sp, #24
 8001368:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800136a:	f107 0310 	add.w	r3, r7, #16
 800136e:	2200      	movs	r2, #0
 8001370:	601a      	str	r2, [r3, #0]
 8001372:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001374:	463b      	mov	r3, r7
 8001376:	2200      	movs	r2, #0
 8001378:	601a      	str	r2, [r3, #0]
 800137a:	605a      	str	r2, [r3, #4]
 800137c:	609a      	str	r2, [r3, #8]
 800137e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001380:	4b21      	ldr	r3, [pc, #132]	; (8001408 <MX_TIM1_Init+0xa4>)
 8001382:	4a22      	ldr	r2, [pc, #136]	; (800140c <MX_TIM1_Init+0xa8>)
 8001384:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 100-1;
 8001386:	4b20      	ldr	r3, [pc, #128]	; (8001408 <MX_TIM1_Init+0xa4>)
 8001388:	2263      	movs	r2, #99	; 0x63
 800138a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800138c:	4b1e      	ldr	r3, [pc, #120]	; (8001408 <MX_TIM1_Init+0xa4>)
 800138e:	2200      	movs	r2, #0
 8001390:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65536-1;
 8001392:	4b1d      	ldr	r3, [pc, #116]	; (8001408 <MX_TIM1_Init+0xa4>)
 8001394:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001398:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800139a:	4b1b      	ldr	r3, [pc, #108]	; (8001408 <MX_TIM1_Init+0xa4>)
 800139c:	2200      	movs	r2, #0
 800139e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80013a0:	4b19      	ldr	r3, [pc, #100]	; (8001408 <MX_TIM1_Init+0xa4>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013a6:	4b18      	ldr	r3, [pc, #96]	; (8001408 <MX_TIM1_Init+0xa4>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 80013ac:	4816      	ldr	r0, [pc, #88]	; (8001408 <MX_TIM1_Init+0xa4>)
 80013ae:	f002 fa07 	bl	80037c0 <HAL_TIM_IC_Init>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80013b8:	f000 fe80 	bl	80020bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013bc:	2300      	movs	r3, #0
 80013be:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013c0:	2300      	movs	r3, #0
 80013c2:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80013c4:	f107 0310 	add.w	r3, r7, #16
 80013c8:	4619      	mov	r1, r3
 80013ca:	480f      	ldr	r0, [pc, #60]	; (8001408 <MX_TIM1_Init+0xa4>)
 80013cc:	f002 ff2c 	bl	8004228 <HAL_TIMEx_MasterConfigSynchronization>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d001      	beq.n	80013da <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80013d6:	f000 fe71 	bl	80020bc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80013da:	2300      	movs	r3, #0
 80013dc:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80013de:	2301      	movs	r3, #1
 80013e0:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80013e2:	2300      	movs	r3, #0
 80013e4:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80013e6:	2300      	movs	r3, #0
 80013e8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80013ea:	463b      	mov	r3, r7
 80013ec:	2200      	movs	r2, #0
 80013ee:	4619      	mov	r1, r3
 80013f0:	4805      	ldr	r0, [pc, #20]	; (8001408 <MX_TIM1_Init+0xa4>)
 80013f2:	f002 fc57 	bl	8003ca4 <HAL_TIM_IC_ConfigChannel>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d001      	beq.n	8001400 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 80013fc:	f000 fe5e 	bl	80020bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001400:	bf00      	nop
 8001402:	3718      	adds	r7, #24
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	20000450 	.word	0x20000450
 800140c:	40010000 	.word	0x40010000

08001410 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001414:	4b11      	ldr	r3, [pc, #68]	; (800145c <MX_USART2_UART_Init+0x4c>)
 8001416:	4a12      	ldr	r2, [pc, #72]	; (8001460 <MX_USART2_UART_Init+0x50>)
 8001418:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800141a:	4b10      	ldr	r3, [pc, #64]	; (800145c <MX_USART2_UART_Init+0x4c>)
 800141c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001420:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001422:	4b0e      	ldr	r3, [pc, #56]	; (800145c <MX_USART2_UART_Init+0x4c>)
 8001424:	2200      	movs	r2, #0
 8001426:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001428:	4b0c      	ldr	r3, [pc, #48]	; (800145c <MX_USART2_UART_Init+0x4c>)
 800142a:	2200      	movs	r2, #0
 800142c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800142e:	4b0b      	ldr	r3, [pc, #44]	; (800145c <MX_USART2_UART_Init+0x4c>)
 8001430:	2200      	movs	r2, #0
 8001432:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001434:	4b09      	ldr	r3, [pc, #36]	; (800145c <MX_USART2_UART_Init+0x4c>)
 8001436:	220c      	movs	r2, #12
 8001438:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800143a:	4b08      	ldr	r3, [pc, #32]	; (800145c <MX_USART2_UART_Init+0x4c>)
 800143c:	2200      	movs	r2, #0
 800143e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001440:	4b06      	ldr	r3, [pc, #24]	; (800145c <MX_USART2_UART_Init+0x4c>)
 8001442:	2200      	movs	r2, #0
 8001444:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001446:	4805      	ldr	r0, [pc, #20]	; (800145c <MX_USART2_UART_Init+0x4c>)
 8001448:	f002 ff70 	bl	800432c <HAL_UART_Init>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001452:	f000 fe33 	bl	80020bc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001456:	bf00      	nop
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	20000498 	.word	0x20000498
 8001460:	40004400 	.word	0x40004400

08001464 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b08a      	sub	sp, #40	; 0x28
 8001468:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800146a:	f107 0314 	add.w	r3, r7, #20
 800146e:	2200      	movs	r2, #0
 8001470:	601a      	str	r2, [r3, #0]
 8001472:	605a      	str	r2, [r3, #4]
 8001474:	609a      	str	r2, [r3, #8]
 8001476:	60da      	str	r2, [r3, #12]
 8001478:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800147a:	2300      	movs	r3, #0
 800147c:	613b      	str	r3, [r7, #16]
 800147e:	4b40      	ldr	r3, [pc, #256]	; (8001580 <MX_GPIO_Init+0x11c>)
 8001480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001482:	4a3f      	ldr	r2, [pc, #252]	; (8001580 <MX_GPIO_Init+0x11c>)
 8001484:	f043 0304 	orr.w	r3, r3, #4
 8001488:	6313      	str	r3, [r2, #48]	; 0x30
 800148a:	4b3d      	ldr	r3, [pc, #244]	; (8001580 <MX_GPIO_Init+0x11c>)
 800148c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800148e:	f003 0304 	and.w	r3, r3, #4
 8001492:	613b      	str	r3, [r7, #16]
 8001494:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001496:	2300      	movs	r3, #0
 8001498:	60fb      	str	r3, [r7, #12]
 800149a:	4b39      	ldr	r3, [pc, #228]	; (8001580 <MX_GPIO_Init+0x11c>)
 800149c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149e:	4a38      	ldr	r2, [pc, #224]	; (8001580 <MX_GPIO_Init+0x11c>)
 80014a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014a4:	6313      	str	r3, [r2, #48]	; 0x30
 80014a6:	4b36      	ldr	r3, [pc, #216]	; (8001580 <MX_GPIO_Init+0x11c>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014ae:	60fb      	str	r3, [r7, #12]
 80014b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014b2:	2300      	movs	r3, #0
 80014b4:	60bb      	str	r3, [r7, #8]
 80014b6:	4b32      	ldr	r3, [pc, #200]	; (8001580 <MX_GPIO_Init+0x11c>)
 80014b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ba:	4a31      	ldr	r2, [pc, #196]	; (8001580 <MX_GPIO_Init+0x11c>)
 80014bc:	f043 0301 	orr.w	r3, r3, #1
 80014c0:	6313      	str	r3, [r2, #48]	; 0x30
 80014c2:	4b2f      	ldr	r3, [pc, #188]	; (8001580 <MX_GPIO_Init+0x11c>)
 80014c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c6:	f003 0301 	and.w	r3, r3, #1
 80014ca:	60bb      	str	r3, [r7, #8]
 80014cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ce:	2300      	movs	r3, #0
 80014d0:	607b      	str	r3, [r7, #4]
 80014d2:	4b2b      	ldr	r3, [pc, #172]	; (8001580 <MX_GPIO_Init+0x11c>)
 80014d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014d6:	4a2a      	ldr	r2, [pc, #168]	; (8001580 <MX_GPIO_Init+0x11c>)
 80014d8:	f043 0302 	orr.w	r3, r3, #2
 80014dc:	6313      	str	r3, [r2, #48]	; 0x30
 80014de:	4b28      	ldr	r3, [pc, #160]	; (8001580 <MX_GPIO_Init+0x11c>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e2:	f003 0302 	and.w	r3, r3, #2
 80014e6:	607b      	str	r3, [r7, #4]
 80014e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|Trig_Pin, GPIO_PIN_RESET);
 80014ea:	2200      	movs	r2, #0
 80014ec:	f44f 7108 	mov.w	r1, #544	; 0x220
 80014f0:	4824      	ldr	r0, [pc, #144]	; (8001584 <MX_GPIO_Init+0x120>)
 80014f2:	f001 fbad 	bl	8002c50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, YellowLed_Pin|RedLed_Pin|GreenLed_Pin|BlueLed_Pin, GPIO_PIN_RESET);
 80014f6:	2200      	movs	r2, #0
 80014f8:	f24e 0102 	movw	r1, #57346	; 0xe002
 80014fc:	4822      	ldr	r0, [pc, #136]	; (8001588 <MX_GPIO_Init+0x124>)
 80014fe:	f001 fba7 	bl	8002c50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001502:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001506:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001508:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800150c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150e:	2300      	movs	r3, #0
 8001510:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001512:	f107 0314 	add.w	r3, r7, #20
 8001516:	4619      	mov	r1, r3
 8001518:	481c      	ldr	r0, [pc, #112]	; (800158c <MX_GPIO_Init+0x128>)
 800151a:	f001 f9fd 	bl	8002918 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin Trig_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|Trig_Pin;
 800151e:	f44f 7308 	mov.w	r3, #544	; 0x220
 8001522:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001524:	2301      	movs	r3, #1
 8001526:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001528:	2300      	movs	r3, #0
 800152a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800152c:	2300      	movs	r3, #0
 800152e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001530:	f107 0314 	add.w	r3, r7, #20
 8001534:	4619      	mov	r1, r3
 8001536:	4813      	ldr	r0, [pc, #76]	; (8001584 <MX_GPIO_Init+0x120>)
 8001538:	f001 f9ee 	bl	8002918 <HAL_GPIO_Init>

  /*Configure GPIO pins : YellowLed_Pin RedLed_Pin GreenLed_Pin BlueLed_Pin */
  GPIO_InitStruct.Pin = YellowLed_Pin|RedLed_Pin|GreenLed_Pin|BlueLed_Pin;
 800153c:	f24e 0302 	movw	r3, #57346	; 0xe002
 8001540:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001542:	2301      	movs	r3, #1
 8001544:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001546:	2300      	movs	r3, #0
 8001548:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800154a:	2300      	movs	r3, #0
 800154c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800154e:	f107 0314 	add.w	r3, r7, #20
 8001552:	4619      	mov	r1, r3
 8001554:	480c      	ldr	r0, [pc, #48]	; (8001588 <MX_GPIO_Init+0x124>)
 8001556:	f001 f9df 	bl	8002918 <HAL_GPIO_Init>

  /*Configure GPIO pin : ExButton_Pin */
  GPIO_InitStruct.Pin = ExButton_Pin;
 800155a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800155e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001560:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001564:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001566:	2300      	movs	r3, #0
 8001568:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ExButton_GPIO_Port, &GPIO_InitStruct);
 800156a:	f107 0314 	add.w	r3, r7, #20
 800156e:	4619      	mov	r1, r3
 8001570:	4805      	ldr	r0, [pc, #20]	; (8001588 <MX_GPIO_Init+0x124>)
 8001572:	f001 f9d1 	bl	8002918 <HAL_GPIO_Init>

}
 8001576:	bf00      	nop
 8001578:	3728      	adds	r7, #40	; 0x28
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	40023800 	.word	0x40023800
 8001584:	40020000 	.word	0x40020000
 8001588:	40020400 	.word	0x40020400
 800158c:	40020800 	.word	0x40020800

08001590 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
// overwrite the HAL_GPIO_EXTI_Callback function
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
 8001596:	4603      	mov	r3, r0
 8001598:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin == ExButton_Pin) {
 800159a:	88fb      	ldrh	r3, [r7, #6]
 800159c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80015a0:	d105      	bne.n	80015ae <HAL_GPIO_EXTI_Callback+0x1e>
  	osSignalSet(ExButtonIntTaskHandle, SIGNAL_BUTTON_PRESS);
 80015a2:	4b0a      	ldr	r3, [pc, #40]	; (80015cc <HAL_GPIO_EXTI_Callback+0x3c>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	2101      	movs	r1, #1
 80015a8:	4618      	mov	r0, r3
 80015aa:	f003 ffd5 	bl	8005558 <osSignalSet>
  }
  if(GPIO_Pin == B1_Pin) {
 80015ae:	88fb      	ldrh	r3, [r7, #6]
 80015b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80015b4:	d105      	bne.n	80015c2 <HAL_GPIO_EXTI_Callback+0x32>
  	osSignalSet(ExButtonIntTaskHandle, SIGNAL_BUTTON_PRESS);
 80015b6:	4b05      	ldr	r3, [pc, #20]	; (80015cc <HAL_GPIO_EXTI_Callback+0x3c>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	2101      	movs	r1, #1
 80015bc:	4618      	mov	r0, r3
 80015be:	f003 ffcb 	bl	8005558 <osSignalSet>
  }
}
 80015c2:	bf00      	nop
 80015c4:	3708      	adds	r7, #8
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	200004ec 	.word	0x200004ec

080015d0 <HAL_UART_RxCpltCallback>:

// interrupt callback method - when the data reception is complete, this is called
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b084      	sub	sp, #16
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
	uint8_t flag; // accelerate -> 1, decelerate -> 0, else -> don't do anything

	 // current UART
	if (huart->Instance == USART2) {
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a3b      	ldr	r2, [pc, #236]	; (80016cc <HAL_UART_RxCpltCallback+0xfc>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d16f      	bne.n	80016c2 <HAL_UART_RxCpltCallback+0xf2>
  	// Clear Rx_Buffer prior to use
  	if (Rx_indx == 0) {
 80015e2:	4b3b      	ldr	r3, [pc, #236]	; (80016d0 <HAL_UART_RxCpltCallback+0x100>)
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d107      	bne.n	80015fa <HAL_UART_RxCpltCallback+0x2a>
    	// turn on the yellow led
    	HAL_GPIO_WritePin(YellowLed_GPIO_Port, YellowLed_Pin, GPIO_PIN_SET);
 80015ea:	2201      	movs	r2, #1
 80015ec:	2102      	movs	r1, #2
 80015ee:	4839      	ldr	r0, [pc, #228]	; (80016d4 <HAL_UART_RxCpltCallback+0x104>)
 80015f0:	f001 fb2e 	bl	8002c50 <HAL_GPIO_WritePin>
    	EmptyBuffer(Rx_Buffer);
 80015f4:	4838      	ldr	r0, [pc, #224]	; (80016d8 <HAL_UART_RxCpltCallback+0x108>)
 80015f6:	f7ff fcab 	bl	8000f50 <EmptyBuffer>
  	}

  	// check for carriage return (ASCII: 13 == \r)
  	if (Rx_byte != 13) {
 80015fa:	4b38      	ldr	r3, [pc, #224]	; (80016dc <HAL_UART_RxCpltCallback+0x10c>)
 80015fc:	781b      	ldrb	r3, [r3, #0]
 80015fe:	2b0d      	cmp	r3, #13
 8001600:	d00b      	beq.n	800161a <HAL_UART_RxCpltCallback+0x4a>
  		Rx_Buffer[Rx_indx++] = Rx_byte; // add data to Rx_Buffer
 8001602:	4b33      	ldr	r3, [pc, #204]	; (80016d0 <HAL_UART_RxCpltCallback+0x100>)
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	1c5a      	adds	r2, r3, #1
 8001608:	b2d1      	uxtb	r1, r2
 800160a:	4a31      	ldr	r2, [pc, #196]	; (80016d0 <HAL_UART_RxCpltCallback+0x100>)
 800160c:	7011      	strb	r1, [r2, #0]
 800160e:	461a      	mov	r2, r3
 8001610:	4b32      	ldr	r3, [pc, #200]	; (80016dc <HAL_UART_RxCpltCallback+0x10c>)
 8001612:	7819      	ldrb	r1, [r3, #0]
 8001614:	4b30      	ldr	r3, [pc, #192]	; (80016d8 <HAL_UART_RxCpltCallback+0x108>)
 8001616:	5499      	strb	r1, [r3, r2]
 8001618:	e048      	b.n	80016ac <HAL_UART_RxCpltCallback+0xdc>
  	} else {
  		Rx_indx = 0;
 800161a:	4b2d      	ldr	r3, [pc, #180]	; (80016d0 <HAL_UART_RxCpltCallback+0x100>)
 800161c:	2200      	movs	r2, #0
 800161e:	701a      	strb	r2, [r3, #0]
  		Transfer_cplt = 1; // transfer complete, data is ready
 8001620:	4b2f      	ldr	r3, [pc, #188]	; (80016e0 <HAL_UART_RxCpltCallback+0x110>)
 8001622:	2201      	movs	r2, #1
 8001624:	701a      	strb	r2, [r3, #0]

  		// LED trigger phrase
  		if (strcmp(Rx_Buffer, "faster") == 0) {
 8001626:	492f      	ldr	r1, [pc, #188]	; (80016e4 <HAL_UART_RxCpltCallback+0x114>)
 8001628:	482b      	ldr	r0, [pc, #172]	; (80016d8 <HAL_UART_RxCpltCallback+0x108>)
 800162a:	f7fe fdd9 	bl	80001e0 <strcmp>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d106      	bne.n	8001642 <HAL_UART_RxCpltCallback+0x72>
  			sprintf(msg, "Accelerating!");
 8001634:	492c      	ldr	r1, [pc, #176]	; (80016e8 <HAL_UART_RxCpltCallback+0x118>)
 8001636:	482d      	ldr	r0, [pc, #180]	; (80016ec <HAL_UART_RxCpltCallback+0x11c>)
 8001638:	f007 fdb2 	bl	80091a0 <siprintf>
  			flag = 1;
 800163c:	2301      	movs	r3, #1
 800163e:	73fb      	strb	r3, [r7, #15]
 8001640:	e013      	b.n	800166a <HAL_UART_RxCpltCallback+0x9a>
  		} else if (strcmp(Rx_Buffer, "slower")  == 0) {
 8001642:	492b      	ldr	r1, [pc, #172]	; (80016f0 <HAL_UART_RxCpltCallback+0x120>)
 8001644:	4824      	ldr	r0, [pc, #144]	; (80016d8 <HAL_UART_RxCpltCallback+0x108>)
 8001646:	f7fe fdcb 	bl	80001e0 <strcmp>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d106      	bne.n	800165e <HAL_UART_RxCpltCallback+0x8e>
  			sprintf(msg, "Decelerating!");
 8001650:	4928      	ldr	r1, [pc, #160]	; (80016f4 <HAL_UART_RxCpltCallback+0x124>)
 8001652:	4826      	ldr	r0, [pc, #152]	; (80016ec <HAL_UART_RxCpltCallback+0x11c>)
 8001654:	f007 fda4 	bl	80091a0 <siprintf>
  			flag = 0;
 8001658:	2300      	movs	r3, #0
 800165a:	73fb      	strb	r3, [r7, #15]
 800165c:	e005      	b.n	800166a <HAL_UART_RxCpltCallback+0x9a>
  		} else {
  			sprintf(msg, "Unknown command.");
 800165e:	4926      	ldr	r1, [pc, #152]	; (80016f8 <HAL_UART_RxCpltCallback+0x128>)
 8001660:	4822      	ldr	r0, [pc, #136]	; (80016ec <HAL_UART_RxCpltCallback+0x11c>)
 8001662:	f007 fd9d 	bl	80091a0 <siprintf>
  			flag = 2;
 8001666:	2302      	movs	r3, #2
 8001668:	73fb      	strb	r3, [r7, #15]
  		}

  		// send to UART
  		HAL_UART_Transmit(&huart2, "\n\r", 2, 100);
 800166a:	2364      	movs	r3, #100	; 0x64
 800166c:	2202      	movs	r2, #2
 800166e:	4923      	ldr	r1, [pc, #140]	; (80016fc <HAL_UART_RxCpltCallback+0x12c>)
 8001670:	4823      	ldr	r0, [pc, #140]	; (8001700 <HAL_UART_RxCpltCallback+0x130>)
 8001672:	f002 fea8 	bl	80043c6 <HAL_UART_Transmit>
  		HAL_UART_Transmit(&huart2, msg, sizeof(msg), 100);
 8001676:	2364      	movs	r3, #100	; 0x64
 8001678:	2228      	movs	r2, #40	; 0x28
 800167a:	491c      	ldr	r1, [pc, #112]	; (80016ec <HAL_UART_RxCpltCallback+0x11c>)
 800167c:	4820      	ldr	r0, [pc, #128]	; (8001700 <HAL_UART_RxCpltCallback+0x130>)
 800167e:	f002 fea2 	bl	80043c6 <HAL_UART_Transmit>
  		HAL_UART_Transmit(&huart2, "\n\r", 2, 100);
 8001682:	2364      	movs	r3, #100	; 0x64
 8001684:	2202      	movs	r2, #2
 8001686:	491d      	ldr	r1, [pc, #116]	; (80016fc <HAL_UART_RxCpltCallback+0x12c>)
 8001688:	481d      	ldr	r0, [pc, #116]	; (8001700 <HAL_UART_RxCpltCallback+0x130>)
 800168a:	f002 fe9c 	bl	80043c6 <HAL_UART_Transmit>
    	EmptyBuffer(msg);
 800168e:	4817      	ldr	r0, [pc, #92]	; (80016ec <HAL_UART_RxCpltCallback+0x11c>)
 8001690:	f7ff fc5e 	bl	8000f50 <EmptyBuffer>

    	// send flag to the UartThread via a queue
	  	osMessagePut(UartQueueHandle, flag, 100);
 8001694:	4b1b      	ldr	r3, [pc, #108]	; (8001704 <HAL_UART_RxCpltCallback+0x134>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	7bf9      	ldrb	r1, [r7, #15]
 800169a:	2264      	movs	r2, #100	; 0x64
 800169c:	4618      	mov	r0, r3
 800169e:	f004 f961 	bl	8005964 <osMessagePut>

    	// turn off the yellow led
    	HAL_GPIO_WritePin(YellowLed_GPIO_Port, YellowLed_Pin, GPIO_PIN_RESET);
 80016a2:	2200      	movs	r2, #0
 80016a4:	2102      	movs	r1, #2
 80016a6:	480b      	ldr	r0, [pc, #44]	; (80016d4 <HAL_UART_RxCpltCallback+0x104>)
 80016a8:	f001 fad2 	bl	8002c50 <HAL_GPIO_WritePin>
  	}

  	// activate UART
  	HAL_UART_Receive_IT(&huart2, &Rx_byte, 1);
 80016ac:	2201      	movs	r2, #1
 80016ae:	490b      	ldr	r1, [pc, #44]	; (80016dc <HAL_UART_RxCpltCallback+0x10c>)
 80016b0:	4813      	ldr	r0, [pc, #76]	; (8001700 <HAL_UART_RxCpltCallback+0x130>)
 80016b2:	f002 ff1a 	bl	80044ea <HAL_UART_Receive_IT>
  	// send to UART
  	HAL_UART_Transmit(&huart2, &Rx_byte, 1, 100);
 80016b6:	2364      	movs	r3, #100	; 0x64
 80016b8:	2201      	movs	r2, #1
 80016ba:	4908      	ldr	r1, [pc, #32]	; (80016dc <HAL_UART_RxCpltCallback+0x10c>)
 80016bc:	4810      	ldr	r0, [pc, #64]	; (8001700 <HAL_UART_RxCpltCallback+0x130>)
 80016be:	f002 fe82 	bl	80043c6 <HAL_UART_Transmit>
	}
}
 80016c2:	bf00      	nop
 80016c4:	3710      	adds	r7, #16
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	40004400 	.word	0x40004400
 80016d0:	20000519 	.word	0x20000519
 80016d4:	40020400 	.word	0x40020400
 80016d8:	2000051c 	.word	0x2000051c
 80016dc:	20000518 	.word	0x20000518
 80016e0:	2000051a 	.word	0x2000051a
 80016e4:	0800b824 	.word	0x0800b824
 80016e8:	0800b82c 	.word	0x0800b82c
 80016ec:	20000580 	.word	0x20000580
 80016f0:	0800b83c 	.word	0x0800b83c
 80016f4:	0800b844 	.word	0x0800b844
 80016f8:	0800b854 	.word	0x0800b854
 80016fc:	0800b868 	.word	0x0800b868
 8001700:	20000498 	.word	0x20000498
 8001704:	20000500 	.word	0x20000500

08001708 <HAL_TIM_IC_CaptureCallback>:
// Second Timestamp will be captured on the falling edge
// Difference between the Timestamps will be calculated. This Difference will be microseconds, as the timer is running at 1 MHz
// Based on the Difference value, the distance is calculated using the formula given in the datasheet
// Finally, the Interrupt will be disabled, so that we dont capture any unwanted signals.
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // if the interrupt source is channel1
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	7f1b      	ldrb	r3, [r3, #28]
 8001714:	2b01      	cmp	r3, #1
 8001716:	f040 809d 	bne.w	8001854 <HAL_TIM_IC_CaptureCallback+0x14c>
	{
		if (Is_First_Captured==0) // if the first value is not captured
 800171a:	4b53      	ldr	r3, [pc, #332]	; (8001868 <HAL_TIM_IC_CaptureCallback+0x160>)
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	2b00      	cmp	r3, #0
 8001720:	d11a      	bne.n	8001758 <HAL_TIM_IC_CaptureCallback+0x50>
		{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 8001722:	2100      	movs	r1, #0
 8001724:	6878      	ldr	r0, [r7, #4]
 8001726:	f002 fb59 	bl	8003ddc <HAL_TIM_ReadCapturedValue>
 800172a:	4603      	mov	r3, r0
 800172c:	4a4f      	ldr	r2, [pc, #316]	; (800186c <HAL_TIM_IC_CaptureCallback+0x164>)
 800172e:	6013      	str	r3, [r2, #0]
			Is_First_Captured = 1;  // set the first captured as true
 8001730:	4b4d      	ldr	r3, [pc, #308]	; (8001868 <HAL_TIM_IC_CaptureCallback+0x160>)
 8001732:	2201      	movs	r2, #1
 8001734:	701a      	strb	r2, [r3, #0]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	6a1a      	ldr	r2, [r3, #32]
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f022 020a 	bic.w	r2, r2, #10
 8001744:	621a      	str	r2, [r3, #32]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	6a1a      	ldr	r2, [r3, #32]
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f042 0202 	orr.w	r2, r2, #2
 8001754:	621a      	str	r2, [r3, #32]
			// set polarity to rising edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
			__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
		}
	}
}
 8001756:	e07d      	b.n	8001854 <HAL_TIM_IC_CaptureCallback+0x14c>
		else if (Is_First_Captured==1)   // if the first is already captured
 8001758:	4b43      	ldr	r3, [pc, #268]	; (8001868 <HAL_TIM_IC_CaptureCallback+0x160>)
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	2b01      	cmp	r3, #1
 800175e:	d179      	bne.n	8001854 <HAL_TIM_IC_CaptureCallback+0x14c>
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 8001760:	2100      	movs	r1, #0
 8001762:	6878      	ldr	r0, [r7, #4]
 8001764:	f002 fb3a 	bl	8003ddc <HAL_TIM_ReadCapturedValue>
 8001768:	4603      	mov	r3, r0
 800176a:	4a41      	ldr	r2, [pc, #260]	; (8001870 <HAL_TIM_IC_CaptureCallback+0x168>)
 800176c:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	2200      	movs	r2, #0
 8001774:	625a      	str	r2, [r3, #36]	; 0x24
			if (IC_Val2 > IC_Val1)
 8001776:	4b3e      	ldr	r3, [pc, #248]	; (8001870 <HAL_TIM_IC_CaptureCallback+0x168>)
 8001778:	681a      	ldr	r2, [r3, #0]
 800177a:	4b3c      	ldr	r3, [pc, #240]	; (800186c <HAL_TIM_IC_CaptureCallback+0x164>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	429a      	cmp	r2, r3
 8001780:	d907      	bls.n	8001792 <HAL_TIM_IC_CaptureCallback+0x8a>
				Difference = IC_Val2-IC_Val1;
 8001782:	4b3b      	ldr	r3, [pc, #236]	; (8001870 <HAL_TIM_IC_CaptureCallback+0x168>)
 8001784:	681a      	ldr	r2, [r3, #0]
 8001786:	4b39      	ldr	r3, [pc, #228]	; (800186c <HAL_TIM_IC_CaptureCallback+0x164>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	1ad3      	subs	r3, r2, r3
 800178c:	4a39      	ldr	r2, [pc, #228]	; (8001874 <HAL_TIM_IC_CaptureCallback+0x16c>)
 800178e:	6013      	str	r3, [r2, #0]
 8001790:	e00f      	b.n	80017b2 <HAL_TIM_IC_CaptureCallback+0xaa>
			else if (IC_Val1 > IC_Val2)
 8001792:	4b36      	ldr	r3, [pc, #216]	; (800186c <HAL_TIM_IC_CaptureCallback+0x164>)
 8001794:	681a      	ldr	r2, [r3, #0]
 8001796:	4b36      	ldr	r3, [pc, #216]	; (8001870 <HAL_TIM_IC_CaptureCallback+0x168>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	429a      	cmp	r2, r3
 800179c:	d909      	bls.n	80017b2 <HAL_TIM_IC_CaptureCallback+0xaa>
				Difference = (0xffff - IC_Val1) + IC_Val2;
 800179e:	4b34      	ldr	r3, [pc, #208]	; (8001870 <HAL_TIM_IC_CaptureCallback+0x168>)
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	4b32      	ldr	r3, [pc, #200]	; (800186c <HAL_TIM_IC_CaptureCallback+0x164>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	1ad3      	subs	r3, r2, r3
 80017a8:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80017ac:	33ff      	adds	r3, #255	; 0xff
 80017ae:	4a31      	ldr	r2, [pc, #196]	; (8001874 <HAL_TIM_IC_CaptureCallback+0x16c>)
 80017b0:	6013      	str	r3, [r2, #0]
			Distance = Difference * .034/2;
 80017b2:	4b30      	ldr	r3, [pc, #192]	; (8001874 <HAL_TIM_IC_CaptureCallback+0x16c>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	4618      	mov	r0, r3
 80017b8:	f7fe febc 	bl	8000534 <__aeabi_ui2d>
 80017bc:	a328      	add	r3, pc, #160	; (adr r3, 8001860 <HAL_TIM_IC_CaptureCallback+0x158>)
 80017be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017c2:	f7fe ff31 	bl	8000628 <__aeabi_dmul>
 80017c6:	4602      	mov	r2, r0
 80017c8:	460b      	mov	r3, r1
 80017ca:	4610      	mov	r0, r2
 80017cc:	4619      	mov	r1, r3
 80017ce:	f04f 0200 	mov.w	r2, #0
 80017d2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80017d6:	f7ff f851 	bl	800087c <__aeabi_ddiv>
 80017da:	4602      	mov	r2, r0
 80017dc:	460b      	mov	r3, r1
 80017de:	4610      	mov	r0, r2
 80017e0:	4619      	mov	r1, r3
 80017e2:	f7ff f9f9 	bl	8000bd8 <__aeabi_d2uiz>
 80017e6:	4603      	mov	r3, r0
 80017e8:	b2da      	uxtb	r2, r3
 80017ea:	4b23      	ldr	r3, [pc, #140]	; (8001878 <HAL_TIM_IC_CaptureCallback+0x170>)
 80017ec:	701a      	strb	r2, [r3, #0]
	  	if (Distance < 20){
 80017ee:	4b22      	ldr	r3, [pc, #136]	; (8001878 <HAL_TIM_IC_CaptureCallback+0x170>)
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	2b13      	cmp	r3, #19
 80017f4:	d808      	bhi.n	8001808 <HAL_TIM_IC_CaptureCallback+0x100>
				detect = 1;
 80017f6:	4b21      	ldr	r3, [pc, #132]	; (800187c <HAL_TIM_IC_CaptureCallback+0x174>)
 80017f8:	2201      	movs	r2, #1
 80017fa:	701a      	strb	r2, [r3, #0]
	    	osSignalSet(ObjectDetectTasHandle, SIGNAL_OBJECT_DETECT);
 80017fc:	4b20      	ldr	r3, [pc, #128]	; (8001880 <HAL_TIM_IC_CaptureCallback+0x178>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	2101      	movs	r1, #1
 8001802:	4618      	mov	r0, r3
 8001804:	f003 fea8 	bl	8005558 <osSignalSet>
	  	if (Distance >=20){
 8001808:	4b1b      	ldr	r3, [pc, #108]	; (8001878 <HAL_TIM_IC_CaptureCallback+0x170>)
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	2b13      	cmp	r3, #19
 800180e:	d908      	bls.n	8001822 <HAL_TIM_IC_CaptureCallback+0x11a>
				detect = 0;
 8001810:	4b1a      	ldr	r3, [pc, #104]	; (800187c <HAL_TIM_IC_CaptureCallback+0x174>)
 8001812:	2200      	movs	r2, #0
 8001814:	701a      	strb	r2, [r3, #0]
				osSignalSet(ObjectDetectTasHandle, SIGNAL_OBJECT_DETECT);
 8001816:	4b1a      	ldr	r3, [pc, #104]	; (8001880 <HAL_TIM_IC_CaptureCallback+0x178>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	2101      	movs	r1, #1
 800181c:	4618      	mov	r0, r3
 800181e:	f003 fe9b 	bl	8005558 <osSignalSet>
			Is_First_Captured = 0; // set it back to false
 8001822:	4b11      	ldr	r3, [pc, #68]	; (8001868 <HAL_TIM_IC_CaptureCallback+0x160>)
 8001824:	2200      	movs	r2, #0
 8001826:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	6a1a      	ldr	r2, [r3, #32]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f022 020a 	bic.w	r2, r2, #10
 8001836:	621a      	str	r2, [r3, #32]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681a      	ldr	r2, [r3, #0]
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	6a12      	ldr	r2, [r2, #32]
 8001842:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
 8001844:	4b0f      	ldr	r3, [pc, #60]	; (8001884 <HAL_TIM_IC_CaptureCallback+0x17c>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	68da      	ldr	r2, [r3, #12]
 800184a:	4b0e      	ldr	r3, [pc, #56]	; (8001884 <HAL_TIM_IC_CaptureCallback+0x17c>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f022 0202 	bic.w	r2, r2, #2
 8001852:	60da      	str	r2, [r3, #12]
}
 8001854:	bf00      	nop
 8001856:	3708      	adds	r7, #8
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	f3af 8000 	nop.w
 8001860:	b020c49c 	.word	0xb020c49c
 8001864:	3fa16872 	.word	0x3fa16872
 8001868:	200005b8 	.word	0x200005b8
 800186c:	200005ac 	.word	0x200005ac
 8001870:	200005b0 	.word	0x200005b0
 8001874:	200005b4 	.word	0x200005b4
 8001878:	200005b9 	.word	0x200005b9
 800187c:	200005ba 	.word	0x200005ba
 8001880:	200004f8 	.word	0x200004f8
 8001884:	20000450 	.word	0x20000450

08001888 <StartImuTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartImuTask */
void StartImuTask(void const * argument)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b090      	sub	sp, #64	; 0x40
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	osMutexWait(PrintMtxHandle, osWaitForever);
 8001890:	4b23      	ldr	r3, [pc, #140]	; (8001920 <StartImuTask+0x98>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f04f 31ff 	mov.w	r1, #4294967295
 8001898:	4618      	mov	r0, r3
 800189a:	f003 ff01 	bl	80056a0 <osMutexWait>
	sprintf(msg, "IMU GO\r\n");
 800189e:	4921      	ldr	r1, [pc, #132]	; (8001924 <StartImuTask+0x9c>)
 80018a0:	4821      	ldr	r0, [pc, #132]	; (8001928 <StartImuTask+0xa0>)
 80018a2:	f007 fc7d 	bl	80091a0 <siprintf>
	HAL_UART_Transmit(&huart2, msg, sizeof(msg), 100);
 80018a6:	2364      	movs	r3, #100	; 0x64
 80018a8:	2228      	movs	r2, #40	; 0x28
 80018aa:	491f      	ldr	r1, [pc, #124]	; (8001928 <StartImuTask+0xa0>)
 80018ac:	481f      	ldr	r0, [pc, #124]	; (800192c <StartImuTask+0xa4>)
 80018ae:	f002 fd8a 	bl	80043c6 <HAL_UART_Transmit>
	EmptyBuffer(msg);
 80018b2:	481d      	ldr	r0, [pc, #116]	; (8001928 <StartImuTask+0xa0>)
 80018b4:	f7ff fb4c 	bl	8000f50 <EmptyBuffer>
	osMutexRelease(PrintMtxHandle);
 80018b8:	4b19      	ldr	r3, [pc, #100]	; (8001920 <StartImuTask+0x98>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4618      	mov	r0, r3
 80018be:	f003 ff3d 	bl	800573c <osMutexRelease>

  /* Infinite loop */
  for(;;)
  {
  	// Get the RTOS kernel tick count
  	uint32_t  t =  osKernelSysTick();
 80018c2:	f003 fdd8 	bl	8005476 <osKernelSysTick>
 80018c6:	63f8      	str	r0, [r7, #60]	; 0x3c

  	// pseudo-measurements -  we assume that the the IMU gives perfect measurements that indicate that the vehicle moves in a circle with constant speeds
  	LinAcc imu_lin_acc = {0.1, 0.0, 0.0};
 80018c8:	4b19      	ldr	r3, [pc, #100]	; (8001930 <StartImuTask+0xa8>)
 80018ca:	633b      	str	r3, [r7, #48]	; 0x30
 80018cc:	f04f 0300 	mov.w	r3, #0
 80018d0:	637b      	str	r3, [r7, #52]	; 0x34
 80018d2:	f04f 0300 	mov.w	r3, #0
 80018d6:	63bb      	str	r3, [r7, #56]	; 0x38
  	AngVel imu_ang_vel = {0.0, 0.0, 0.2};
 80018d8:	f04f 0300 	mov.w	r3, #0
 80018dc:	627b      	str	r3, [r7, #36]	; 0x24
 80018de:	f04f 0300 	mov.w	r3, #0
 80018e2:	62bb      	str	r3, [r7, #40]	; 0x28
 80018e4:	4b13      	ldr	r3, [pc, #76]	; (8001934 <StartImuTask+0xac>)
 80018e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  	ImuData imu_readings = {t, imu_lin_acc, imu_ang_vel};
 80018e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80018ea:	60bb      	str	r3, [r7, #8]
 80018ec:	f107 030c 	add.w	r3, r7, #12
 80018f0:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80018f4:	ca07      	ldmia	r2, {r0, r1, r2}
 80018f6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80018fa:	f107 0318 	add.w	r3, r7, #24
 80018fe:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8001902:	ca07      	ldmia	r2, {r0, r1, r2}
 8001904:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  	// send the data to the queue
  	osMessagePut(ImuQueueHandle, (uint32_t) &imu_readings, 100);
 8001908:	4b0b      	ldr	r3, [pc, #44]	; (8001938 <StartImuTask+0xb0>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f107 0108 	add.w	r1, r7, #8
 8001910:	2264      	movs	r2, #100	; 0x64
 8001912:	4618      	mov	r0, r3
 8001914:	f004 f826 	bl	8005964 <osMessagePut>

  	osDelay(10); // IMU signal every 0.01 sec
 8001918:	200a      	movs	r0, #10
 800191a:	f003 fe08 	bl	800552e <osDelay>
  {
 800191e:	e7d0      	b.n	80018c2 <StartImuTask+0x3a>
 8001920:	20000510 	.word	0x20000510
 8001924:	0800b86c 	.word	0x0800b86c
 8001928:	20000580 	.word	0x20000580
 800192c:	20000498 	.word	0x20000498
 8001930:	3dcccccd 	.word	0x3dcccccd
 8001934:	3e4ccccd 	.word	0x3e4ccccd
 8001938:	20000504 	.word	0x20000504

0800193c <StartGpsTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartGpsTask */
void StartGpsTask(void const * argument)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b08a      	sub	sp, #40	; 0x28
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartGpsTask */
	osMutexWait(PrintMtxHandle, osWaitForever);
 8001944:	4b1a      	ldr	r3, [pc, #104]	; (80019b0 <StartGpsTask+0x74>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f04f 31ff 	mov.w	r1, #4294967295
 800194c:	4618      	mov	r0, r3
 800194e:	f003 fea7 	bl	80056a0 <osMutexWait>
	sprintf(msg, "GPS GO\r\n");
 8001952:	4918      	ldr	r1, [pc, #96]	; (80019b4 <StartGpsTask+0x78>)
 8001954:	4818      	ldr	r0, [pc, #96]	; (80019b8 <StartGpsTask+0x7c>)
 8001956:	f007 fc23 	bl	80091a0 <siprintf>
	HAL_UART_Transmit(&huart2, msg, sizeof(msg), 100);
 800195a:	2364      	movs	r3, #100	; 0x64
 800195c:	2228      	movs	r2, #40	; 0x28
 800195e:	4916      	ldr	r1, [pc, #88]	; (80019b8 <StartGpsTask+0x7c>)
 8001960:	4816      	ldr	r0, [pc, #88]	; (80019bc <StartGpsTask+0x80>)
 8001962:	f002 fd30 	bl	80043c6 <HAL_UART_Transmit>
	EmptyBuffer(msg);
 8001966:	4814      	ldr	r0, [pc, #80]	; (80019b8 <StartGpsTask+0x7c>)
 8001968:	f7ff faf2 	bl	8000f50 <EmptyBuffer>
	osMutexRelease(PrintMtxHandle);
 800196c:	4b10      	ldr	r3, [pc, #64]	; (80019b0 <StartGpsTask+0x74>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4618      	mov	r0, r3
 8001972:	f003 fee3 	bl	800573c <osMutexRelease>

	/* Infinite loop */
  for(;;)
  {
  	// Get the RTOS kernel tick count
  	uint32_t  t =  osKernelSysTick();
 8001976:	f003 fd7e 	bl	8005476 <osKernelSysTick>
 800197a:	6278      	str	r0, [r7, #36]	; 0x24

  	// GPS pseudo-measurements
  	float gps_x = 1.1;
 800197c:	4b10      	ldr	r3, [pc, #64]	; (80019c0 <StartGpsTask+0x84>)
 800197e:	623b      	str	r3, [r7, #32]
  	float gps_y = 2.2;
 8001980:	4b10      	ldr	r3, [pc, #64]	; (80019c4 <StartGpsTask+0x88>)
 8001982:	61fb      	str	r3, [r7, #28]
  	float gps_z = 3.3;
 8001984:	4b10      	ldr	r3, [pc, #64]	; (80019c8 <StartGpsTask+0x8c>)
 8001986:	61bb      	str	r3, [r7, #24]
  	GpsData gps_readings = {t, gps_x, gps_y, gps_z};
 8001988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800198a:	60bb      	str	r3, [r7, #8]
 800198c:	6a3b      	ldr	r3, [r7, #32]
 800198e:	60fb      	str	r3, [r7, #12]
 8001990:	69fb      	ldr	r3, [r7, #28]
 8001992:	613b      	str	r3, [r7, #16]
 8001994:	69bb      	ldr	r3, [r7, #24]
 8001996:	617b      	str	r3, [r7, #20]

  	// send the data to the queue
  	osMessagePut(GpsQueueHandle, (uint32_t) &gps_readings, 100);
 8001998:	4b0c      	ldr	r3, [pc, #48]	; (80019cc <StartGpsTask+0x90>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f107 0108 	add.w	r1, r7, #8
 80019a0:	2264      	movs	r2, #100	; 0x64
 80019a2:	4618      	mov	r0, r3
 80019a4:	f003 ffde 	bl	8005964 <osMessagePut>

  	osDelay(100); // GPS signal every 0.1 sec
 80019a8:	2064      	movs	r0, #100	; 0x64
 80019aa:	f003 fdc0 	bl	800552e <osDelay>
  {
 80019ae:	e7e2      	b.n	8001976 <StartGpsTask+0x3a>
 80019b0:	20000510 	.word	0x20000510
 80019b4:	0800b878 	.word	0x0800b878
 80019b8:	20000580 	.word	0x20000580
 80019bc:	20000498 	.word	0x20000498
 80019c0:	3f8ccccd 	.word	0x3f8ccccd
 80019c4:	400ccccd 	.word	0x400ccccd
 80019c8:	40533333 	.word	0x40533333
 80019cc:	20000508 	.word	0x20000508

080019d0 <StartKFTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartKFTask */
void StartKFTask(void const * argument)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b08a      	sub	sp, #40	; 0x28
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartKFTask */
	osMutexWait(PrintMtxHandle, osWaitForever);
 80019d8:	4b16      	ldr	r3, [pc, #88]	; (8001a34 <StartKFTask+0x64>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f04f 31ff 	mov.w	r1, #4294967295
 80019e0:	4618      	mov	r0, r3
 80019e2:	f003 fe5d 	bl	80056a0 <osMutexWait>
	sprintf(msg, "KF GO\r\n");
 80019e6:	4914      	ldr	r1, [pc, #80]	; (8001a38 <StartKFTask+0x68>)
 80019e8:	4814      	ldr	r0, [pc, #80]	; (8001a3c <StartKFTask+0x6c>)
 80019ea:	f007 fbd9 	bl	80091a0 <siprintf>
	HAL_UART_Transmit(&huart2, msg, sizeof(msg), 100);
 80019ee:	2364      	movs	r3, #100	; 0x64
 80019f0:	2228      	movs	r2, #40	; 0x28
 80019f2:	4912      	ldr	r1, [pc, #72]	; (8001a3c <StartKFTask+0x6c>)
 80019f4:	4812      	ldr	r0, [pc, #72]	; (8001a40 <StartKFTask+0x70>)
 80019f6:	f002 fce6 	bl	80043c6 <HAL_UART_Transmit>
	EmptyBuffer(msg);
 80019fa:	4810      	ldr	r0, [pc, #64]	; (8001a3c <StartKFTask+0x6c>)
 80019fc:	f7ff faa8 	bl	8000f50 <EmptyBuffer>
	osMutexRelease(PrintMtxHandle);
 8001a00:	4b0c      	ldr	r3, [pc, #48]	; (8001a34 <StartKFTask+0x64>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4618      	mov	r0, r3
 8001a06:	f003 fe99 	bl	800573c <osMutexRelease>

	/* Infinite loop */
  for(;;)
  {
  	// Get the RTOS kernel tick count
  	uint32_t  t =  osKernelSysTick();
 8001a0a:	f003 fd34 	bl	8005476 <osKernelSysTick>
 8001a0e:	6278      	str	r0, [r7, #36]	; 0x24

  	// receive GPS and IMU data from queues
  	osEvent retval_imu = osMessageGet(ImuQueueHandle, 0);
 8001a10:	4b0c      	ldr	r3, [pc, #48]	; (8001a44 <StartKFTask+0x74>)
 8001a12:	6819      	ldr	r1, [r3, #0]
 8001a14:	f107 0318 	add.w	r3, r7, #24
 8001a18:	2200      	movs	r2, #0
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f003 ffe2 	bl	80059e4 <osMessageGet>
//  	((ImuData*)retval_imu.value.p)->timestamp;
//  	((ImuData*)retval_imu.value.p)->lin_acc;
//  	((ImuData*)retval_imu.value.p)->ang_vel;
  	osEvent retval_gps = osMessageGet(GpsQueueHandle, 0);
 8001a20:	4b09      	ldr	r3, [pc, #36]	; (8001a48 <StartKFTask+0x78>)
 8001a22:	6819      	ldr	r1, [r3, #0]
 8001a24:	f107 030c 	add.w	r3, r7, #12
 8001a28:	2200      	movs	r2, #0
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f003 ffda 	bl	80059e4 <osMessageGet>
  {
 8001a30:	e7eb      	b.n	8001a0a <StartKFTask+0x3a>
 8001a32:	bf00      	nop
 8001a34:	20000510 	.word	0x20000510
 8001a38:	0800b884 	.word	0x0800b884
 8001a3c:	20000580 	.word	0x20000580
 8001a40:	20000498 	.word	0x20000498
 8001a44:	20000504 	.word	0x20000504
 8001a48:	20000508 	.word	0x20000508

08001a4c <StartRadarTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartRadarTask */
void StartRadarTask(void const * argument)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b084      	sub	sp, #16
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartRadarTask */
	osMutexWait(PrintMtxHandle, osWaitForever);
 8001a54:	4b1a      	ldr	r3, [pc, #104]	; (8001ac0 <StartRadarTask+0x74>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f04f 31ff 	mov.w	r1, #4294967295
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f003 fe1f 	bl	80056a0 <osMutexWait>
	sprintf(msg, "Radar GO\r\n");
 8001a62:	4918      	ldr	r1, [pc, #96]	; (8001ac4 <StartRadarTask+0x78>)
 8001a64:	4818      	ldr	r0, [pc, #96]	; (8001ac8 <StartRadarTask+0x7c>)
 8001a66:	f007 fb9b 	bl	80091a0 <siprintf>
	HAL_UART_Transmit(&huart2, msg, sizeof(msg), 100);
 8001a6a:	2364      	movs	r3, #100	; 0x64
 8001a6c:	2228      	movs	r2, #40	; 0x28
 8001a6e:	4916      	ldr	r1, [pc, #88]	; (8001ac8 <StartRadarTask+0x7c>)
 8001a70:	4816      	ldr	r0, [pc, #88]	; (8001acc <StartRadarTask+0x80>)
 8001a72:	f002 fca8 	bl	80043c6 <HAL_UART_Transmit>
	EmptyBuffer(msg);
 8001a76:	4814      	ldr	r0, [pc, #80]	; (8001ac8 <StartRadarTask+0x7c>)
 8001a78:	f7ff fa6a 	bl	8000f50 <EmptyBuffer>
	osMutexRelease(PrintMtxHandle);
 8001a7c:	4b10      	ldr	r3, [pc, #64]	; (8001ac0 <StartRadarTask+0x74>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4618      	mov	r0, r3
 8001a82:	f003 fe5b 	bl	800573c <osMutexRelease>

	// counter to periodically pseudo-detect an object
	uint8_t i = 0; // 8 bits means that after 256 it goes back to 0
 8001a86:	2300      	movs	r3, #0
 8001a88:	73fb      	strb	r3, [r7, #15]
  for(;;)
  {
  	// read from the supersonic sensor
  	HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 8001a8a:	2201      	movs	r2, #1
 8001a8c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a90:	480f      	ldr	r0, [pc, #60]	; (8001ad0 <StartRadarTask+0x84>)
 8001a92:	f001 f8dd 	bl	8002c50 <HAL_GPIO_WritePin>
  	delay(10);  // wait for 10 us
 8001a96:	200a      	movs	r0, #10
 8001a98:	f7ff fa78 	bl	8000f8c <delay>
  	HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, GPIO_PIN_RESET);  // pull the TRIG pin low
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001aa2:	480b      	ldr	r0, [pc, #44]	; (8001ad0 <StartRadarTask+0x84>)
 8001aa4:	f001 f8d4 	bl	8002c50 <HAL_GPIO_WritePin>

  	__HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC1);
 8001aa8:	4b0a      	ldr	r3, [pc, #40]	; (8001ad4 <StartRadarTask+0x88>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	68da      	ldr	r2, [r3, #12]
 8001aae:	4b09      	ldr	r3, [pc, #36]	; (8001ad4 <StartRadarTask+0x88>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f042 0202 	orr.w	r2, r2, #2
 8001ab6:	60da      	str	r2, [r3, #12]
  	// delay for 0.05 sec -> pretty normal radar frequency
  	osDelay(50);
 8001ab8:	2032      	movs	r0, #50	; 0x32
 8001aba:	f003 fd38 	bl	800552e <osDelay>
  	HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 8001abe:	e7e4      	b.n	8001a8a <StartRadarTask+0x3e>
 8001ac0:	20000510 	.word	0x20000510
 8001ac4:	0800b88c 	.word	0x0800b88c
 8001ac8:	20000580 	.word	0x20000580
 8001acc:	20000498 	.word	0x20000498
 8001ad0:	40020000 	.word	0x40020000
 8001ad4:	20000450 	.word	0x20000450

08001ad8 <StartExButtonIntTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartExButtonIntTask */
void StartExButtonIntTask(void const * argument)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b088      	sub	sp, #32
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN StartExButtonIntTask */
	osMutexWait(PrintMtxHandle, osWaitForever);
 8001ae0:	4b4e      	ldr	r3, [pc, #312]	; (8001c1c <StartExButtonIntTask+0x144>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f04f 31ff 	mov.w	r1, #4294967295
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f003 fdd9 	bl	80056a0 <osMutexWait>
	sprintf(msg, "ExButton GO\r\n");
 8001aee:	494c      	ldr	r1, [pc, #304]	; (8001c20 <StartExButtonIntTask+0x148>)
 8001af0:	484c      	ldr	r0, [pc, #304]	; (8001c24 <StartExButtonIntTask+0x14c>)
 8001af2:	f007 fb55 	bl	80091a0 <siprintf>
	HAL_UART_Transmit(&huart2, msg, sizeof(msg), 100);
 8001af6:	2364      	movs	r3, #100	; 0x64
 8001af8:	2228      	movs	r2, #40	; 0x28
 8001afa:	494a      	ldr	r1, [pc, #296]	; (8001c24 <StartExButtonIntTask+0x14c>)
 8001afc:	484a      	ldr	r0, [pc, #296]	; (8001c28 <StartExButtonIntTask+0x150>)
 8001afe:	f002 fc62 	bl	80043c6 <HAL_UART_Transmit>
	EmptyBuffer(msg);
 8001b02:	4848      	ldr	r0, [pc, #288]	; (8001c24 <StartExButtonIntTask+0x14c>)
 8001b04:	f7ff fa24 	bl	8000f50 <EmptyBuffer>
	osMutexRelease(PrintMtxHandle);
 8001b08:	4b44      	ldr	r3, [pc, #272]	; (8001c1c <StartExButtonIntTask+0x144>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f003 fe15 	bl	800573c <osMutexRelease>
  /* Infinite loop */
  for(;;)
  {
  	//wait for signal
  	osSignalWait(SIGNAL_BUTTON_PRESS, osWaitForever);
 8001b12:	463b      	mov	r3, r7
 8001b14:	f04f 32ff 	mov.w	r2, #4294967295
 8001b18:	2101      	movs	r1, #1
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f003 fd5c 	bl	80055d8 <osSignalWait>

  	// print to uart
  	sprintf(msg, "Button pressed...\r\n");
 8001b20:	4942      	ldr	r1, [pc, #264]	; (8001c2c <StartExButtonIntTask+0x154>)
 8001b22:	4840      	ldr	r0, [pc, #256]	; (8001c24 <StartExButtonIntTask+0x14c>)
 8001b24:	f007 fb3c 	bl	80091a0 <siprintf>
  	HAL_UART_Transmit(&huart2, msg, sizeof(msg), 100);
 8001b28:	2364      	movs	r3, #100	; 0x64
 8001b2a:	2228      	movs	r2, #40	; 0x28
 8001b2c:	493d      	ldr	r1, [pc, #244]	; (8001c24 <StartExButtonIntTask+0x14c>)
 8001b2e:	483e      	ldr	r0, [pc, #248]	; (8001c28 <StartExButtonIntTask+0x150>)
 8001b30:	f002 fc49 	bl	80043c6 <HAL_UART_Transmit>
  	EmptyBuffer(msg);
 8001b34:	483b      	ldr	r0, [pc, #236]	; (8001c24 <StartExButtonIntTask+0x14c>)
 8001b36:	f7ff fa0b 	bl	8000f50 <EmptyBuffer>

  	// read redled state
	  GPIO_PinState red_trig = HAL_GPIO_ReadPin(RedLed_GPIO_Port, RedLed_Pin);
 8001b3a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b3e:	483c      	ldr	r0, [pc, #240]	; (8001c30 <StartExButtonIntTask+0x158>)
 8001b40:	f001 f86e 	bl	8002c20 <HAL_GPIO_ReadPin>
 8001b44:	4603      	mov	r3, r0
 8001b46:	77fb      	strb	r3, [r7, #31]
	  if (red_trig == GPIO_PIN_RESET){
 8001b48:	7ffb      	ldrb	r3, [r7, #31]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d132      	bne.n	8001bb4 <StartExButtonIntTask+0xdc>
	  	// stop the vehicle!!
	  	osSemaphoreWait(VelSemaphoreHandle, osWaitForever);
 8001b4e:	4b39      	ldr	r3, [pc, #228]	; (8001c34 <StartExButtonIntTask+0x15c>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f04f 31ff 	mov.w	r1, #4294967295
 8001b56:	4618      	mov	r0, r3
 8001b58:	f003 fe58 	bl	800580c <osSemaphoreWait>
	  	v = 0; // update the velocity references
 8001b5c:	4b36      	ldr	r3, [pc, #216]	; (8001c38 <StartExButtonIntTask+0x160>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	701a      	strb	r2, [r3, #0]
	  	w = 0;
 8001b62:	4b36      	ldr	r3, [pc, #216]	; (8001c3c <StartExButtonIntTask+0x164>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	701a      	strb	r2, [r3, #0]
	  	sprintf(msg, "Lin. vel: %d Ang vel: %d\r\n", v, w);
 8001b68:	4b33      	ldr	r3, [pc, #204]	; (8001c38 <StartExButtonIntTask+0x160>)
 8001b6a:	f993 3000 	ldrsb.w	r3, [r3]
 8001b6e:	461a      	mov	r2, r3
 8001b70:	4b32      	ldr	r3, [pc, #200]	; (8001c3c <StartExButtonIntTask+0x164>)
 8001b72:	f993 3000 	ldrsb.w	r3, [r3]
 8001b76:	4932      	ldr	r1, [pc, #200]	; (8001c40 <StartExButtonIntTask+0x168>)
 8001b78:	482a      	ldr	r0, [pc, #168]	; (8001c24 <StartExButtonIntTask+0x14c>)
 8001b7a:	f007 fb11 	bl	80091a0 <siprintf>
	  	HAL_UART_Transmit(&huart2, msg, sizeof(msg), 100);
 8001b7e:	2364      	movs	r3, #100	; 0x64
 8001b80:	2228      	movs	r2, #40	; 0x28
 8001b82:	4928      	ldr	r1, [pc, #160]	; (8001c24 <StartExButtonIntTask+0x14c>)
 8001b84:	4828      	ldr	r0, [pc, #160]	; (8001c28 <StartExButtonIntTask+0x150>)
 8001b86:	f002 fc1e 	bl	80043c6 <HAL_UART_Transmit>
	  	EmptyBuffer(msg);
 8001b8a:	4826      	ldr	r0, [pc, #152]	; (8001c24 <StartExButtonIntTask+0x14c>)
 8001b8c:	f7ff f9e0 	bl	8000f50 <EmptyBuffer>
	  	osSemaphoreRelease(VelSemaphoreHandle);
 8001b90:	4b28      	ldr	r3, [pc, #160]	; (8001c34 <StartExButtonIntTask+0x15c>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4618      	mov	r0, r3
 8001b96:	f003 fe87 	bl	80058a8 <osSemaphoreRelease>
	  	// turn on red light
		  HAL_GPIO_WritePin(RedLed_GPIO_Port, RedLed_Pin, GPIO_PIN_SET);
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ba0:	4823      	ldr	r0, [pc, #140]	; (8001c30 <StartExButtonIntTask+0x158>)
 8001ba2:	f001 f855 	bl	8002c50 <HAL_GPIO_WritePin>
	  	// turn off green light
		  HAL_GPIO_WritePin(GreenLed_GPIO_Port, GreenLed_Pin, GPIO_PIN_RESET);
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001bac:	4820      	ldr	r0, [pc, #128]	; (8001c30 <StartExButtonIntTask+0x158>)
 8001bae:	f001 f84f 	bl	8002c50 <HAL_GPIO_WritePin>
 8001bb2:	e7ae      	b.n	8001b12 <StartExButtonIntTask+0x3a>
	  } else {
	  	// start the vehicle
	  	osSemaphoreWait(VelSemaphoreHandle, osWaitForever);
 8001bb4:	4b1f      	ldr	r3, [pc, #124]	; (8001c34 <StartExButtonIntTask+0x15c>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f04f 31ff 	mov.w	r1, #4294967295
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f003 fe25 	bl	800580c <osSemaphoreWait>
	  	v = 10; // update the velocity references
 8001bc2:	4b1d      	ldr	r3, [pc, #116]	; (8001c38 <StartExButtonIntTask+0x160>)
 8001bc4:	220a      	movs	r2, #10
 8001bc6:	701a      	strb	r2, [r3, #0]
	  	w = 0;
 8001bc8:	4b1c      	ldr	r3, [pc, #112]	; (8001c3c <StartExButtonIntTask+0x164>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	701a      	strb	r2, [r3, #0]
	  	sprintf(msg, "Lin. vel: %d Ang vel: %d\r\n", v, w);
 8001bce:	4b1a      	ldr	r3, [pc, #104]	; (8001c38 <StartExButtonIntTask+0x160>)
 8001bd0:	f993 3000 	ldrsb.w	r3, [r3]
 8001bd4:	461a      	mov	r2, r3
 8001bd6:	4b19      	ldr	r3, [pc, #100]	; (8001c3c <StartExButtonIntTask+0x164>)
 8001bd8:	f993 3000 	ldrsb.w	r3, [r3]
 8001bdc:	4918      	ldr	r1, [pc, #96]	; (8001c40 <StartExButtonIntTask+0x168>)
 8001bde:	4811      	ldr	r0, [pc, #68]	; (8001c24 <StartExButtonIntTask+0x14c>)
 8001be0:	f007 fade 	bl	80091a0 <siprintf>
	  	HAL_UART_Transmit(&huart2, msg, sizeof(msg), 100);
 8001be4:	2364      	movs	r3, #100	; 0x64
 8001be6:	2228      	movs	r2, #40	; 0x28
 8001be8:	490e      	ldr	r1, [pc, #56]	; (8001c24 <StartExButtonIntTask+0x14c>)
 8001bea:	480f      	ldr	r0, [pc, #60]	; (8001c28 <StartExButtonIntTask+0x150>)
 8001bec:	f002 fbeb 	bl	80043c6 <HAL_UART_Transmit>
	  	EmptyBuffer(msg);
 8001bf0:	480c      	ldr	r0, [pc, #48]	; (8001c24 <StartExButtonIntTask+0x14c>)
 8001bf2:	f7ff f9ad 	bl	8000f50 <EmptyBuffer>
	  	osSemaphoreRelease(VelSemaphoreHandle);
 8001bf6:	4b0f      	ldr	r3, [pc, #60]	; (8001c34 <StartExButtonIntTask+0x15c>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f003 fe54 	bl	80058a8 <osSemaphoreRelease>
	  	// turn on the green light
		  HAL_GPIO_WritePin(GreenLed_GPIO_Port, GreenLed_Pin, GPIO_PIN_SET);
 8001c00:	2201      	movs	r2, #1
 8001c02:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c06:	480a      	ldr	r0, [pc, #40]	; (8001c30 <StartExButtonIntTask+0x158>)
 8001c08:	f001 f822 	bl	8002c50 <HAL_GPIO_WritePin>
	  	// turn off the red light
		  HAL_GPIO_WritePin(RedLed_GPIO_Port, RedLed_Pin, GPIO_PIN_RESET);
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c12:	4807      	ldr	r0, [pc, #28]	; (8001c30 <StartExButtonIntTask+0x158>)
 8001c14:	f001 f81c 	bl	8002c50 <HAL_GPIO_WritePin>
  {
 8001c18:	e77b      	b.n	8001b12 <StartExButtonIntTask+0x3a>
 8001c1a:	bf00      	nop
 8001c1c:	20000510 	.word	0x20000510
 8001c20:	0800b898 	.word	0x0800b898
 8001c24:	20000580 	.word	0x20000580
 8001c28:	20000498 	.word	0x20000498
 8001c2c:	0800b8a8 	.word	0x0800b8a8
 8001c30:	40020400 	.word	0x40020400
 8001c34:	20000514 	.word	0x20000514
 8001c38:	200005a8 	.word	0x200005a8
 8001c3c:	200005a9 	.word	0x200005a9
 8001c40:	0800b8bc 	.word	0x0800b8bc

08001c44 <StartMotorTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMotorTask */
void StartMotorTask(void const * argument)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMotorTask */
  /* Infinite loop */
	osMutexWait(PrintMtxHandle, osWaitForever);
 8001c4c:	4b11      	ldr	r3, [pc, #68]	; (8001c94 <StartMotorTask+0x50>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f04f 31ff 	mov.w	r1, #4294967295
 8001c54:	4618      	mov	r0, r3
 8001c56:	f003 fd23 	bl	80056a0 <osMutexWait>
	sprintf(msg, "Motor GO\r\n");
 8001c5a:	490f      	ldr	r1, [pc, #60]	; (8001c98 <StartMotorTask+0x54>)
 8001c5c:	480f      	ldr	r0, [pc, #60]	; (8001c9c <StartMotorTask+0x58>)
 8001c5e:	f007 fa9f 	bl	80091a0 <siprintf>
	HAL_UART_Transmit(&huart2, msg, sizeof(msg), 100);
 8001c62:	2364      	movs	r3, #100	; 0x64
 8001c64:	2228      	movs	r2, #40	; 0x28
 8001c66:	490d      	ldr	r1, [pc, #52]	; (8001c9c <StartMotorTask+0x58>)
 8001c68:	480d      	ldr	r0, [pc, #52]	; (8001ca0 <StartMotorTask+0x5c>)
 8001c6a:	f002 fbac 	bl	80043c6 <HAL_UART_Transmit>
	EmptyBuffer(msg);
 8001c6e:	480b      	ldr	r0, [pc, #44]	; (8001c9c <StartMotorTask+0x58>)
 8001c70:	f7ff f96e 	bl	8000f50 <EmptyBuffer>
	osMutexRelease(PrintMtxHandle);
 8001c74:	4b07      	ldr	r3, [pc, #28]	; (8001c94 <StartMotorTask+0x50>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f003 fd5f 	bl	800573c <osMutexRelease>
	v = 14; // 14 m/sec linear velocity
 8001c7e:	4b09      	ldr	r3, [pc, #36]	; (8001ca4 <StartMotorTask+0x60>)
 8001c80:	220e      	movs	r2, #14
 8001c82:	701a      	strb	r2, [r3, #0]
	w = 0.2; // 0.2 rad/sec angular velocity
 8001c84:	4b08      	ldr	r3, [pc, #32]	; (8001ca8 <StartMotorTask+0x64>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	701a      	strb	r2, [r3, #0]
  for(;;)
  {
  	// block until resumed
  	osThreadSuspend(NULL);
 8001c8a:	2000      	movs	r0, #0
 8001c8c:	f003 ff1e 	bl	8005acc <osThreadSuspend>
 8001c90:	e7fb      	b.n	8001c8a <StartMotorTask+0x46>
 8001c92:	bf00      	nop
 8001c94:	20000510 	.word	0x20000510
 8001c98:	0800b8d8 	.word	0x0800b8d8
 8001c9c:	20000580 	.word	0x20000580
 8001ca0:	20000498 	.word	0x20000498
 8001ca4:	200005a8 	.word	0x200005a8
 8001ca8:	200005a9 	.word	0x200005a9

08001cac <StartMainTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMainTask */
void StartMainTask(void const * argument)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b082      	sub	sp, #8
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMainTask */
	osMutexWait(PrintMtxHandle, osWaitForever);
 8001cb4:	4b1d      	ldr	r3, [pc, #116]	; (8001d2c <StartMainTask+0x80>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f04f 31ff 	mov.w	r1, #4294967295
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f003 fcef 	bl	80056a0 <osMutexWait>
	sprintf(msg, "Main GO\r\n");
 8001cc2:	491b      	ldr	r1, [pc, #108]	; (8001d30 <StartMainTask+0x84>)
 8001cc4:	481b      	ldr	r0, [pc, #108]	; (8001d34 <StartMainTask+0x88>)
 8001cc6:	f007 fa6b 	bl	80091a0 <siprintf>
	HAL_UART_Transmit(&huart2, msg, sizeof(msg), 200);
 8001cca:	23c8      	movs	r3, #200	; 0xc8
 8001ccc:	2228      	movs	r2, #40	; 0x28
 8001cce:	4919      	ldr	r1, [pc, #100]	; (8001d34 <StartMainTask+0x88>)
 8001cd0:	4819      	ldr	r0, [pc, #100]	; (8001d38 <StartMainTask+0x8c>)
 8001cd2:	f002 fb78 	bl	80043c6 <HAL_UART_Transmit>
	EmptyBuffer(msg);
 8001cd6:	4817      	ldr	r0, [pc, #92]	; (8001d34 <StartMainTask+0x88>)
 8001cd8:	f7ff f93a 	bl	8000f50 <EmptyBuffer>
	sprintf(msg, "Enabling UART...\r\n");
 8001cdc:	4917      	ldr	r1, [pc, #92]	; (8001d3c <StartMainTask+0x90>)
 8001cde:	4815      	ldr	r0, [pc, #84]	; (8001d34 <StartMainTask+0x88>)
 8001ce0:	f007 fa5e 	bl	80091a0 <siprintf>
	HAL_UART_Transmit(&huart2, msg, sizeof(msg), 100);
 8001ce4:	2364      	movs	r3, #100	; 0x64
 8001ce6:	2228      	movs	r2, #40	; 0x28
 8001ce8:	4912      	ldr	r1, [pc, #72]	; (8001d34 <StartMainTask+0x88>)
 8001cea:	4813      	ldr	r0, [pc, #76]	; (8001d38 <StartMainTask+0x8c>)
 8001cec:	f002 fb6b 	bl	80043c6 <HAL_UART_Transmit>
	EmptyBuffer(msg);
 8001cf0:	4810      	ldr	r0, [pc, #64]	; (8001d34 <StartMainTask+0x88>)
 8001cf2:	f7ff f92d 	bl	8000f50 <EmptyBuffer>
	osMutexRelease(PrintMtxHandle);
 8001cf6:	4b0d      	ldr	r3, [pc, #52]	; (8001d2c <StartMainTask+0x80>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f003 fd1e 	bl	800573c <osMutexRelease>

	// enable UART receive
	HAL_UART_Receive_IT(&huart2, &Rx_byte, 1);
 8001d00:	2201      	movs	r2, #1
 8001d02:	490f      	ldr	r1, [pc, #60]	; (8001d40 <StartMainTask+0x94>)
 8001d04:	480c      	ldr	r0, [pc, #48]	; (8001d38 <StartMainTask+0x8c>)
 8001d06:	f002 fbf0 	bl	80044ea <HAL_UART_Receive_IT>
//  HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1); // to get IC_CaptureCallback

  /* Infinite loop */
  for(;;)
  {
  	sprintf(msg, "-Main\r\n");
 8001d0a:	490e      	ldr	r1, [pc, #56]	; (8001d44 <StartMainTask+0x98>)
 8001d0c:	4809      	ldr	r0, [pc, #36]	; (8001d34 <StartMainTask+0x88>)
 8001d0e:	f007 fa47 	bl	80091a0 <siprintf>
  	HAL_UART_Transmit(&huart2, msg, sizeof(msg), 100);
 8001d12:	2364      	movs	r3, #100	; 0x64
 8001d14:	2228      	movs	r2, #40	; 0x28
 8001d16:	4907      	ldr	r1, [pc, #28]	; (8001d34 <StartMainTask+0x88>)
 8001d18:	4807      	ldr	r0, [pc, #28]	; (8001d38 <StartMainTask+0x8c>)
 8001d1a:	f002 fb54 	bl	80043c6 <HAL_UART_Transmit>
  	EmptyBuffer(msg);
 8001d1e:	4805      	ldr	r0, [pc, #20]	; (8001d34 <StartMainTask+0x88>)
 8001d20:	f7ff f916 	bl	8000f50 <EmptyBuffer>

  	// suspend main until it is resumed
  	osThreadSuspend(NULL);
 8001d24:	2000      	movs	r0, #0
 8001d26:	f003 fed1 	bl	8005acc <osThreadSuspend>
  	sprintf(msg, "-Main\r\n");
 8001d2a:	e7ee      	b.n	8001d0a <StartMainTask+0x5e>
 8001d2c:	20000510 	.word	0x20000510
 8001d30:	0800b8e4 	.word	0x0800b8e4
 8001d34:	20000580 	.word	0x20000580
 8001d38:	20000498 	.word	0x20000498
 8001d3c:	0800b8f0 	.word	0x0800b8f0
 8001d40:	20000518 	.word	0x20000518
 8001d44:	0800b904 	.word	0x0800b904

08001d48 <StartObjectDetectTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartObjectDetectTask */
void StartObjectDetectTask(void const * argument)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b088      	sub	sp, #32
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN StartObjectDetectTask */
	osMutexWait(PrintMtxHandle, osWaitForever);
 8001d50:	4b47      	ldr	r3, [pc, #284]	; (8001e70 <StartObjectDetectTask+0x128>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f04f 31ff 	mov.w	r1, #4294967295
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f003 fca1 	bl	80056a0 <osMutexWait>
	sprintf(msg, "ObjDetect GO\r\n");
 8001d5e:	4945      	ldr	r1, [pc, #276]	; (8001e74 <StartObjectDetectTask+0x12c>)
 8001d60:	4845      	ldr	r0, [pc, #276]	; (8001e78 <StartObjectDetectTask+0x130>)
 8001d62:	f007 fa1d 	bl	80091a0 <siprintf>
	HAL_UART_Transmit(&huart2, msg, sizeof(msg), 100);
 8001d66:	2364      	movs	r3, #100	; 0x64
 8001d68:	2228      	movs	r2, #40	; 0x28
 8001d6a:	4943      	ldr	r1, [pc, #268]	; (8001e78 <StartObjectDetectTask+0x130>)
 8001d6c:	4843      	ldr	r0, [pc, #268]	; (8001e7c <StartObjectDetectTask+0x134>)
 8001d6e:	f002 fb2a 	bl	80043c6 <HAL_UART_Transmit>
	EmptyBuffer(msg);
 8001d72:	4841      	ldr	r0, [pc, #260]	; (8001e78 <StartObjectDetectTask+0x130>)
 8001d74:	f7ff f8ec 	bl	8000f50 <EmptyBuffer>
	osMutexRelease(PrintMtxHandle);
 8001d78:	4b3d      	ldr	r3, [pc, #244]	; (8001e70 <StartObjectDetectTask+0x128>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f003 fcdd 	bl	800573c <osMutexRelease>

	// previous detections flag
	uint8_t prev_detect = 0;
 8001d82:	2300      	movs	r3, #0
 8001d84:	77fb      	strb	r3, [r7, #31]
  /* Infinite loop */
  for(;;)
  {
  	//wait for signal
  	osSignalWait(SIGNAL_OBJECT_DETECT, osWaitForever);
 8001d86:	463b      	mov	r3, r7
 8001d88:	f04f 32ff 	mov.w	r2, #4294967295
 8001d8c:	2101      	movs	r1, #1
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f003 fc22 	bl	80055d8 <osSignalWait>

  	// print to uart if something changed
  	if (detect != prev_detect) {
 8001d94:	4b3a      	ldr	r3, [pc, #232]	; (8001e80 <StartObjectDetectTask+0x138>)
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	7ffa      	ldrb	r2, [r7, #31]
 8001d9a:	429a      	cmp	r2, r3
 8001d9c:	d0f3      	beq.n	8001d86 <StartObjectDetectTask+0x3e>
    	if (detect == 1) {
 8001d9e:	4b38      	ldr	r3, [pc, #224]	; (8001e80 <StartObjectDetectTask+0x138>)
 8001da0:	781b      	ldrb	r3, [r3, #0]
 8001da2:	2b01      	cmp	r3, #1
 8001da4:	d143      	bne.n	8001e2e <StartObjectDetectTask+0xe6>
      	sprintf(msg, "~~ DANGER! Object! ~~\r\n");
 8001da6:	4937      	ldr	r1, [pc, #220]	; (8001e84 <StartObjectDetectTask+0x13c>)
 8001da8:	4833      	ldr	r0, [pc, #204]	; (8001e78 <StartObjectDetectTask+0x130>)
 8001daa:	f007 f9f9 	bl	80091a0 <siprintf>
      	HAL_UART_Transmit(&huart2, msg, strlen(msg), 100);
 8001dae:	4832      	ldr	r0, [pc, #200]	; (8001e78 <StartObjectDetectTask+0x130>)
 8001db0:	f7fe fa20 	bl	80001f4 <strlen>
 8001db4:	4603      	mov	r3, r0
 8001db6:	b29a      	uxth	r2, r3
 8001db8:	2364      	movs	r3, #100	; 0x64
 8001dba:	492f      	ldr	r1, [pc, #188]	; (8001e78 <StartObjectDetectTask+0x130>)
 8001dbc:	482f      	ldr	r0, [pc, #188]	; (8001e7c <StartObjectDetectTask+0x134>)
 8001dbe:	f002 fb02 	bl	80043c6 <HAL_UART_Transmit>
      	EmptyBuffer(msg);
 8001dc2:	482d      	ldr	r0, [pc, #180]	; (8001e78 <StartObjectDetectTask+0x130>)
 8001dc4:	f7ff f8c4 	bl	8000f50 <EmptyBuffer>

      	// turn on blue light
      	HAL_GPIO_WritePin(BlueLed_GPIO_Port, BlueLed_Pin, GPIO_PIN_SET);
 8001dc8:	2201      	movs	r2, #1
 8001dca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001dce:	482e      	ldr	r0, [pc, #184]	; (8001e88 <StartObjectDetectTask+0x140>)
 8001dd0:	f000 ff3e 	bl	8002c50 <HAL_GPIO_WritePin>

      	// stop the vehicle!!
      	osSemaphoreWait(VelSemaphoreHandle, osWaitForever);
 8001dd4:	4b2d      	ldr	r3, [pc, #180]	; (8001e8c <StartObjectDetectTask+0x144>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f04f 31ff 	mov.w	r1, #4294967295
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f003 fd15 	bl	800580c <osSemaphoreWait>
      	v = 0; // update the velocity references
 8001de2:	4b2b      	ldr	r3, [pc, #172]	; (8001e90 <StartObjectDetectTask+0x148>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	701a      	strb	r2, [r3, #0]
      	w = 0;
 8001de8:	4b2a      	ldr	r3, [pc, #168]	; (8001e94 <StartObjectDetectTask+0x14c>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	701a      	strb	r2, [r3, #0]
      	// turn on red light
      	HAL_GPIO_WritePin(RedLed_GPIO_Port, RedLed_Pin, GPIO_PIN_SET);
 8001dee:	2201      	movs	r2, #1
 8001df0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001df4:	4824      	ldr	r0, [pc, #144]	; (8001e88 <StartObjectDetectTask+0x140>)
 8001df6:	f000 ff2b 	bl	8002c50 <HAL_GPIO_WritePin>
      	sprintf(msg, "Lin. vel: %d Ang vel: %d\r\n", v, w);
 8001dfa:	4b25      	ldr	r3, [pc, #148]	; (8001e90 <StartObjectDetectTask+0x148>)
 8001dfc:	f993 3000 	ldrsb.w	r3, [r3]
 8001e00:	461a      	mov	r2, r3
 8001e02:	4b24      	ldr	r3, [pc, #144]	; (8001e94 <StartObjectDetectTask+0x14c>)
 8001e04:	f993 3000 	ldrsb.w	r3, [r3]
 8001e08:	4923      	ldr	r1, [pc, #140]	; (8001e98 <StartObjectDetectTask+0x150>)
 8001e0a:	481b      	ldr	r0, [pc, #108]	; (8001e78 <StartObjectDetectTask+0x130>)
 8001e0c:	f007 f9c8 	bl	80091a0 <siprintf>
      	HAL_UART_Transmit(&huart2, msg, sizeof(msg), 200);
 8001e10:	23c8      	movs	r3, #200	; 0xc8
 8001e12:	2228      	movs	r2, #40	; 0x28
 8001e14:	4918      	ldr	r1, [pc, #96]	; (8001e78 <StartObjectDetectTask+0x130>)
 8001e16:	4819      	ldr	r0, [pc, #100]	; (8001e7c <StartObjectDetectTask+0x134>)
 8001e18:	f002 fad5 	bl	80043c6 <HAL_UART_Transmit>
      	EmptyBuffer(msg);
 8001e1c:	4816      	ldr	r0, [pc, #88]	; (8001e78 <StartObjectDetectTask+0x130>)
 8001e1e:	f7ff f897 	bl	8000f50 <EmptyBuffer>
      	osSemaphoreRelease(VelSemaphoreHandle);
 8001e22:	4b1a      	ldr	r3, [pc, #104]	; (8001e8c <StartObjectDetectTask+0x144>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4618      	mov	r0, r3
 8001e28:	f003 fd3e 	bl	80058a8 <osSemaphoreRelease>
 8001e2c:	e01c      	b.n	8001e68 <StartObjectDetectTask+0x120>
    	} else {
      	sprintf(msg, "~~ Clear path. No objects. ~~\r\n");
 8001e2e:	491b      	ldr	r1, [pc, #108]	; (8001e9c <StartObjectDetectTask+0x154>)
 8001e30:	4811      	ldr	r0, [pc, #68]	; (8001e78 <StartObjectDetectTask+0x130>)
 8001e32:	f007 f9b5 	bl	80091a0 <siprintf>
      	HAL_UART_Transmit(&huart2, msg, strlen(msg), 100);
 8001e36:	4810      	ldr	r0, [pc, #64]	; (8001e78 <StartObjectDetectTask+0x130>)
 8001e38:	f7fe f9dc 	bl	80001f4 <strlen>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	b29a      	uxth	r2, r3
 8001e40:	2364      	movs	r3, #100	; 0x64
 8001e42:	490d      	ldr	r1, [pc, #52]	; (8001e78 <StartObjectDetectTask+0x130>)
 8001e44:	480d      	ldr	r0, [pc, #52]	; (8001e7c <StartObjectDetectTask+0x134>)
 8001e46:	f002 fabe 	bl	80043c6 <HAL_UART_Transmit>
      	EmptyBuffer(msg);
 8001e4a:	480b      	ldr	r0, [pc, #44]	; (8001e78 <StartObjectDetectTask+0x130>)
 8001e4c:	f7ff f880 	bl	8000f50 <EmptyBuffer>

      	// turn off blue light
      	HAL_GPIO_WritePin(BlueLed_GPIO_Port, BlueLed_Pin, GPIO_PIN_RESET);
 8001e50:	2200      	movs	r2, #0
 8001e52:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001e56:	480c      	ldr	r0, [pc, #48]	; (8001e88 <StartObjectDetectTask+0x140>)
 8001e58:	f000 fefa 	bl	8002c50 <HAL_GPIO_WritePin>
      	// turn off red light
      	HAL_GPIO_WritePin(RedLed_GPIO_Port, RedLed_Pin, GPIO_PIN_RESET);
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e62:	4809      	ldr	r0, [pc, #36]	; (8001e88 <StartObjectDetectTask+0x140>)
 8001e64:	f000 fef4 	bl	8002c50 <HAL_GPIO_WritePin>
    	}

    	// update previous detection
    	prev_detect = detect;
 8001e68:	4b05      	ldr	r3, [pc, #20]	; (8001e80 <StartObjectDetectTask+0x138>)
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	77fb      	strb	r3, [r7, #31]
  	osSignalWait(SIGNAL_OBJECT_DETECT, osWaitForever);
 8001e6e:	e78a      	b.n	8001d86 <StartObjectDetectTask+0x3e>
 8001e70:	20000510 	.word	0x20000510
 8001e74:	0800b90c 	.word	0x0800b90c
 8001e78:	20000580 	.word	0x20000580
 8001e7c:	20000498 	.word	0x20000498
 8001e80:	200005ba 	.word	0x200005ba
 8001e84:	0800b91c 	.word	0x0800b91c
 8001e88:	40020400 	.word	0x40020400
 8001e8c:	20000514 	.word	0x20000514
 8001e90:	200005a8 	.word	0x200005a8
 8001e94:	200005a9 	.word	0x200005a9
 8001e98:	0800b8bc 	.word	0x0800b8bc
 8001e9c:	0800b934 	.word	0x0800b934

08001ea0 <StartUartTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUartTask */
void StartUartTask(void const * argument)
{
 8001ea0:	b5b0      	push	{r4, r5, r7, lr}
 8001ea2:	b088      	sub	sp, #32
 8001ea4:	af02      	add	r7, sp, #8
 8001ea6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartUartTask */
	osMutexWait(PrintMtxHandle, osWaitForever);
 8001ea8:	4b6f      	ldr	r3, [pc, #444]	; (8002068 <StartUartTask+0x1c8>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f04f 31ff 	mov.w	r1, #4294967295
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f003 fbf5 	bl	80056a0 <osMutexWait>
	sprintf(msg, "ObjDetect GO\r\n");
 8001eb6:	496d      	ldr	r1, [pc, #436]	; (800206c <StartUartTask+0x1cc>)
 8001eb8:	486d      	ldr	r0, [pc, #436]	; (8002070 <StartUartTask+0x1d0>)
 8001eba:	f007 f971 	bl	80091a0 <siprintf>
	HAL_UART_Transmit(&huart2, msg, sizeof(msg), 100);
 8001ebe:	2364      	movs	r3, #100	; 0x64
 8001ec0:	2228      	movs	r2, #40	; 0x28
 8001ec2:	496b      	ldr	r1, [pc, #428]	; (8002070 <StartUartTask+0x1d0>)
 8001ec4:	486b      	ldr	r0, [pc, #428]	; (8002074 <StartUartTask+0x1d4>)
 8001ec6:	f002 fa7e 	bl	80043c6 <HAL_UART_Transmit>
	EmptyBuffer(msg);
 8001eca:	4869      	ldr	r0, [pc, #420]	; (8002070 <StartUartTask+0x1d0>)
 8001ecc:	f7ff f840 	bl	8000f50 <EmptyBuffer>
	osMutexRelease(PrintMtxHandle);
 8001ed0:	4b65      	ldr	r3, [pc, #404]	; (8002068 <StartUartTask+0x1c8>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f003 fc31 	bl	800573c <osMutexRelease>
  /* Infinite loop */
  for(;;)
  {
  	//wait for signal
  	osEvent retval_uart = osMessageGet(UartQueueHandle, osWaitForever);
 8001eda:	4b67      	ldr	r3, [pc, #412]	; (8002078 <StartUartTask+0x1d8>)
 8001edc:	6819      	ldr	r1, [r3, #0]
 8001ede:	f107 0308 	add.w	r3, r7, #8
 8001ee2:	f04f 32ff 	mov.w	r2, #4294967295
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f003 fd7c 	bl	80059e4 <osMessageGet>
  	uint8_t accel_flag = retval_uart.value.p;
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	75fb      	strb	r3, [r7, #23]

  	osMutexWait(PrintMtxHandle, osWaitForever);
 8001ef0:	4b5d      	ldr	r3, [pc, #372]	; (8002068 <StartUartTask+0x1c8>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f04f 31ff 	mov.w	r1, #4294967295
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f003 fbd1 	bl	80056a0 <osMutexWait>
  	sprintf(msg, "Flag: %lu\r\n", accel_flag);
 8001efe:	7dfb      	ldrb	r3, [r7, #23]
 8001f00:	461a      	mov	r2, r3
 8001f02:	495e      	ldr	r1, [pc, #376]	; (800207c <StartUartTask+0x1dc>)
 8001f04:	485a      	ldr	r0, [pc, #360]	; (8002070 <StartUartTask+0x1d0>)
 8001f06:	f007 f94b 	bl	80091a0 <siprintf>
  	HAL_UART_Transmit(&huart2, msg, sizeof(msg), 100);
 8001f0a:	2364      	movs	r3, #100	; 0x64
 8001f0c:	2228      	movs	r2, #40	; 0x28
 8001f0e:	4958      	ldr	r1, [pc, #352]	; (8002070 <StartUartTask+0x1d0>)
 8001f10:	4858      	ldr	r0, [pc, #352]	; (8002074 <StartUartTask+0x1d4>)
 8001f12:	f002 fa58 	bl	80043c6 <HAL_UART_Transmit>
  	EmptyBuffer(msg);
 8001f16:	4856      	ldr	r0, [pc, #344]	; (8002070 <StartUartTask+0x1d0>)
 8001f18:	f7ff f81a 	bl	8000f50 <EmptyBuffer>
  	osMutexRelease(PrintMtxHandle);
 8001f1c:	4b52      	ldr	r3, [pc, #328]	; (8002068 <StartUartTask+0x1c8>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4618      	mov	r0, r3
 8001f22:	f003 fc0b 	bl	800573c <osMutexRelease>

  	// if the passed flag is 1, we accelerate by 10%, otherwise, we decelerate by 10%
  	osSemaphoreWait(VelSemaphoreHandle, osWaitForever);
 8001f26:	4b56      	ldr	r3, [pc, #344]	; (8002080 <StartUartTask+0x1e0>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f04f 31ff 	mov.w	r1, #4294967295
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f003 fc6c 	bl	800580c <osSemaphoreWait>
  	if (accel_flag == 1) {
 8001f34:	7dfb      	ldrb	r3, [r7, #23]
 8001f36:	2b01      	cmp	r3, #1
 8001f38:	d124      	bne.n	8001f84 <StartUartTask+0xe4>
  		if ( v == 0 ) {
 8001f3a:	4b52      	ldr	r3, [pc, #328]	; (8002084 <StartUartTask+0x1e4>)
 8001f3c:	f993 3000 	ldrsb.w	r3, [r3]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d109      	bne.n	8001f58 <StartUartTask+0xb8>
  			v = 10;
 8001f44:	4b4f      	ldr	r3, [pc, #316]	; (8002084 <StartUartTask+0x1e4>)
 8001f46:	220a      	movs	r2, #10
 8001f48:	701a      	strb	r2, [r3, #0]
      	// turn on green light
      	HAL_GPIO_WritePin(GreenLed_GPIO_Port, GreenLed_Pin, GPIO_PIN_RESET);
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f50:	484d      	ldr	r0, [pc, #308]	; (8002088 <StartUartTask+0x1e8>)
 8001f52:	f000 fe7d 	bl	8002c50 <HAL_GPIO_WritePin>
 8001f56:	e032      	b.n	8001fbe <StartUartTask+0x11e>
  		} else {
    		v = v*1.1;
 8001f58:	4b4a      	ldr	r3, [pc, #296]	; (8002084 <StartUartTask+0x1e4>)
 8001f5a:	f993 3000 	ldrsb.w	r3, [r3]
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f7fe faf8 	bl	8000554 <__aeabi_i2d>
 8001f64:	a33c      	add	r3, pc, #240	; (adr r3, 8002058 <StartUartTask+0x1b8>)
 8001f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f6a:	f7fe fb5d 	bl	8000628 <__aeabi_dmul>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	460b      	mov	r3, r1
 8001f72:	4610      	mov	r0, r2
 8001f74:	4619      	mov	r1, r3
 8001f76:	f7fe fe07 	bl	8000b88 <__aeabi_d2iz>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	b25a      	sxtb	r2, r3
 8001f7e:	4b41      	ldr	r3, [pc, #260]	; (8002084 <StartUartTask+0x1e4>)
 8001f80:	701a      	strb	r2, [r3, #0]
 8001f82:	e01c      	b.n	8001fbe <StartUartTask+0x11e>
  		}
  	} else if (accel_flag == 0){
 8001f84:	7dfb      	ldrb	r3, [r7, #23]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d119      	bne.n	8001fbe <StartUartTask+0x11e>
			if ( v != 0 ) {
 8001f8a:	4b3e      	ldr	r3, [pc, #248]	; (8002084 <StartUartTask+0x1e4>)
 8001f8c:	f993 3000 	ldrsb.w	r3, [r3]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d014      	beq.n	8001fbe <StartUartTask+0x11e>
				v = v*0.9;
 8001f94:	4b3b      	ldr	r3, [pc, #236]	; (8002084 <StartUartTask+0x1e4>)
 8001f96:	f993 3000 	ldrsb.w	r3, [r3]
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f7fe fada 	bl	8000554 <__aeabi_i2d>
 8001fa0:	a32f      	add	r3, pc, #188	; (adr r3, 8002060 <StartUartTask+0x1c0>)
 8001fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fa6:	f7fe fb3f 	bl	8000628 <__aeabi_dmul>
 8001faa:	4602      	mov	r2, r0
 8001fac:	460b      	mov	r3, r1
 8001fae:	4610      	mov	r0, r2
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	f7fe fde9 	bl	8000b88 <__aeabi_d2iz>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	b25a      	sxtb	r2, r3
 8001fba:	4b32      	ldr	r3, [pc, #200]	; (8002084 <StartUartTask+0x1e4>)
 8001fbc:	701a      	strb	r2, [r3, #0]
			}
  	}
  	sprintf(msg, "Lin. vel: %d.%d Ang vel: %d.%d\r\n", v/10, v%10, w/10, w%10);
 8001fbe:	4b31      	ldr	r3, [pc, #196]	; (8002084 <StartUartTask+0x1e4>)
 8001fc0:	f993 3000 	ldrsb.w	r3, [r3]
 8001fc4:	4a31      	ldr	r2, [pc, #196]	; (800208c <StartUartTask+0x1ec>)
 8001fc6:	fb82 1203 	smull	r1, r2, r2, r3
 8001fca:	1092      	asrs	r2, r2, #2
 8001fcc:	17db      	asrs	r3, r3, #31
 8001fce:	1ad3      	subs	r3, r2, r3
 8001fd0:	b25b      	sxtb	r3, r3
 8001fd2:	461c      	mov	r4, r3
 8001fd4:	4b2b      	ldr	r3, [pc, #172]	; (8002084 <StartUartTask+0x1e4>)
 8001fd6:	f993 2000 	ldrsb.w	r2, [r3]
 8001fda:	4b2c      	ldr	r3, [pc, #176]	; (800208c <StartUartTask+0x1ec>)
 8001fdc:	fb83 1302 	smull	r1, r3, r3, r2
 8001fe0:	1099      	asrs	r1, r3, #2
 8001fe2:	17d3      	asrs	r3, r2, #31
 8001fe4:	1ac9      	subs	r1, r1, r3
 8001fe6:	460b      	mov	r3, r1
 8001fe8:	009b      	lsls	r3, r3, #2
 8001fea:	440b      	add	r3, r1
 8001fec:	005b      	lsls	r3, r3, #1
 8001fee:	1ad3      	subs	r3, r2, r3
 8001ff0:	b25b      	sxtb	r3, r3
 8001ff2:	461d      	mov	r5, r3
 8001ff4:	4b26      	ldr	r3, [pc, #152]	; (8002090 <StartUartTask+0x1f0>)
 8001ff6:	f993 3000 	ldrsb.w	r3, [r3]
 8001ffa:	4a24      	ldr	r2, [pc, #144]	; (800208c <StartUartTask+0x1ec>)
 8001ffc:	fb82 1203 	smull	r1, r2, r2, r3
 8002000:	1092      	asrs	r2, r2, #2
 8002002:	17db      	asrs	r3, r3, #31
 8002004:	1ad3      	subs	r3, r2, r3
 8002006:	b25b      	sxtb	r3, r3
 8002008:	4618      	mov	r0, r3
 800200a:	4b21      	ldr	r3, [pc, #132]	; (8002090 <StartUartTask+0x1f0>)
 800200c:	f993 2000 	ldrsb.w	r2, [r3]
 8002010:	4b1e      	ldr	r3, [pc, #120]	; (800208c <StartUartTask+0x1ec>)
 8002012:	fb83 1302 	smull	r1, r3, r3, r2
 8002016:	1099      	asrs	r1, r3, #2
 8002018:	17d3      	asrs	r3, r2, #31
 800201a:	1ac9      	subs	r1, r1, r3
 800201c:	460b      	mov	r3, r1
 800201e:	009b      	lsls	r3, r3, #2
 8002020:	440b      	add	r3, r1
 8002022:	005b      	lsls	r3, r3, #1
 8002024:	1ad3      	subs	r3, r2, r3
 8002026:	b25b      	sxtb	r3, r3
 8002028:	9301      	str	r3, [sp, #4]
 800202a:	9000      	str	r0, [sp, #0]
 800202c:	462b      	mov	r3, r5
 800202e:	4622      	mov	r2, r4
 8002030:	4918      	ldr	r1, [pc, #96]	; (8002094 <StartUartTask+0x1f4>)
 8002032:	480f      	ldr	r0, [pc, #60]	; (8002070 <StartUartTask+0x1d0>)
 8002034:	f007 f8b4 	bl	80091a0 <siprintf>
  	HAL_UART_Transmit(&huart2, msg, sizeof(msg), 100);
 8002038:	2364      	movs	r3, #100	; 0x64
 800203a:	2228      	movs	r2, #40	; 0x28
 800203c:	490c      	ldr	r1, [pc, #48]	; (8002070 <StartUartTask+0x1d0>)
 800203e:	480d      	ldr	r0, [pc, #52]	; (8002074 <StartUartTask+0x1d4>)
 8002040:	f002 f9c1 	bl	80043c6 <HAL_UART_Transmit>
  	EmptyBuffer(msg);
 8002044:	480a      	ldr	r0, [pc, #40]	; (8002070 <StartUartTask+0x1d0>)
 8002046:	f7fe ff83 	bl	8000f50 <EmptyBuffer>
  	osSemaphoreRelease(VelSemaphoreHandle);
 800204a:	4b0d      	ldr	r3, [pc, #52]	; (8002080 <StartUartTask+0x1e0>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4618      	mov	r0, r3
 8002050:	f003 fc2a 	bl	80058a8 <osSemaphoreRelease>
  {
 8002054:	e741      	b.n	8001eda <StartUartTask+0x3a>
 8002056:	bf00      	nop
 8002058:	9999999a 	.word	0x9999999a
 800205c:	3ff19999 	.word	0x3ff19999
 8002060:	cccccccd 	.word	0xcccccccd
 8002064:	3feccccc 	.word	0x3feccccc
 8002068:	20000510 	.word	0x20000510
 800206c:	0800b90c 	.word	0x0800b90c
 8002070:	20000580 	.word	0x20000580
 8002074:	20000498 	.word	0x20000498
 8002078:	20000500 	.word	0x20000500
 800207c:	0800b954 	.word	0x0800b954
 8002080:	20000514 	.word	0x20000514
 8002084:	200005a8 	.word	0x200005a8
 8002088:	40020400 	.word	0x40020400
 800208c:	66666667 	.word	0x66666667
 8002090:	200005a9 	.word	0x200005a9
 8002094:	0800b960 	.word	0x0800b960

08002098 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b082      	sub	sp, #8
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM10) {
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a04      	ldr	r2, [pc, #16]	; (80020b8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d101      	bne.n	80020ae <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80020aa:	f000 faa1 	bl	80025f0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80020ae:	bf00      	nop
 80020b0:	3708      	adds	r7, #8
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	40014400 	.word	0x40014400

080020bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020bc:	b480      	push	{r7}
 80020be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020c0:	b672      	cpsid	i
}
 80020c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020c4:	e7fe      	b.n	80020c4 <Error_Handler+0x8>
	...

080020c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b082      	sub	sp, #8
 80020cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020ce:	2300      	movs	r3, #0
 80020d0:	607b      	str	r3, [r7, #4]
 80020d2:	4b12      	ldr	r3, [pc, #72]	; (800211c <HAL_MspInit+0x54>)
 80020d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020d6:	4a11      	ldr	r2, [pc, #68]	; (800211c <HAL_MspInit+0x54>)
 80020d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020dc:	6453      	str	r3, [r2, #68]	; 0x44
 80020de:	4b0f      	ldr	r3, [pc, #60]	; (800211c <HAL_MspInit+0x54>)
 80020e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020e6:	607b      	str	r3, [r7, #4]
 80020e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020ea:	2300      	movs	r3, #0
 80020ec:	603b      	str	r3, [r7, #0]
 80020ee:	4b0b      	ldr	r3, [pc, #44]	; (800211c <HAL_MspInit+0x54>)
 80020f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020f2:	4a0a      	ldr	r2, [pc, #40]	; (800211c <HAL_MspInit+0x54>)
 80020f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020f8:	6413      	str	r3, [r2, #64]	; 0x40
 80020fa:	4b08      	ldr	r3, [pc, #32]	; (800211c <HAL_MspInit+0x54>)
 80020fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002102:	603b      	str	r3, [r7, #0]
 8002104:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002106:	2200      	movs	r2, #0
 8002108:	210f      	movs	r1, #15
 800210a:	f06f 0001 	mvn.w	r0, #1
 800210e:	f000 fb47 	bl	80027a0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002112:	bf00      	nop
 8002114:	3708      	adds	r7, #8
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	40023800 	.word	0x40023800

08002120 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b08a      	sub	sp, #40	; 0x28
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002128:	f107 0314 	add.w	r3, r7, #20
 800212c:	2200      	movs	r2, #0
 800212e:	601a      	str	r2, [r3, #0]
 8002130:	605a      	str	r2, [r3, #4]
 8002132:	609a      	str	r2, [r3, #8]
 8002134:	60da      	str	r2, [r3, #12]
 8002136:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM1)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a21      	ldr	r2, [pc, #132]	; (80021c4 <HAL_TIM_IC_MspInit+0xa4>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d13c      	bne.n	80021bc <HAL_TIM_IC_MspInit+0x9c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002142:	2300      	movs	r3, #0
 8002144:	613b      	str	r3, [r7, #16]
 8002146:	4b20      	ldr	r3, [pc, #128]	; (80021c8 <HAL_TIM_IC_MspInit+0xa8>)
 8002148:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800214a:	4a1f      	ldr	r2, [pc, #124]	; (80021c8 <HAL_TIM_IC_MspInit+0xa8>)
 800214c:	f043 0301 	orr.w	r3, r3, #1
 8002150:	6453      	str	r3, [r2, #68]	; 0x44
 8002152:	4b1d      	ldr	r3, [pc, #116]	; (80021c8 <HAL_TIM_IC_MspInit+0xa8>)
 8002154:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002156:	f003 0301 	and.w	r3, r3, #1
 800215a:	613b      	str	r3, [r7, #16]
 800215c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800215e:	2300      	movs	r3, #0
 8002160:	60fb      	str	r3, [r7, #12]
 8002162:	4b19      	ldr	r3, [pc, #100]	; (80021c8 <HAL_TIM_IC_MspInit+0xa8>)
 8002164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002166:	4a18      	ldr	r2, [pc, #96]	; (80021c8 <HAL_TIM_IC_MspInit+0xa8>)
 8002168:	f043 0301 	orr.w	r3, r3, #1
 800216c:	6313      	str	r3, [r2, #48]	; 0x30
 800216e:	4b16      	ldr	r3, [pc, #88]	; (80021c8 <HAL_TIM_IC_MspInit+0xa8>)
 8002170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002172:	f003 0301 	and.w	r3, r3, #1
 8002176:	60fb      	str	r3, [r7, #12]
 8002178:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = Echo_Pin;
 800217a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800217e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002180:	2302      	movs	r3, #2
 8002182:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002184:	2300      	movs	r3, #0
 8002186:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002188:	2300      	movs	r3, #0
 800218a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800218c:	2301      	movs	r3, #1
 800218e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Echo_GPIO_Port, &GPIO_InitStruct);
 8002190:	f107 0314 	add.w	r3, r7, #20
 8002194:	4619      	mov	r1, r3
 8002196:	480d      	ldr	r0, [pc, #52]	; (80021cc <HAL_TIM_IC_MspInit+0xac>)
 8002198:	f000 fbbe 	bl	8002918 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 800219c:	2200      	movs	r2, #0
 800219e:	2105      	movs	r1, #5
 80021a0:	2019      	movs	r0, #25
 80021a2:	f000 fafd 	bl	80027a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80021a6:	2019      	movs	r0, #25
 80021a8:	f000 fb16 	bl	80027d8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 80021ac:	2200      	movs	r2, #0
 80021ae:	2105      	movs	r1, #5
 80021b0:	201b      	movs	r0, #27
 80021b2:	f000 faf5 	bl	80027a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80021b6:	201b      	movs	r0, #27
 80021b8:	f000 fb0e 	bl	80027d8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80021bc:	bf00      	nop
 80021be:	3728      	adds	r7, #40	; 0x28
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	40010000 	.word	0x40010000
 80021c8:	40023800 	.word	0x40023800
 80021cc:	40020000 	.word	0x40020000

080021d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b08a      	sub	sp, #40	; 0x28
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021d8:	f107 0314 	add.w	r3, r7, #20
 80021dc:	2200      	movs	r2, #0
 80021de:	601a      	str	r2, [r3, #0]
 80021e0:	605a      	str	r2, [r3, #4]
 80021e2:	609a      	str	r2, [r3, #8]
 80021e4:	60da      	str	r2, [r3, #12]
 80021e6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a1d      	ldr	r2, [pc, #116]	; (8002264 <HAL_UART_MspInit+0x94>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d133      	bne.n	800225a <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80021f2:	2300      	movs	r3, #0
 80021f4:	613b      	str	r3, [r7, #16]
 80021f6:	4b1c      	ldr	r3, [pc, #112]	; (8002268 <HAL_UART_MspInit+0x98>)
 80021f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021fa:	4a1b      	ldr	r2, [pc, #108]	; (8002268 <HAL_UART_MspInit+0x98>)
 80021fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002200:	6413      	str	r3, [r2, #64]	; 0x40
 8002202:	4b19      	ldr	r3, [pc, #100]	; (8002268 <HAL_UART_MspInit+0x98>)
 8002204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002206:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800220a:	613b      	str	r3, [r7, #16]
 800220c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800220e:	2300      	movs	r3, #0
 8002210:	60fb      	str	r3, [r7, #12]
 8002212:	4b15      	ldr	r3, [pc, #84]	; (8002268 <HAL_UART_MspInit+0x98>)
 8002214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002216:	4a14      	ldr	r2, [pc, #80]	; (8002268 <HAL_UART_MspInit+0x98>)
 8002218:	f043 0301 	orr.w	r3, r3, #1
 800221c:	6313      	str	r3, [r2, #48]	; 0x30
 800221e:	4b12      	ldr	r3, [pc, #72]	; (8002268 <HAL_UART_MspInit+0x98>)
 8002220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002222:	f003 0301 	and.w	r3, r3, #1
 8002226:	60fb      	str	r3, [r7, #12]
 8002228:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800222a:	230c      	movs	r3, #12
 800222c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800222e:	2302      	movs	r3, #2
 8002230:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002232:	2300      	movs	r3, #0
 8002234:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002236:	2303      	movs	r3, #3
 8002238:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800223a:	2307      	movs	r3, #7
 800223c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800223e:	f107 0314 	add.w	r3, r7, #20
 8002242:	4619      	mov	r1, r3
 8002244:	4809      	ldr	r0, [pc, #36]	; (800226c <HAL_UART_MspInit+0x9c>)
 8002246:	f000 fb67 	bl	8002918 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800224a:	2200      	movs	r2, #0
 800224c:	2105      	movs	r1, #5
 800224e:	2026      	movs	r0, #38	; 0x26
 8002250:	f000 faa6 	bl	80027a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002254:	2026      	movs	r0, #38	; 0x26
 8002256:	f000 fabf 	bl	80027d8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800225a:	bf00      	nop
 800225c:	3728      	adds	r7, #40	; 0x28
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	40004400 	.word	0x40004400
 8002268:	40023800 	.word	0x40023800
 800226c:	40020000 	.word	0x40020000

08002270 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b08c      	sub	sp, #48	; 0x30
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002278:	2300      	movs	r3, #0
 800227a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800227c:	2300      	movs	r3, #0
 800227e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM10 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8002280:	2200      	movs	r2, #0
 8002282:	6879      	ldr	r1, [r7, #4]
 8002284:	2019      	movs	r0, #25
 8002286:	f000 fa8b 	bl	80027a0 <HAL_NVIC_SetPriority>

  /* Enable the TIM10 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800228a:	2019      	movs	r0, #25
 800228c:	f000 faa4 	bl	80027d8 <HAL_NVIC_EnableIRQ>

  /* Enable TIM10 clock */
  __HAL_RCC_TIM10_CLK_ENABLE();
 8002290:	2300      	movs	r3, #0
 8002292:	60fb      	str	r3, [r7, #12]
 8002294:	4b1e      	ldr	r3, [pc, #120]	; (8002310 <HAL_InitTick+0xa0>)
 8002296:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002298:	4a1d      	ldr	r2, [pc, #116]	; (8002310 <HAL_InitTick+0xa0>)
 800229a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800229e:	6453      	str	r3, [r2, #68]	; 0x44
 80022a0:	4b1b      	ldr	r3, [pc, #108]	; (8002310 <HAL_InitTick+0xa0>)
 80022a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022a8:	60fb      	str	r3, [r7, #12]
 80022aa:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80022ac:	f107 0210 	add.w	r2, r7, #16
 80022b0:	f107 0314 	add.w	r3, r7, #20
 80022b4:	4611      	mov	r1, r2
 80022b6:	4618      	mov	r0, r3
 80022b8:	f001 f994 	bl	80035e4 <HAL_RCC_GetClockConfig>

  /* Compute TIM10 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80022bc:	f001 f97e 	bl	80035bc <HAL_RCC_GetPCLK2Freq>
 80022c0:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM10 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80022c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022c4:	4a13      	ldr	r2, [pc, #76]	; (8002314 <HAL_InitTick+0xa4>)
 80022c6:	fba2 2303 	umull	r2, r3, r2, r3
 80022ca:	0c9b      	lsrs	r3, r3, #18
 80022cc:	3b01      	subs	r3, #1
 80022ce:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM10 */
  htim10.Instance = TIM10;
 80022d0:	4b11      	ldr	r3, [pc, #68]	; (8002318 <HAL_InitTick+0xa8>)
 80022d2:	4a12      	ldr	r2, [pc, #72]	; (800231c <HAL_InitTick+0xac>)
 80022d4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM10CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim10.Init.Period = (1000000U / 1000U) - 1U;
 80022d6:	4b10      	ldr	r3, [pc, #64]	; (8002318 <HAL_InitTick+0xa8>)
 80022d8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80022dc:	60da      	str	r2, [r3, #12]
  htim10.Init.Prescaler = uwPrescalerValue;
 80022de:	4a0e      	ldr	r2, [pc, #56]	; (8002318 <HAL_InitTick+0xa8>)
 80022e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022e2:	6053      	str	r3, [r2, #4]
  htim10.Init.ClockDivision = 0;
 80022e4:	4b0c      	ldr	r3, [pc, #48]	; (8002318 <HAL_InitTick+0xa8>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	611a      	str	r2, [r3, #16]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022ea:	4b0b      	ldr	r3, [pc, #44]	; (8002318 <HAL_InitTick+0xa8>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim10) == HAL_OK)
 80022f0:	4809      	ldr	r0, [pc, #36]	; (8002318 <HAL_InitTick+0xa8>)
 80022f2:	f001 f9a9 	bl	8003648 <HAL_TIM_Base_Init>
 80022f6:	4603      	mov	r3, r0
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d104      	bne.n	8002306 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim10);
 80022fc:	4806      	ldr	r0, [pc, #24]	; (8002318 <HAL_InitTick+0xa8>)
 80022fe:	f001 f9fd 	bl	80036fc <HAL_TIM_Base_Start_IT>
 8002302:	4603      	mov	r3, r0
 8002304:	e000      	b.n	8002308 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8002306:	2301      	movs	r3, #1
}
 8002308:	4618      	mov	r0, r3
 800230a:	3730      	adds	r7, #48	; 0x30
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}
 8002310:	40023800 	.word	0x40023800
 8002314:	431bde83 	.word	0x431bde83
 8002318:	200005bc 	.word	0x200005bc
 800231c:	40014400 	.word	0x40014400

08002320 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002324:	e7fe      	b.n	8002324 <NMI_Handler+0x4>

08002326 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002326:	b480      	push	{r7}
 8002328:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800232a:	e7fe      	b.n	800232a <HardFault_Handler+0x4>

0800232c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800232c:	b480      	push	{r7}
 800232e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002330:	e7fe      	b.n	8002330 <MemManage_Handler+0x4>

08002332 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002332:	b480      	push	{r7}
 8002334:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002336:	e7fe      	b.n	8002336 <BusFault_Handler+0x4>

08002338 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002338:	b480      	push	{r7}
 800233a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800233c:	e7fe      	b.n	800233c <UsageFault_Handler+0x4>

0800233e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800233e:	b480      	push	{r7}
 8002340:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002342:	bf00      	nop
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr

0800234c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002350:	4803      	ldr	r0, [pc, #12]	; (8002360 <TIM1_UP_TIM10_IRQHandler+0x14>)
 8002352:	f001 fb9f 	bl	8003a94 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 8002356:	4803      	ldr	r0, [pc, #12]	; (8002364 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8002358:	f001 fb9c 	bl	8003a94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800235c:	bf00      	nop
 800235e:	bd80      	pop	{r7, pc}
 8002360:	20000450 	.word	0x20000450
 8002364:	200005bc 	.word	0x200005bc

08002368 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800236c:	4802      	ldr	r0, [pc, #8]	; (8002378 <TIM1_CC_IRQHandler+0x10>)
 800236e:	f001 fb91 	bl	8003a94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8002372:	bf00      	nop
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	20000450 	.word	0x20000450

0800237c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002380:	4802      	ldr	r0, [pc, #8]	; (800238c <USART2_IRQHandler+0x10>)
 8002382:	f002 f8e3 	bl	800454c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002386:	bf00      	nop
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop
 800238c:	20000498 	.word	0x20000498

08002390 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ExButton_Pin);
 8002394:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002398:	f000 fc74 	bl	8002c84 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800239c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80023a0:	f000 fc70 	bl	8002c84 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80023a4:	bf00      	nop
 80023a6:	bd80      	pop	{r7, pc}

080023a8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0
	return 1;
 80023ac:	2301      	movs	r3, #1
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr

080023b8 <_kill>:

int _kill(int pid, int sig)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b082      	sub	sp, #8
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
 80023c0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80023c2:	f006 fa43 	bl	800884c <__errno>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2216      	movs	r2, #22
 80023ca:	601a      	str	r2, [r3, #0]
	return -1;
 80023cc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	3708      	adds	r7, #8
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}

080023d8 <_exit>:

void _exit (int status)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b082      	sub	sp, #8
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80023e0:	f04f 31ff 	mov.w	r1, #4294967295
 80023e4:	6878      	ldr	r0, [r7, #4]
 80023e6:	f7ff ffe7 	bl	80023b8 <_kill>
	while (1) {}		/* Make sure we hang here */
 80023ea:	e7fe      	b.n	80023ea <_exit+0x12>

080023ec <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b086      	sub	sp, #24
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	60f8      	str	r0, [r7, #12]
 80023f4:	60b9      	str	r1, [r7, #8]
 80023f6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023f8:	2300      	movs	r3, #0
 80023fa:	617b      	str	r3, [r7, #20]
 80023fc:	e00a      	b.n	8002414 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80023fe:	f3af 8000 	nop.w
 8002402:	4601      	mov	r1, r0
 8002404:	68bb      	ldr	r3, [r7, #8]
 8002406:	1c5a      	adds	r2, r3, #1
 8002408:	60ba      	str	r2, [r7, #8]
 800240a:	b2ca      	uxtb	r2, r1
 800240c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800240e:	697b      	ldr	r3, [r7, #20]
 8002410:	3301      	adds	r3, #1
 8002412:	617b      	str	r3, [r7, #20]
 8002414:	697a      	ldr	r2, [r7, #20]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	429a      	cmp	r2, r3
 800241a:	dbf0      	blt.n	80023fe <_read+0x12>
	}

return len;
 800241c:	687b      	ldr	r3, [r7, #4]
}
 800241e:	4618      	mov	r0, r3
 8002420:	3718      	adds	r7, #24
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}

08002426 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002426:	b580      	push	{r7, lr}
 8002428:	b086      	sub	sp, #24
 800242a:	af00      	add	r7, sp, #0
 800242c:	60f8      	str	r0, [r7, #12]
 800242e:	60b9      	str	r1, [r7, #8]
 8002430:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002432:	2300      	movs	r3, #0
 8002434:	617b      	str	r3, [r7, #20]
 8002436:	e009      	b.n	800244c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002438:	68bb      	ldr	r3, [r7, #8]
 800243a:	1c5a      	adds	r2, r3, #1
 800243c:	60ba      	str	r2, [r7, #8]
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	4618      	mov	r0, r3
 8002442:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	3301      	adds	r3, #1
 800244a:	617b      	str	r3, [r7, #20]
 800244c:	697a      	ldr	r2, [r7, #20]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	429a      	cmp	r2, r3
 8002452:	dbf1      	blt.n	8002438 <_write+0x12>
	}
	return len;
 8002454:	687b      	ldr	r3, [r7, #4]
}
 8002456:	4618      	mov	r0, r3
 8002458:	3718      	adds	r7, #24
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}

0800245e <_close>:

int _close(int file)
{
 800245e:	b480      	push	{r7}
 8002460:	b083      	sub	sp, #12
 8002462:	af00      	add	r7, sp, #0
 8002464:	6078      	str	r0, [r7, #4]
	return -1;
 8002466:	f04f 33ff 	mov.w	r3, #4294967295
}
 800246a:	4618      	mov	r0, r3
 800246c:	370c      	adds	r7, #12
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr

08002476 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002476:	b480      	push	{r7}
 8002478:	b083      	sub	sp, #12
 800247a:	af00      	add	r7, sp, #0
 800247c:	6078      	str	r0, [r7, #4]
 800247e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002486:	605a      	str	r2, [r3, #4]
	return 0;
 8002488:	2300      	movs	r3, #0
}
 800248a:	4618      	mov	r0, r3
 800248c:	370c      	adds	r7, #12
 800248e:	46bd      	mov	sp, r7
 8002490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002494:	4770      	bx	lr

08002496 <_isatty>:

int _isatty(int file)
{
 8002496:	b480      	push	{r7}
 8002498:	b083      	sub	sp, #12
 800249a:	af00      	add	r7, sp, #0
 800249c:	6078      	str	r0, [r7, #4]
	return 1;
 800249e:	2301      	movs	r3, #1
}
 80024a0:	4618      	mov	r0, r3
 80024a2:	370c      	adds	r7, #12
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr

080024ac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b085      	sub	sp, #20
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	60f8      	str	r0, [r7, #12]
 80024b4:	60b9      	str	r1, [r7, #8]
 80024b6:	607a      	str	r2, [r7, #4]
	return 0;
 80024b8:	2300      	movs	r3, #0
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	3714      	adds	r7, #20
 80024be:	46bd      	mov	sp, r7
 80024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c4:	4770      	bx	lr
	...

080024c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b086      	sub	sp, #24
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024d0:	4a14      	ldr	r2, [pc, #80]	; (8002524 <_sbrk+0x5c>)
 80024d2:	4b15      	ldr	r3, [pc, #84]	; (8002528 <_sbrk+0x60>)
 80024d4:	1ad3      	subs	r3, r2, r3
 80024d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024dc:	4b13      	ldr	r3, [pc, #76]	; (800252c <_sbrk+0x64>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d102      	bne.n	80024ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024e4:	4b11      	ldr	r3, [pc, #68]	; (800252c <_sbrk+0x64>)
 80024e6:	4a12      	ldr	r2, [pc, #72]	; (8002530 <_sbrk+0x68>)
 80024e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024ea:	4b10      	ldr	r3, [pc, #64]	; (800252c <_sbrk+0x64>)
 80024ec:	681a      	ldr	r2, [r3, #0]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	4413      	add	r3, r2
 80024f2:	693a      	ldr	r2, [r7, #16]
 80024f4:	429a      	cmp	r2, r3
 80024f6:	d207      	bcs.n	8002508 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024f8:	f006 f9a8 	bl	800884c <__errno>
 80024fc:	4603      	mov	r3, r0
 80024fe:	220c      	movs	r2, #12
 8002500:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002502:	f04f 33ff 	mov.w	r3, #4294967295
 8002506:	e009      	b.n	800251c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002508:	4b08      	ldr	r3, [pc, #32]	; (800252c <_sbrk+0x64>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800250e:	4b07      	ldr	r3, [pc, #28]	; (800252c <_sbrk+0x64>)
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	4413      	add	r3, r2
 8002516:	4a05      	ldr	r2, [pc, #20]	; (800252c <_sbrk+0x64>)
 8002518:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800251a:	68fb      	ldr	r3, [r7, #12]
}
 800251c:	4618      	mov	r0, r3
 800251e:	3718      	adds	r7, #24
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	20020000 	.word	0x20020000
 8002528:	00000400 	.word	0x00000400
 800252c:	20000604 	.word	0x20000604
 8002530:	20004370 	.word	0x20004370

08002534 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002534:	b480      	push	{r7}
 8002536:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002538:	4b06      	ldr	r3, [pc, #24]	; (8002554 <SystemInit+0x20>)
 800253a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800253e:	4a05      	ldr	r2, [pc, #20]	; (8002554 <SystemInit+0x20>)
 8002540:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002544:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002548:	bf00      	nop
 800254a:	46bd      	mov	sp, r7
 800254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002550:	4770      	bx	lr
 8002552:	bf00      	nop
 8002554:	e000ed00 	.word	0xe000ed00

08002558 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002558:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002590 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800255c:	480d      	ldr	r0, [pc, #52]	; (8002594 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800255e:	490e      	ldr	r1, [pc, #56]	; (8002598 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002560:	4a0e      	ldr	r2, [pc, #56]	; (800259c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002562:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002564:	e002      	b.n	800256c <LoopCopyDataInit>

08002566 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002566:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002568:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800256a:	3304      	adds	r3, #4

0800256c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800256c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800256e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002570:	d3f9      	bcc.n	8002566 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002572:	4a0b      	ldr	r2, [pc, #44]	; (80025a0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002574:	4c0b      	ldr	r4, [pc, #44]	; (80025a4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002576:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002578:	e001      	b.n	800257e <LoopFillZerobss>

0800257a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800257a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800257c:	3204      	adds	r2, #4

0800257e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800257e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002580:	d3fb      	bcc.n	800257a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002582:	f7ff ffd7 	bl	8002534 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002586:	f006 f967 	bl	8008858 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800258a:	f7fe fd19 	bl	8000fc0 <main>
  bx  lr    
 800258e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002590:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002594:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002598:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 800259c:	0800bd8c 	.word	0x0800bd8c
  ldr r2, =_sbss
 80025a0:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80025a4:	20004370 	.word	0x20004370

080025a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80025a8:	e7fe      	b.n	80025a8 <ADC_IRQHandler>
	...

080025ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80025b0:	4b0e      	ldr	r3, [pc, #56]	; (80025ec <HAL_Init+0x40>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a0d      	ldr	r2, [pc, #52]	; (80025ec <HAL_Init+0x40>)
 80025b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80025ba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80025bc:	4b0b      	ldr	r3, [pc, #44]	; (80025ec <HAL_Init+0x40>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a0a      	ldr	r2, [pc, #40]	; (80025ec <HAL_Init+0x40>)
 80025c2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80025c6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80025c8:	4b08      	ldr	r3, [pc, #32]	; (80025ec <HAL_Init+0x40>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a07      	ldr	r2, [pc, #28]	; (80025ec <HAL_Init+0x40>)
 80025ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025d4:	2003      	movs	r0, #3
 80025d6:	f000 f8d8 	bl	800278a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80025da:	2005      	movs	r0, #5
 80025dc:	f7ff fe48 	bl	8002270 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80025e0:	f7ff fd72 	bl	80020c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025e4:	2300      	movs	r3, #0
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	40023c00 	.word	0x40023c00

080025f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025f0:	b480      	push	{r7}
 80025f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025f4:	4b06      	ldr	r3, [pc, #24]	; (8002610 <HAL_IncTick+0x20>)
 80025f6:	781b      	ldrb	r3, [r3, #0]
 80025f8:	461a      	mov	r2, r3
 80025fa:	4b06      	ldr	r3, [pc, #24]	; (8002614 <HAL_IncTick+0x24>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4413      	add	r3, r2
 8002600:	4a04      	ldr	r2, [pc, #16]	; (8002614 <HAL_IncTick+0x24>)
 8002602:	6013      	str	r3, [r2, #0]
}
 8002604:	bf00      	nop
 8002606:	46bd      	mov	sp, r7
 8002608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260c:	4770      	bx	lr
 800260e:	bf00      	nop
 8002610:	20000008 	.word	0x20000008
 8002614:	20000608 	.word	0x20000608

08002618 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002618:	b480      	push	{r7}
 800261a:	af00      	add	r7, sp, #0
  return uwTick;
 800261c:	4b03      	ldr	r3, [pc, #12]	; (800262c <HAL_GetTick+0x14>)
 800261e:	681b      	ldr	r3, [r3, #0]
}
 8002620:	4618      	mov	r0, r3
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop
 800262c:	20000608 	.word	0x20000608

08002630 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002630:	b480      	push	{r7}
 8002632:	b085      	sub	sp, #20
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	f003 0307 	and.w	r3, r3, #7
 800263e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002640:	4b0c      	ldr	r3, [pc, #48]	; (8002674 <__NVIC_SetPriorityGrouping+0x44>)
 8002642:	68db      	ldr	r3, [r3, #12]
 8002644:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002646:	68ba      	ldr	r2, [r7, #8]
 8002648:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800264c:	4013      	ands	r3, r2
 800264e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002658:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800265c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002660:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002662:	4a04      	ldr	r2, [pc, #16]	; (8002674 <__NVIC_SetPriorityGrouping+0x44>)
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	60d3      	str	r3, [r2, #12]
}
 8002668:	bf00      	nop
 800266a:	3714      	adds	r7, #20
 800266c:	46bd      	mov	sp, r7
 800266e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002672:	4770      	bx	lr
 8002674:	e000ed00 	.word	0xe000ed00

08002678 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002678:	b480      	push	{r7}
 800267a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800267c:	4b04      	ldr	r3, [pc, #16]	; (8002690 <__NVIC_GetPriorityGrouping+0x18>)
 800267e:	68db      	ldr	r3, [r3, #12]
 8002680:	0a1b      	lsrs	r3, r3, #8
 8002682:	f003 0307 	and.w	r3, r3, #7
}
 8002686:	4618      	mov	r0, r3
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr
 8002690:	e000ed00 	.word	0xe000ed00

08002694 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002694:	b480      	push	{r7}
 8002696:	b083      	sub	sp, #12
 8002698:	af00      	add	r7, sp, #0
 800269a:	4603      	mov	r3, r0
 800269c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800269e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	db0b      	blt.n	80026be <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026a6:	79fb      	ldrb	r3, [r7, #7]
 80026a8:	f003 021f 	and.w	r2, r3, #31
 80026ac:	4907      	ldr	r1, [pc, #28]	; (80026cc <__NVIC_EnableIRQ+0x38>)
 80026ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026b2:	095b      	lsrs	r3, r3, #5
 80026b4:	2001      	movs	r0, #1
 80026b6:	fa00 f202 	lsl.w	r2, r0, r2
 80026ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80026be:	bf00      	nop
 80026c0:	370c      	adds	r7, #12
 80026c2:	46bd      	mov	sp, r7
 80026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c8:	4770      	bx	lr
 80026ca:	bf00      	nop
 80026cc:	e000e100 	.word	0xe000e100

080026d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b083      	sub	sp, #12
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	4603      	mov	r3, r0
 80026d8:	6039      	str	r1, [r7, #0]
 80026da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	db0a      	blt.n	80026fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	b2da      	uxtb	r2, r3
 80026e8:	490c      	ldr	r1, [pc, #48]	; (800271c <__NVIC_SetPriority+0x4c>)
 80026ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ee:	0112      	lsls	r2, r2, #4
 80026f0:	b2d2      	uxtb	r2, r2
 80026f2:	440b      	add	r3, r1
 80026f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026f8:	e00a      	b.n	8002710 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	b2da      	uxtb	r2, r3
 80026fe:	4908      	ldr	r1, [pc, #32]	; (8002720 <__NVIC_SetPriority+0x50>)
 8002700:	79fb      	ldrb	r3, [r7, #7]
 8002702:	f003 030f 	and.w	r3, r3, #15
 8002706:	3b04      	subs	r3, #4
 8002708:	0112      	lsls	r2, r2, #4
 800270a:	b2d2      	uxtb	r2, r2
 800270c:	440b      	add	r3, r1
 800270e:	761a      	strb	r2, [r3, #24]
}
 8002710:	bf00      	nop
 8002712:	370c      	adds	r7, #12
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr
 800271c:	e000e100 	.word	0xe000e100
 8002720:	e000ed00 	.word	0xe000ed00

08002724 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002724:	b480      	push	{r7}
 8002726:	b089      	sub	sp, #36	; 0x24
 8002728:	af00      	add	r7, sp, #0
 800272a:	60f8      	str	r0, [r7, #12]
 800272c:	60b9      	str	r1, [r7, #8]
 800272e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	f003 0307 	and.w	r3, r3, #7
 8002736:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002738:	69fb      	ldr	r3, [r7, #28]
 800273a:	f1c3 0307 	rsb	r3, r3, #7
 800273e:	2b04      	cmp	r3, #4
 8002740:	bf28      	it	cs
 8002742:	2304      	movcs	r3, #4
 8002744:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002746:	69fb      	ldr	r3, [r7, #28]
 8002748:	3304      	adds	r3, #4
 800274a:	2b06      	cmp	r3, #6
 800274c:	d902      	bls.n	8002754 <NVIC_EncodePriority+0x30>
 800274e:	69fb      	ldr	r3, [r7, #28]
 8002750:	3b03      	subs	r3, #3
 8002752:	e000      	b.n	8002756 <NVIC_EncodePriority+0x32>
 8002754:	2300      	movs	r3, #0
 8002756:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002758:	f04f 32ff 	mov.w	r2, #4294967295
 800275c:	69bb      	ldr	r3, [r7, #24]
 800275e:	fa02 f303 	lsl.w	r3, r2, r3
 8002762:	43da      	mvns	r2, r3
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	401a      	ands	r2, r3
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800276c:	f04f 31ff 	mov.w	r1, #4294967295
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	fa01 f303 	lsl.w	r3, r1, r3
 8002776:	43d9      	mvns	r1, r3
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800277c:	4313      	orrs	r3, r2
         );
}
 800277e:	4618      	mov	r0, r3
 8002780:	3724      	adds	r7, #36	; 0x24
 8002782:	46bd      	mov	sp, r7
 8002784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002788:	4770      	bx	lr

0800278a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800278a:	b580      	push	{r7, lr}
 800278c:	b082      	sub	sp, #8
 800278e:	af00      	add	r7, sp, #0
 8002790:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002792:	6878      	ldr	r0, [r7, #4]
 8002794:	f7ff ff4c 	bl	8002630 <__NVIC_SetPriorityGrouping>
}
 8002798:	bf00      	nop
 800279a:	3708      	adds	r7, #8
 800279c:	46bd      	mov	sp, r7
 800279e:	bd80      	pop	{r7, pc}

080027a0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b086      	sub	sp, #24
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	4603      	mov	r3, r0
 80027a8:	60b9      	str	r1, [r7, #8]
 80027aa:	607a      	str	r2, [r7, #4]
 80027ac:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80027ae:	2300      	movs	r3, #0
 80027b0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027b2:	f7ff ff61 	bl	8002678 <__NVIC_GetPriorityGrouping>
 80027b6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027b8:	687a      	ldr	r2, [r7, #4]
 80027ba:	68b9      	ldr	r1, [r7, #8]
 80027bc:	6978      	ldr	r0, [r7, #20]
 80027be:	f7ff ffb1 	bl	8002724 <NVIC_EncodePriority>
 80027c2:	4602      	mov	r2, r0
 80027c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027c8:	4611      	mov	r1, r2
 80027ca:	4618      	mov	r0, r3
 80027cc:	f7ff ff80 	bl	80026d0 <__NVIC_SetPriority>
}
 80027d0:	bf00      	nop
 80027d2:	3718      	adds	r7, #24
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}

080027d8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b082      	sub	sp, #8
 80027dc:	af00      	add	r7, sp, #0
 80027de:	4603      	mov	r3, r0
 80027e0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027e6:	4618      	mov	r0, r3
 80027e8:	f7ff ff54 	bl	8002694 <__NVIC_EnableIRQ>
}
 80027ec:	bf00      	nop
 80027ee:	3708      	adds	r7, #8
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}

080027f4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b084      	sub	sp, #16
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002800:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002802:	f7ff ff09 	bl	8002618 <HAL_GetTick>
 8002806:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800280e:	b2db      	uxtb	r3, r3
 8002810:	2b02      	cmp	r3, #2
 8002812:	d008      	beq.n	8002826 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2280      	movs	r2, #128	; 0x80
 8002818:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2200      	movs	r2, #0
 800281e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	e052      	b.n	80028cc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f022 0216 	bic.w	r2, r2, #22
 8002834:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	695a      	ldr	r2, [r3, #20]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002844:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800284a:	2b00      	cmp	r3, #0
 800284c:	d103      	bne.n	8002856 <HAL_DMA_Abort+0x62>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002852:	2b00      	cmp	r3, #0
 8002854:	d007      	beq.n	8002866 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f022 0208 	bic.w	r2, r2, #8
 8002864:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f022 0201 	bic.w	r2, r2, #1
 8002874:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002876:	e013      	b.n	80028a0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002878:	f7ff fece 	bl	8002618 <HAL_GetTick>
 800287c:	4602      	mov	r2, r0
 800287e:	68bb      	ldr	r3, [r7, #8]
 8002880:	1ad3      	subs	r3, r2, r3
 8002882:	2b05      	cmp	r3, #5
 8002884:	d90c      	bls.n	80028a0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2220      	movs	r2, #32
 800288a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2203      	movs	r2, #3
 8002890:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2200      	movs	r2, #0
 8002898:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800289c:	2303      	movs	r3, #3
 800289e:	e015      	b.n	80028cc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f003 0301 	and.w	r3, r3, #1
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d1e4      	bne.n	8002878 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028b2:	223f      	movs	r2, #63	; 0x3f
 80028b4:	409a      	lsls	r2, r3
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2201      	movs	r2, #1
 80028be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2200      	movs	r2, #0
 80028c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80028ca:	2300      	movs	r3, #0
}
 80028cc:	4618      	mov	r0, r3
 80028ce:	3710      	adds	r7, #16
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}

080028d4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b083      	sub	sp, #12
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80028e2:	b2db      	uxtb	r3, r3
 80028e4:	2b02      	cmp	r3, #2
 80028e6:	d004      	beq.n	80028f2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2280      	movs	r2, #128	; 0x80
 80028ec:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	e00c      	b.n	800290c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2205      	movs	r2, #5
 80028f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	681a      	ldr	r2, [r3, #0]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f022 0201 	bic.w	r2, r2, #1
 8002908:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800290a:	2300      	movs	r3, #0
}
 800290c:	4618      	mov	r0, r3
 800290e:	370c      	adds	r7, #12
 8002910:	46bd      	mov	sp, r7
 8002912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002916:	4770      	bx	lr

08002918 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002918:	b480      	push	{r7}
 800291a:	b089      	sub	sp, #36	; 0x24
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
 8002920:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002922:	2300      	movs	r3, #0
 8002924:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002926:	2300      	movs	r3, #0
 8002928:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800292a:	2300      	movs	r3, #0
 800292c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800292e:	2300      	movs	r3, #0
 8002930:	61fb      	str	r3, [r7, #28]
 8002932:	e159      	b.n	8002be8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002934:	2201      	movs	r2, #1
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	fa02 f303 	lsl.w	r3, r2, r3
 800293c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	697a      	ldr	r2, [r7, #20]
 8002944:	4013      	ands	r3, r2
 8002946:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002948:	693a      	ldr	r2, [r7, #16]
 800294a:	697b      	ldr	r3, [r7, #20]
 800294c:	429a      	cmp	r2, r3
 800294e:	f040 8148 	bne.w	8002be2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	f003 0303 	and.w	r3, r3, #3
 800295a:	2b01      	cmp	r3, #1
 800295c:	d005      	beq.n	800296a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002966:	2b02      	cmp	r3, #2
 8002968:	d130      	bne.n	80029cc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002970:	69fb      	ldr	r3, [r7, #28]
 8002972:	005b      	lsls	r3, r3, #1
 8002974:	2203      	movs	r2, #3
 8002976:	fa02 f303 	lsl.w	r3, r2, r3
 800297a:	43db      	mvns	r3, r3
 800297c:	69ba      	ldr	r2, [r7, #24]
 800297e:	4013      	ands	r3, r2
 8002980:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	68da      	ldr	r2, [r3, #12]
 8002986:	69fb      	ldr	r3, [r7, #28]
 8002988:	005b      	lsls	r3, r3, #1
 800298a:	fa02 f303 	lsl.w	r3, r2, r3
 800298e:	69ba      	ldr	r2, [r7, #24]
 8002990:	4313      	orrs	r3, r2
 8002992:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	69ba      	ldr	r2, [r7, #24]
 8002998:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80029a0:	2201      	movs	r2, #1
 80029a2:	69fb      	ldr	r3, [r7, #28]
 80029a4:	fa02 f303 	lsl.w	r3, r2, r3
 80029a8:	43db      	mvns	r3, r3
 80029aa:	69ba      	ldr	r2, [r7, #24]
 80029ac:	4013      	ands	r3, r2
 80029ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	091b      	lsrs	r3, r3, #4
 80029b6:	f003 0201 	and.w	r2, r3, #1
 80029ba:	69fb      	ldr	r3, [r7, #28]
 80029bc:	fa02 f303 	lsl.w	r3, r2, r3
 80029c0:	69ba      	ldr	r2, [r7, #24]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	69ba      	ldr	r2, [r7, #24]
 80029ca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f003 0303 	and.w	r3, r3, #3
 80029d4:	2b03      	cmp	r3, #3
 80029d6:	d017      	beq.n	8002a08 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	68db      	ldr	r3, [r3, #12]
 80029dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80029de:	69fb      	ldr	r3, [r7, #28]
 80029e0:	005b      	lsls	r3, r3, #1
 80029e2:	2203      	movs	r2, #3
 80029e4:	fa02 f303 	lsl.w	r3, r2, r3
 80029e8:	43db      	mvns	r3, r3
 80029ea:	69ba      	ldr	r2, [r7, #24]
 80029ec:	4013      	ands	r3, r2
 80029ee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	689a      	ldr	r2, [r3, #8]
 80029f4:	69fb      	ldr	r3, [r7, #28]
 80029f6:	005b      	lsls	r3, r3, #1
 80029f8:	fa02 f303 	lsl.w	r3, r2, r3
 80029fc:	69ba      	ldr	r2, [r7, #24]
 80029fe:	4313      	orrs	r3, r2
 8002a00:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	69ba      	ldr	r2, [r7, #24]
 8002a06:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	f003 0303 	and.w	r3, r3, #3
 8002a10:	2b02      	cmp	r3, #2
 8002a12:	d123      	bne.n	8002a5c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a14:	69fb      	ldr	r3, [r7, #28]
 8002a16:	08da      	lsrs	r2, r3, #3
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	3208      	adds	r2, #8
 8002a1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a20:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002a22:	69fb      	ldr	r3, [r7, #28]
 8002a24:	f003 0307 	and.w	r3, r3, #7
 8002a28:	009b      	lsls	r3, r3, #2
 8002a2a:	220f      	movs	r2, #15
 8002a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a30:	43db      	mvns	r3, r3
 8002a32:	69ba      	ldr	r2, [r7, #24]
 8002a34:	4013      	ands	r3, r2
 8002a36:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	691a      	ldr	r2, [r3, #16]
 8002a3c:	69fb      	ldr	r3, [r7, #28]
 8002a3e:	f003 0307 	and.w	r3, r3, #7
 8002a42:	009b      	lsls	r3, r3, #2
 8002a44:	fa02 f303 	lsl.w	r3, r2, r3
 8002a48:	69ba      	ldr	r2, [r7, #24]
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002a4e:	69fb      	ldr	r3, [r7, #28]
 8002a50:	08da      	lsrs	r2, r3, #3
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	3208      	adds	r2, #8
 8002a56:	69b9      	ldr	r1, [r7, #24]
 8002a58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002a62:	69fb      	ldr	r3, [r7, #28]
 8002a64:	005b      	lsls	r3, r3, #1
 8002a66:	2203      	movs	r2, #3
 8002a68:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6c:	43db      	mvns	r3, r3
 8002a6e:	69ba      	ldr	r2, [r7, #24]
 8002a70:	4013      	ands	r3, r2
 8002a72:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	f003 0203 	and.w	r2, r3, #3
 8002a7c:	69fb      	ldr	r3, [r7, #28]
 8002a7e:	005b      	lsls	r3, r3, #1
 8002a80:	fa02 f303 	lsl.w	r3, r2, r3
 8002a84:	69ba      	ldr	r2, [r7, #24]
 8002a86:	4313      	orrs	r3, r2
 8002a88:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	69ba      	ldr	r2, [r7, #24]
 8002a8e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	f000 80a2 	beq.w	8002be2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	60fb      	str	r3, [r7, #12]
 8002aa2:	4b57      	ldr	r3, [pc, #348]	; (8002c00 <HAL_GPIO_Init+0x2e8>)
 8002aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aa6:	4a56      	ldr	r2, [pc, #344]	; (8002c00 <HAL_GPIO_Init+0x2e8>)
 8002aa8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002aac:	6453      	str	r3, [r2, #68]	; 0x44
 8002aae:	4b54      	ldr	r3, [pc, #336]	; (8002c00 <HAL_GPIO_Init+0x2e8>)
 8002ab0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ab2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ab6:	60fb      	str	r3, [r7, #12]
 8002ab8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002aba:	4a52      	ldr	r2, [pc, #328]	; (8002c04 <HAL_GPIO_Init+0x2ec>)
 8002abc:	69fb      	ldr	r3, [r7, #28]
 8002abe:	089b      	lsrs	r3, r3, #2
 8002ac0:	3302      	adds	r3, #2
 8002ac2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ac6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002ac8:	69fb      	ldr	r3, [r7, #28]
 8002aca:	f003 0303 	and.w	r3, r3, #3
 8002ace:	009b      	lsls	r3, r3, #2
 8002ad0:	220f      	movs	r2, #15
 8002ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad6:	43db      	mvns	r3, r3
 8002ad8:	69ba      	ldr	r2, [r7, #24]
 8002ada:	4013      	ands	r3, r2
 8002adc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	4a49      	ldr	r2, [pc, #292]	; (8002c08 <HAL_GPIO_Init+0x2f0>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d019      	beq.n	8002b1a <HAL_GPIO_Init+0x202>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	4a48      	ldr	r2, [pc, #288]	; (8002c0c <HAL_GPIO_Init+0x2f4>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d013      	beq.n	8002b16 <HAL_GPIO_Init+0x1fe>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	4a47      	ldr	r2, [pc, #284]	; (8002c10 <HAL_GPIO_Init+0x2f8>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d00d      	beq.n	8002b12 <HAL_GPIO_Init+0x1fa>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	4a46      	ldr	r2, [pc, #280]	; (8002c14 <HAL_GPIO_Init+0x2fc>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d007      	beq.n	8002b0e <HAL_GPIO_Init+0x1f6>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	4a45      	ldr	r2, [pc, #276]	; (8002c18 <HAL_GPIO_Init+0x300>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d101      	bne.n	8002b0a <HAL_GPIO_Init+0x1f2>
 8002b06:	2304      	movs	r3, #4
 8002b08:	e008      	b.n	8002b1c <HAL_GPIO_Init+0x204>
 8002b0a:	2307      	movs	r3, #7
 8002b0c:	e006      	b.n	8002b1c <HAL_GPIO_Init+0x204>
 8002b0e:	2303      	movs	r3, #3
 8002b10:	e004      	b.n	8002b1c <HAL_GPIO_Init+0x204>
 8002b12:	2302      	movs	r3, #2
 8002b14:	e002      	b.n	8002b1c <HAL_GPIO_Init+0x204>
 8002b16:	2301      	movs	r3, #1
 8002b18:	e000      	b.n	8002b1c <HAL_GPIO_Init+0x204>
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	69fa      	ldr	r2, [r7, #28]
 8002b1e:	f002 0203 	and.w	r2, r2, #3
 8002b22:	0092      	lsls	r2, r2, #2
 8002b24:	4093      	lsls	r3, r2
 8002b26:	69ba      	ldr	r2, [r7, #24]
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002b2c:	4935      	ldr	r1, [pc, #212]	; (8002c04 <HAL_GPIO_Init+0x2ec>)
 8002b2e:	69fb      	ldr	r3, [r7, #28]
 8002b30:	089b      	lsrs	r3, r3, #2
 8002b32:	3302      	adds	r3, #2
 8002b34:	69ba      	ldr	r2, [r7, #24]
 8002b36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b3a:	4b38      	ldr	r3, [pc, #224]	; (8002c1c <HAL_GPIO_Init+0x304>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b40:	693b      	ldr	r3, [r7, #16]
 8002b42:	43db      	mvns	r3, r3
 8002b44:	69ba      	ldr	r2, [r7, #24]
 8002b46:	4013      	ands	r3, r2
 8002b48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d003      	beq.n	8002b5e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002b56:	69ba      	ldr	r2, [r7, #24]
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b5e:	4a2f      	ldr	r2, [pc, #188]	; (8002c1c <HAL_GPIO_Init+0x304>)
 8002b60:	69bb      	ldr	r3, [r7, #24]
 8002b62:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002b64:	4b2d      	ldr	r3, [pc, #180]	; (8002c1c <HAL_GPIO_Init+0x304>)
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	43db      	mvns	r3, r3
 8002b6e:	69ba      	ldr	r2, [r7, #24]
 8002b70:	4013      	ands	r3, r2
 8002b72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d003      	beq.n	8002b88 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002b80:	69ba      	ldr	r2, [r7, #24]
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	4313      	orrs	r3, r2
 8002b86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b88:	4a24      	ldr	r2, [pc, #144]	; (8002c1c <HAL_GPIO_Init+0x304>)
 8002b8a:	69bb      	ldr	r3, [r7, #24]
 8002b8c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b8e:	4b23      	ldr	r3, [pc, #140]	; (8002c1c <HAL_GPIO_Init+0x304>)
 8002b90:	689b      	ldr	r3, [r3, #8]
 8002b92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b94:	693b      	ldr	r3, [r7, #16]
 8002b96:	43db      	mvns	r3, r3
 8002b98:	69ba      	ldr	r2, [r7, #24]
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d003      	beq.n	8002bb2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002baa:	69ba      	ldr	r2, [r7, #24]
 8002bac:	693b      	ldr	r3, [r7, #16]
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002bb2:	4a1a      	ldr	r2, [pc, #104]	; (8002c1c <HAL_GPIO_Init+0x304>)
 8002bb4:	69bb      	ldr	r3, [r7, #24]
 8002bb6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002bb8:	4b18      	ldr	r3, [pc, #96]	; (8002c1c <HAL_GPIO_Init+0x304>)
 8002bba:	68db      	ldr	r3, [r3, #12]
 8002bbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	43db      	mvns	r3, r3
 8002bc2:	69ba      	ldr	r2, [r7, #24]
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d003      	beq.n	8002bdc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002bd4:	69ba      	ldr	r2, [r7, #24]
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002bdc:	4a0f      	ldr	r2, [pc, #60]	; (8002c1c <HAL_GPIO_Init+0x304>)
 8002bde:	69bb      	ldr	r3, [r7, #24]
 8002be0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002be2:	69fb      	ldr	r3, [r7, #28]
 8002be4:	3301      	adds	r3, #1
 8002be6:	61fb      	str	r3, [r7, #28]
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	2b0f      	cmp	r3, #15
 8002bec:	f67f aea2 	bls.w	8002934 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002bf0:	bf00      	nop
 8002bf2:	bf00      	nop
 8002bf4:	3724      	adds	r7, #36	; 0x24
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfc:	4770      	bx	lr
 8002bfe:	bf00      	nop
 8002c00:	40023800 	.word	0x40023800
 8002c04:	40013800 	.word	0x40013800
 8002c08:	40020000 	.word	0x40020000
 8002c0c:	40020400 	.word	0x40020400
 8002c10:	40020800 	.word	0x40020800
 8002c14:	40020c00 	.word	0x40020c00
 8002c18:	40021000 	.word	0x40021000
 8002c1c:	40013c00 	.word	0x40013c00

08002c20 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b085      	sub	sp, #20
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
 8002c28:	460b      	mov	r3, r1
 8002c2a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	691a      	ldr	r2, [r3, #16]
 8002c30:	887b      	ldrh	r3, [r7, #2]
 8002c32:	4013      	ands	r3, r2
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d002      	beq.n	8002c3e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	73fb      	strb	r3, [r7, #15]
 8002c3c:	e001      	b.n	8002c42 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002c42:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	3714      	adds	r7, #20
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4e:	4770      	bx	lr

08002c50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c50:	b480      	push	{r7}
 8002c52:	b083      	sub	sp, #12
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
 8002c58:	460b      	mov	r3, r1
 8002c5a:	807b      	strh	r3, [r7, #2]
 8002c5c:	4613      	mov	r3, r2
 8002c5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c60:	787b      	ldrb	r3, [r7, #1]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d003      	beq.n	8002c6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c66:	887a      	ldrh	r2, [r7, #2]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c6c:	e003      	b.n	8002c76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c6e:	887b      	ldrh	r3, [r7, #2]
 8002c70:	041a      	lsls	r2, r3, #16
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	619a      	str	r2, [r3, #24]
}
 8002c76:	bf00      	nop
 8002c78:	370c      	adds	r7, #12
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c80:	4770      	bx	lr
	...

08002c84 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b082      	sub	sp, #8
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002c8e:	4b08      	ldr	r3, [pc, #32]	; (8002cb0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c90:	695a      	ldr	r2, [r3, #20]
 8002c92:	88fb      	ldrh	r3, [r7, #6]
 8002c94:	4013      	ands	r3, r2
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d006      	beq.n	8002ca8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002c9a:	4a05      	ldr	r2, [pc, #20]	; (8002cb0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c9c:	88fb      	ldrh	r3, [r7, #6]
 8002c9e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002ca0:	88fb      	ldrh	r3, [r7, #6]
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f7fe fc74 	bl	8001590 <HAL_GPIO_EXTI_Callback>
  }
}
 8002ca8:	bf00      	nop
 8002caa:	3708      	adds	r7, #8
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	40013c00 	.word	0x40013c00

08002cb4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b086      	sub	sp, #24
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d101      	bne.n	8002cc6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e267      	b.n	8003196 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f003 0301 	and.w	r3, r3, #1
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d075      	beq.n	8002dbe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002cd2:	4b88      	ldr	r3, [pc, #544]	; (8002ef4 <HAL_RCC_OscConfig+0x240>)
 8002cd4:	689b      	ldr	r3, [r3, #8]
 8002cd6:	f003 030c 	and.w	r3, r3, #12
 8002cda:	2b04      	cmp	r3, #4
 8002cdc:	d00c      	beq.n	8002cf8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002cde:	4b85      	ldr	r3, [pc, #532]	; (8002ef4 <HAL_RCC_OscConfig+0x240>)
 8002ce0:	689b      	ldr	r3, [r3, #8]
 8002ce2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002ce6:	2b08      	cmp	r3, #8
 8002ce8:	d112      	bne.n	8002d10 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002cea:	4b82      	ldr	r3, [pc, #520]	; (8002ef4 <HAL_RCC_OscConfig+0x240>)
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002cf2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002cf6:	d10b      	bne.n	8002d10 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cf8:	4b7e      	ldr	r3, [pc, #504]	; (8002ef4 <HAL_RCC_OscConfig+0x240>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d05b      	beq.n	8002dbc <HAL_RCC_OscConfig+0x108>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d157      	bne.n	8002dbc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e242      	b.n	8003196 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d18:	d106      	bne.n	8002d28 <HAL_RCC_OscConfig+0x74>
 8002d1a:	4b76      	ldr	r3, [pc, #472]	; (8002ef4 <HAL_RCC_OscConfig+0x240>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a75      	ldr	r2, [pc, #468]	; (8002ef4 <HAL_RCC_OscConfig+0x240>)
 8002d20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d24:	6013      	str	r3, [r2, #0]
 8002d26:	e01d      	b.n	8002d64 <HAL_RCC_OscConfig+0xb0>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d30:	d10c      	bne.n	8002d4c <HAL_RCC_OscConfig+0x98>
 8002d32:	4b70      	ldr	r3, [pc, #448]	; (8002ef4 <HAL_RCC_OscConfig+0x240>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4a6f      	ldr	r2, [pc, #444]	; (8002ef4 <HAL_RCC_OscConfig+0x240>)
 8002d38:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d3c:	6013      	str	r3, [r2, #0]
 8002d3e:	4b6d      	ldr	r3, [pc, #436]	; (8002ef4 <HAL_RCC_OscConfig+0x240>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4a6c      	ldr	r2, [pc, #432]	; (8002ef4 <HAL_RCC_OscConfig+0x240>)
 8002d44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d48:	6013      	str	r3, [r2, #0]
 8002d4a:	e00b      	b.n	8002d64 <HAL_RCC_OscConfig+0xb0>
 8002d4c:	4b69      	ldr	r3, [pc, #420]	; (8002ef4 <HAL_RCC_OscConfig+0x240>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a68      	ldr	r2, [pc, #416]	; (8002ef4 <HAL_RCC_OscConfig+0x240>)
 8002d52:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d56:	6013      	str	r3, [r2, #0]
 8002d58:	4b66      	ldr	r3, [pc, #408]	; (8002ef4 <HAL_RCC_OscConfig+0x240>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a65      	ldr	r2, [pc, #404]	; (8002ef4 <HAL_RCC_OscConfig+0x240>)
 8002d5e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d62:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d013      	beq.n	8002d94 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d6c:	f7ff fc54 	bl	8002618 <HAL_GetTick>
 8002d70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d72:	e008      	b.n	8002d86 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d74:	f7ff fc50 	bl	8002618 <HAL_GetTick>
 8002d78:	4602      	mov	r2, r0
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	1ad3      	subs	r3, r2, r3
 8002d7e:	2b64      	cmp	r3, #100	; 0x64
 8002d80:	d901      	bls.n	8002d86 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002d82:	2303      	movs	r3, #3
 8002d84:	e207      	b.n	8003196 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d86:	4b5b      	ldr	r3, [pc, #364]	; (8002ef4 <HAL_RCC_OscConfig+0x240>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d0f0      	beq.n	8002d74 <HAL_RCC_OscConfig+0xc0>
 8002d92:	e014      	b.n	8002dbe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d94:	f7ff fc40 	bl	8002618 <HAL_GetTick>
 8002d98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d9a:	e008      	b.n	8002dae <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d9c:	f7ff fc3c 	bl	8002618 <HAL_GetTick>
 8002da0:	4602      	mov	r2, r0
 8002da2:	693b      	ldr	r3, [r7, #16]
 8002da4:	1ad3      	subs	r3, r2, r3
 8002da6:	2b64      	cmp	r3, #100	; 0x64
 8002da8:	d901      	bls.n	8002dae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002daa:	2303      	movs	r3, #3
 8002dac:	e1f3      	b.n	8003196 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dae:	4b51      	ldr	r3, [pc, #324]	; (8002ef4 <HAL_RCC_OscConfig+0x240>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d1f0      	bne.n	8002d9c <HAL_RCC_OscConfig+0xe8>
 8002dba:	e000      	b.n	8002dbe <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dbc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f003 0302 	and.w	r3, r3, #2
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d063      	beq.n	8002e92 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002dca:	4b4a      	ldr	r3, [pc, #296]	; (8002ef4 <HAL_RCC_OscConfig+0x240>)
 8002dcc:	689b      	ldr	r3, [r3, #8]
 8002dce:	f003 030c 	and.w	r3, r3, #12
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d00b      	beq.n	8002dee <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002dd6:	4b47      	ldr	r3, [pc, #284]	; (8002ef4 <HAL_RCC_OscConfig+0x240>)
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002dde:	2b08      	cmp	r3, #8
 8002de0:	d11c      	bne.n	8002e1c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002de2:	4b44      	ldr	r3, [pc, #272]	; (8002ef4 <HAL_RCC_OscConfig+0x240>)
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d116      	bne.n	8002e1c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dee:	4b41      	ldr	r3, [pc, #260]	; (8002ef4 <HAL_RCC_OscConfig+0x240>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f003 0302 	and.w	r3, r3, #2
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d005      	beq.n	8002e06 <HAL_RCC_OscConfig+0x152>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	68db      	ldr	r3, [r3, #12]
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	d001      	beq.n	8002e06 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	e1c7      	b.n	8003196 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e06:	4b3b      	ldr	r3, [pc, #236]	; (8002ef4 <HAL_RCC_OscConfig+0x240>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	691b      	ldr	r3, [r3, #16]
 8002e12:	00db      	lsls	r3, r3, #3
 8002e14:	4937      	ldr	r1, [pc, #220]	; (8002ef4 <HAL_RCC_OscConfig+0x240>)
 8002e16:	4313      	orrs	r3, r2
 8002e18:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e1a:	e03a      	b.n	8002e92 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d020      	beq.n	8002e66 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e24:	4b34      	ldr	r3, [pc, #208]	; (8002ef8 <HAL_RCC_OscConfig+0x244>)
 8002e26:	2201      	movs	r2, #1
 8002e28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e2a:	f7ff fbf5 	bl	8002618 <HAL_GetTick>
 8002e2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e30:	e008      	b.n	8002e44 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e32:	f7ff fbf1 	bl	8002618 <HAL_GetTick>
 8002e36:	4602      	mov	r2, r0
 8002e38:	693b      	ldr	r3, [r7, #16]
 8002e3a:	1ad3      	subs	r3, r2, r3
 8002e3c:	2b02      	cmp	r3, #2
 8002e3e:	d901      	bls.n	8002e44 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002e40:	2303      	movs	r3, #3
 8002e42:	e1a8      	b.n	8003196 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e44:	4b2b      	ldr	r3, [pc, #172]	; (8002ef4 <HAL_RCC_OscConfig+0x240>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f003 0302 	and.w	r3, r3, #2
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d0f0      	beq.n	8002e32 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e50:	4b28      	ldr	r3, [pc, #160]	; (8002ef4 <HAL_RCC_OscConfig+0x240>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	691b      	ldr	r3, [r3, #16]
 8002e5c:	00db      	lsls	r3, r3, #3
 8002e5e:	4925      	ldr	r1, [pc, #148]	; (8002ef4 <HAL_RCC_OscConfig+0x240>)
 8002e60:	4313      	orrs	r3, r2
 8002e62:	600b      	str	r3, [r1, #0]
 8002e64:	e015      	b.n	8002e92 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e66:	4b24      	ldr	r3, [pc, #144]	; (8002ef8 <HAL_RCC_OscConfig+0x244>)
 8002e68:	2200      	movs	r2, #0
 8002e6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e6c:	f7ff fbd4 	bl	8002618 <HAL_GetTick>
 8002e70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e72:	e008      	b.n	8002e86 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e74:	f7ff fbd0 	bl	8002618 <HAL_GetTick>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	693b      	ldr	r3, [r7, #16]
 8002e7c:	1ad3      	subs	r3, r2, r3
 8002e7e:	2b02      	cmp	r3, #2
 8002e80:	d901      	bls.n	8002e86 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002e82:	2303      	movs	r3, #3
 8002e84:	e187      	b.n	8003196 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e86:	4b1b      	ldr	r3, [pc, #108]	; (8002ef4 <HAL_RCC_OscConfig+0x240>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f003 0302 	and.w	r3, r3, #2
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d1f0      	bne.n	8002e74 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 0308 	and.w	r3, r3, #8
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d036      	beq.n	8002f0c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	695b      	ldr	r3, [r3, #20]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d016      	beq.n	8002ed4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ea6:	4b15      	ldr	r3, [pc, #84]	; (8002efc <HAL_RCC_OscConfig+0x248>)
 8002ea8:	2201      	movs	r2, #1
 8002eaa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eac:	f7ff fbb4 	bl	8002618 <HAL_GetTick>
 8002eb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002eb2:	e008      	b.n	8002ec6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002eb4:	f7ff fbb0 	bl	8002618 <HAL_GetTick>
 8002eb8:	4602      	mov	r2, r0
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	1ad3      	subs	r3, r2, r3
 8002ebe:	2b02      	cmp	r3, #2
 8002ec0:	d901      	bls.n	8002ec6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002ec2:	2303      	movs	r3, #3
 8002ec4:	e167      	b.n	8003196 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ec6:	4b0b      	ldr	r3, [pc, #44]	; (8002ef4 <HAL_RCC_OscConfig+0x240>)
 8002ec8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002eca:	f003 0302 	and.w	r3, r3, #2
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d0f0      	beq.n	8002eb4 <HAL_RCC_OscConfig+0x200>
 8002ed2:	e01b      	b.n	8002f0c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ed4:	4b09      	ldr	r3, [pc, #36]	; (8002efc <HAL_RCC_OscConfig+0x248>)
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002eda:	f7ff fb9d 	bl	8002618 <HAL_GetTick>
 8002ede:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ee0:	e00e      	b.n	8002f00 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ee2:	f7ff fb99 	bl	8002618 <HAL_GetTick>
 8002ee6:	4602      	mov	r2, r0
 8002ee8:	693b      	ldr	r3, [r7, #16]
 8002eea:	1ad3      	subs	r3, r2, r3
 8002eec:	2b02      	cmp	r3, #2
 8002eee:	d907      	bls.n	8002f00 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002ef0:	2303      	movs	r3, #3
 8002ef2:	e150      	b.n	8003196 <HAL_RCC_OscConfig+0x4e2>
 8002ef4:	40023800 	.word	0x40023800
 8002ef8:	42470000 	.word	0x42470000
 8002efc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f00:	4b88      	ldr	r3, [pc, #544]	; (8003124 <HAL_RCC_OscConfig+0x470>)
 8002f02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f04:	f003 0302 	and.w	r3, r3, #2
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d1ea      	bne.n	8002ee2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f003 0304 	and.w	r3, r3, #4
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	f000 8097 	beq.w	8003048 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f1e:	4b81      	ldr	r3, [pc, #516]	; (8003124 <HAL_RCC_OscConfig+0x470>)
 8002f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d10f      	bne.n	8002f4a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	60bb      	str	r3, [r7, #8]
 8002f2e:	4b7d      	ldr	r3, [pc, #500]	; (8003124 <HAL_RCC_OscConfig+0x470>)
 8002f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f32:	4a7c      	ldr	r2, [pc, #496]	; (8003124 <HAL_RCC_OscConfig+0x470>)
 8002f34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f38:	6413      	str	r3, [r2, #64]	; 0x40
 8002f3a:	4b7a      	ldr	r3, [pc, #488]	; (8003124 <HAL_RCC_OscConfig+0x470>)
 8002f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f42:	60bb      	str	r3, [r7, #8]
 8002f44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f46:	2301      	movs	r3, #1
 8002f48:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f4a:	4b77      	ldr	r3, [pc, #476]	; (8003128 <HAL_RCC_OscConfig+0x474>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d118      	bne.n	8002f88 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f56:	4b74      	ldr	r3, [pc, #464]	; (8003128 <HAL_RCC_OscConfig+0x474>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4a73      	ldr	r2, [pc, #460]	; (8003128 <HAL_RCC_OscConfig+0x474>)
 8002f5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f62:	f7ff fb59 	bl	8002618 <HAL_GetTick>
 8002f66:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f68:	e008      	b.n	8002f7c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f6a:	f7ff fb55 	bl	8002618 <HAL_GetTick>
 8002f6e:	4602      	mov	r2, r0
 8002f70:	693b      	ldr	r3, [r7, #16]
 8002f72:	1ad3      	subs	r3, r2, r3
 8002f74:	2b02      	cmp	r3, #2
 8002f76:	d901      	bls.n	8002f7c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002f78:	2303      	movs	r3, #3
 8002f7a:	e10c      	b.n	8003196 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f7c:	4b6a      	ldr	r3, [pc, #424]	; (8003128 <HAL_RCC_OscConfig+0x474>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d0f0      	beq.n	8002f6a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	689b      	ldr	r3, [r3, #8]
 8002f8c:	2b01      	cmp	r3, #1
 8002f8e:	d106      	bne.n	8002f9e <HAL_RCC_OscConfig+0x2ea>
 8002f90:	4b64      	ldr	r3, [pc, #400]	; (8003124 <HAL_RCC_OscConfig+0x470>)
 8002f92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f94:	4a63      	ldr	r2, [pc, #396]	; (8003124 <HAL_RCC_OscConfig+0x470>)
 8002f96:	f043 0301 	orr.w	r3, r3, #1
 8002f9a:	6713      	str	r3, [r2, #112]	; 0x70
 8002f9c:	e01c      	b.n	8002fd8 <HAL_RCC_OscConfig+0x324>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	2b05      	cmp	r3, #5
 8002fa4:	d10c      	bne.n	8002fc0 <HAL_RCC_OscConfig+0x30c>
 8002fa6:	4b5f      	ldr	r3, [pc, #380]	; (8003124 <HAL_RCC_OscConfig+0x470>)
 8002fa8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002faa:	4a5e      	ldr	r2, [pc, #376]	; (8003124 <HAL_RCC_OscConfig+0x470>)
 8002fac:	f043 0304 	orr.w	r3, r3, #4
 8002fb0:	6713      	str	r3, [r2, #112]	; 0x70
 8002fb2:	4b5c      	ldr	r3, [pc, #368]	; (8003124 <HAL_RCC_OscConfig+0x470>)
 8002fb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fb6:	4a5b      	ldr	r2, [pc, #364]	; (8003124 <HAL_RCC_OscConfig+0x470>)
 8002fb8:	f043 0301 	orr.w	r3, r3, #1
 8002fbc:	6713      	str	r3, [r2, #112]	; 0x70
 8002fbe:	e00b      	b.n	8002fd8 <HAL_RCC_OscConfig+0x324>
 8002fc0:	4b58      	ldr	r3, [pc, #352]	; (8003124 <HAL_RCC_OscConfig+0x470>)
 8002fc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fc4:	4a57      	ldr	r2, [pc, #348]	; (8003124 <HAL_RCC_OscConfig+0x470>)
 8002fc6:	f023 0301 	bic.w	r3, r3, #1
 8002fca:	6713      	str	r3, [r2, #112]	; 0x70
 8002fcc:	4b55      	ldr	r3, [pc, #340]	; (8003124 <HAL_RCC_OscConfig+0x470>)
 8002fce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fd0:	4a54      	ldr	r2, [pc, #336]	; (8003124 <HAL_RCC_OscConfig+0x470>)
 8002fd2:	f023 0304 	bic.w	r3, r3, #4
 8002fd6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	689b      	ldr	r3, [r3, #8]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d015      	beq.n	800300c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fe0:	f7ff fb1a 	bl	8002618 <HAL_GetTick>
 8002fe4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fe6:	e00a      	b.n	8002ffe <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002fe8:	f7ff fb16 	bl	8002618 <HAL_GetTick>
 8002fec:	4602      	mov	r2, r0
 8002fee:	693b      	ldr	r3, [r7, #16]
 8002ff0:	1ad3      	subs	r3, r2, r3
 8002ff2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d901      	bls.n	8002ffe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	e0cb      	b.n	8003196 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ffe:	4b49      	ldr	r3, [pc, #292]	; (8003124 <HAL_RCC_OscConfig+0x470>)
 8003000:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003002:	f003 0302 	and.w	r3, r3, #2
 8003006:	2b00      	cmp	r3, #0
 8003008:	d0ee      	beq.n	8002fe8 <HAL_RCC_OscConfig+0x334>
 800300a:	e014      	b.n	8003036 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800300c:	f7ff fb04 	bl	8002618 <HAL_GetTick>
 8003010:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003012:	e00a      	b.n	800302a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003014:	f7ff fb00 	bl	8002618 <HAL_GetTick>
 8003018:	4602      	mov	r2, r0
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	1ad3      	subs	r3, r2, r3
 800301e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003022:	4293      	cmp	r3, r2
 8003024:	d901      	bls.n	800302a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003026:	2303      	movs	r3, #3
 8003028:	e0b5      	b.n	8003196 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800302a:	4b3e      	ldr	r3, [pc, #248]	; (8003124 <HAL_RCC_OscConfig+0x470>)
 800302c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800302e:	f003 0302 	and.w	r3, r3, #2
 8003032:	2b00      	cmp	r3, #0
 8003034:	d1ee      	bne.n	8003014 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003036:	7dfb      	ldrb	r3, [r7, #23]
 8003038:	2b01      	cmp	r3, #1
 800303a:	d105      	bne.n	8003048 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800303c:	4b39      	ldr	r3, [pc, #228]	; (8003124 <HAL_RCC_OscConfig+0x470>)
 800303e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003040:	4a38      	ldr	r2, [pc, #224]	; (8003124 <HAL_RCC_OscConfig+0x470>)
 8003042:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003046:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	699b      	ldr	r3, [r3, #24]
 800304c:	2b00      	cmp	r3, #0
 800304e:	f000 80a1 	beq.w	8003194 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003052:	4b34      	ldr	r3, [pc, #208]	; (8003124 <HAL_RCC_OscConfig+0x470>)
 8003054:	689b      	ldr	r3, [r3, #8]
 8003056:	f003 030c 	and.w	r3, r3, #12
 800305a:	2b08      	cmp	r3, #8
 800305c:	d05c      	beq.n	8003118 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	699b      	ldr	r3, [r3, #24]
 8003062:	2b02      	cmp	r3, #2
 8003064:	d141      	bne.n	80030ea <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003066:	4b31      	ldr	r3, [pc, #196]	; (800312c <HAL_RCC_OscConfig+0x478>)
 8003068:	2200      	movs	r2, #0
 800306a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800306c:	f7ff fad4 	bl	8002618 <HAL_GetTick>
 8003070:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003072:	e008      	b.n	8003086 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003074:	f7ff fad0 	bl	8002618 <HAL_GetTick>
 8003078:	4602      	mov	r2, r0
 800307a:	693b      	ldr	r3, [r7, #16]
 800307c:	1ad3      	subs	r3, r2, r3
 800307e:	2b02      	cmp	r3, #2
 8003080:	d901      	bls.n	8003086 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003082:	2303      	movs	r3, #3
 8003084:	e087      	b.n	8003196 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003086:	4b27      	ldr	r3, [pc, #156]	; (8003124 <HAL_RCC_OscConfig+0x470>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800308e:	2b00      	cmp	r3, #0
 8003090:	d1f0      	bne.n	8003074 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	69da      	ldr	r2, [r3, #28]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6a1b      	ldr	r3, [r3, #32]
 800309a:	431a      	orrs	r2, r3
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030a0:	019b      	lsls	r3, r3, #6
 80030a2:	431a      	orrs	r2, r3
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030a8:	085b      	lsrs	r3, r3, #1
 80030aa:	3b01      	subs	r3, #1
 80030ac:	041b      	lsls	r3, r3, #16
 80030ae:	431a      	orrs	r2, r3
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030b4:	061b      	lsls	r3, r3, #24
 80030b6:	491b      	ldr	r1, [pc, #108]	; (8003124 <HAL_RCC_OscConfig+0x470>)
 80030b8:	4313      	orrs	r3, r2
 80030ba:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030bc:	4b1b      	ldr	r3, [pc, #108]	; (800312c <HAL_RCC_OscConfig+0x478>)
 80030be:	2201      	movs	r2, #1
 80030c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030c2:	f7ff faa9 	bl	8002618 <HAL_GetTick>
 80030c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030c8:	e008      	b.n	80030dc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030ca:	f7ff faa5 	bl	8002618 <HAL_GetTick>
 80030ce:	4602      	mov	r2, r0
 80030d0:	693b      	ldr	r3, [r7, #16]
 80030d2:	1ad3      	subs	r3, r2, r3
 80030d4:	2b02      	cmp	r3, #2
 80030d6:	d901      	bls.n	80030dc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80030d8:	2303      	movs	r3, #3
 80030da:	e05c      	b.n	8003196 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030dc:	4b11      	ldr	r3, [pc, #68]	; (8003124 <HAL_RCC_OscConfig+0x470>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d0f0      	beq.n	80030ca <HAL_RCC_OscConfig+0x416>
 80030e8:	e054      	b.n	8003194 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030ea:	4b10      	ldr	r3, [pc, #64]	; (800312c <HAL_RCC_OscConfig+0x478>)
 80030ec:	2200      	movs	r2, #0
 80030ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030f0:	f7ff fa92 	bl	8002618 <HAL_GetTick>
 80030f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030f6:	e008      	b.n	800310a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030f8:	f7ff fa8e 	bl	8002618 <HAL_GetTick>
 80030fc:	4602      	mov	r2, r0
 80030fe:	693b      	ldr	r3, [r7, #16]
 8003100:	1ad3      	subs	r3, r2, r3
 8003102:	2b02      	cmp	r3, #2
 8003104:	d901      	bls.n	800310a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003106:	2303      	movs	r3, #3
 8003108:	e045      	b.n	8003196 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800310a:	4b06      	ldr	r3, [pc, #24]	; (8003124 <HAL_RCC_OscConfig+0x470>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003112:	2b00      	cmp	r3, #0
 8003114:	d1f0      	bne.n	80030f8 <HAL_RCC_OscConfig+0x444>
 8003116:	e03d      	b.n	8003194 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	699b      	ldr	r3, [r3, #24]
 800311c:	2b01      	cmp	r3, #1
 800311e:	d107      	bne.n	8003130 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003120:	2301      	movs	r3, #1
 8003122:	e038      	b.n	8003196 <HAL_RCC_OscConfig+0x4e2>
 8003124:	40023800 	.word	0x40023800
 8003128:	40007000 	.word	0x40007000
 800312c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003130:	4b1b      	ldr	r3, [pc, #108]	; (80031a0 <HAL_RCC_OscConfig+0x4ec>)
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	699b      	ldr	r3, [r3, #24]
 800313a:	2b01      	cmp	r3, #1
 800313c:	d028      	beq.n	8003190 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003148:	429a      	cmp	r2, r3
 800314a:	d121      	bne.n	8003190 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003156:	429a      	cmp	r2, r3
 8003158:	d11a      	bne.n	8003190 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800315a:	68fa      	ldr	r2, [r7, #12]
 800315c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003160:	4013      	ands	r3, r2
 8003162:	687a      	ldr	r2, [r7, #4]
 8003164:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003166:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003168:	4293      	cmp	r3, r2
 800316a:	d111      	bne.n	8003190 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003176:	085b      	lsrs	r3, r3, #1
 8003178:	3b01      	subs	r3, #1
 800317a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800317c:	429a      	cmp	r2, r3
 800317e:	d107      	bne.n	8003190 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800318a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800318c:	429a      	cmp	r2, r3
 800318e:	d001      	beq.n	8003194 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003190:	2301      	movs	r3, #1
 8003192:	e000      	b.n	8003196 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003194:	2300      	movs	r3, #0
}
 8003196:	4618      	mov	r0, r3
 8003198:	3718      	adds	r7, #24
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}
 800319e:	bf00      	nop
 80031a0:	40023800 	.word	0x40023800

080031a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b084      	sub	sp, #16
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
 80031ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d101      	bne.n	80031b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031b4:	2301      	movs	r3, #1
 80031b6:	e0cc      	b.n	8003352 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80031b8:	4b68      	ldr	r3, [pc, #416]	; (800335c <HAL_RCC_ClockConfig+0x1b8>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f003 0307 	and.w	r3, r3, #7
 80031c0:	683a      	ldr	r2, [r7, #0]
 80031c2:	429a      	cmp	r2, r3
 80031c4:	d90c      	bls.n	80031e0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031c6:	4b65      	ldr	r3, [pc, #404]	; (800335c <HAL_RCC_ClockConfig+0x1b8>)
 80031c8:	683a      	ldr	r2, [r7, #0]
 80031ca:	b2d2      	uxtb	r2, r2
 80031cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031ce:	4b63      	ldr	r3, [pc, #396]	; (800335c <HAL_RCC_ClockConfig+0x1b8>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f003 0307 	and.w	r3, r3, #7
 80031d6:	683a      	ldr	r2, [r7, #0]
 80031d8:	429a      	cmp	r2, r3
 80031da:	d001      	beq.n	80031e0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	e0b8      	b.n	8003352 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f003 0302 	and.w	r3, r3, #2
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d020      	beq.n	800322e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f003 0304 	and.w	r3, r3, #4
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d005      	beq.n	8003204 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80031f8:	4b59      	ldr	r3, [pc, #356]	; (8003360 <HAL_RCC_ClockConfig+0x1bc>)
 80031fa:	689b      	ldr	r3, [r3, #8]
 80031fc:	4a58      	ldr	r2, [pc, #352]	; (8003360 <HAL_RCC_ClockConfig+0x1bc>)
 80031fe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003202:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f003 0308 	and.w	r3, r3, #8
 800320c:	2b00      	cmp	r3, #0
 800320e:	d005      	beq.n	800321c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003210:	4b53      	ldr	r3, [pc, #332]	; (8003360 <HAL_RCC_ClockConfig+0x1bc>)
 8003212:	689b      	ldr	r3, [r3, #8]
 8003214:	4a52      	ldr	r2, [pc, #328]	; (8003360 <HAL_RCC_ClockConfig+0x1bc>)
 8003216:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800321a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800321c:	4b50      	ldr	r3, [pc, #320]	; (8003360 <HAL_RCC_ClockConfig+0x1bc>)
 800321e:	689b      	ldr	r3, [r3, #8]
 8003220:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	494d      	ldr	r1, [pc, #308]	; (8003360 <HAL_RCC_ClockConfig+0x1bc>)
 800322a:	4313      	orrs	r3, r2
 800322c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f003 0301 	and.w	r3, r3, #1
 8003236:	2b00      	cmp	r3, #0
 8003238:	d044      	beq.n	80032c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	2b01      	cmp	r3, #1
 8003240:	d107      	bne.n	8003252 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003242:	4b47      	ldr	r3, [pc, #284]	; (8003360 <HAL_RCC_ClockConfig+0x1bc>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800324a:	2b00      	cmp	r3, #0
 800324c:	d119      	bne.n	8003282 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	e07f      	b.n	8003352 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	2b02      	cmp	r3, #2
 8003258:	d003      	beq.n	8003262 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800325e:	2b03      	cmp	r3, #3
 8003260:	d107      	bne.n	8003272 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003262:	4b3f      	ldr	r3, [pc, #252]	; (8003360 <HAL_RCC_ClockConfig+0x1bc>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800326a:	2b00      	cmp	r3, #0
 800326c:	d109      	bne.n	8003282 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	e06f      	b.n	8003352 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003272:	4b3b      	ldr	r3, [pc, #236]	; (8003360 <HAL_RCC_ClockConfig+0x1bc>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 0302 	and.w	r3, r3, #2
 800327a:	2b00      	cmp	r3, #0
 800327c:	d101      	bne.n	8003282 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800327e:	2301      	movs	r3, #1
 8003280:	e067      	b.n	8003352 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003282:	4b37      	ldr	r3, [pc, #220]	; (8003360 <HAL_RCC_ClockConfig+0x1bc>)
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	f023 0203 	bic.w	r2, r3, #3
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	4934      	ldr	r1, [pc, #208]	; (8003360 <HAL_RCC_ClockConfig+0x1bc>)
 8003290:	4313      	orrs	r3, r2
 8003292:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003294:	f7ff f9c0 	bl	8002618 <HAL_GetTick>
 8003298:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800329a:	e00a      	b.n	80032b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800329c:	f7ff f9bc 	bl	8002618 <HAL_GetTick>
 80032a0:	4602      	mov	r2, r0
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	1ad3      	subs	r3, r2, r3
 80032a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d901      	bls.n	80032b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80032ae:	2303      	movs	r3, #3
 80032b0:	e04f      	b.n	8003352 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032b2:	4b2b      	ldr	r3, [pc, #172]	; (8003360 <HAL_RCC_ClockConfig+0x1bc>)
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	f003 020c 	and.w	r2, r3, #12
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	009b      	lsls	r3, r3, #2
 80032c0:	429a      	cmp	r2, r3
 80032c2:	d1eb      	bne.n	800329c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80032c4:	4b25      	ldr	r3, [pc, #148]	; (800335c <HAL_RCC_ClockConfig+0x1b8>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f003 0307 	and.w	r3, r3, #7
 80032cc:	683a      	ldr	r2, [r7, #0]
 80032ce:	429a      	cmp	r2, r3
 80032d0:	d20c      	bcs.n	80032ec <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032d2:	4b22      	ldr	r3, [pc, #136]	; (800335c <HAL_RCC_ClockConfig+0x1b8>)
 80032d4:	683a      	ldr	r2, [r7, #0]
 80032d6:	b2d2      	uxtb	r2, r2
 80032d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032da:	4b20      	ldr	r3, [pc, #128]	; (800335c <HAL_RCC_ClockConfig+0x1b8>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f003 0307 	and.w	r3, r3, #7
 80032e2:	683a      	ldr	r2, [r7, #0]
 80032e4:	429a      	cmp	r2, r3
 80032e6:	d001      	beq.n	80032ec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80032e8:	2301      	movs	r3, #1
 80032ea:	e032      	b.n	8003352 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f003 0304 	and.w	r3, r3, #4
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d008      	beq.n	800330a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032f8:	4b19      	ldr	r3, [pc, #100]	; (8003360 <HAL_RCC_ClockConfig+0x1bc>)
 80032fa:	689b      	ldr	r3, [r3, #8]
 80032fc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	68db      	ldr	r3, [r3, #12]
 8003304:	4916      	ldr	r1, [pc, #88]	; (8003360 <HAL_RCC_ClockConfig+0x1bc>)
 8003306:	4313      	orrs	r3, r2
 8003308:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 0308 	and.w	r3, r3, #8
 8003312:	2b00      	cmp	r3, #0
 8003314:	d009      	beq.n	800332a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003316:	4b12      	ldr	r3, [pc, #72]	; (8003360 <HAL_RCC_ClockConfig+0x1bc>)
 8003318:	689b      	ldr	r3, [r3, #8]
 800331a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	691b      	ldr	r3, [r3, #16]
 8003322:	00db      	lsls	r3, r3, #3
 8003324:	490e      	ldr	r1, [pc, #56]	; (8003360 <HAL_RCC_ClockConfig+0x1bc>)
 8003326:	4313      	orrs	r3, r2
 8003328:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800332a:	f000 f821 	bl	8003370 <HAL_RCC_GetSysClockFreq>
 800332e:	4602      	mov	r2, r0
 8003330:	4b0b      	ldr	r3, [pc, #44]	; (8003360 <HAL_RCC_ClockConfig+0x1bc>)
 8003332:	689b      	ldr	r3, [r3, #8]
 8003334:	091b      	lsrs	r3, r3, #4
 8003336:	f003 030f 	and.w	r3, r3, #15
 800333a:	490a      	ldr	r1, [pc, #40]	; (8003364 <HAL_RCC_ClockConfig+0x1c0>)
 800333c:	5ccb      	ldrb	r3, [r1, r3]
 800333e:	fa22 f303 	lsr.w	r3, r2, r3
 8003342:	4a09      	ldr	r2, [pc, #36]	; (8003368 <HAL_RCC_ClockConfig+0x1c4>)
 8003344:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003346:	4b09      	ldr	r3, [pc, #36]	; (800336c <HAL_RCC_ClockConfig+0x1c8>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4618      	mov	r0, r3
 800334c:	f7fe ff90 	bl	8002270 <HAL_InitTick>

  return HAL_OK;
 8003350:	2300      	movs	r3, #0
}
 8003352:	4618      	mov	r0, r3
 8003354:	3710      	adds	r7, #16
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}
 800335a:	bf00      	nop
 800335c:	40023c00 	.word	0x40023c00
 8003360:	40023800 	.word	0x40023800
 8003364:	0800b98c 	.word	0x0800b98c
 8003368:	20000000 	.word	0x20000000
 800336c:	20000004 	.word	0x20000004

08003370 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003370:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003374:	b094      	sub	sp, #80	; 0x50
 8003376:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003378:	2300      	movs	r3, #0
 800337a:	647b      	str	r3, [r7, #68]	; 0x44
 800337c:	2300      	movs	r3, #0
 800337e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003380:	2300      	movs	r3, #0
 8003382:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003384:	2300      	movs	r3, #0
 8003386:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003388:	4b79      	ldr	r3, [pc, #484]	; (8003570 <HAL_RCC_GetSysClockFreq+0x200>)
 800338a:	689b      	ldr	r3, [r3, #8]
 800338c:	f003 030c 	and.w	r3, r3, #12
 8003390:	2b08      	cmp	r3, #8
 8003392:	d00d      	beq.n	80033b0 <HAL_RCC_GetSysClockFreq+0x40>
 8003394:	2b08      	cmp	r3, #8
 8003396:	f200 80e1 	bhi.w	800355c <HAL_RCC_GetSysClockFreq+0x1ec>
 800339a:	2b00      	cmp	r3, #0
 800339c:	d002      	beq.n	80033a4 <HAL_RCC_GetSysClockFreq+0x34>
 800339e:	2b04      	cmp	r3, #4
 80033a0:	d003      	beq.n	80033aa <HAL_RCC_GetSysClockFreq+0x3a>
 80033a2:	e0db      	b.n	800355c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80033a4:	4b73      	ldr	r3, [pc, #460]	; (8003574 <HAL_RCC_GetSysClockFreq+0x204>)
 80033a6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80033a8:	e0db      	b.n	8003562 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80033aa:	4b73      	ldr	r3, [pc, #460]	; (8003578 <HAL_RCC_GetSysClockFreq+0x208>)
 80033ac:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80033ae:	e0d8      	b.n	8003562 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80033b0:	4b6f      	ldr	r3, [pc, #444]	; (8003570 <HAL_RCC_GetSysClockFreq+0x200>)
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80033b8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80033ba:	4b6d      	ldr	r3, [pc, #436]	; (8003570 <HAL_RCC_GetSysClockFreq+0x200>)
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d063      	beq.n	800348e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033c6:	4b6a      	ldr	r3, [pc, #424]	; (8003570 <HAL_RCC_GetSysClockFreq+0x200>)
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	099b      	lsrs	r3, r3, #6
 80033cc:	2200      	movs	r2, #0
 80033ce:	63bb      	str	r3, [r7, #56]	; 0x38
 80033d0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80033d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033d8:	633b      	str	r3, [r7, #48]	; 0x30
 80033da:	2300      	movs	r3, #0
 80033dc:	637b      	str	r3, [r7, #52]	; 0x34
 80033de:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80033e2:	4622      	mov	r2, r4
 80033e4:	462b      	mov	r3, r5
 80033e6:	f04f 0000 	mov.w	r0, #0
 80033ea:	f04f 0100 	mov.w	r1, #0
 80033ee:	0159      	lsls	r1, r3, #5
 80033f0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80033f4:	0150      	lsls	r0, r2, #5
 80033f6:	4602      	mov	r2, r0
 80033f8:	460b      	mov	r3, r1
 80033fa:	4621      	mov	r1, r4
 80033fc:	1a51      	subs	r1, r2, r1
 80033fe:	6139      	str	r1, [r7, #16]
 8003400:	4629      	mov	r1, r5
 8003402:	eb63 0301 	sbc.w	r3, r3, r1
 8003406:	617b      	str	r3, [r7, #20]
 8003408:	f04f 0200 	mov.w	r2, #0
 800340c:	f04f 0300 	mov.w	r3, #0
 8003410:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003414:	4659      	mov	r1, fp
 8003416:	018b      	lsls	r3, r1, #6
 8003418:	4651      	mov	r1, sl
 800341a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800341e:	4651      	mov	r1, sl
 8003420:	018a      	lsls	r2, r1, #6
 8003422:	4651      	mov	r1, sl
 8003424:	ebb2 0801 	subs.w	r8, r2, r1
 8003428:	4659      	mov	r1, fp
 800342a:	eb63 0901 	sbc.w	r9, r3, r1
 800342e:	f04f 0200 	mov.w	r2, #0
 8003432:	f04f 0300 	mov.w	r3, #0
 8003436:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800343a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800343e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003442:	4690      	mov	r8, r2
 8003444:	4699      	mov	r9, r3
 8003446:	4623      	mov	r3, r4
 8003448:	eb18 0303 	adds.w	r3, r8, r3
 800344c:	60bb      	str	r3, [r7, #8]
 800344e:	462b      	mov	r3, r5
 8003450:	eb49 0303 	adc.w	r3, r9, r3
 8003454:	60fb      	str	r3, [r7, #12]
 8003456:	f04f 0200 	mov.w	r2, #0
 800345a:	f04f 0300 	mov.w	r3, #0
 800345e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003462:	4629      	mov	r1, r5
 8003464:	024b      	lsls	r3, r1, #9
 8003466:	4621      	mov	r1, r4
 8003468:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800346c:	4621      	mov	r1, r4
 800346e:	024a      	lsls	r2, r1, #9
 8003470:	4610      	mov	r0, r2
 8003472:	4619      	mov	r1, r3
 8003474:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003476:	2200      	movs	r2, #0
 8003478:	62bb      	str	r3, [r7, #40]	; 0x28
 800347a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800347c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003480:	f7fd fbca 	bl	8000c18 <__aeabi_uldivmod>
 8003484:	4602      	mov	r2, r0
 8003486:	460b      	mov	r3, r1
 8003488:	4613      	mov	r3, r2
 800348a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800348c:	e058      	b.n	8003540 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800348e:	4b38      	ldr	r3, [pc, #224]	; (8003570 <HAL_RCC_GetSysClockFreq+0x200>)
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	099b      	lsrs	r3, r3, #6
 8003494:	2200      	movs	r2, #0
 8003496:	4618      	mov	r0, r3
 8003498:	4611      	mov	r1, r2
 800349a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800349e:	623b      	str	r3, [r7, #32]
 80034a0:	2300      	movs	r3, #0
 80034a2:	627b      	str	r3, [r7, #36]	; 0x24
 80034a4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80034a8:	4642      	mov	r2, r8
 80034aa:	464b      	mov	r3, r9
 80034ac:	f04f 0000 	mov.w	r0, #0
 80034b0:	f04f 0100 	mov.w	r1, #0
 80034b4:	0159      	lsls	r1, r3, #5
 80034b6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80034ba:	0150      	lsls	r0, r2, #5
 80034bc:	4602      	mov	r2, r0
 80034be:	460b      	mov	r3, r1
 80034c0:	4641      	mov	r1, r8
 80034c2:	ebb2 0a01 	subs.w	sl, r2, r1
 80034c6:	4649      	mov	r1, r9
 80034c8:	eb63 0b01 	sbc.w	fp, r3, r1
 80034cc:	f04f 0200 	mov.w	r2, #0
 80034d0:	f04f 0300 	mov.w	r3, #0
 80034d4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80034d8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80034dc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80034e0:	ebb2 040a 	subs.w	r4, r2, sl
 80034e4:	eb63 050b 	sbc.w	r5, r3, fp
 80034e8:	f04f 0200 	mov.w	r2, #0
 80034ec:	f04f 0300 	mov.w	r3, #0
 80034f0:	00eb      	lsls	r3, r5, #3
 80034f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80034f6:	00e2      	lsls	r2, r4, #3
 80034f8:	4614      	mov	r4, r2
 80034fa:	461d      	mov	r5, r3
 80034fc:	4643      	mov	r3, r8
 80034fe:	18e3      	adds	r3, r4, r3
 8003500:	603b      	str	r3, [r7, #0]
 8003502:	464b      	mov	r3, r9
 8003504:	eb45 0303 	adc.w	r3, r5, r3
 8003508:	607b      	str	r3, [r7, #4]
 800350a:	f04f 0200 	mov.w	r2, #0
 800350e:	f04f 0300 	mov.w	r3, #0
 8003512:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003516:	4629      	mov	r1, r5
 8003518:	028b      	lsls	r3, r1, #10
 800351a:	4621      	mov	r1, r4
 800351c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003520:	4621      	mov	r1, r4
 8003522:	028a      	lsls	r2, r1, #10
 8003524:	4610      	mov	r0, r2
 8003526:	4619      	mov	r1, r3
 8003528:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800352a:	2200      	movs	r2, #0
 800352c:	61bb      	str	r3, [r7, #24]
 800352e:	61fa      	str	r2, [r7, #28]
 8003530:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003534:	f7fd fb70 	bl	8000c18 <__aeabi_uldivmod>
 8003538:	4602      	mov	r2, r0
 800353a:	460b      	mov	r3, r1
 800353c:	4613      	mov	r3, r2
 800353e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003540:	4b0b      	ldr	r3, [pc, #44]	; (8003570 <HAL_RCC_GetSysClockFreq+0x200>)
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	0c1b      	lsrs	r3, r3, #16
 8003546:	f003 0303 	and.w	r3, r3, #3
 800354a:	3301      	adds	r3, #1
 800354c:	005b      	lsls	r3, r3, #1
 800354e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003550:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003552:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003554:	fbb2 f3f3 	udiv	r3, r2, r3
 8003558:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800355a:	e002      	b.n	8003562 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800355c:	4b05      	ldr	r3, [pc, #20]	; (8003574 <HAL_RCC_GetSysClockFreq+0x204>)
 800355e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003560:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003562:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003564:	4618      	mov	r0, r3
 8003566:	3750      	adds	r7, #80	; 0x50
 8003568:	46bd      	mov	sp, r7
 800356a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800356e:	bf00      	nop
 8003570:	40023800 	.word	0x40023800
 8003574:	00f42400 	.word	0x00f42400
 8003578:	007a1200 	.word	0x007a1200

0800357c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800357c:	b480      	push	{r7}
 800357e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003580:	4b03      	ldr	r3, [pc, #12]	; (8003590 <HAL_RCC_GetHCLKFreq+0x14>)
 8003582:	681b      	ldr	r3, [r3, #0]
}
 8003584:	4618      	mov	r0, r3
 8003586:	46bd      	mov	sp, r7
 8003588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358c:	4770      	bx	lr
 800358e:	bf00      	nop
 8003590:	20000000 	.word	0x20000000

08003594 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003598:	f7ff fff0 	bl	800357c <HAL_RCC_GetHCLKFreq>
 800359c:	4602      	mov	r2, r0
 800359e:	4b05      	ldr	r3, [pc, #20]	; (80035b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80035a0:	689b      	ldr	r3, [r3, #8]
 80035a2:	0a9b      	lsrs	r3, r3, #10
 80035a4:	f003 0307 	and.w	r3, r3, #7
 80035a8:	4903      	ldr	r1, [pc, #12]	; (80035b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80035aa:	5ccb      	ldrb	r3, [r1, r3]
 80035ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	bd80      	pop	{r7, pc}
 80035b4:	40023800 	.word	0x40023800
 80035b8:	0800b99c 	.word	0x0800b99c

080035bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80035c0:	f7ff ffdc 	bl	800357c <HAL_RCC_GetHCLKFreq>
 80035c4:	4602      	mov	r2, r0
 80035c6:	4b05      	ldr	r3, [pc, #20]	; (80035dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	0b5b      	lsrs	r3, r3, #13
 80035cc:	f003 0307 	and.w	r3, r3, #7
 80035d0:	4903      	ldr	r1, [pc, #12]	; (80035e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80035d2:	5ccb      	ldrb	r3, [r1, r3]
 80035d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035d8:	4618      	mov	r0, r3
 80035da:	bd80      	pop	{r7, pc}
 80035dc:	40023800 	.word	0x40023800
 80035e0:	0800b99c 	.word	0x0800b99c

080035e4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80035e4:	b480      	push	{r7}
 80035e6:	b083      	sub	sp, #12
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
 80035ec:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	220f      	movs	r2, #15
 80035f2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80035f4:	4b12      	ldr	r3, [pc, #72]	; (8003640 <HAL_RCC_GetClockConfig+0x5c>)
 80035f6:	689b      	ldr	r3, [r3, #8]
 80035f8:	f003 0203 	and.w	r2, r3, #3
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003600:	4b0f      	ldr	r3, [pc, #60]	; (8003640 <HAL_RCC_GetClockConfig+0x5c>)
 8003602:	689b      	ldr	r3, [r3, #8]
 8003604:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800360c:	4b0c      	ldr	r3, [pc, #48]	; (8003640 <HAL_RCC_GetClockConfig+0x5c>)
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003618:	4b09      	ldr	r3, [pc, #36]	; (8003640 <HAL_RCC_GetClockConfig+0x5c>)
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	08db      	lsrs	r3, r3, #3
 800361e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003626:	4b07      	ldr	r3, [pc, #28]	; (8003644 <HAL_RCC_GetClockConfig+0x60>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f003 0207 	and.w	r2, r3, #7
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	601a      	str	r2, [r3, #0]
}
 8003632:	bf00      	nop
 8003634:	370c      	adds	r7, #12
 8003636:	46bd      	mov	sp, r7
 8003638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363c:	4770      	bx	lr
 800363e:	bf00      	nop
 8003640:	40023800 	.word	0x40023800
 8003644:	40023c00 	.word	0x40023c00

08003648 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b082      	sub	sp, #8
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d101      	bne.n	800365a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003656:	2301      	movs	r3, #1
 8003658:	e041      	b.n	80036de <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003660:	b2db      	uxtb	r3, r3
 8003662:	2b00      	cmp	r3, #0
 8003664:	d106      	bne.n	8003674 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2200      	movs	r2, #0
 800366a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800366e:	6878      	ldr	r0, [r7, #4]
 8003670:	f000 f839 	bl	80036e6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2202      	movs	r2, #2
 8003678:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681a      	ldr	r2, [r3, #0]
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	3304      	adds	r3, #4
 8003684:	4619      	mov	r1, r3
 8003686:	4610      	mov	r0, r2
 8003688:	f000 fc0a 	bl	8003ea0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2201      	movs	r2, #1
 8003690:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2201      	movs	r2, #1
 8003698:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2201      	movs	r2, #1
 80036a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2201      	movs	r2, #1
 80036a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2201      	movs	r2, #1
 80036b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2201      	movs	r2, #1
 80036b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2201      	movs	r2, #1
 80036c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2201      	movs	r2, #1
 80036c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2201      	movs	r2, #1
 80036d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2201      	movs	r2, #1
 80036d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80036dc:	2300      	movs	r3, #0
}
 80036de:	4618      	mov	r0, r3
 80036e0:	3708      	adds	r7, #8
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bd80      	pop	{r7, pc}

080036e6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80036e6:	b480      	push	{r7}
 80036e8:	b083      	sub	sp, #12
 80036ea:	af00      	add	r7, sp, #0
 80036ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80036ee:	bf00      	nop
 80036f0:	370c      	adds	r7, #12
 80036f2:	46bd      	mov	sp, r7
 80036f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f8:	4770      	bx	lr
	...

080036fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b085      	sub	sp, #20
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800370a:	b2db      	uxtb	r3, r3
 800370c:	2b01      	cmp	r3, #1
 800370e:	d001      	beq.n	8003714 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	e044      	b.n	800379e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2202      	movs	r2, #2
 8003718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	68da      	ldr	r2, [r3, #12]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f042 0201 	orr.w	r2, r2, #1
 800372a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a1e      	ldr	r2, [pc, #120]	; (80037ac <HAL_TIM_Base_Start_IT+0xb0>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d018      	beq.n	8003768 <HAL_TIM_Base_Start_IT+0x6c>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800373e:	d013      	beq.n	8003768 <HAL_TIM_Base_Start_IT+0x6c>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4a1a      	ldr	r2, [pc, #104]	; (80037b0 <HAL_TIM_Base_Start_IT+0xb4>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d00e      	beq.n	8003768 <HAL_TIM_Base_Start_IT+0x6c>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a19      	ldr	r2, [pc, #100]	; (80037b4 <HAL_TIM_Base_Start_IT+0xb8>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d009      	beq.n	8003768 <HAL_TIM_Base_Start_IT+0x6c>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a17      	ldr	r2, [pc, #92]	; (80037b8 <HAL_TIM_Base_Start_IT+0xbc>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d004      	beq.n	8003768 <HAL_TIM_Base_Start_IT+0x6c>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a16      	ldr	r2, [pc, #88]	; (80037bc <HAL_TIM_Base_Start_IT+0xc0>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d111      	bne.n	800378c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	f003 0307 	and.w	r3, r3, #7
 8003772:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	2b06      	cmp	r3, #6
 8003778:	d010      	beq.n	800379c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	681a      	ldr	r2, [r3, #0]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f042 0201 	orr.w	r2, r2, #1
 8003788:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800378a:	e007      	b.n	800379c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681a      	ldr	r2, [r3, #0]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f042 0201 	orr.w	r2, r2, #1
 800379a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800379c:	2300      	movs	r3, #0
}
 800379e:	4618      	mov	r0, r3
 80037a0:	3714      	adds	r7, #20
 80037a2:	46bd      	mov	sp, r7
 80037a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a8:	4770      	bx	lr
 80037aa:	bf00      	nop
 80037ac:	40010000 	.word	0x40010000
 80037b0:	40000400 	.word	0x40000400
 80037b4:	40000800 	.word	0x40000800
 80037b8:	40000c00 	.word	0x40000c00
 80037bc:	40014000 	.word	0x40014000

080037c0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b082      	sub	sp, #8
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d101      	bne.n	80037d2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	e041      	b.n	8003856 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037d8:	b2db      	uxtb	r3, r3
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d106      	bne.n	80037ec <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2200      	movs	r2, #0
 80037e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80037e6:	6878      	ldr	r0, [r7, #4]
 80037e8:	f7fe fc9a 	bl	8002120 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2202      	movs	r2, #2
 80037f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681a      	ldr	r2, [r3, #0]
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	3304      	adds	r3, #4
 80037fc:	4619      	mov	r1, r3
 80037fe:	4610      	mov	r0, r2
 8003800:	f000 fb4e 	bl	8003ea0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2201      	movs	r2, #1
 8003808:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2201      	movs	r2, #1
 8003810:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2201      	movs	r2, #1
 8003818:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2201      	movs	r2, #1
 8003820:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2201      	movs	r2, #1
 8003828:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2201      	movs	r2, #1
 8003830:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2201      	movs	r2, #1
 8003838:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2201      	movs	r2, #1
 8003840:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2201      	movs	r2, #1
 8003848:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2201      	movs	r2, #1
 8003850:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003854:	2300      	movs	r3, #0
}
 8003856:	4618      	mov	r0, r3
 8003858:	3708      	adds	r7, #8
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}
	...

08003860 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b084      	sub	sp, #16
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
 8003868:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800386a:	2300      	movs	r3, #0
 800386c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d104      	bne.n	800387e <HAL_TIM_IC_Start_IT+0x1e>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800387a:	b2db      	uxtb	r3, r3
 800387c:	e013      	b.n	80038a6 <HAL_TIM_IC_Start_IT+0x46>
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	2b04      	cmp	r3, #4
 8003882:	d104      	bne.n	800388e <HAL_TIM_IC_Start_IT+0x2e>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800388a:	b2db      	uxtb	r3, r3
 800388c:	e00b      	b.n	80038a6 <HAL_TIM_IC_Start_IT+0x46>
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	2b08      	cmp	r3, #8
 8003892:	d104      	bne.n	800389e <HAL_TIM_IC_Start_IT+0x3e>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800389a:	b2db      	uxtb	r3, r3
 800389c:	e003      	b.n	80038a6 <HAL_TIM_IC_Start_IT+0x46>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80038a4:	b2db      	uxtb	r3, r3
 80038a6:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d104      	bne.n	80038b8 <HAL_TIM_IC_Start_IT+0x58>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	e013      	b.n	80038e0 <HAL_TIM_IC_Start_IT+0x80>
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	2b04      	cmp	r3, #4
 80038bc:	d104      	bne.n	80038c8 <HAL_TIM_IC_Start_IT+0x68>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80038c4:	b2db      	uxtb	r3, r3
 80038c6:	e00b      	b.n	80038e0 <HAL_TIM_IC_Start_IT+0x80>
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	2b08      	cmp	r3, #8
 80038cc:	d104      	bne.n	80038d8 <HAL_TIM_IC_Start_IT+0x78>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80038d4:	b2db      	uxtb	r3, r3
 80038d6:	e003      	b.n	80038e0 <HAL_TIM_IC_Start_IT+0x80>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80038de:	b2db      	uxtb	r3, r3
 80038e0:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80038e2:	7bbb      	ldrb	r3, [r7, #14]
 80038e4:	2b01      	cmp	r3, #1
 80038e6:	d102      	bne.n	80038ee <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80038e8:	7b7b      	ldrb	r3, [r7, #13]
 80038ea:	2b01      	cmp	r3, #1
 80038ec:	d001      	beq.n	80038f2 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80038ee:	2301      	movs	r3, #1
 80038f0:	e0c2      	b.n	8003a78 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d104      	bne.n	8003902 <HAL_TIM_IC_Start_IT+0xa2>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2202      	movs	r2, #2
 80038fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003900:	e013      	b.n	800392a <HAL_TIM_IC_Start_IT+0xca>
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	2b04      	cmp	r3, #4
 8003906:	d104      	bne.n	8003912 <HAL_TIM_IC_Start_IT+0xb2>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2202      	movs	r2, #2
 800390c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003910:	e00b      	b.n	800392a <HAL_TIM_IC_Start_IT+0xca>
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	2b08      	cmp	r3, #8
 8003916:	d104      	bne.n	8003922 <HAL_TIM_IC_Start_IT+0xc2>
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2202      	movs	r2, #2
 800391c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003920:	e003      	b.n	800392a <HAL_TIM_IC_Start_IT+0xca>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2202      	movs	r2, #2
 8003926:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d104      	bne.n	800393a <HAL_TIM_IC_Start_IT+0xda>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2202      	movs	r2, #2
 8003934:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003938:	e013      	b.n	8003962 <HAL_TIM_IC_Start_IT+0x102>
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	2b04      	cmp	r3, #4
 800393e:	d104      	bne.n	800394a <HAL_TIM_IC_Start_IT+0xea>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2202      	movs	r2, #2
 8003944:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003948:	e00b      	b.n	8003962 <HAL_TIM_IC_Start_IT+0x102>
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	2b08      	cmp	r3, #8
 800394e:	d104      	bne.n	800395a <HAL_TIM_IC_Start_IT+0xfa>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2202      	movs	r2, #2
 8003954:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003958:	e003      	b.n	8003962 <HAL_TIM_IC_Start_IT+0x102>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2202      	movs	r2, #2
 800395e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	2b0c      	cmp	r3, #12
 8003966:	d841      	bhi.n	80039ec <HAL_TIM_IC_Start_IT+0x18c>
 8003968:	a201      	add	r2, pc, #4	; (adr r2, 8003970 <HAL_TIM_IC_Start_IT+0x110>)
 800396a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800396e:	bf00      	nop
 8003970:	080039a5 	.word	0x080039a5
 8003974:	080039ed 	.word	0x080039ed
 8003978:	080039ed 	.word	0x080039ed
 800397c:	080039ed 	.word	0x080039ed
 8003980:	080039b7 	.word	0x080039b7
 8003984:	080039ed 	.word	0x080039ed
 8003988:	080039ed 	.word	0x080039ed
 800398c:	080039ed 	.word	0x080039ed
 8003990:	080039c9 	.word	0x080039c9
 8003994:	080039ed 	.word	0x080039ed
 8003998:	080039ed 	.word	0x080039ed
 800399c:	080039ed 	.word	0x080039ed
 80039a0:	080039db 	.word	0x080039db
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	68da      	ldr	r2, [r3, #12]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f042 0202 	orr.w	r2, r2, #2
 80039b2:	60da      	str	r2, [r3, #12]
      break;
 80039b4:	e01d      	b.n	80039f2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	68da      	ldr	r2, [r3, #12]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f042 0204 	orr.w	r2, r2, #4
 80039c4:	60da      	str	r2, [r3, #12]
      break;
 80039c6:	e014      	b.n	80039f2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	68da      	ldr	r2, [r3, #12]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f042 0208 	orr.w	r2, r2, #8
 80039d6:	60da      	str	r2, [r3, #12]
      break;
 80039d8:	e00b      	b.n	80039f2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	68da      	ldr	r2, [r3, #12]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f042 0210 	orr.w	r2, r2, #16
 80039e8:	60da      	str	r2, [r3, #12]
      break;
 80039ea:	e002      	b.n	80039f2 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80039ec:	2301      	movs	r3, #1
 80039ee:	73fb      	strb	r3, [r7, #15]
      break;
 80039f0:	bf00      	nop
  }

  if (status == HAL_OK)
 80039f2:	7bfb      	ldrb	r3, [r7, #15]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d13e      	bne.n	8003a76 <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	2201      	movs	r2, #1
 80039fe:	6839      	ldr	r1, [r7, #0]
 8003a00:	4618      	mov	r0, r3
 8003a02:	f000 fbeb 	bl	80041dc <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a1d      	ldr	r2, [pc, #116]	; (8003a80 <HAL_TIM_IC_Start_IT+0x220>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d018      	beq.n	8003a42 <HAL_TIM_IC_Start_IT+0x1e2>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a18:	d013      	beq.n	8003a42 <HAL_TIM_IC_Start_IT+0x1e2>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a19      	ldr	r2, [pc, #100]	; (8003a84 <HAL_TIM_IC_Start_IT+0x224>)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d00e      	beq.n	8003a42 <HAL_TIM_IC_Start_IT+0x1e2>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a17      	ldr	r2, [pc, #92]	; (8003a88 <HAL_TIM_IC_Start_IT+0x228>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d009      	beq.n	8003a42 <HAL_TIM_IC_Start_IT+0x1e2>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4a16      	ldr	r2, [pc, #88]	; (8003a8c <HAL_TIM_IC_Start_IT+0x22c>)
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d004      	beq.n	8003a42 <HAL_TIM_IC_Start_IT+0x1e2>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a14      	ldr	r2, [pc, #80]	; (8003a90 <HAL_TIM_IC_Start_IT+0x230>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d111      	bne.n	8003a66 <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	689b      	ldr	r3, [r3, #8]
 8003a48:	f003 0307 	and.w	r3, r3, #7
 8003a4c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a4e:	68bb      	ldr	r3, [r7, #8]
 8003a50:	2b06      	cmp	r3, #6
 8003a52:	d010      	beq.n	8003a76 <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	681a      	ldr	r2, [r3, #0]
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f042 0201 	orr.w	r2, r2, #1
 8003a62:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a64:	e007      	b.n	8003a76 <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	681a      	ldr	r2, [r3, #0]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f042 0201 	orr.w	r2, r2, #1
 8003a74:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8003a76:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a78:	4618      	mov	r0, r3
 8003a7a:	3710      	adds	r7, #16
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}
 8003a80:	40010000 	.word	0x40010000
 8003a84:	40000400 	.word	0x40000400
 8003a88:	40000800 	.word	0x40000800
 8003a8c:	40000c00 	.word	0x40000c00
 8003a90:	40014000 	.word	0x40014000

08003a94 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b082      	sub	sp, #8
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	691b      	ldr	r3, [r3, #16]
 8003aa2:	f003 0302 	and.w	r3, r3, #2
 8003aa6:	2b02      	cmp	r3, #2
 8003aa8:	d122      	bne.n	8003af0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	68db      	ldr	r3, [r3, #12]
 8003ab0:	f003 0302 	and.w	r3, r3, #2
 8003ab4:	2b02      	cmp	r3, #2
 8003ab6:	d11b      	bne.n	8003af0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f06f 0202 	mvn.w	r2, #2
 8003ac0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	699b      	ldr	r3, [r3, #24]
 8003ace:	f003 0303 	and.w	r3, r3, #3
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d003      	beq.n	8003ade <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003ad6:	6878      	ldr	r0, [r7, #4]
 8003ad8:	f7fd fe16 	bl	8001708 <HAL_TIM_IC_CaptureCallback>
 8003adc:	e005      	b.n	8003aea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	f000 f9c0 	bl	8003e64 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ae4:	6878      	ldr	r0, [r7, #4]
 8003ae6:	f000 f9c7 	bl	8003e78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2200      	movs	r2, #0
 8003aee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	691b      	ldr	r3, [r3, #16]
 8003af6:	f003 0304 	and.w	r3, r3, #4
 8003afa:	2b04      	cmp	r3, #4
 8003afc:	d122      	bne.n	8003b44 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	68db      	ldr	r3, [r3, #12]
 8003b04:	f003 0304 	and.w	r3, r3, #4
 8003b08:	2b04      	cmp	r3, #4
 8003b0a:	d11b      	bne.n	8003b44 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f06f 0204 	mvn.w	r2, #4
 8003b14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2202      	movs	r2, #2
 8003b1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	699b      	ldr	r3, [r3, #24]
 8003b22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d003      	beq.n	8003b32 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b2a:	6878      	ldr	r0, [r7, #4]
 8003b2c:	f7fd fdec 	bl	8001708 <HAL_TIM_IC_CaptureCallback>
 8003b30:	e005      	b.n	8003b3e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f000 f996 	bl	8003e64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b38:	6878      	ldr	r0, [r7, #4]
 8003b3a:	f000 f99d 	bl	8003e78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2200      	movs	r2, #0
 8003b42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	691b      	ldr	r3, [r3, #16]
 8003b4a:	f003 0308 	and.w	r3, r3, #8
 8003b4e:	2b08      	cmp	r3, #8
 8003b50:	d122      	bne.n	8003b98 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	68db      	ldr	r3, [r3, #12]
 8003b58:	f003 0308 	and.w	r3, r3, #8
 8003b5c:	2b08      	cmp	r3, #8
 8003b5e:	d11b      	bne.n	8003b98 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f06f 0208 	mvn.w	r2, #8
 8003b68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2204      	movs	r2, #4
 8003b6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	69db      	ldr	r3, [r3, #28]
 8003b76:	f003 0303 	and.w	r3, r3, #3
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d003      	beq.n	8003b86 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	f7fd fdc2 	bl	8001708 <HAL_TIM_IC_CaptureCallback>
 8003b84:	e005      	b.n	8003b92 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b86:	6878      	ldr	r0, [r7, #4]
 8003b88:	f000 f96c 	bl	8003e64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b8c:	6878      	ldr	r0, [r7, #4]
 8003b8e:	f000 f973 	bl	8003e78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2200      	movs	r2, #0
 8003b96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	691b      	ldr	r3, [r3, #16]
 8003b9e:	f003 0310 	and.w	r3, r3, #16
 8003ba2:	2b10      	cmp	r3, #16
 8003ba4:	d122      	bne.n	8003bec <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	68db      	ldr	r3, [r3, #12]
 8003bac:	f003 0310 	and.w	r3, r3, #16
 8003bb0:	2b10      	cmp	r3, #16
 8003bb2:	d11b      	bne.n	8003bec <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f06f 0210 	mvn.w	r2, #16
 8003bbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2208      	movs	r2, #8
 8003bc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	69db      	ldr	r3, [r3, #28]
 8003bca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d003      	beq.n	8003bda <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003bd2:	6878      	ldr	r0, [r7, #4]
 8003bd4:	f7fd fd98 	bl	8001708 <HAL_TIM_IC_CaptureCallback>
 8003bd8:	e005      	b.n	8003be6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bda:	6878      	ldr	r0, [r7, #4]
 8003bdc:	f000 f942 	bl	8003e64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003be0:	6878      	ldr	r0, [r7, #4]
 8003be2:	f000 f949 	bl	8003e78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2200      	movs	r2, #0
 8003bea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	691b      	ldr	r3, [r3, #16]
 8003bf2:	f003 0301 	and.w	r3, r3, #1
 8003bf6:	2b01      	cmp	r3, #1
 8003bf8:	d10e      	bne.n	8003c18 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	68db      	ldr	r3, [r3, #12]
 8003c00:	f003 0301 	and.w	r3, r3, #1
 8003c04:	2b01      	cmp	r3, #1
 8003c06:	d107      	bne.n	8003c18 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f06f 0201 	mvn.w	r2, #1
 8003c10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003c12:	6878      	ldr	r0, [r7, #4]
 8003c14:	f7fe fa40 	bl	8002098 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	691b      	ldr	r3, [r3, #16]
 8003c1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c22:	2b80      	cmp	r3, #128	; 0x80
 8003c24:	d10e      	bne.n	8003c44 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	68db      	ldr	r3, [r3, #12]
 8003c2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c30:	2b80      	cmp	r3, #128	; 0x80
 8003c32:	d107      	bne.n	8003c44 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003c3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003c3e:	6878      	ldr	r0, [r7, #4]
 8003c40:	f000 fb6a 	bl	8004318 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	691b      	ldr	r3, [r3, #16]
 8003c4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c4e:	2b40      	cmp	r3, #64	; 0x40
 8003c50:	d10e      	bne.n	8003c70 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	68db      	ldr	r3, [r3, #12]
 8003c58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c5c:	2b40      	cmp	r3, #64	; 0x40
 8003c5e:	d107      	bne.n	8003c70 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003c68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003c6a:	6878      	ldr	r0, [r7, #4]
 8003c6c:	f000 f90e 	bl	8003e8c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	691b      	ldr	r3, [r3, #16]
 8003c76:	f003 0320 	and.w	r3, r3, #32
 8003c7a:	2b20      	cmp	r3, #32
 8003c7c:	d10e      	bne.n	8003c9c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	68db      	ldr	r3, [r3, #12]
 8003c84:	f003 0320 	and.w	r3, r3, #32
 8003c88:	2b20      	cmp	r3, #32
 8003c8a:	d107      	bne.n	8003c9c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f06f 0220 	mvn.w	r2, #32
 8003c94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003c96:	6878      	ldr	r0, [r7, #4]
 8003c98:	f000 fb34 	bl	8004304 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003c9c:	bf00      	nop
 8003c9e:	3708      	adds	r7, #8
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bd80      	pop	{r7, pc}

08003ca4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b086      	sub	sp, #24
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	60f8      	str	r0, [r7, #12]
 8003cac:	60b9      	str	r1, [r7, #8]
 8003cae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cba:	2b01      	cmp	r3, #1
 8003cbc:	d101      	bne.n	8003cc2 <HAL_TIM_IC_ConfigChannel+0x1e>
 8003cbe:	2302      	movs	r3, #2
 8003cc0:	e088      	b.n	8003dd4 <HAL_TIM_IC_ConfigChannel+0x130>
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	2201      	movs	r2, #1
 8003cc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d11b      	bne.n	8003d08 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	6818      	ldr	r0, [r3, #0]
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	6819      	ldr	r1, [r3, #0]
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	685a      	ldr	r2, [r3, #4]
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	68db      	ldr	r3, [r3, #12]
 8003ce0:	f000 f95e 	bl	8003fa0 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	699a      	ldr	r2, [r3, #24]
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f022 020c 	bic.w	r2, r2, #12
 8003cf2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	6999      	ldr	r1, [r3, #24]
 8003cfa:	68bb      	ldr	r3, [r7, #8]
 8003cfc:	689a      	ldr	r2, [r3, #8]
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	430a      	orrs	r2, r1
 8003d04:	619a      	str	r2, [r3, #24]
 8003d06:	e060      	b.n	8003dca <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2b04      	cmp	r3, #4
 8003d0c:	d11c      	bne.n	8003d48 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	6818      	ldr	r0, [r3, #0]
 8003d12:	68bb      	ldr	r3, [r7, #8]
 8003d14:	6819      	ldr	r1, [r3, #0]
 8003d16:	68bb      	ldr	r3, [r7, #8]
 8003d18:	685a      	ldr	r2, [r3, #4]
 8003d1a:	68bb      	ldr	r3, [r7, #8]
 8003d1c:	68db      	ldr	r3, [r3, #12]
 8003d1e:	f000 f9a7 	bl	8004070 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	699a      	ldr	r2, [r3, #24]
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003d30:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	6999      	ldr	r1, [r3, #24]
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	689b      	ldr	r3, [r3, #8]
 8003d3c:	021a      	lsls	r2, r3, #8
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	430a      	orrs	r2, r1
 8003d44:	619a      	str	r2, [r3, #24]
 8003d46:	e040      	b.n	8003dca <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2b08      	cmp	r3, #8
 8003d4c:	d11b      	bne.n	8003d86 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	6818      	ldr	r0, [r3, #0]
 8003d52:	68bb      	ldr	r3, [r7, #8]
 8003d54:	6819      	ldr	r1, [r3, #0]
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	685a      	ldr	r2, [r3, #4]
 8003d5a:	68bb      	ldr	r3, [r7, #8]
 8003d5c:	68db      	ldr	r3, [r3, #12]
 8003d5e:	f000 f9c4 	bl	80040ea <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	69da      	ldr	r2, [r3, #28]
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f022 020c 	bic.w	r2, r2, #12
 8003d70:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	69d9      	ldr	r1, [r3, #28]
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	689a      	ldr	r2, [r3, #8]
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	430a      	orrs	r2, r1
 8003d82:	61da      	str	r2, [r3, #28]
 8003d84:	e021      	b.n	8003dca <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2b0c      	cmp	r3, #12
 8003d8a:	d11c      	bne.n	8003dc6 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	6818      	ldr	r0, [r3, #0]
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	6819      	ldr	r1, [r3, #0]
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	685a      	ldr	r2, [r3, #4]
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	68db      	ldr	r3, [r3, #12]
 8003d9c:	f000 f9e1 	bl	8004162 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	69da      	ldr	r2, [r3, #28]
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003dae:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	69d9      	ldr	r1, [r3, #28]
 8003db6:	68bb      	ldr	r3, [r7, #8]
 8003db8:	689b      	ldr	r3, [r3, #8]
 8003dba:	021a      	lsls	r2, r3, #8
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	430a      	orrs	r2, r1
 8003dc2:	61da      	str	r2, [r3, #28]
 8003dc4:	e001      	b.n	8003dca <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	2200      	movs	r2, #0
 8003dce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003dd2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	3718      	adds	r7, #24
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}

08003ddc <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ddc:	b480      	push	{r7}
 8003dde:	b085      	sub	sp, #20
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
 8003de4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8003de6:	2300      	movs	r3, #0
 8003de8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	2b0c      	cmp	r3, #12
 8003dee:	d831      	bhi.n	8003e54 <HAL_TIM_ReadCapturedValue+0x78>
 8003df0:	a201      	add	r2, pc, #4	; (adr r2, 8003df8 <HAL_TIM_ReadCapturedValue+0x1c>)
 8003df2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003df6:	bf00      	nop
 8003df8:	08003e2d 	.word	0x08003e2d
 8003dfc:	08003e55 	.word	0x08003e55
 8003e00:	08003e55 	.word	0x08003e55
 8003e04:	08003e55 	.word	0x08003e55
 8003e08:	08003e37 	.word	0x08003e37
 8003e0c:	08003e55 	.word	0x08003e55
 8003e10:	08003e55 	.word	0x08003e55
 8003e14:	08003e55 	.word	0x08003e55
 8003e18:	08003e41 	.word	0x08003e41
 8003e1c:	08003e55 	.word	0x08003e55
 8003e20:	08003e55 	.word	0x08003e55
 8003e24:	08003e55 	.word	0x08003e55
 8003e28:	08003e4b 	.word	0x08003e4b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e32:	60fb      	str	r3, [r7, #12]

      break;
 8003e34:	e00f      	b.n	8003e56 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e3c:	60fb      	str	r3, [r7, #12]

      break;
 8003e3e:	e00a      	b.n	8003e56 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e46:	60fb      	str	r3, [r7, #12]

      break;
 8003e48:	e005      	b.n	8003e56 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e50:	60fb      	str	r3, [r7, #12]

      break;
 8003e52:	e000      	b.n	8003e56 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8003e54:	bf00      	nop
  }

  return tmpreg;
 8003e56:	68fb      	ldr	r3, [r7, #12]
}
 8003e58:	4618      	mov	r0, r3
 8003e5a:	3714      	adds	r7, #20
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e62:	4770      	bx	lr

08003e64 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e64:	b480      	push	{r7}
 8003e66:	b083      	sub	sp, #12
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003e6c:	bf00      	nop
 8003e6e:	370c      	adds	r7, #12
 8003e70:	46bd      	mov	sp, r7
 8003e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e76:	4770      	bx	lr

08003e78 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b083      	sub	sp, #12
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003e80:	bf00      	nop
 8003e82:	370c      	adds	r7, #12
 8003e84:	46bd      	mov	sp, r7
 8003e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8a:	4770      	bx	lr

08003e8c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	b083      	sub	sp, #12
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003e94:	bf00      	nop
 8003e96:	370c      	adds	r7, #12
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9e:	4770      	bx	lr

08003ea0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b085      	sub	sp, #20
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
 8003ea8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	4a34      	ldr	r2, [pc, #208]	; (8003f84 <TIM_Base_SetConfig+0xe4>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d00f      	beq.n	8003ed8 <TIM_Base_SetConfig+0x38>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ebe:	d00b      	beq.n	8003ed8 <TIM_Base_SetConfig+0x38>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	4a31      	ldr	r2, [pc, #196]	; (8003f88 <TIM_Base_SetConfig+0xe8>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d007      	beq.n	8003ed8 <TIM_Base_SetConfig+0x38>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	4a30      	ldr	r2, [pc, #192]	; (8003f8c <TIM_Base_SetConfig+0xec>)
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d003      	beq.n	8003ed8 <TIM_Base_SetConfig+0x38>
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	4a2f      	ldr	r2, [pc, #188]	; (8003f90 <TIM_Base_SetConfig+0xf0>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d108      	bne.n	8003eea <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ede:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	68fa      	ldr	r2, [r7, #12]
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	4a25      	ldr	r2, [pc, #148]	; (8003f84 <TIM_Base_SetConfig+0xe4>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d01b      	beq.n	8003f2a <TIM_Base_SetConfig+0x8a>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ef8:	d017      	beq.n	8003f2a <TIM_Base_SetConfig+0x8a>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	4a22      	ldr	r2, [pc, #136]	; (8003f88 <TIM_Base_SetConfig+0xe8>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d013      	beq.n	8003f2a <TIM_Base_SetConfig+0x8a>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	4a21      	ldr	r2, [pc, #132]	; (8003f8c <TIM_Base_SetConfig+0xec>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d00f      	beq.n	8003f2a <TIM_Base_SetConfig+0x8a>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	4a20      	ldr	r2, [pc, #128]	; (8003f90 <TIM_Base_SetConfig+0xf0>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d00b      	beq.n	8003f2a <TIM_Base_SetConfig+0x8a>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	4a1f      	ldr	r2, [pc, #124]	; (8003f94 <TIM_Base_SetConfig+0xf4>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d007      	beq.n	8003f2a <TIM_Base_SetConfig+0x8a>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	4a1e      	ldr	r2, [pc, #120]	; (8003f98 <TIM_Base_SetConfig+0xf8>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d003      	beq.n	8003f2a <TIM_Base_SetConfig+0x8a>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	4a1d      	ldr	r2, [pc, #116]	; (8003f9c <TIM_Base_SetConfig+0xfc>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d108      	bne.n	8003f3c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	68db      	ldr	r3, [r3, #12]
 8003f36:	68fa      	ldr	r2, [r7, #12]
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	695b      	ldr	r3, [r3, #20]
 8003f46:	4313      	orrs	r3, r2
 8003f48:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	68fa      	ldr	r2, [r7, #12]
 8003f4e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	689a      	ldr	r2, [r3, #8]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	681a      	ldr	r2, [r3, #0]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	4a08      	ldr	r2, [pc, #32]	; (8003f84 <TIM_Base_SetConfig+0xe4>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d103      	bne.n	8003f70 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	691a      	ldr	r2, [r3, #16]
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2201      	movs	r2, #1
 8003f74:	615a      	str	r2, [r3, #20]
}
 8003f76:	bf00      	nop
 8003f78:	3714      	adds	r7, #20
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f80:	4770      	bx	lr
 8003f82:	bf00      	nop
 8003f84:	40010000 	.word	0x40010000
 8003f88:	40000400 	.word	0x40000400
 8003f8c:	40000800 	.word	0x40000800
 8003f90:	40000c00 	.word	0x40000c00
 8003f94:	40014000 	.word	0x40014000
 8003f98:	40014400 	.word	0x40014400
 8003f9c:	40014800 	.word	0x40014800

08003fa0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b087      	sub	sp, #28
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	60f8      	str	r0, [r7, #12]
 8003fa8:	60b9      	str	r1, [r7, #8]
 8003faa:	607a      	str	r2, [r7, #4]
 8003fac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	6a1b      	ldr	r3, [r3, #32]
 8003fb2:	f023 0201 	bic.w	r2, r3, #1
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	699b      	ldr	r3, [r3, #24]
 8003fbe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	6a1b      	ldr	r3, [r3, #32]
 8003fc4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	4a24      	ldr	r2, [pc, #144]	; (800405c <TIM_TI1_SetConfig+0xbc>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d013      	beq.n	8003ff6 <TIM_TI1_SetConfig+0x56>
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fd4:	d00f      	beq.n	8003ff6 <TIM_TI1_SetConfig+0x56>
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	4a21      	ldr	r2, [pc, #132]	; (8004060 <TIM_TI1_SetConfig+0xc0>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d00b      	beq.n	8003ff6 <TIM_TI1_SetConfig+0x56>
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	4a20      	ldr	r2, [pc, #128]	; (8004064 <TIM_TI1_SetConfig+0xc4>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d007      	beq.n	8003ff6 <TIM_TI1_SetConfig+0x56>
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	4a1f      	ldr	r2, [pc, #124]	; (8004068 <TIM_TI1_SetConfig+0xc8>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d003      	beq.n	8003ff6 <TIM_TI1_SetConfig+0x56>
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	4a1e      	ldr	r2, [pc, #120]	; (800406c <TIM_TI1_SetConfig+0xcc>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d101      	bne.n	8003ffa <TIM_TI1_SetConfig+0x5a>
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	e000      	b.n	8003ffc <TIM_TI1_SetConfig+0x5c>
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d008      	beq.n	8004012 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	f023 0303 	bic.w	r3, r3, #3
 8004006:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004008:	697a      	ldr	r2, [r7, #20]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	4313      	orrs	r3, r2
 800400e:	617b      	str	r3, [r7, #20]
 8004010:	e003      	b.n	800401a <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004012:	697b      	ldr	r3, [r7, #20]
 8004014:	f043 0301 	orr.w	r3, r3, #1
 8004018:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800401a:	697b      	ldr	r3, [r7, #20]
 800401c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004020:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	011b      	lsls	r3, r3, #4
 8004026:	b2db      	uxtb	r3, r3
 8004028:	697a      	ldr	r2, [r7, #20]
 800402a:	4313      	orrs	r3, r2
 800402c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	f023 030a 	bic.w	r3, r3, #10
 8004034:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	f003 030a 	and.w	r3, r3, #10
 800403c:	693a      	ldr	r2, [r7, #16]
 800403e:	4313      	orrs	r3, r2
 8004040:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	697a      	ldr	r2, [r7, #20]
 8004046:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	693a      	ldr	r2, [r7, #16]
 800404c:	621a      	str	r2, [r3, #32]
}
 800404e:	bf00      	nop
 8004050:	371c      	adds	r7, #28
 8004052:	46bd      	mov	sp, r7
 8004054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004058:	4770      	bx	lr
 800405a:	bf00      	nop
 800405c:	40010000 	.word	0x40010000
 8004060:	40000400 	.word	0x40000400
 8004064:	40000800 	.word	0x40000800
 8004068:	40000c00 	.word	0x40000c00
 800406c:	40014000 	.word	0x40014000

08004070 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004070:	b480      	push	{r7}
 8004072:	b087      	sub	sp, #28
 8004074:	af00      	add	r7, sp, #0
 8004076:	60f8      	str	r0, [r7, #12]
 8004078:	60b9      	str	r1, [r7, #8]
 800407a:	607a      	str	r2, [r7, #4]
 800407c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	6a1b      	ldr	r3, [r3, #32]
 8004082:	f023 0210 	bic.w	r2, r3, #16
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	699b      	ldr	r3, [r3, #24]
 800408e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	6a1b      	ldr	r3, [r3, #32]
 8004094:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004096:	697b      	ldr	r3, [r7, #20]
 8004098:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800409c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	021b      	lsls	r3, r3, #8
 80040a2:	697a      	ldr	r2, [r7, #20]
 80040a4:	4313      	orrs	r3, r2
 80040a6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80040a8:	697b      	ldr	r3, [r7, #20]
 80040aa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80040ae:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	031b      	lsls	r3, r3, #12
 80040b4:	b29b      	uxth	r3, r3
 80040b6:	697a      	ldr	r2, [r7, #20]
 80040b8:	4313      	orrs	r3, r2
 80040ba:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80040bc:	693b      	ldr	r3, [r7, #16]
 80040be:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80040c2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	011b      	lsls	r3, r3, #4
 80040c8:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80040cc:	693a      	ldr	r2, [r7, #16]
 80040ce:	4313      	orrs	r3, r2
 80040d0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	697a      	ldr	r2, [r7, #20]
 80040d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	693a      	ldr	r2, [r7, #16]
 80040dc:	621a      	str	r2, [r3, #32]
}
 80040de:	bf00      	nop
 80040e0:	371c      	adds	r7, #28
 80040e2:	46bd      	mov	sp, r7
 80040e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e8:	4770      	bx	lr

080040ea <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80040ea:	b480      	push	{r7}
 80040ec:	b087      	sub	sp, #28
 80040ee:	af00      	add	r7, sp, #0
 80040f0:	60f8      	str	r0, [r7, #12]
 80040f2:	60b9      	str	r1, [r7, #8]
 80040f4:	607a      	str	r2, [r7, #4]
 80040f6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	6a1b      	ldr	r3, [r3, #32]
 80040fc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	69db      	ldr	r3, [r3, #28]
 8004108:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	6a1b      	ldr	r3, [r3, #32]
 800410e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004110:	697b      	ldr	r3, [r7, #20]
 8004112:	f023 0303 	bic.w	r3, r3, #3
 8004116:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8004118:	697a      	ldr	r2, [r7, #20]
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	4313      	orrs	r3, r2
 800411e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004120:	697b      	ldr	r3, [r7, #20]
 8004122:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004126:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	011b      	lsls	r3, r3, #4
 800412c:	b2db      	uxtb	r3, r3
 800412e:	697a      	ldr	r2, [r7, #20]
 8004130:	4313      	orrs	r3, r2
 8004132:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004134:	693b      	ldr	r3, [r7, #16]
 8004136:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800413a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800413c:	68bb      	ldr	r3, [r7, #8]
 800413e:	021b      	lsls	r3, r3, #8
 8004140:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8004144:	693a      	ldr	r2, [r7, #16]
 8004146:	4313      	orrs	r3, r2
 8004148:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	697a      	ldr	r2, [r7, #20]
 800414e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	693a      	ldr	r2, [r7, #16]
 8004154:	621a      	str	r2, [r3, #32]
}
 8004156:	bf00      	nop
 8004158:	371c      	adds	r7, #28
 800415a:	46bd      	mov	sp, r7
 800415c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004160:	4770      	bx	lr

08004162 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004162:	b480      	push	{r7}
 8004164:	b087      	sub	sp, #28
 8004166:	af00      	add	r7, sp, #0
 8004168:	60f8      	str	r0, [r7, #12]
 800416a:	60b9      	str	r1, [r7, #8]
 800416c:	607a      	str	r2, [r7, #4]
 800416e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	6a1b      	ldr	r3, [r3, #32]
 8004174:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	69db      	ldr	r3, [r3, #28]
 8004180:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	6a1b      	ldr	r3, [r3, #32]
 8004186:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004188:	697b      	ldr	r3, [r7, #20]
 800418a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800418e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	021b      	lsls	r3, r3, #8
 8004194:	697a      	ldr	r2, [r7, #20]
 8004196:	4313      	orrs	r3, r2
 8004198:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800419a:	697b      	ldr	r3, [r7, #20]
 800419c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80041a0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	031b      	lsls	r3, r3, #12
 80041a6:	b29b      	uxth	r3, r3
 80041a8:	697a      	ldr	r2, [r7, #20]
 80041aa:	4313      	orrs	r3, r2
 80041ac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80041b4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80041b6:	68bb      	ldr	r3, [r7, #8]
 80041b8:	031b      	lsls	r3, r3, #12
 80041ba:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80041be:	693a      	ldr	r2, [r7, #16]
 80041c0:	4313      	orrs	r3, r2
 80041c2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	697a      	ldr	r2, [r7, #20]
 80041c8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	693a      	ldr	r2, [r7, #16]
 80041ce:	621a      	str	r2, [r3, #32]
}
 80041d0:	bf00      	nop
 80041d2:	371c      	adds	r7, #28
 80041d4:	46bd      	mov	sp, r7
 80041d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041da:	4770      	bx	lr

080041dc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80041dc:	b480      	push	{r7}
 80041de:	b087      	sub	sp, #28
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	60f8      	str	r0, [r7, #12]
 80041e4:	60b9      	str	r1, [r7, #8]
 80041e6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	f003 031f 	and.w	r3, r3, #31
 80041ee:	2201      	movs	r2, #1
 80041f0:	fa02 f303 	lsl.w	r3, r2, r3
 80041f4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	6a1a      	ldr	r2, [r3, #32]
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	43db      	mvns	r3, r3
 80041fe:	401a      	ands	r2, r3
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	6a1a      	ldr	r2, [r3, #32]
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	f003 031f 	and.w	r3, r3, #31
 800420e:	6879      	ldr	r1, [r7, #4]
 8004210:	fa01 f303 	lsl.w	r3, r1, r3
 8004214:	431a      	orrs	r2, r3
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	621a      	str	r2, [r3, #32]
}
 800421a:	bf00      	nop
 800421c:	371c      	adds	r7, #28
 800421e:	46bd      	mov	sp, r7
 8004220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004224:	4770      	bx	lr
	...

08004228 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004228:	b480      	push	{r7}
 800422a:	b085      	sub	sp, #20
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
 8004230:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004238:	2b01      	cmp	r3, #1
 800423a:	d101      	bne.n	8004240 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800423c:	2302      	movs	r3, #2
 800423e:	e050      	b.n	80042e2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2201      	movs	r2, #1
 8004244:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2202      	movs	r2, #2
 800424c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	685b      	ldr	r3, [r3, #4]
 8004256:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004266:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	68fa      	ldr	r2, [r7, #12]
 800426e:	4313      	orrs	r3, r2
 8004270:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	68fa      	ldr	r2, [r7, #12]
 8004278:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4a1c      	ldr	r2, [pc, #112]	; (80042f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d018      	beq.n	80042b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800428c:	d013      	beq.n	80042b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a18      	ldr	r2, [pc, #96]	; (80042f4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d00e      	beq.n	80042b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a16      	ldr	r2, [pc, #88]	; (80042f8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d009      	beq.n	80042b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	4a15      	ldr	r2, [pc, #84]	; (80042fc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80042a8:	4293      	cmp	r3, r2
 80042aa:	d004      	beq.n	80042b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4a13      	ldr	r2, [pc, #76]	; (8004300 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d10c      	bne.n	80042d0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80042b6:	68bb      	ldr	r3, [r7, #8]
 80042b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80042bc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	68ba      	ldr	r2, [r7, #8]
 80042c4:	4313      	orrs	r3, r2
 80042c6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	68ba      	ldr	r2, [r7, #8]
 80042ce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2201      	movs	r2, #1
 80042d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2200      	movs	r2, #0
 80042dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80042e0:	2300      	movs	r3, #0
}
 80042e2:	4618      	mov	r0, r3
 80042e4:	3714      	adds	r7, #20
 80042e6:	46bd      	mov	sp, r7
 80042e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ec:	4770      	bx	lr
 80042ee:	bf00      	nop
 80042f0:	40010000 	.word	0x40010000
 80042f4:	40000400 	.word	0x40000400
 80042f8:	40000800 	.word	0x40000800
 80042fc:	40000c00 	.word	0x40000c00
 8004300:	40014000 	.word	0x40014000

08004304 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004304:	b480      	push	{r7}
 8004306:	b083      	sub	sp, #12
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800430c:	bf00      	nop
 800430e:	370c      	adds	r7, #12
 8004310:	46bd      	mov	sp, r7
 8004312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004316:	4770      	bx	lr

08004318 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004318:	b480      	push	{r7}
 800431a:	b083      	sub	sp, #12
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004320:	bf00      	nop
 8004322:	370c      	adds	r7, #12
 8004324:	46bd      	mov	sp, r7
 8004326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432a:	4770      	bx	lr

0800432c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b082      	sub	sp, #8
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d101      	bne.n	800433e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800433a:	2301      	movs	r3, #1
 800433c:	e03f      	b.n	80043be <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004344:	b2db      	uxtb	r3, r3
 8004346:	2b00      	cmp	r3, #0
 8004348:	d106      	bne.n	8004358 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2200      	movs	r2, #0
 800434e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004352:	6878      	ldr	r0, [r7, #4]
 8004354:	f7fd ff3c 	bl	80021d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2224      	movs	r2, #36	; 0x24
 800435c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	68da      	ldr	r2, [r3, #12]
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800436e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004370:	6878      	ldr	r0, [r7, #4]
 8004372:	f000 fddb 	bl	8004f2c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	691a      	ldr	r2, [r3, #16]
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004384:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	695a      	ldr	r2, [r3, #20]
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004394:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	68da      	ldr	r2, [r3, #12]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80043a4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2200      	movs	r2, #0
 80043aa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2220      	movs	r2, #32
 80043b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2220      	movs	r2, #32
 80043b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80043bc:	2300      	movs	r3, #0
}
 80043be:	4618      	mov	r0, r3
 80043c0:	3708      	adds	r7, #8
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bd80      	pop	{r7, pc}

080043c6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043c6:	b580      	push	{r7, lr}
 80043c8:	b08a      	sub	sp, #40	; 0x28
 80043ca:	af02      	add	r7, sp, #8
 80043cc:	60f8      	str	r0, [r7, #12]
 80043ce:	60b9      	str	r1, [r7, #8]
 80043d0:	603b      	str	r3, [r7, #0]
 80043d2:	4613      	mov	r3, r2
 80043d4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80043d6:	2300      	movs	r3, #0
 80043d8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	2b20      	cmp	r3, #32
 80043e4:	d17c      	bne.n	80044e0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d002      	beq.n	80043f2 <HAL_UART_Transmit+0x2c>
 80043ec:	88fb      	ldrh	r3, [r7, #6]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d101      	bne.n	80043f6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80043f2:	2301      	movs	r3, #1
 80043f4:	e075      	b.n	80044e2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043fc:	2b01      	cmp	r3, #1
 80043fe:	d101      	bne.n	8004404 <HAL_UART_Transmit+0x3e>
 8004400:	2302      	movs	r3, #2
 8004402:	e06e      	b.n	80044e2 <HAL_UART_Transmit+0x11c>
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2201      	movs	r2, #1
 8004408:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2200      	movs	r2, #0
 8004410:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	2221      	movs	r2, #33	; 0x21
 8004416:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800441a:	f7fe f8fd 	bl	8002618 <HAL_GetTick>
 800441e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	88fa      	ldrh	r2, [r7, #6]
 8004424:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	88fa      	ldrh	r2, [r7, #6]
 800442a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	689b      	ldr	r3, [r3, #8]
 8004430:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004434:	d108      	bne.n	8004448 <HAL_UART_Transmit+0x82>
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	691b      	ldr	r3, [r3, #16]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d104      	bne.n	8004448 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800443e:	2300      	movs	r3, #0
 8004440:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004442:	68bb      	ldr	r3, [r7, #8]
 8004444:	61bb      	str	r3, [r7, #24]
 8004446:	e003      	b.n	8004450 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004448:	68bb      	ldr	r3, [r7, #8]
 800444a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800444c:	2300      	movs	r3, #0
 800444e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	2200      	movs	r2, #0
 8004454:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004458:	e02a      	b.n	80044b0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	9300      	str	r3, [sp, #0]
 800445e:	697b      	ldr	r3, [r7, #20]
 8004460:	2200      	movs	r2, #0
 8004462:	2180      	movs	r1, #128	; 0x80
 8004464:	68f8      	ldr	r0, [r7, #12]
 8004466:	f000 fb1f 	bl	8004aa8 <UART_WaitOnFlagUntilTimeout>
 800446a:	4603      	mov	r3, r0
 800446c:	2b00      	cmp	r3, #0
 800446e:	d001      	beq.n	8004474 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004470:	2303      	movs	r3, #3
 8004472:	e036      	b.n	80044e2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004474:	69fb      	ldr	r3, [r7, #28]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d10b      	bne.n	8004492 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800447a:	69bb      	ldr	r3, [r7, #24]
 800447c:	881b      	ldrh	r3, [r3, #0]
 800447e:	461a      	mov	r2, r3
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004488:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800448a:	69bb      	ldr	r3, [r7, #24]
 800448c:	3302      	adds	r3, #2
 800448e:	61bb      	str	r3, [r7, #24]
 8004490:	e007      	b.n	80044a2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004492:	69fb      	ldr	r3, [r7, #28]
 8004494:	781a      	ldrb	r2, [r3, #0]
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800449c:	69fb      	ldr	r3, [r7, #28]
 800449e:	3301      	adds	r3, #1
 80044a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80044a6:	b29b      	uxth	r3, r3
 80044a8:	3b01      	subs	r3, #1
 80044aa:	b29a      	uxth	r2, r3
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80044b4:	b29b      	uxth	r3, r3
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d1cf      	bne.n	800445a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	9300      	str	r3, [sp, #0]
 80044be:	697b      	ldr	r3, [r7, #20]
 80044c0:	2200      	movs	r2, #0
 80044c2:	2140      	movs	r1, #64	; 0x40
 80044c4:	68f8      	ldr	r0, [r7, #12]
 80044c6:	f000 faef 	bl	8004aa8 <UART_WaitOnFlagUntilTimeout>
 80044ca:	4603      	mov	r3, r0
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d001      	beq.n	80044d4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80044d0:	2303      	movs	r3, #3
 80044d2:	e006      	b.n	80044e2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2220      	movs	r2, #32
 80044d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80044dc:	2300      	movs	r3, #0
 80044de:	e000      	b.n	80044e2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80044e0:	2302      	movs	r3, #2
  }
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	3720      	adds	r7, #32
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bd80      	pop	{r7, pc}

080044ea <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80044ea:	b580      	push	{r7, lr}
 80044ec:	b084      	sub	sp, #16
 80044ee:	af00      	add	r7, sp, #0
 80044f0:	60f8      	str	r0, [r7, #12]
 80044f2:	60b9      	str	r1, [r7, #8]
 80044f4:	4613      	mov	r3, r2
 80044f6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80044fe:	b2db      	uxtb	r3, r3
 8004500:	2b20      	cmp	r3, #32
 8004502:	d11d      	bne.n	8004540 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004504:	68bb      	ldr	r3, [r7, #8]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d002      	beq.n	8004510 <HAL_UART_Receive_IT+0x26>
 800450a:	88fb      	ldrh	r3, [r7, #6]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d101      	bne.n	8004514 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004510:	2301      	movs	r3, #1
 8004512:	e016      	b.n	8004542 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800451a:	2b01      	cmp	r3, #1
 800451c:	d101      	bne.n	8004522 <HAL_UART_Receive_IT+0x38>
 800451e:	2302      	movs	r3, #2
 8004520:	e00f      	b.n	8004542 <HAL_UART_Receive_IT+0x58>
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	2201      	movs	r2, #1
 8004526:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	2200      	movs	r2, #0
 800452e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004530:	88fb      	ldrh	r3, [r7, #6]
 8004532:	461a      	mov	r2, r3
 8004534:	68b9      	ldr	r1, [r7, #8]
 8004536:	68f8      	ldr	r0, [r7, #12]
 8004538:	f000 fb24 	bl	8004b84 <UART_Start_Receive_IT>
 800453c:	4603      	mov	r3, r0
 800453e:	e000      	b.n	8004542 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004540:	2302      	movs	r3, #2
  }
}
 8004542:	4618      	mov	r0, r3
 8004544:	3710      	adds	r7, #16
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}
	...

0800454c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b0ba      	sub	sp, #232	; 0xe8
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	68db      	ldr	r3, [r3, #12]
 8004564:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	695b      	ldr	r3, [r3, #20]
 800456e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004572:	2300      	movs	r3, #0
 8004574:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004578:	2300      	movs	r3, #0
 800457a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800457e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004582:	f003 030f 	and.w	r3, r3, #15
 8004586:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800458a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800458e:	2b00      	cmp	r3, #0
 8004590:	d10f      	bne.n	80045b2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004592:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004596:	f003 0320 	and.w	r3, r3, #32
 800459a:	2b00      	cmp	r3, #0
 800459c:	d009      	beq.n	80045b2 <HAL_UART_IRQHandler+0x66>
 800459e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80045a2:	f003 0320 	and.w	r3, r3, #32
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d003      	beq.n	80045b2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	f000 fc03 	bl	8004db6 <UART_Receive_IT>
      return;
 80045b0:	e256      	b.n	8004a60 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80045b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	f000 80de 	beq.w	8004778 <HAL_UART_IRQHandler+0x22c>
 80045bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80045c0:	f003 0301 	and.w	r3, r3, #1
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d106      	bne.n	80045d6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80045c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80045cc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	f000 80d1 	beq.w	8004778 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80045d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80045da:	f003 0301 	and.w	r3, r3, #1
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d00b      	beq.n	80045fa <HAL_UART_IRQHandler+0xae>
 80045e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80045e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d005      	beq.n	80045fa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045f2:	f043 0201 	orr.w	r2, r3, #1
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80045fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80045fe:	f003 0304 	and.w	r3, r3, #4
 8004602:	2b00      	cmp	r3, #0
 8004604:	d00b      	beq.n	800461e <HAL_UART_IRQHandler+0xd2>
 8004606:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800460a:	f003 0301 	and.w	r3, r3, #1
 800460e:	2b00      	cmp	r3, #0
 8004610:	d005      	beq.n	800461e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004616:	f043 0202 	orr.w	r2, r3, #2
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800461e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004622:	f003 0302 	and.w	r3, r3, #2
 8004626:	2b00      	cmp	r3, #0
 8004628:	d00b      	beq.n	8004642 <HAL_UART_IRQHandler+0xf6>
 800462a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800462e:	f003 0301 	and.w	r3, r3, #1
 8004632:	2b00      	cmp	r3, #0
 8004634:	d005      	beq.n	8004642 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800463a:	f043 0204 	orr.w	r2, r3, #4
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004642:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004646:	f003 0308 	and.w	r3, r3, #8
 800464a:	2b00      	cmp	r3, #0
 800464c:	d011      	beq.n	8004672 <HAL_UART_IRQHandler+0x126>
 800464e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004652:	f003 0320 	and.w	r3, r3, #32
 8004656:	2b00      	cmp	r3, #0
 8004658:	d105      	bne.n	8004666 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800465a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800465e:	f003 0301 	and.w	r3, r3, #1
 8004662:	2b00      	cmp	r3, #0
 8004664:	d005      	beq.n	8004672 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800466a:	f043 0208 	orr.w	r2, r3, #8
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004676:	2b00      	cmp	r3, #0
 8004678:	f000 81ed 	beq.w	8004a56 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800467c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004680:	f003 0320 	and.w	r3, r3, #32
 8004684:	2b00      	cmp	r3, #0
 8004686:	d008      	beq.n	800469a <HAL_UART_IRQHandler+0x14e>
 8004688:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800468c:	f003 0320 	and.w	r3, r3, #32
 8004690:	2b00      	cmp	r3, #0
 8004692:	d002      	beq.n	800469a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004694:	6878      	ldr	r0, [r7, #4]
 8004696:	f000 fb8e 	bl	8004db6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	695b      	ldr	r3, [r3, #20]
 80046a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046a4:	2b40      	cmp	r3, #64	; 0x40
 80046a6:	bf0c      	ite	eq
 80046a8:	2301      	moveq	r3, #1
 80046aa:	2300      	movne	r3, #0
 80046ac:	b2db      	uxtb	r3, r3
 80046ae:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046b6:	f003 0308 	and.w	r3, r3, #8
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d103      	bne.n	80046c6 <HAL_UART_IRQHandler+0x17a>
 80046be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d04f      	beq.n	8004766 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	f000 fa96 	bl	8004bf8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	695b      	ldr	r3, [r3, #20]
 80046d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046d6:	2b40      	cmp	r3, #64	; 0x40
 80046d8:	d141      	bne.n	800475e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	3314      	adds	r3, #20
 80046e0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80046e8:	e853 3f00 	ldrex	r3, [r3]
 80046ec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80046f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80046f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80046f8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	3314      	adds	r3, #20
 8004702:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004706:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800470a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800470e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004712:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004716:	e841 2300 	strex	r3, r2, [r1]
 800471a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800471e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004722:	2b00      	cmp	r3, #0
 8004724:	d1d9      	bne.n	80046da <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800472a:	2b00      	cmp	r3, #0
 800472c:	d013      	beq.n	8004756 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004732:	4a7d      	ldr	r2, [pc, #500]	; (8004928 <HAL_UART_IRQHandler+0x3dc>)
 8004734:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800473a:	4618      	mov	r0, r3
 800473c:	f7fe f8ca 	bl	80028d4 <HAL_DMA_Abort_IT>
 8004740:	4603      	mov	r3, r0
 8004742:	2b00      	cmp	r3, #0
 8004744:	d016      	beq.n	8004774 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800474a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800474c:	687a      	ldr	r2, [r7, #4]
 800474e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004750:	4610      	mov	r0, r2
 8004752:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004754:	e00e      	b.n	8004774 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004756:	6878      	ldr	r0, [r7, #4]
 8004758:	f000 f990 	bl	8004a7c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800475c:	e00a      	b.n	8004774 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800475e:	6878      	ldr	r0, [r7, #4]
 8004760:	f000 f98c 	bl	8004a7c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004764:	e006      	b.n	8004774 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004766:	6878      	ldr	r0, [r7, #4]
 8004768:	f000 f988 	bl	8004a7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2200      	movs	r2, #0
 8004770:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004772:	e170      	b.n	8004a56 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004774:	bf00      	nop
    return;
 8004776:	e16e      	b.n	8004a56 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800477c:	2b01      	cmp	r3, #1
 800477e:	f040 814a 	bne.w	8004a16 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004782:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004786:	f003 0310 	and.w	r3, r3, #16
 800478a:	2b00      	cmp	r3, #0
 800478c:	f000 8143 	beq.w	8004a16 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004790:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004794:	f003 0310 	and.w	r3, r3, #16
 8004798:	2b00      	cmp	r3, #0
 800479a:	f000 813c 	beq.w	8004a16 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800479e:	2300      	movs	r3, #0
 80047a0:	60bb      	str	r3, [r7, #8]
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	60bb      	str	r3, [r7, #8]
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	60bb      	str	r3, [r7, #8]
 80047b2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	695b      	ldr	r3, [r3, #20]
 80047ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047be:	2b40      	cmp	r3, #64	; 0x40
 80047c0:	f040 80b4 	bne.w	800492c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80047d0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	f000 8140 	beq.w	8004a5a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80047de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80047e2:	429a      	cmp	r2, r3
 80047e4:	f080 8139 	bcs.w	8004a5a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80047ee:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047f4:	69db      	ldr	r3, [r3, #28]
 80047f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80047fa:	f000 8088 	beq.w	800490e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	330c      	adds	r3, #12
 8004804:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004808:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800480c:	e853 3f00 	ldrex	r3, [r3]
 8004810:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004814:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004818:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800481c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	330c      	adds	r3, #12
 8004826:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800482a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800482e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004832:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004836:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800483a:	e841 2300 	strex	r3, r2, [r1]
 800483e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004842:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004846:	2b00      	cmp	r3, #0
 8004848:	d1d9      	bne.n	80047fe <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	3314      	adds	r3, #20
 8004850:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004852:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004854:	e853 3f00 	ldrex	r3, [r3]
 8004858:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800485a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800485c:	f023 0301 	bic.w	r3, r3, #1
 8004860:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	3314      	adds	r3, #20
 800486a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800486e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004872:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004874:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004876:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800487a:	e841 2300 	strex	r3, r2, [r1]
 800487e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004880:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004882:	2b00      	cmp	r3, #0
 8004884:	d1e1      	bne.n	800484a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	3314      	adds	r3, #20
 800488c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800488e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004890:	e853 3f00 	ldrex	r3, [r3]
 8004894:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004896:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004898:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800489c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	3314      	adds	r3, #20
 80048a6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80048aa:	66fa      	str	r2, [r7, #108]	; 0x6c
 80048ac:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048ae:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80048b0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80048b2:	e841 2300 	strex	r3, r2, [r1]
 80048b6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80048b8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d1e3      	bne.n	8004886 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2220      	movs	r2, #32
 80048c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2200      	movs	r2, #0
 80048ca:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	330c      	adds	r3, #12
 80048d2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80048d6:	e853 3f00 	ldrex	r3, [r3]
 80048da:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80048dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80048de:	f023 0310 	bic.w	r3, r3, #16
 80048e2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	330c      	adds	r3, #12
 80048ec:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80048f0:	65ba      	str	r2, [r7, #88]	; 0x58
 80048f2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048f4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80048f6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80048f8:	e841 2300 	strex	r3, r2, [r1]
 80048fc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80048fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004900:	2b00      	cmp	r3, #0
 8004902:	d1e3      	bne.n	80048cc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004908:	4618      	mov	r0, r3
 800490a:	f7fd ff73 	bl	80027f4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004916:	b29b      	uxth	r3, r3
 8004918:	1ad3      	subs	r3, r2, r3
 800491a:	b29b      	uxth	r3, r3
 800491c:	4619      	mov	r1, r3
 800491e:	6878      	ldr	r0, [r7, #4]
 8004920:	f000 f8b6 	bl	8004a90 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004924:	e099      	b.n	8004a5a <HAL_UART_IRQHandler+0x50e>
 8004926:	bf00      	nop
 8004928:	08004cbf 	.word	0x08004cbf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004934:	b29b      	uxth	r3, r3
 8004936:	1ad3      	subs	r3, r2, r3
 8004938:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004940:	b29b      	uxth	r3, r3
 8004942:	2b00      	cmp	r3, #0
 8004944:	f000 808b 	beq.w	8004a5e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8004948:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800494c:	2b00      	cmp	r3, #0
 800494e:	f000 8086 	beq.w	8004a5e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	330c      	adds	r3, #12
 8004958:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800495a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800495c:	e853 3f00 	ldrex	r3, [r3]
 8004960:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004962:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004964:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004968:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	330c      	adds	r3, #12
 8004972:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004976:	647a      	str	r2, [r7, #68]	; 0x44
 8004978:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800497a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800497c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800497e:	e841 2300 	strex	r3, r2, [r1]
 8004982:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004984:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004986:	2b00      	cmp	r3, #0
 8004988:	d1e3      	bne.n	8004952 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	3314      	adds	r3, #20
 8004990:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004994:	e853 3f00 	ldrex	r3, [r3]
 8004998:	623b      	str	r3, [r7, #32]
   return(result);
 800499a:	6a3b      	ldr	r3, [r7, #32]
 800499c:	f023 0301 	bic.w	r3, r3, #1
 80049a0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	3314      	adds	r3, #20
 80049aa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80049ae:	633a      	str	r2, [r7, #48]	; 0x30
 80049b0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049b2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80049b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80049b6:	e841 2300 	strex	r3, r2, [r1]
 80049ba:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80049bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d1e3      	bne.n	800498a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2220      	movs	r2, #32
 80049c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2200      	movs	r2, #0
 80049ce:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	330c      	adds	r3, #12
 80049d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049d8:	693b      	ldr	r3, [r7, #16]
 80049da:	e853 3f00 	ldrex	r3, [r3]
 80049de:	60fb      	str	r3, [r7, #12]
   return(result);
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	f023 0310 	bic.w	r3, r3, #16
 80049e6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	330c      	adds	r3, #12
 80049f0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80049f4:	61fa      	str	r2, [r7, #28]
 80049f6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049f8:	69b9      	ldr	r1, [r7, #24]
 80049fa:	69fa      	ldr	r2, [r7, #28]
 80049fc:	e841 2300 	strex	r3, r2, [r1]
 8004a00:	617b      	str	r3, [r7, #20]
   return(result);
 8004a02:	697b      	ldr	r3, [r7, #20]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d1e3      	bne.n	80049d0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004a08:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004a0c:	4619      	mov	r1, r3
 8004a0e:	6878      	ldr	r0, [r7, #4]
 8004a10:	f000 f83e 	bl	8004a90 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004a14:	e023      	b.n	8004a5e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004a16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d009      	beq.n	8004a36 <HAL_UART_IRQHandler+0x4ea>
 8004a22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d003      	beq.n	8004a36 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004a2e:	6878      	ldr	r0, [r7, #4]
 8004a30:	f000 f959 	bl	8004ce6 <UART_Transmit_IT>
    return;
 8004a34:	e014      	b.n	8004a60 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004a36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d00e      	beq.n	8004a60 <HAL_UART_IRQHandler+0x514>
 8004a42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d008      	beq.n	8004a60 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8004a4e:	6878      	ldr	r0, [r7, #4]
 8004a50:	f000 f999 	bl	8004d86 <UART_EndTransmit_IT>
    return;
 8004a54:	e004      	b.n	8004a60 <HAL_UART_IRQHandler+0x514>
    return;
 8004a56:	bf00      	nop
 8004a58:	e002      	b.n	8004a60 <HAL_UART_IRQHandler+0x514>
      return;
 8004a5a:	bf00      	nop
 8004a5c:	e000      	b.n	8004a60 <HAL_UART_IRQHandler+0x514>
      return;
 8004a5e:	bf00      	nop
  }
}
 8004a60:	37e8      	adds	r7, #232	; 0xe8
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bd80      	pop	{r7, pc}
 8004a66:	bf00      	nop

08004a68 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b083      	sub	sp, #12
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004a70:	bf00      	nop
 8004a72:	370c      	adds	r7, #12
 8004a74:	46bd      	mov	sp, r7
 8004a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7a:	4770      	bx	lr

08004a7c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b083      	sub	sp, #12
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004a84:	bf00      	nop
 8004a86:	370c      	adds	r7, #12
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8e:	4770      	bx	lr

08004a90 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004a90:	b480      	push	{r7}
 8004a92:	b083      	sub	sp, #12
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
 8004a98:	460b      	mov	r3, r1
 8004a9a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004a9c:	bf00      	nop
 8004a9e:	370c      	adds	r7, #12
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa6:	4770      	bx	lr

08004aa8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b090      	sub	sp, #64	; 0x40
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	60f8      	str	r0, [r7, #12]
 8004ab0:	60b9      	str	r1, [r7, #8]
 8004ab2:	603b      	str	r3, [r7, #0]
 8004ab4:	4613      	mov	r3, r2
 8004ab6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ab8:	e050      	b.n	8004b5c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004aba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004abc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ac0:	d04c      	beq.n	8004b5c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004ac2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d007      	beq.n	8004ad8 <UART_WaitOnFlagUntilTimeout+0x30>
 8004ac8:	f7fd fda6 	bl	8002618 <HAL_GetTick>
 8004acc:	4602      	mov	r2, r0
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	1ad3      	subs	r3, r2, r3
 8004ad2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004ad4:	429a      	cmp	r2, r3
 8004ad6:	d241      	bcs.n	8004b5c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	330c      	adds	r3, #12
 8004ade:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ae0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ae2:	e853 3f00 	ldrex	r3, [r3]
 8004ae6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aea:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004aee:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	330c      	adds	r3, #12
 8004af6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004af8:	637a      	str	r2, [r7, #52]	; 0x34
 8004afa:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004afc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004afe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004b00:	e841 2300 	strex	r3, r2, [r1]
 8004b04:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004b06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d1e5      	bne.n	8004ad8 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	3314      	adds	r3, #20
 8004b12:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b14:	697b      	ldr	r3, [r7, #20]
 8004b16:	e853 3f00 	ldrex	r3, [r3]
 8004b1a:	613b      	str	r3, [r7, #16]
   return(result);
 8004b1c:	693b      	ldr	r3, [r7, #16]
 8004b1e:	f023 0301 	bic.w	r3, r3, #1
 8004b22:	63bb      	str	r3, [r7, #56]	; 0x38
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	3314      	adds	r3, #20
 8004b2a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004b2c:	623a      	str	r2, [r7, #32]
 8004b2e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b30:	69f9      	ldr	r1, [r7, #28]
 8004b32:	6a3a      	ldr	r2, [r7, #32]
 8004b34:	e841 2300 	strex	r3, r2, [r1]
 8004b38:	61bb      	str	r3, [r7, #24]
   return(result);
 8004b3a:	69bb      	ldr	r3, [r7, #24]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d1e5      	bne.n	8004b0c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	2220      	movs	r2, #32
 8004b44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2220      	movs	r2, #32
 8004b4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	2200      	movs	r2, #0
 8004b54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004b58:	2303      	movs	r3, #3
 8004b5a:	e00f      	b.n	8004b7c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	681a      	ldr	r2, [r3, #0]
 8004b62:	68bb      	ldr	r3, [r7, #8]
 8004b64:	4013      	ands	r3, r2
 8004b66:	68ba      	ldr	r2, [r7, #8]
 8004b68:	429a      	cmp	r2, r3
 8004b6a:	bf0c      	ite	eq
 8004b6c:	2301      	moveq	r3, #1
 8004b6e:	2300      	movne	r3, #0
 8004b70:	b2db      	uxtb	r3, r3
 8004b72:	461a      	mov	r2, r3
 8004b74:	79fb      	ldrb	r3, [r7, #7]
 8004b76:	429a      	cmp	r2, r3
 8004b78:	d09f      	beq.n	8004aba <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004b7a:	2300      	movs	r3, #0
}
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	3740      	adds	r7, #64	; 0x40
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bd80      	pop	{r7, pc}

08004b84 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004b84:	b480      	push	{r7}
 8004b86:	b085      	sub	sp, #20
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	60f8      	str	r0, [r7, #12]
 8004b8c:	60b9      	str	r1, [r7, #8]
 8004b8e:	4613      	mov	r3, r2
 8004b90:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	68ba      	ldr	r2, [r7, #8]
 8004b96:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	88fa      	ldrh	r2, [r7, #6]
 8004b9c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	88fa      	ldrh	r2, [r7, #6]
 8004ba2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	2222      	movs	r2, #34	; 0x22
 8004bae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	68da      	ldr	r2, [r3, #12]
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004bc8:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	695a      	ldr	r2, [r3, #20]
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f042 0201 	orr.w	r2, r2, #1
 8004bd8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	68da      	ldr	r2, [r3, #12]
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f042 0220 	orr.w	r2, r2, #32
 8004be8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004bea:	2300      	movs	r3, #0
}
 8004bec:	4618      	mov	r0, r3
 8004bee:	3714      	adds	r7, #20
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf6:	4770      	bx	lr

08004bf8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b095      	sub	sp, #84	; 0x54
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	330c      	adds	r3, #12
 8004c06:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c0a:	e853 3f00 	ldrex	r3, [r3]
 8004c0e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004c10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c12:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004c16:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	330c      	adds	r3, #12
 8004c1e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004c20:	643a      	str	r2, [r7, #64]	; 0x40
 8004c22:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c24:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004c26:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004c28:	e841 2300 	strex	r3, r2, [r1]
 8004c2c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004c2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d1e5      	bne.n	8004c00 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	3314      	adds	r3, #20
 8004c3a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c3c:	6a3b      	ldr	r3, [r7, #32]
 8004c3e:	e853 3f00 	ldrex	r3, [r3]
 8004c42:	61fb      	str	r3, [r7, #28]
   return(result);
 8004c44:	69fb      	ldr	r3, [r7, #28]
 8004c46:	f023 0301 	bic.w	r3, r3, #1
 8004c4a:	64bb      	str	r3, [r7, #72]	; 0x48
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	3314      	adds	r3, #20
 8004c52:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004c54:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004c56:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c58:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004c5a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c5c:	e841 2300 	strex	r3, r2, [r1]
 8004c60:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d1e5      	bne.n	8004c34 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c6c:	2b01      	cmp	r3, #1
 8004c6e:	d119      	bne.n	8004ca4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	330c      	adds	r3, #12
 8004c76:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	e853 3f00 	ldrex	r3, [r3]
 8004c7e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	f023 0310 	bic.w	r3, r3, #16
 8004c86:	647b      	str	r3, [r7, #68]	; 0x44
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	330c      	adds	r3, #12
 8004c8e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004c90:	61ba      	str	r2, [r7, #24]
 8004c92:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c94:	6979      	ldr	r1, [r7, #20]
 8004c96:	69ba      	ldr	r2, [r7, #24]
 8004c98:	e841 2300 	strex	r3, r2, [r1]
 8004c9c:	613b      	str	r3, [r7, #16]
   return(result);
 8004c9e:	693b      	ldr	r3, [r7, #16]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d1e5      	bne.n	8004c70 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2220      	movs	r2, #32
 8004ca8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004cb2:	bf00      	nop
 8004cb4:	3754      	adds	r7, #84	; 0x54
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbc:	4770      	bx	lr

08004cbe <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004cbe:	b580      	push	{r7, lr}
 8004cc0:	b084      	sub	sp, #16
 8004cc2:	af00      	add	r7, sp, #0
 8004cc4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cca:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004cd8:	68f8      	ldr	r0, [r7, #12]
 8004cda:	f7ff fecf 	bl	8004a7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004cde:	bf00      	nop
 8004ce0:	3710      	adds	r7, #16
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bd80      	pop	{r7, pc}

08004ce6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004ce6:	b480      	push	{r7}
 8004ce8:	b085      	sub	sp, #20
 8004cea:	af00      	add	r7, sp, #0
 8004cec:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004cf4:	b2db      	uxtb	r3, r3
 8004cf6:	2b21      	cmp	r3, #33	; 0x21
 8004cf8:	d13e      	bne.n	8004d78 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d02:	d114      	bne.n	8004d2e <UART_Transmit_IT+0x48>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	691b      	ldr	r3, [r3, #16]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d110      	bne.n	8004d2e <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6a1b      	ldr	r3, [r3, #32]
 8004d10:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	881b      	ldrh	r3, [r3, #0]
 8004d16:	461a      	mov	r2, r3
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d20:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6a1b      	ldr	r3, [r3, #32]
 8004d26:	1c9a      	adds	r2, r3, #2
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	621a      	str	r2, [r3, #32]
 8004d2c:	e008      	b.n	8004d40 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6a1b      	ldr	r3, [r3, #32]
 8004d32:	1c59      	adds	r1, r3, #1
 8004d34:	687a      	ldr	r2, [r7, #4]
 8004d36:	6211      	str	r1, [r2, #32]
 8004d38:	781a      	ldrb	r2, [r3, #0]
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004d44:	b29b      	uxth	r3, r3
 8004d46:	3b01      	subs	r3, #1
 8004d48:	b29b      	uxth	r3, r3
 8004d4a:	687a      	ldr	r2, [r7, #4]
 8004d4c:	4619      	mov	r1, r3
 8004d4e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d10f      	bne.n	8004d74 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	68da      	ldr	r2, [r3, #12]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d62:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	68da      	ldr	r2, [r3, #12]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d72:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004d74:	2300      	movs	r3, #0
 8004d76:	e000      	b.n	8004d7a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004d78:	2302      	movs	r3, #2
  }
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	3714      	adds	r7, #20
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d84:	4770      	bx	lr

08004d86 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004d86:	b580      	push	{r7, lr}
 8004d88:	b082      	sub	sp, #8
 8004d8a:	af00      	add	r7, sp, #0
 8004d8c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	68da      	ldr	r2, [r3, #12]
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d9c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2220      	movs	r2, #32
 8004da2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004da6:	6878      	ldr	r0, [r7, #4]
 8004da8:	f7ff fe5e 	bl	8004a68 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004dac:	2300      	movs	r3, #0
}
 8004dae:	4618      	mov	r0, r3
 8004db0:	3708      	adds	r7, #8
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bd80      	pop	{r7, pc}

08004db6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004db6:	b580      	push	{r7, lr}
 8004db8:	b08c      	sub	sp, #48	; 0x30
 8004dba:	af00      	add	r7, sp, #0
 8004dbc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004dc4:	b2db      	uxtb	r3, r3
 8004dc6:	2b22      	cmp	r3, #34	; 0x22
 8004dc8:	f040 80ab 	bne.w	8004f22 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	689b      	ldr	r3, [r3, #8]
 8004dd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004dd4:	d117      	bne.n	8004e06 <UART_Receive_IT+0x50>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	691b      	ldr	r3, [r3, #16]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d113      	bne.n	8004e06 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004dde:	2300      	movs	r3, #0
 8004de0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004de6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	b29b      	uxth	r3, r3
 8004df0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004df4:	b29a      	uxth	r2, r3
 8004df6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004df8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dfe:	1c9a      	adds	r2, r3, #2
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	629a      	str	r2, [r3, #40]	; 0x28
 8004e04:	e026      	b.n	8004e54 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e0a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	689b      	ldr	r3, [r3, #8]
 8004e14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e18:	d007      	beq.n	8004e2a <UART_Receive_IT+0x74>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d10a      	bne.n	8004e38 <UART_Receive_IT+0x82>
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	691b      	ldr	r3, [r3, #16]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d106      	bne.n	8004e38 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	685b      	ldr	r3, [r3, #4]
 8004e30:	b2da      	uxtb	r2, r3
 8004e32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e34:	701a      	strb	r2, [r3, #0]
 8004e36:	e008      	b.n	8004e4a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	685b      	ldr	r3, [r3, #4]
 8004e3e:	b2db      	uxtb	r3, r3
 8004e40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004e44:	b2da      	uxtb	r2, r3
 8004e46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e48:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e4e:	1c5a      	adds	r2, r3, #1
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004e58:	b29b      	uxth	r3, r3
 8004e5a:	3b01      	subs	r3, #1
 8004e5c:	b29b      	uxth	r3, r3
 8004e5e:	687a      	ldr	r2, [r7, #4]
 8004e60:	4619      	mov	r1, r3
 8004e62:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d15a      	bne.n	8004f1e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	68da      	ldr	r2, [r3, #12]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f022 0220 	bic.w	r2, r2, #32
 8004e76:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	68da      	ldr	r2, [r3, #12]
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004e86:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	695a      	ldr	r2, [r3, #20]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f022 0201 	bic.w	r2, r2, #1
 8004e96:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2220      	movs	r2, #32
 8004e9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ea4:	2b01      	cmp	r3, #1
 8004ea6:	d135      	bne.n	8004f14 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	330c      	adds	r3, #12
 8004eb4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	e853 3f00 	ldrex	r3, [r3]
 8004ebc:	613b      	str	r3, [r7, #16]
   return(result);
 8004ebe:	693b      	ldr	r3, [r7, #16]
 8004ec0:	f023 0310 	bic.w	r3, r3, #16
 8004ec4:	627b      	str	r3, [r7, #36]	; 0x24
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	330c      	adds	r3, #12
 8004ecc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ece:	623a      	str	r2, [r7, #32]
 8004ed0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ed2:	69f9      	ldr	r1, [r7, #28]
 8004ed4:	6a3a      	ldr	r2, [r7, #32]
 8004ed6:	e841 2300 	strex	r3, r2, [r1]
 8004eda:	61bb      	str	r3, [r7, #24]
   return(result);
 8004edc:	69bb      	ldr	r3, [r7, #24]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d1e5      	bne.n	8004eae <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f003 0310 	and.w	r3, r3, #16
 8004eec:	2b10      	cmp	r3, #16
 8004eee:	d10a      	bne.n	8004f06 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	60fb      	str	r3, [r7, #12]
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	60fb      	str	r3, [r7, #12]
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	60fb      	str	r3, [r7, #12]
 8004f04:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004f0a:	4619      	mov	r1, r3
 8004f0c:	6878      	ldr	r0, [r7, #4]
 8004f0e:	f7ff fdbf 	bl	8004a90 <HAL_UARTEx_RxEventCallback>
 8004f12:	e002      	b.n	8004f1a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004f14:	6878      	ldr	r0, [r7, #4]
 8004f16:	f7fc fb5b 	bl	80015d0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	e002      	b.n	8004f24 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8004f1e:	2300      	movs	r3, #0
 8004f20:	e000      	b.n	8004f24 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8004f22:	2302      	movs	r3, #2
  }
}
 8004f24:	4618      	mov	r0, r3
 8004f26:	3730      	adds	r7, #48	; 0x30
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	bd80      	pop	{r7, pc}

08004f2c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f30:	b0c0      	sub	sp, #256	; 0x100
 8004f32:	af00      	add	r7, sp, #0
 8004f34:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	691b      	ldr	r3, [r3, #16]
 8004f40:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004f44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f48:	68d9      	ldr	r1, [r3, #12]
 8004f4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f4e:	681a      	ldr	r2, [r3, #0]
 8004f50:	ea40 0301 	orr.w	r3, r0, r1
 8004f54:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004f56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f5a:	689a      	ldr	r2, [r3, #8]
 8004f5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f60:	691b      	ldr	r3, [r3, #16]
 8004f62:	431a      	orrs	r2, r3
 8004f64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f68:	695b      	ldr	r3, [r3, #20]
 8004f6a:	431a      	orrs	r2, r3
 8004f6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f70:	69db      	ldr	r3, [r3, #28]
 8004f72:	4313      	orrs	r3, r2
 8004f74:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004f78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	68db      	ldr	r3, [r3, #12]
 8004f80:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004f84:	f021 010c 	bic.w	r1, r1, #12
 8004f88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f8c:	681a      	ldr	r2, [r3, #0]
 8004f8e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004f92:	430b      	orrs	r3, r1
 8004f94:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004f96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	695b      	ldr	r3, [r3, #20]
 8004f9e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004fa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fa6:	6999      	ldr	r1, [r3, #24]
 8004fa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fac:	681a      	ldr	r2, [r3, #0]
 8004fae:	ea40 0301 	orr.w	r3, r0, r1
 8004fb2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004fb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fb8:	681a      	ldr	r2, [r3, #0]
 8004fba:	4b8f      	ldr	r3, [pc, #572]	; (80051f8 <UART_SetConfig+0x2cc>)
 8004fbc:	429a      	cmp	r2, r3
 8004fbe:	d005      	beq.n	8004fcc <UART_SetConfig+0xa0>
 8004fc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fc4:	681a      	ldr	r2, [r3, #0]
 8004fc6:	4b8d      	ldr	r3, [pc, #564]	; (80051fc <UART_SetConfig+0x2d0>)
 8004fc8:	429a      	cmp	r2, r3
 8004fca:	d104      	bne.n	8004fd6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004fcc:	f7fe faf6 	bl	80035bc <HAL_RCC_GetPCLK2Freq>
 8004fd0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004fd4:	e003      	b.n	8004fde <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004fd6:	f7fe fadd 	bl	8003594 <HAL_RCC_GetPCLK1Freq>
 8004fda:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004fde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fe2:	69db      	ldr	r3, [r3, #28]
 8004fe4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004fe8:	f040 810c 	bne.w	8005204 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004fec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004ff6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004ffa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004ffe:	4622      	mov	r2, r4
 8005000:	462b      	mov	r3, r5
 8005002:	1891      	adds	r1, r2, r2
 8005004:	65b9      	str	r1, [r7, #88]	; 0x58
 8005006:	415b      	adcs	r3, r3
 8005008:	65fb      	str	r3, [r7, #92]	; 0x5c
 800500a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800500e:	4621      	mov	r1, r4
 8005010:	eb12 0801 	adds.w	r8, r2, r1
 8005014:	4629      	mov	r1, r5
 8005016:	eb43 0901 	adc.w	r9, r3, r1
 800501a:	f04f 0200 	mov.w	r2, #0
 800501e:	f04f 0300 	mov.w	r3, #0
 8005022:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005026:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800502a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800502e:	4690      	mov	r8, r2
 8005030:	4699      	mov	r9, r3
 8005032:	4623      	mov	r3, r4
 8005034:	eb18 0303 	adds.w	r3, r8, r3
 8005038:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800503c:	462b      	mov	r3, r5
 800503e:	eb49 0303 	adc.w	r3, r9, r3
 8005042:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005046:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800504a:	685b      	ldr	r3, [r3, #4]
 800504c:	2200      	movs	r2, #0
 800504e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005052:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005056:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800505a:	460b      	mov	r3, r1
 800505c:	18db      	adds	r3, r3, r3
 800505e:	653b      	str	r3, [r7, #80]	; 0x50
 8005060:	4613      	mov	r3, r2
 8005062:	eb42 0303 	adc.w	r3, r2, r3
 8005066:	657b      	str	r3, [r7, #84]	; 0x54
 8005068:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800506c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005070:	f7fb fdd2 	bl	8000c18 <__aeabi_uldivmod>
 8005074:	4602      	mov	r2, r0
 8005076:	460b      	mov	r3, r1
 8005078:	4b61      	ldr	r3, [pc, #388]	; (8005200 <UART_SetConfig+0x2d4>)
 800507a:	fba3 2302 	umull	r2, r3, r3, r2
 800507e:	095b      	lsrs	r3, r3, #5
 8005080:	011c      	lsls	r4, r3, #4
 8005082:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005086:	2200      	movs	r2, #0
 8005088:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800508c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005090:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005094:	4642      	mov	r2, r8
 8005096:	464b      	mov	r3, r9
 8005098:	1891      	adds	r1, r2, r2
 800509a:	64b9      	str	r1, [r7, #72]	; 0x48
 800509c:	415b      	adcs	r3, r3
 800509e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80050a0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80050a4:	4641      	mov	r1, r8
 80050a6:	eb12 0a01 	adds.w	sl, r2, r1
 80050aa:	4649      	mov	r1, r9
 80050ac:	eb43 0b01 	adc.w	fp, r3, r1
 80050b0:	f04f 0200 	mov.w	r2, #0
 80050b4:	f04f 0300 	mov.w	r3, #0
 80050b8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80050bc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80050c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80050c4:	4692      	mov	sl, r2
 80050c6:	469b      	mov	fp, r3
 80050c8:	4643      	mov	r3, r8
 80050ca:	eb1a 0303 	adds.w	r3, sl, r3
 80050ce:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80050d2:	464b      	mov	r3, r9
 80050d4:	eb4b 0303 	adc.w	r3, fp, r3
 80050d8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80050dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050e0:	685b      	ldr	r3, [r3, #4]
 80050e2:	2200      	movs	r2, #0
 80050e4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80050e8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80050ec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80050f0:	460b      	mov	r3, r1
 80050f2:	18db      	adds	r3, r3, r3
 80050f4:	643b      	str	r3, [r7, #64]	; 0x40
 80050f6:	4613      	mov	r3, r2
 80050f8:	eb42 0303 	adc.w	r3, r2, r3
 80050fc:	647b      	str	r3, [r7, #68]	; 0x44
 80050fe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005102:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005106:	f7fb fd87 	bl	8000c18 <__aeabi_uldivmod>
 800510a:	4602      	mov	r2, r0
 800510c:	460b      	mov	r3, r1
 800510e:	4611      	mov	r1, r2
 8005110:	4b3b      	ldr	r3, [pc, #236]	; (8005200 <UART_SetConfig+0x2d4>)
 8005112:	fba3 2301 	umull	r2, r3, r3, r1
 8005116:	095b      	lsrs	r3, r3, #5
 8005118:	2264      	movs	r2, #100	; 0x64
 800511a:	fb02 f303 	mul.w	r3, r2, r3
 800511e:	1acb      	subs	r3, r1, r3
 8005120:	00db      	lsls	r3, r3, #3
 8005122:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005126:	4b36      	ldr	r3, [pc, #216]	; (8005200 <UART_SetConfig+0x2d4>)
 8005128:	fba3 2302 	umull	r2, r3, r3, r2
 800512c:	095b      	lsrs	r3, r3, #5
 800512e:	005b      	lsls	r3, r3, #1
 8005130:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005134:	441c      	add	r4, r3
 8005136:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800513a:	2200      	movs	r2, #0
 800513c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005140:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005144:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005148:	4642      	mov	r2, r8
 800514a:	464b      	mov	r3, r9
 800514c:	1891      	adds	r1, r2, r2
 800514e:	63b9      	str	r1, [r7, #56]	; 0x38
 8005150:	415b      	adcs	r3, r3
 8005152:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005154:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005158:	4641      	mov	r1, r8
 800515a:	1851      	adds	r1, r2, r1
 800515c:	6339      	str	r1, [r7, #48]	; 0x30
 800515e:	4649      	mov	r1, r9
 8005160:	414b      	adcs	r3, r1
 8005162:	637b      	str	r3, [r7, #52]	; 0x34
 8005164:	f04f 0200 	mov.w	r2, #0
 8005168:	f04f 0300 	mov.w	r3, #0
 800516c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005170:	4659      	mov	r1, fp
 8005172:	00cb      	lsls	r3, r1, #3
 8005174:	4651      	mov	r1, sl
 8005176:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800517a:	4651      	mov	r1, sl
 800517c:	00ca      	lsls	r2, r1, #3
 800517e:	4610      	mov	r0, r2
 8005180:	4619      	mov	r1, r3
 8005182:	4603      	mov	r3, r0
 8005184:	4642      	mov	r2, r8
 8005186:	189b      	adds	r3, r3, r2
 8005188:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800518c:	464b      	mov	r3, r9
 800518e:	460a      	mov	r2, r1
 8005190:	eb42 0303 	adc.w	r3, r2, r3
 8005194:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005198:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800519c:	685b      	ldr	r3, [r3, #4]
 800519e:	2200      	movs	r2, #0
 80051a0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80051a4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80051a8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80051ac:	460b      	mov	r3, r1
 80051ae:	18db      	adds	r3, r3, r3
 80051b0:	62bb      	str	r3, [r7, #40]	; 0x28
 80051b2:	4613      	mov	r3, r2
 80051b4:	eb42 0303 	adc.w	r3, r2, r3
 80051b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80051ba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80051be:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80051c2:	f7fb fd29 	bl	8000c18 <__aeabi_uldivmod>
 80051c6:	4602      	mov	r2, r0
 80051c8:	460b      	mov	r3, r1
 80051ca:	4b0d      	ldr	r3, [pc, #52]	; (8005200 <UART_SetConfig+0x2d4>)
 80051cc:	fba3 1302 	umull	r1, r3, r3, r2
 80051d0:	095b      	lsrs	r3, r3, #5
 80051d2:	2164      	movs	r1, #100	; 0x64
 80051d4:	fb01 f303 	mul.w	r3, r1, r3
 80051d8:	1ad3      	subs	r3, r2, r3
 80051da:	00db      	lsls	r3, r3, #3
 80051dc:	3332      	adds	r3, #50	; 0x32
 80051de:	4a08      	ldr	r2, [pc, #32]	; (8005200 <UART_SetConfig+0x2d4>)
 80051e0:	fba2 2303 	umull	r2, r3, r2, r3
 80051e4:	095b      	lsrs	r3, r3, #5
 80051e6:	f003 0207 	and.w	r2, r3, #7
 80051ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4422      	add	r2, r4
 80051f2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80051f4:	e105      	b.n	8005402 <UART_SetConfig+0x4d6>
 80051f6:	bf00      	nop
 80051f8:	40011000 	.word	0x40011000
 80051fc:	40011400 	.word	0x40011400
 8005200:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005204:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005208:	2200      	movs	r2, #0
 800520a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800520e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005212:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005216:	4642      	mov	r2, r8
 8005218:	464b      	mov	r3, r9
 800521a:	1891      	adds	r1, r2, r2
 800521c:	6239      	str	r1, [r7, #32]
 800521e:	415b      	adcs	r3, r3
 8005220:	627b      	str	r3, [r7, #36]	; 0x24
 8005222:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005226:	4641      	mov	r1, r8
 8005228:	1854      	adds	r4, r2, r1
 800522a:	4649      	mov	r1, r9
 800522c:	eb43 0501 	adc.w	r5, r3, r1
 8005230:	f04f 0200 	mov.w	r2, #0
 8005234:	f04f 0300 	mov.w	r3, #0
 8005238:	00eb      	lsls	r3, r5, #3
 800523a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800523e:	00e2      	lsls	r2, r4, #3
 8005240:	4614      	mov	r4, r2
 8005242:	461d      	mov	r5, r3
 8005244:	4643      	mov	r3, r8
 8005246:	18e3      	adds	r3, r4, r3
 8005248:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800524c:	464b      	mov	r3, r9
 800524e:	eb45 0303 	adc.w	r3, r5, r3
 8005252:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005256:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800525a:	685b      	ldr	r3, [r3, #4]
 800525c:	2200      	movs	r2, #0
 800525e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005262:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005266:	f04f 0200 	mov.w	r2, #0
 800526a:	f04f 0300 	mov.w	r3, #0
 800526e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005272:	4629      	mov	r1, r5
 8005274:	008b      	lsls	r3, r1, #2
 8005276:	4621      	mov	r1, r4
 8005278:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800527c:	4621      	mov	r1, r4
 800527e:	008a      	lsls	r2, r1, #2
 8005280:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005284:	f7fb fcc8 	bl	8000c18 <__aeabi_uldivmod>
 8005288:	4602      	mov	r2, r0
 800528a:	460b      	mov	r3, r1
 800528c:	4b60      	ldr	r3, [pc, #384]	; (8005410 <UART_SetConfig+0x4e4>)
 800528e:	fba3 2302 	umull	r2, r3, r3, r2
 8005292:	095b      	lsrs	r3, r3, #5
 8005294:	011c      	lsls	r4, r3, #4
 8005296:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800529a:	2200      	movs	r2, #0
 800529c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80052a0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80052a4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80052a8:	4642      	mov	r2, r8
 80052aa:	464b      	mov	r3, r9
 80052ac:	1891      	adds	r1, r2, r2
 80052ae:	61b9      	str	r1, [r7, #24]
 80052b0:	415b      	adcs	r3, r3
 80052b2:	61fb      	str	r3, [r7, #28]
 80052b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80052b8:	4641      	mov	r1, r8
 80052ba:	1851      	adds	r1, r2, r1
 80052bc:	6139      	str	r1, [r7, #16]
 80052be:	4649      	mov	r1, r9
 80052c0:	414b      	adcs	r3, r1
 80052c2:	617b      	str	r3, [r7, #20]
 80052c4:	f04f 0200 	mov.w	r2, #0
 80052c8:	f04f 0300 	mov.w	r3, #0
 80052cc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80052d0:	4659      	mov	r1, fp
 80052d2:	00cb      	lsls	r3, r1, #3
 80052d4:	4651      	mov	r1, sl
 80052d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80052da:	4651      	mov	r1, sl
 80052dc:	00ca      	lsls	r2, r1, #3
 80052de:	4610      	mov	r0, r2
 80052e0:	4619      	mov	r1, r3
 80052e2:	4603      	mov	r3, r0
 80052e4:	4642      	mov	r2, r8
 80052e6:	189b      	adds	r3, r3, r2
 80052e8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80052ec:	464b      	mov	r3, r9
 80052ee:	460a      	mov	r2, r1
 80052f0:	eb42 0303 	adc.w	r3, r2, r3
 80052f4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80052f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	2200      	movs	r2, #0
 8005300:	67bb      	str	r3, [r7, #120]	; 0x78
 8005302:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005304:	f04f 0200 	mov.w	r2, #0
 8005308:	f04f 0300 	mov.w	r3, #0
 800530c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005310:	4649      	mov	r1, r9
 8005312:	008b      	lsls	r3, r1, #2
 8005314:	4641      	mov	r1, r8
 8005316:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800531a:	4641      	mov	r1, r8
 800531c:	008a      	lsls	r2, r1, #2
 800531e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005322:	f7fb fc79 	bl	8000c18 <__aeabi_uldivmod>
 8005326:	4602      	mov	r2, r0
 8005328:	460b      	mov	r3, r1
 800532a:	4b39      	ldr	r3, [pc, #228]	; (8005410 <UART_SetConfig+0x4e4>)
 800532c:	fba3 1302 	umull	r1, r3, r3, r2
 8005330:	095b      	lsrs	r3, r3, #5
 8005332:	2164      	movs	r1, #100	; 0x64
 8005334:	fb01 f303 	mul.w	r3, r1, r3
 8005338:	1ad3      	subs	r3, r2, r3
 800533a:	011b      	lsls	r3, r3, #4
 800533c:	3332      	adds	r3, #50	; 0x32
 800533e:	4a34      	ldr	r2, [pc, #208]	; (8005410 <UART_SetConfig+0x4e4>)
 8005340:	fba2 2303 	umull	r2, r3, r2, r3
 8005344:	095b      	lsrs	r3, r3, #5
 8005346:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800534a:	441c      	add	r4, r3
 800534c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005350:	2200      	movs	r2, #0
 8005352:	673b      	str	r3, [r7, #112]	; 0x70
 8005354:	677a      	str	r2, [r7, #116]	; 0x74
 8005356:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800535a:	4642      	mov	r2, r8
 800535c:	464b      	mov	r3, r9
 800535e:	1891      	adds	r1, r2, r2
 8005360:	60b9      	str	r1, [r7, #8]
 8005362:	415b      	adcs	r3, r3
 8005364:	60fb      	str	r3, [r7, #12]
 8005366:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800536a:	4641      	mov	r1, r8
 800536c:	1851      	adds	r1, r2, r1
 800536e:	6039      	str	r1, [r7, #0]
 8005370:	4649      	mov	r1, r9
 8005372:	414b      	adcs	r3, r1
 8005374:	607b      	str	r3, [r7, #4]
 8005376:	f04f 0200 	mov.w	r2, #0
 800537a:	f04f 0300 	mov.w	r3, #0
 800537e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005382:	4659      	mov	r1, fp
 8005384:	00cb      	lsls	r3, r1, #3
 8005386:	4651      	mov	r1, sl
 8005388:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800538c:	4651      	mov	r1, sl
 800538e:	00ca      	lsls	r2, r1, #3
 8005390:	4610      	mov	r0, r2
 8005392:	4619      	mov	r1, r3
 8005394:	4603      	mov	r3, r0
 8005396:	4642      	mov	r2, r8
 8005398:	189b      	adds	r3, r3, r2
 800539a:	66bb      	str	r3, [r7, #104]	; 0x68
 800539c:	464b      	mov	r3, r9
 800539e:	460a      	mov	r2, r1
 80053a0:	eb42 0303 	adc.w	r3, r2, r3
 80053a4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80053a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053aa:	685b      	ldr	r3, [r3, #4]
 80053ac:	2200      	movs	r2, #0
 80053ae:	663b      	str	r3, [r7, #96]	; 0x60
 80053b0:	667a      	str	r2, [r7, #100]	; 0x64
 80053b2:	f04f 0200 	mov.w	r2, #0
 80053b6:	f04f 0300 	mov.w	r3, #0
 80053ba:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80053be:	4649      	mov	r1, r9
 80053c0:	008b      	lsls	r3, r1, #2
 80053c2:	4641      	mov	r1, r8
 80053c4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80053c8:	4641      	mov	r1, r8
 80053ca:	008a      	lsls	r2, r1, #2
 80053cc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80053d0:	f7fb fc22 	bl	8000c18 <__aeabi_uldivmod>
 80053d4:	4602      	mov	r2, r0
 80053d6:	460b      	mov	r3, r1
 80053d8:	4b0d      	ldr	r3, [pc, #52]	; (8005410 <UART_SetConfig+0x4e4>)
 80053da:	fba3 1302 	umull	r1, r3, r3, r2
 80053de:	095b      	lsrs	r3, r3, #5
 80053e0:	2164      	movs	r1, #100	; 0x64
 80053e2:	fb01 f303 	mul.w	r3, r1, r3
 80053e6:	1ad3      	subs	r3, r2, r3
 80053e8:	011b      	lsls	r3, r3, #4
 80053ea:	3332      	adds	r3, #50	; 0x32
 80053ec:	4a08      	ldr	r2, [pc, #32]	; (8005410 <UART_SetConfig+0x4e4>)
 80053ee:	fba2 2303 	umull	r2, r3, r2, r3
 80053f2:	095b      	lsrs	r3, r3, #5
 80053f4:	f003 020f 	and.w	r2, r3, #15
 80053f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	4422      	add	r2, r4
 8005400:	609a      	str	r2, [r3, #8]
}
 8005402:	bf00      	nop
 8005404:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005408:	46bd      	mov	sp, r7
 800540a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800540e:	bf00      	nop
 8005410:	51eb851f 	.word	0x51eb851f

08005414 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005414:	b480      	push	{r7}
 8005416:	b085      	sub	sp, #20
 8005418:	af00      	add	r7, sp, #0
 800541a:	4603      	mov	r3, r0
 800541c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800541e:	2300      	movs	r3, #0
 8005420:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005422:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005426:	2b84      	cmp	r3, #132	; 0x84
 8005428:	d005      	beq.n	8005436 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800542a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	4413      	add	r3, r2
 8005432:	3303      	adds	r3, #3
 8005434:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005436:	68fb      	ldr	r3, [r7, #12]
}
 8005438:	4618      	mov	r0, r3
 800543a:	3714      	adds	r7, #20
 800543c:	46bd      	mov	sp, r7
 800543e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005442:	4770      	bx	lr

08005444 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8005444:	b480      	push	{r7}
 8005446:	b083      	sub	sp, #12
 8005448:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800544a:	f3ef 8305 	mrs	r3, IPSR
 800544e:	607b      	str	r3, [r7, #4]
  return(result);
 8005450:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8005452:	2b00      	cmp	r3, #0
 8005454:	bf14      	ite	ne
 8005456:	2301      	movne	r3, #1
 8005458:	2300      	moveq	r3, #0
 800545a:	b2db      	uxtb	r3, r3
}
 800545c:	4618      	mov	r0, r3
 800545e:	370c      	adds	r7, #12
 8005460:	46bd      	mov	sp, r7
 8005462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005466:	4770      	bx	lr

08005468 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005468:	b580      	push	{r7, lr}
 800546a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800546c:	f001 fd88 	bl	8006f80 <vTaskStartScheduler>
  
  return osOK;
 8005470:	2300      	movs	r3, #0
}
 8005472:	4618      	mov	r0, r3
 8005474:	bd80      	pop	{r7, pc}

08005476 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8005476:	b580      	push	{r7, lr}
 8005478:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800547a:	f7ff ffe3 	bl	8005444 <inHandlerMode>
 800547e:	4603      	mov	r3, r0
 8005480:	2b00      	cmp	r3, #0
 8005482:	d003      	beq.n	800548c <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8005484:	f001 fe96 	bl	80071b4 <xTaskGetTickCountFromISR>
 8005488:	4603      	mov	r3, r0
 800548a:	e002      	b.n	8005492 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800548c:	f001 fe82 	bl	8007194 <xTaskGetTickCount>
 8005490:	4603      	mov	r3, r0
  }
}
 8005492:	4618      	mov	r0, r3
 8005494:	bd80      	pop	{r7, pc}

08005496 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005496:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005498:	b089      	sub	sp, #36	; 0x24
 800549a:	af04      	add	r7, sp, #16
 800549c:	6078      	str	r0, [r7, #4]
 800549e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	695b      	ldr	r3, [r3, #20]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d020      	beq.n	80054ea <osThreadCreate+0x54>
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	699b      	ldr	r3, [r3, #24]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d01c      	beq.n	80054ea <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	685c      	ldr	r4, [r3, #4]
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681d      	ldr	r5, [r3, #0]
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	691e      	ldr	r6, [r3, #16]
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80054c2:	4618      	mov	r0, r3
 80054c4:	f7ff ffa6 	bl	8005414 <makeFreeRtosPriority>
 80054c8:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	695b      	ldr	r3, [r3, #20]
 80054ce:	687a      	ldr	r2, [r7, #4]
 80054d0:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80054d2:	9202      	str	r2, [sp, #8]
 80054d4:	9301      	str	r3, [sp, #4]
 80054d6:	9100      	str	r1, [sp, #0]
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	4632      	mov	r2, r6
 80054dc:	4629      	mov	r1, r5
 80054de:	4620      	mov	r0, r4
 80054e0:	f001 faf4 	bl	8006acc <xTaskCreateStatic>
 80054e4:	4603      	mov	r3, r0
 80054e6:	60fb      	str	r3, [r7, #12]
 80054e8:	e01c      	b.n	8005524 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	685c      	ldr	r4, [r3, #4]
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80054f6:	b29e      	uxth	r6, r3
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80054fe:	4618      	mov	r0, r3
 8005500:	f7ff ff88 	bl	8005414 <makeFreeRtosPriority>
 8005504:	4602      	mov	r2, r0
 8005506:	f107 030c 	add.w	r3, r7, #12
 800550a:	9301      	str	r3, [sp, #4]
 800550c:	9200      	str	r2, [sp, #0]
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	4632      	mov	r2, r6
 8005512:	4629      	mov	r1, r5
 8005514:	4620      	mov	r0, r4
 8005516:	f001 fb36 	bl	8006b86 <xTaskCreate>
 800551a:	4603      	mov	r3, r0
 800551c:	2b01      	cmp	r3, #1
 800551e:	d001      	beq.n	8005524 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005520:	2300      	movs	r3, #0
 8005522:	e000      	b.n	8005526 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005524:	68fb      	ldr	r3, [r7, #12]
}
 8005526:	4618      	mov	r0, r3
 8005528:	3714      	adds	r7, #20
 800552a:	46bd      	mov	sp, r7
 800552c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800552e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800552e:	b580      	push	{r7, lr}
 8005530:	b084      	sub	sp, #16
 8005532:	af00      	add	r7, sp, #0
 8005534:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d001      	beq.n	8005544 <osDelay+0x16>
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	e000      	b.n	8005546 <osDelay+0x18>
 8005544:	2301      	movs	r3, #1
 8005546:	4618      	mov	r0, r3
 8005548:	f001 fc54 	bl	8006df4 <vTaskDelay>
  
  return osOK;
 800554c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800554e:	4618      	mov	r0, r3
 8005550:	3710      	adds	r7, #16
 8005552:	46bd      	mov	sp, r7
 8005554:	bd80      	pop	{r7, pc}
	...

08005558 <osSignalSet>:
* @param  signals       specifies the signal flags of the thread that should be set.
* @retval previous signal flags of the specified thread or 0x80000000 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSignalSet shall be consistent in every CMSIS-RTOS.
*/
int32_t osSignalSet (osThreadId thread_id, int32_t signal)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b086      	sub	sp, #24
 800555c:	af02      	add	r7, sp, #8
 800555e:	6078      	str	r0, [r7, #4]
 8005560:	6039      	str	r1, [r7, #0]
#if( configUSE_TASK_NOTIFICATIONS == 1 )	
  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8005562:	2300      	movs	r3, #0
 8005564:	60fb      	str	r3, [r7, #12]
  uint32_t ulPreviousNotificationValue = 0;
 8005566:	2300      	movs	r3, #0
 8005568:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode())
 800556a:	f7ff ff6b 	bl	8005444 <inHandlerMode>
 800556e:	4603      	mov	r3, r0
 8005570:	2b00      	cmp	r3, #0
 8005572:	d01c      	beq.n	80055ae <osSignalSet+0x56>
  {
    if(xTaskGenericNotifyFromISR( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue, &xHigherPriorityTaskWoken ) != pdPASS )
 8005574:	6839      	ldr	r1, [r7, #0]
 8005576:	f107 0208 	add.w	r2, r7, #8
 800557a:	f107 030c 	add.w	r3, r7, #12
 800557e:	9300      	str	r3, [sp, #0]
 8005580:	4613      	mov	r3, r2
 8005582:	2201      	movs	r2, #1
 8005584:	6878      	ldr	r0, [r7, #4]
 8005586:	f002 fbe7 	bl	8007d58 <xTaskGenericNotifyFromISR>
 800558a:	4603      	mov	r3, r0
 800558c:	2b01      	cmp	r3, #1
 800558e:	d002      	beq.n	8005596 <osSignalSet+0x3e>
      return 0x80000000;
 8005590:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005594:	e019      	b.n	80055ca <osSignalSet+0x72>
    
    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	2b00      	cmp	r3, #0
 800559a:	d015      	beq.n	80055c8 <osSignalSet+0x70>
 800559c:	4b0d      	ldr	r3, [pc, #52]	; (80055d4 <osSignalSet+0x7c>)
 800559e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80055a2:	601a      	str	r2, [r3, #0]
 80055a4:	f3bf 8f4f 	dsb	sy
 80055a8:	f3bf 8f6f 	isb	sy
 80055ac:	e00c      	b.n	80055c8 <osSignalSet+0x70>
  }  
  else if(xTaskGenericNotify( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue) != pdPASS )
 80055ae:	6839      	ldr	r1, [r7, #0]
 80055b0:	f107 0308 	add.w	r3, r7, #8
 80055b4:	2201      	movs	r2, #1
 80055b6:	6878      	ldr	r0, [r7, #4]
 80055b8:	f002 fb18 	bl	8007bec <xTaskGenericNotify>
 80055bc:	4603      	mov	r3, r0
 80055be:	2b01      	cmp	r3, #1
 80055c0:	d002      	beq.n	80055c8 <osSignalSet+0x70>
    return 0x80000000;
 80055c2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80055c6:	e000      	b.n	80055ca <osSignalSet+0x72>
  
  return ulPreviousNotificationValue;
 80055c8:	68bb      	ldr	r3, [r7, #8]
  (void) thread_id;
  (void) signal;

  return 0x80000000; /* Task Notification not supported */ 	
#endif
}
 80055ca:	4618      	mov	r0, r3
 80055cc:	3710      	adds	r7, #16
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bd80      	pop	{r7, pc}
 80055d2:	bf00      	nop
 80055d4:	e000ed04 	.word	0xe000ed04

080055d8 <osSignalWait>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval  event flag information or error code.
* @note   MUST REMAIN UNCHANGED: \b osSignalWait shall be consistent in every CMSIS-RTOS.
*/
osEvent osSignalWait (int32_t signals, uint32_t millisec)
{
 80055d8:	b590      	push	{r4, r7, lr}
 80055da:	b089      	sub	sp, #36	; 0x24
 80055dc:	af00      	add	r7, sp, #0
 80055de:	60f8      	str	r0, [r7, #12]
 80055e0:	60b9      	str	r1, [r7, #8]
 80055e2:	607a      	str	r2, [r7, #4]

#if( configUSE_TASK_NOTIFICATIONS == 1 )
	
  TickType_t ticks;

  ret.value.signals = 0;  
 80055e4:	2300      	movs	r3, #0
 80055e6:	617b      	str	r3, [r7, #20]
  ticks = 0;
 80055e8:	2300      	movs	r3, #0
 80055ea:	61fb      	str	r3, [r7, #28]
  if (millisec == osWaitForever) {
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055f2:	d103      	bne.n	80055fc <osSignalWait+0x24>
    ticks = portMAX_DELAY;
 80055f4:	f04f 33ff 	mov.w	r3, #4294967295
 80055f8:	61fb      	str	r3, [r7, #28]
 80055fa:	e009      	b.n	8005610 <osSignalWait+0x38>
  }
  else if (millisec != 0) {
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d006      	beq.n	8005610 <osSignalWait+0x38>
    ticks = millisec / portTICK_PERIOD_MS;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	61fb      	str	r3, [r7, #28]
    if (ticks == 0) {
 8005606:	69fb      	ldr	r3, [r7, #28]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d101      	bne.n	8005610 <osSignalWait+0x38>
      ticks = 1;
 800560c:	2301      	movs	r3, #1
 800560e:	61fb      	str	r3, [r7, #28]
    }
  }  
  
  if (inHandlerMode())
 8005610:	f7ff ff18 	bl	8005444 <inHandlerMode>
 8005614:	4603      	mov	r3, r0
 8005616:	2b00      	cmp	r3, #0
 8005618:	d002      	beq.n	8005620 <osSignalWait+0x48>
  {
    ret.status = osErrorISR;  /*Not allowed in ISR*/
 800561a:	2382      	movs	r3, #130	; 0x82
 800561c:	613b      	str	r3, [r7, #16]
 800561e:	e01b      	b.n	8005658 <osSignalWait+0x80>
  }
  else
  {
    if(xTaskNotifyWait( 0,(uint32_t) signals, (uint32_t *)&ret.value.signals, ticks) != pdTRUE)
 8005620:	68b9      	ldr	r1, [r7, #8]
 8005622:	f107 0310 	add.w	r3, r7, #16
 8005626:	1d1a      	adds	r2, r3, #4
 8005628:	69fb      	ldr	r3, [r7, #28]
 800562a:	2000      	movs	r0, #0
 800562c:	f002 fa84 	bl	8007b38 <xTaskNotifyWait>
 8005630:	4603      	mov	r3, r0
 8005632:	2b01      	cmp	r3, #1
 8005634:	d008      	beq.n	8005648 <osSignalWait+0x70>
    {
      if(ticks == 0)  ret.status = osOK;
 8005636:	69fb      	ldr	r3, [r7, #28]
 8005638:	2b00      	cmp	r3, #0
 800563a:	d102      	bne.n	8005642 <osSignalWait+0x6a>
 800563c:	2300      	movs	r3, #0
 800563e:	613b      	str	r3, [r7, #16]
 8005640:	e00a      	b.n	8005658 <osSignalWait+0x80>
      else  ret.status = osEventTimeout;
 8005642:	2340      	movs	r3, #64	; 0x40
 8005644:	613b      	str	r3, [r7, #16]
 8005646:	e007      	b.n	8005658 <osSignalWait+0x80>
    }
    else if(ret.value.signals < 0)
 8005648:	697b      	ldr	r3, [r7, #20]
 800564a:	2b00      	cmp	r3, #0
 800564c:	da02      	bge.n	8005654 <osSignalWait+0x7c>
    {
      ret.status =  osErrorValue;     
 800564e:	2386      	movs	r3, #134	; 0x86
 8005650:	613b      	str	r3, [r7, #16]
 8005652:	e001      	b.n	8005658 <osSignalWait+0x80>
    }
    else  ret.status =  osEventSignal;
 8005654:	2308      	movs	r3, #8
 8005656:	613b      	str	r3, [r7, #16]
  (void) millisec;
	
  ret.status =  osErrorOS;	/* Task Notification not supported */
#endif
  
  return ret;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	461c      	mov	r4, r3
 800565c:	f107 0310 	add.w	r3, r7, #16
 8005660:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005664:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8005668:	68f8      	ldr	r0, [r7, #12]
 800566a:	3724      	adds	r7, #36	; 0x24
 800566c:	46bd      	mov	sp, r7
 800566e:	bd90      	pop	{r4, r7, pc}

08005670 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b082      	sub	sp, #8
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	685b      	ldr	r3, [r3, #4]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d007      	beq.n	8005690 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	4619      	mov	r1, r3
 8005686:	2001      	movs	r0, #1
 8005688:	f000 fc4b 	bl	8005f22 <xQueueCreateMutexStatic>
 800568c:	4603      	mov	r3, r0
 800568e:	e003      	b.n	8005698 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8005690:	2001      	movs	r0, #1
 8005692:	f000 fc2e 	bl	8005ef2 <xQueueCreateMutex>
 8005696:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8005698:	4618      	mov	r0, r3
 800569a:	3708      	adds	r7, #8
 800569c:	46bd      	mov	sp, r7
 800569e:	bd80      	pop	{r7, pc}

080056a0 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b084      	sub	sp, #16
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
 80056a8:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80056aa:	2300      	movs	r3, #0
 80056ac:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d101      	bne.n	80056b8 <osMutexWait+0x18>
    return osErrorParameter;
 80056b4:	2380      	movs	r3, #128	; 0x80
 80056b6:	e03a      	b.n	800572e <osMutexWait+0x8e>
  }
  
  ticks = 0;
 80056b8:	2300      	movs	r3, #0
 80056ba:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056c2:	d103      	bne.n	80056cc <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 80056c4:	f04f 33ff 	mov.w	r3, #4294967295
 80056c8:	60fb      	str	r3, [r7, #12]
 80056ca:	e009      	b.n	80056e0 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d006      	beq.n	80056e0 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d101      	bne.n	80056e0 <osMutexWait+0x40>
      ticks = 1;
 80056dc:	2301      	movs	r3, #1
 80056de:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 80056e0:	f7ff feb0 	bl	8005444 <inHandlerMode>
 80056e4:	4603      	mov	r3, r0
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d017      	beq.n	800571a <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 80056ea:	f107 0308 	add.w	r3, r7, #8
 80056ee:	461a      	mov	r2, r3
 80056f0:	2100      	movs	r1, #0
 80056f2:	6878      	ldr	r0, [r7, #4]
 80056f4:	f001 f842 	bl	800677c <xQueueReceiveFromISR>
 80056f8:	4603      	mov	r3, r0
 80056fa:	2b01      	cmp	r3, #1
 80056fc:	d001      	beq.n	8005702 <osMutexWait+0x62>
      return osErrorOS;
 80056fe:	23ff      	movs	r3, #255	; 0xff
 8005700:	e015      	b.n	800572e <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d011      	beq.n	800572c <osMutexWait+0x8c>
 8005708:	4b0b      	ldr	r3, [pc, #44]	; (8005738 <osMutexWait+0x98>)
 800570a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800570e:	601a      	str	r2, [r3, #0]
 8005710:	f3bf 8f4f 	dsb	sy
 8005714:	f3bf 8f6f 	isb	sy
 8005718:	e008      	b.n	800572c <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800571a:	68f9      	ldr	r1, [r7, #12]
 800571c:	6878      	ldr	r0, [r7, #4]
 800571e:	f000 ff21 	bl	8006564 <xQueueSemaphoreTake>
 8005722:	4603      	mov	r3, r0
 8005724:	2b01      	cmp	r3, #1
 8005726:	d001      	beq.n	800572c <osMutexWait+0x8c>
    return osErrorOS;
 8005728:	23ff      	movs	r3, #255	; 0xff
 800572a:	e000      	b.n	800572e <osMutexWait+0x8e>
  }
  
  return osOK;
 800572c:	2300      	movs	r3, #0
}
 800572e:	4618      	mov	r0, r3
 8005730:	3710      	adds	r7, #16
 8005732:	46bd      	mov	sp, r7
 8005734:	bd80      	pop	{r7, pc}
 8005736:	bf00      	nop
 8005738:	e000ed04 	.word	0xe000ed04

0800573c <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b084      	sub	sp, #16
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8005744:	2300      	movs	r3, #0
 8005746:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8005748:	2300      	movs	r3, #0
 800574a:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 800574c:	f7ff fe7a 	bl	8005444 <inHandlerMode>
 8005750:	4603      	mov	r3, r0
 8005752:	2b00      	cmp	r3, #0
 8005754:	d016      	beq.n	8005784 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8005756:	f107 0308 	add.w	r3, r7, #8
 800575a:	4619      	mov	r1, r3
 800575c:	6878      	ldr	r0, [r7, #4]
 800575e:	f000 fd94 	bl	800628a <xQueueGiveFromISR>
 8005762:	4603      	mov	r3, r0
 8005764:	2b01      	cmp	r3, #1
 8005766:	d001      	beq.n	800576c <osMutexRelease+0x30>
      return osErrorOS;
 8005768:	23ff      	movs	r3, #255	; 0xff
 800576a:	e017      	b.n	800579c <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d013      	beq.n	800579a <osMutexRelease+0x5e>
 8005772:	4b0c      	ldr	r3, [pc, #48]	; (80057a4 <osMutexRelease+0x68>)
 8005774:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005778:	601a      	str	r2, [r3, #0]
 800577a:	f3bf 8f4f 	dsb	sy
 800577e:	f3bf 8f6f 	isb	sy
 8005782:	e00a      	b.n	800579a <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8005784:	2300      	movs	r3, #0
 8005786:	2200      	movs	r2, #0
 8005788:	2100      	movs	r1, #0
 800578a:	6878      	ldr	r0, [r7, #4]
 800578c:	f000 fbe4 	bl	8005f58 <xQueueGenericSend>
 8005790:	4603      	mov	r3, r0
 8005792:	2b01      	cmp	r3, #1
 8005794:	d001      	beq.n	800579a <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 8005796:	23ff      	movs	r3, #255	; 0xff
 8005798:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800579a:	68fb      	ldr	r3, [r7, #12]
}
 800579c:	4618      	mov	r0, r3
 800579e:	3710      	adds	r7, #16
 80057a0:	46bd      	mov	sp, r7
 80057a2:	bd80      	pop	{r7, pc}
 80057a4:	e000ed04 	.word	0xe000ed04

080057a8 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b086      	sub	sp, #24
 80057ac:	af02      	add	r7, sp, #8
 80057ae:	6078      	str	r0, [r7, #4]
 80057b0:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	685b      	ldr	r3, [r3, #4]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d00f      	beq.n	80057da <osSemaphoreCreate+0x32>
    if (count == 1) {
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	2b01      	cmp	r3, #1
 80057be:	d10a      	bne.n	80057d6 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	2203      	movs	r2, #3
 80057c6:	9200      	str	r2, [sp, #0]
 80057c8:	2200      	movs	r2, #0
 80057ca:	2100      	movs	r1, #0
 80057cc:	2001      	movs	r0, #1
 80057ce:	f000 faa5 	bl	8005d1c <xQueueGenericCreateStatic>
 80057d2:	4603      	mov	r3, r0
 80057d4:	e016      	b.n	8005804 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 80057d6:	2300      	movs	r3, #0
 80057d8:	e014      	b.n	8005804 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	2b01      	cmp	r3, #1
 80057de:	d110      	bne.n	8005802 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 80057e0:	2203      	movs	r2, #3
 80057e2:	2100      	movs	r1, #0
 80057e4:	2001      	movs	r0, #1
 80057e6:	f000 fb11 	bl	8005e0c <xQueueGenericCreate>
 80057ea:	60f8      	str	r0, [r7, #12]
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d005      	beq.n	80057fe <osSemaphoreCreate+0x56>
 80057f2:	2300      	movs	r3, #0
 80057f4:	2200      	movs	r2, #0
 80057f6:	2100      	movs	r1, #0
 80057f8:	68f8      	ldr	r0, [r7, #12]
 80057fa:	f000 fbad 	bl	8005f58 <xQueueGenericSend>
      return sema;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	e000      	b.n	8005804 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8005802:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8005804:	4618      	mov	r0, r3
 8005806:	3710      	adds	r7, #16
 8005808:	46bd      	mov	sp, r7
 800580a:	bd80      	pop	{r7, pc}

0800580c <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b084      	sub	sp, #16
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
 8005814:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8005816:	2300      	movs	r3, #0
 8005818:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d101      	bne.n	8005824 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8005820:	2380      	movs	r3, #128	; 0x80
 8005822:	e03a      	b.n	800589a <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8005824:	2300      	movs	r3, #0
 8005826:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800582e:	d103      	bne.n	8005838 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8005830:	f04f 33ff 	mov.w	r3, #4294967295
 8005834:	60fb      	str	r3, [r7, #12]
 8005836:	e009      	b.n	800584c <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d006      	beq.n	800584c <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d101      	bne.n	800584c <osSemaphoreWait+0x40>
      ticks = 1;
 8005848:	2301      	movs	r3, #1
 800584a:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800584c:	f7ff fdfa 	bl	8005444 <inHandlerMode>
 8005850:	4603      	mov	r3, r0
 8005852:	2b00      	cmp	r3, #0
 8005854:	d017      	beq.n	8005886 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8005856:	f107 0308 	add.w	r3, r7, #8
 800585a:	461a      	mov	r2, r3
 800585c:	2100      	movs	r1, #0
 800585e:	6878      	ldr	r0, [r7, #4]
 8005860:	f000 ff8c 	bl	800677c <xQueueReceiveFromISR>
 8005864:	4603      	mov	r3, r0
 8005866:	2b01      	cmp	r3, #1
 8005868:	d001      	beq.n	800586e <osSemaphoreWait+0x62>
      return osErrorOS;
 800586a:	23ff      	movs	r3, #255	; 0xff
 800586c:	e015      	b.n	800589a <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d011      	beq.n	8005898 <osSemaphoreWait+0x8c>
 8005874:	4b0b      	ldr	r3, [pc, #44]	; (80058a4 <osSemaphoreWait+0x98>)
 8005876:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800587a:	601a      	str	r2, [r3, #0]
 800587c:	f3bf 8f4f 	dsb	sy
 8005880:	f3bf 8f6f 	isb	sy
 8005884:	e008      	b.n	8005898 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8005886:	68f9      	ldr	r1, [r7, #12]
 8005888:	6878      	ldr	r0, [r7, #4]
 800588a:	f000 fe6b 	bl	8006564 <xQueueSemaphoreTake>
 800588e:	4603      	mov	r3, r0
 8005890:	2b01      	cmp	r3, #1
 8005892:	d001      	beq.n	8005898 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8005894:	23ff      	movs	r3, #255	; 0xff
 8005896:	e000      	b.n	800589a <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8005898:	2300      	movs	r3, #0
}
 800589a:	4618      	mov	r0, r3
 800589c:	3710      	adds	r7, #16
 800589e:	46bd      	mov	sp, r7
 80058a0:	bd80      	pop	{r7, pc}
 80058a2:	bf00      	nop
 80058a4:	e000ed04 	.word	0xe000ed04

080058a8 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b084      	sub	sp, #16
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 80058b0:	2300      	movs	r3, #0
 80058b2:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 80058b4:	2300      	movs	r3, #0
 80058b6:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 80058b8:	f7ff fdc4 	bl	8005444 <inHandlerMode>
 80058bc:	4603      	mov	r3, r0
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d016      	beq.n	80058f0 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 80058c2:	f107 0308 	add.w	r3, r7, #8
 80058c6:	4619      	mov	r1, r3
 80058c8:	6878      	ldr	r0, [r7, #4]
 80058ca:	f000 fcde 	bl	800628a <xQueueGiveFromISR>
 80058ce:	4603      	mov	r3, r0
 80058d0:	2b01      	cmp	r3, #1
 80058d2:	d001      	beq.n	80058d8 <osSemaphoreRelease+0x30>
      return osErrorOS;
 80058d4:	23ff      	movs	r3, #255	; 0xff
 80058d6:	e017      	b.n	8005908 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d013      	beq.n	8005906 <osSemaphoreRelease+0x5e>
 80058de:	4b0c      	ldr	r3, [pc, #48]	; (8005910 <osSemaphoreRelease+0x68>)
 80058e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80058e4:	601a      	str	r2, [r3, #0]
 80058e6:	f3bf 8f4f 	dsb	sy
 80058ea:	f3bf 8f6f 	isb	sy
 80058ee:	e00a      	b.n	8005906 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 80058f0:	2300      	movs	r3, #0
 80058f2:	2200      	movs	r2, #0
 80058f4:	2100      	movs	r1, #0
 80058f6:	6878      	ldr	r0, [r7, #4]
 80058f8:	f000 fb2e 	bl	8005f58 <xQueueGenericSend>
 80058fc:	4603      	mov	r3, r0
 80058fe:	2b01      	cmp	r3, #1
 8005900:	d001      	beq.n	8005906 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8005902:	23ff      	movs	r3, #255	; 0xff
 8005904:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8005906:	68fb      	ldr	r3, [r7, #12]
}
 8005908:	4618      	mov	r0, r3
 800590a:	3710      	adds	r7, #16
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}
 8005910:	e000ed04 	.word	0xe000ed04

08005914 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8005914:	b590      	push	{r4, r7, lr}
 8005916:	b085      	sub	sp, #20
 8005918:	af02      	add	r7, sp, #8
 800591a:	6078      	str	r0, [r7, #4]
 800591c:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	689b      	ldr	r3, [r3, #8]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d011      	beq.n	800594a <osMessageCreate+0x36>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	68db      	ldr	r3, [r3, #12]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d00d      	beq.n	800594a <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6818      	ldr	r0, [r3, #0]
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6859      	ldr	r1, [r3, #4]
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	689a      	ldr	r2, [r3, #8]
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	68db      	ldr	r3, [r3, #12]
 800593e:	2400      	movs	r4, #0
 8005940:	9400      	str	r4, [sp, #0]
 8005942:	f000 f9eb 	bl	8005d1c <xQueueGenericCreateStatic>
 8005946:	4603      	mov	r3, r0
 8005948:	e008      	b.n	800595c <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6818      	ldr	r0, [r3, #0]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	685b      	ldr	r3, [r3, #4]
 8005952:	2200      	movs	r2, #0
 8005954:	4619      	mov	r1, r3
 8005956:	f000 fa59 	bl	8005e0c <xQueueGenericCreate>
 800595a:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800595c:	4618      	mov	r0, r3
 800595e:	370c      	adds	r7, #12
 8005960:	46bd      	mov	sp, r7
 8005962:	bd90      	pop	{r4, r7, pc}

08005964 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b086      	sub	sp, #24
 8005968:	af00      	add	r7, sp, #0
 800596a:	60f8      	str	r0, [r7, #12]
 800596c:	60b9      	str	r1, [r7, #8]
 800596e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8005970:	2300      	movs	r3, #0
 8005972:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8005978:	697b      	ldr	r3, [r7, #20]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d101      	bne.n	8005982 <osMessagePut+0x1e>
    ticks = 1;
 800597e:	2301      	movs	r3, #1
 8005980:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8005982:	f7ff fd5f 	bl	8005444 <inHandlerMode>
 8005986:	4603      	mov	r3, r0
 8005988:	2b00      	cmp	r3, #0
 800598a:	d018      	beq.n	80059be <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800598c:	f107 0210 	add.w	r2, r7, #16
 8005990:	f107 0108 	add.w	r1, r7, #8
 8005994:	2300      	movs	r3, #0
 8005996:	68f8      	ldr	r0, [r7, #12]
 8005998:	f000 fbdc 	bl	8006154 <xQueueGenericSendFromISR>
 800599c:	4603      	mov	r3, r0
 800599e:	2b01      	cmp	r3, #1
 80059a0:	d001      	beq.n	80059a6 <osMessagePut+0x42>
      return osErrorOS;
 80059a2:	23ff      	movs	r3, #255	; 0xff
 80059a4:	e018      	b.n	80059d8 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80059a6:	693b      	ldr	r3, [r7, #16]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d014      	beq.n	80059d6 <osMessagePut+0x72>
 80059ac:	4b0c      	ldr	r3, [pc, #48]	; (80059e0 <osMessagePut+0x7c>)
 80059ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80059b2:	601a      	str	r2, [r3, #0]
 80059b4:	f3bf 8f4f 	dsb	sy
 80059b8:	f3bf 8f6f 	isb	sy
 80059bc:	e00b      	b.n	80059d6 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 80059be:	f107 0108 	add.w	r1, r7, #8
 80059c2:	2300      	movs	r3, #0
 80059c4:	697a      	ldr	r2, [r7, #20]
 80059c6:	68f8      	ldr	r0, [r7, #12]
 80059c8:	f000 fac6 	bl	8005f58 <xQueueGenericSend>
 80059cc:	4603      	mov	r3, r0
 80059ce:	2b01      	cmp	r3, #1
 80059d0:	d001      	beq.n	80059d6 <osMessagePut+0x72>
      return osErrorOS;
 80059d2:	23ff      	movs	r3, #255	; 0xff
 80059d4:	e000      	b.n	80059d8 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 80059d6:	2300      	movs	r3, #0
}
 80059d8:	4618      	mov	r0, r3
 80059da:	3718      	adds	r7, #24
 80059dc:	46bd      	mov	sp, r7
 80059de:	bd80      	pop	{r7, pc}
 80059e0:	e000ed04 	.word	0xe000ed04

080059e4 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 80059e4:	b590      	push	{r4, r7, lr}
 80059e6:	b08b      	sub	sp, #44	; 0x2c
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	60f8      	str	r0, [r7, #12]
 80059ec:	60b9      	str	r1, [r7, #8]
 80059ee:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 80059f4:	2300      	movs	r3, #0
 80059f6:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 80059f8:	68bb      	ldr	r3, [r7, #8]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d10a      	bne.n	8005a14 <osMessageGet+0x30>
    event.status = osErrorParameter;
 80059fe:	2380      	movs	r3, #128	; 0x80
 8005a00:	617b      	str	r3, [r7, #20]
    return event;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	461c      	mov	r4, r3
 8005a06:	f107 0314 	add.w	r3, r7, #20
 8005a0a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005a0e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005a12:	e054      	b.n	8005abe <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8005a14:	2300      	movs	r3, #0
 8005a16:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8005a18:	2300      	movs	r3, #0
 8005a1a:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a22:	d103      	bne.n	8005a2c <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8005a24:	f04f 33ff 	mov.w	r3, #4294967295
 8005a28:	627b      	str	r3, [r7, #36]	; 0x24
 8005a2a:	e009      	b.n	8005a40 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d006      	beq.n	8005a40 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 8005a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d101      	bne.n	8005a40 <osMessageGet+0x5c>
      ticks = 1;
 8005a3c:	2301      	movs	r3, #1
 8005a3e:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 8005a40:	f7ff fd00 	bl	8005444 <inHandlerMode>
 8005a44:	4603      	mov	r3, r0
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d01c      	beq.n	8005a84 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8005a4a:	f107 0220 	add.w	r2, r7, #32
 8005a4e:	f107 0314 	add.w	r3, r7, #20
 8005a52:	3304      	adds	r3, #4
 8005a54:	4619      	mov	r1, r3
 8005a56:	68b8      	ldr	r0, [r7, #8]
 8005a58:	f000 fe90 	bl	800677c <xQueueReceiveFromISR>
 8005a5c:	4603      	mov	r3, r0
 8005a5e:	2b01      	cmp	r3, #1
 8005a60:	d102      	bne.n	8005a68 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8005a62:	2310      	movs	r3, #16
 8005a64:	617b      	str	r3, [r7, #20]
 8005a66:	e001      	b.n	8005a6c <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8005a68:	2300      	movs	r3, #0
 8005a6a:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8005a6c:	6a3b      	ldr	r3, [r7, #32]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d01d      	beq.n	8005aae <osMessageGet+0xca>
 8005a72:	4b15      	ldr	r3, [pc, #84]	; (8005ac8 <osMessageGet+0xe4>)
 8005a74:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005a78:	601a      	str	r2, [r3, #0]
 8005a7a:	f3bf 8f4f 	dsb	sy
 8005a7e:	f3bf 8f6f 	isb	sy
 8005a82:	e014      	b.n	8005aae <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8005a84:	f107 0314 	add.w	r3, r7, #20
 8005a88:	3304      	adds	r3, #4
 8005a8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a8c:	4619      	mov	r1, r3
 8005a8e:	68b8      	ldr	r0, [r7, #8]
 8005a90:	f000 fc88 	bl	80063a4 <xQueueReceive>
 8005a94:	4603      	mov	r3, r0
 8005a96:	2b01      	cmp	r3, #1
 8005a98:	d102      	bne.n	8005aa0 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8005a9a:	2310      	movs	r3, #16
 8005a9c:	617b      	str	r3, [r7, #20]
 8005a9e:	e006      	b.n	8005aae <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8005aa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d101      	bne.n	8005aaa <osMessageGet+0xc6>
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	e000      	b.n	8005aac <osMessageGet+0xc8>
 8005aaa:	2340      	movs	r3, #64	; 0x40
 8005aac:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	461c      	mov	r4, r3
 8005ab2:	f107 0314 	add.w	r3, r7, #20
 8005ab6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005aba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8005abe:	68f8      	ldr	r0, [r7, #12]
 8005ac0:	372c      	adds	r7, #44	; 0x2c
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	bd90      	pop	{r4, r7, pc}
 8005ac6:	bf00      	nop
 8005ac8:	e000ed04 	.word	0xe000ed04

08005acc <osThreadSuspend>:
* @brief  Suspend execution of a thread.
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osThreadSuspend (osThreadId thread_id)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b082      	sub	sp, #8
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskSuspend == 1)
    vTaskSuspend(thread_id);
 8005ad4:	6878      	ldr	r0, [r7, #4]
 8005ad6:	f001 f9c1 	bl	8006e5c <vTaskSuspend>
  
  return osOK;
 8005ada:	2300      	movs	r3, #0
#else
  return osErrorResource;
#endif
}
 8005adc:	4618      	mov	r0, r3
 8005ade:	3708      	adds	r7, #8
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	bd80      	pop	{r7, pc}

08005ae4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005ae4:	b480      	push	{r7}
 8005ae6:	b083      	sub	sp, #12
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	f103 0208 	add.w	r2, r3, #8
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	f04f 32ff 	mov.w	r2, #4294967295
 8005afc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	f103 0208 	add.w	r2, r3, #8
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	f103 0208 	add.w	r2, r3, #8
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2200      	movs	r2, #0
 8005b16:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005b18:	bf00      	nop
 8005b1a:	370c      	adds	r7, #12
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b22:	4770      	bx	lr

08005b24 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005b24:	b480      	push	{r7}
 8005b26:	b083      	sub	sp, #12
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005b32:	bf00      	nop
 8005b34:	370c      	adds	r7, #12
 8005b36:	46bd      	mov	sp, r7
 8005b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3c:	4770      	bx	lr

08005b3e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005b3e:	b480      	push	{r7}
 8005b40:	b085      	sub	sp, #20
 8005b42:	af00      	add	r7, sp, #0
 8005b44:	6078      	str	r0, [r7, #4]
 8005b46:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	685b      	ldr	r3, [r3, #4]
 8005b4c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	68fa      	ldr	r2, [r7, #12]
 8005b52:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	689a      	ldr	r2, [r3, #8]
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	689b      	ldr	r3, [r3, #8]
 8005b60:	683a      	ldr	r2, [r7, #0]
 8005b62:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	683a      	ldr	r2, [r7, #0]
 8005b68:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	687a      	ldr	r2, [r7, #4]
 8005b6e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	1c5a      	adds	r2, r3, #1
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	601a      	str	r2, [r3, #0]
}
 8005b7a:	bf00      	nop
 8005b7c:	3714      	adds	r7, #20
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b84:	4770      	bx	lr

08005b86 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005b86:	b480      	push	{r7}
 8005b88:	b085      	sub	sp, #20
 8005b8a:	af00      	add	r7, sp, #0
 8005b8c:	6078      	str	r0, [r7, #4]
 8005b8e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005b96:	68bb      	ldr	r3, [r7, #8]
 8005b98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b9c:	d103      	bne.n	8005ba6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	691b      	ldr	r3, [r3, #16]
 8005ba2:	60fb      	str	r3, [r7, #12]
 8005ba4:	e00c      	b.n	8005bc0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	3308      	adds	r3, #8
 8005baa:	60fb      	str	r3, [r7, #12]
 8005bac:	e002      	b.n	8005bb4 <vListInsert+0x2e>
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	685b      	ldr	r3, [r3, #4]
 8005bb2:	60fb      	str	r3, [r7, #12]
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	685b      	ldr	r3, [r3, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	68ba      	ldr	r2, [r7, #8]
 8005bbc:	429a      	cmp	r2, r3
 8005bbe:	d2f6      	bcs.n	8005bae <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	685a      	ldr	r2, [r3, #4]
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	685b      	ldr	r3, [r3, #4]
 8005bcc:	683a      	ldr	r2, [r7, #0]
 8005bce:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	68fa      	ldr	r2, [r7, #12]
 8005bd4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	683a      	ldr	r2, [r7, #0]
 8005bda:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	687a      	ldr	r2, [r7, #4]
 8005be0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	1c5a      	adds	r2, r3, #1
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	601a      	str	r2, [r3, #0]
}
 8005bec:	bf00      	nop
 8005bee:	3714      	adds	r7, #20
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf6:	4770      	bx	lr

08005bf8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	b085      	sub	sp, #20
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	691b      	ldr	r3, [r3, #16]
 8005c04:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	685b      	ldr	r3, [r3, #4]
 8005c0a:	687a      	ldr	r2, [r7, #4]
 8005c0c:	6892      	ldr	r2, [r2, #8]
 8005c0e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	689b      	ldr	r3, [r3, #8]
 8005c14:	687a      	ldr	r2, [r7, #4]
 8005c16:	6852      	ldr	r2, [r2, #4]
 8005c18:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	685b      	ldr	r3, [r3, #4]
 8005c1e:	687a      	ldr	r2, [r7, #4]
 8005c20:	429a      	cmp	r2, r3
 8005c22:	d103      	bne.n	8005c2c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	689a      	ldr	r2, [r3, #8]
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2200      	movs	r2, #0
 8005c30:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	1e5a      	subs	r2, r3, #1
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
}
 8005c40:	4618      	mov	r0, r3
 8005c42:	3714      	adds	r7, #20
 8005c44:	46bd      	mov	sp, r7
 8005c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4a:	4770      	bx	lr

08005c4c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b084      	sub	sp, #16
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
 8005c54:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d10a      	bne.n	8005c76 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005c60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c64:	f383 8811 	msr	BASEPRI, r3
 8005c68:	f3bf 8f6f 	isb	sy
 8005c6c:	f3bf 8f4f 	dsb	sy
 8005c70:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005c72:	bf00      	nop
 8005c74:	e7fe      	b.n	8005c74 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005c76:	f002 fadd 	bl	8008234 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681a      	ldr	r2, [r3, #0]
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c82:	68f9      	ldr	r1, [r7, #12]
 8005c84:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005c86:	fb01 f303 	mul.w	r3, r1, r3
 8005c8a:	441a      	add	r2, r3
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	2200      	movs	r2, #0
 8005c94:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681a      	ldr	r2, [r3, #0]
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681a      	ldr	r2, [r3, #0]
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ca6:	3b01      	subs	r3, #1
 8005ca8:	68f9      	ldr	r1, [r7, #12]
 8005caa:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005cac:	fb01 f303 	mul.w	r3, r1, r3
 8005cb0:	441a      	add	r2, r3
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	22ff      	movs	r2, #255	; 0xff
 8005cba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	22ff      	movs	r2, #255	; 0xff
 8005cc2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d114      	bne.n	8005cf6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	691b      	ldr	r3, [r3, #16]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d01a      	beq.n	8005d0a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	3310      	adds	r3, #16
 8005cd8:	4618      	mov	r0, r3
 8005cda:	f001 fbb5 	bl	8007448 <xTaskRemoveFromEventList>
 8005cde:	4603      	mov	r3, r0
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d012      	beq.n	8005d0a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005ce4:	4b0c      	ldr	r3, [pc, #48]	; (8005d18 <xQueueGenericReset+0xcc>)
 8005ce6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005cea:	601a      	str	r2, [r3, #0]
 8005cec:	f3bf 8f4f 	dsb	sy
 8005cf0:	f3bf 8f6f 	isb	sy
 8005cf4:	e009      	b.n	8005d0a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	3310      	adds	r3, #16
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	f7ff fef2 	bl	8005ae4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	3324      	adds	r3, #36	; 0x24
 8005d04:	4618      	mov	r0, r3
 8005d06:	f7ff feed 	bl	8005ae4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005d0a:	f002 fac3 	bl	8008294 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005d0e:	2301      	movs	r3, #1
}
 8005d10:	4618      	mov	r0, r3
 8005d12:	3710      	adds	r7, #16
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bd80      	pop	{r7, pc}
 8005d18:	e000ed04 	.word	0xe000ed04

08005d1c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b08e      	sub	sp, #56	; 0x38
 8005d20:	af02      	add	r7, sp, #8
 8005d22:	60f8      	str	r0, [r7, #12]
 8005d24:	60b9      	str	r1, [r7, #8]
 8005d26:	607a      	str	r2, [r7, #4]
 8005d28:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d10a      	bne.n	8005d46 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8005d30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d34:	f383 8811 	msr	BASEPRI, r3
 8005d38:	f3bf 8f6f 	isb	sy
 8005d3c:	f3bf 8f4f 	dsb	sy
 8005d40:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005d42:	bf00      	nop
 8005d44:	e7fe      	b.n	8005d44 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d10a      	bne.n	8005d62 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8005d4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d50:	f383 8811 	msr	BASEPRI, r3
 8005d54:	f3bf 8f6f 	isb	sy
 8005d58:	f3bf 8f4f 	dsb	sy
 8005d5c:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005d5e:	bf00      	nop
 8005d60:	e7fe      	b.n	8005d60 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d002      	beq.n	8005d6e <xQueueGenericCreateStatic+0x52>
 8005d68:	68bb      	ldr	r3, [r7, #8]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d001      	beq.n	8005d72 <xQueueGenericCreateStatic+0x56>
 8005d6e:	2301      	movs	r3, #1
 8005d70:	e000      	b.n	8005d74 <xQueueGenericCreateStatic+0x58>
 8005d72:	2300      	movs	r3, #0
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d10a      	bne.n	8005d8e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8005d78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d7c:	f383 8811 	msr	BASEPRI, r3
 8005d80:	f3bf 8f6f 	isb	sy
 8005d84:	f3bf 8f4f 	dsb	sy
 8005d88:	623b      	str	r3, [r7, #32]
}
 8005d8a:	bf00      	nop
 8005d8c:	e7fe      	b.n	8005d8c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d102      	bne.n	8005d9a <xQueueGenericCreateStatic+0x7e>
 8005d94:	68bb      	ldr	r3, [r7, #8]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d101      	bne.n	8005d9e <xQueueGenericCreateStatic+0x82>
 8005d9a:	2301      	movs	r3, #1
 8005d9c:	e000      	b.n	8005da0 <xQueueGenericCreateStatic+0x84>
 8005d9e:	2300      	movs	r3, #0
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d10a      	bne.n	8005dba <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8005da4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005da8:	f383 8811 	msr	BASEPRI, r3
 8005dac:	f3bf 8f6f 	isb	sy
 8005db0:	f3bf 8f4f 	dsb	sy
 8005db4:	61fb      	str	r3, [r7, #28]
}
 8005db6:	bf00      	nop
 8005db8:	e7fe      	b.n	8005db8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005dba:	2348      	movs	r3, #72	; 0x48
 8005dbc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005dbe:	697b      	ldr	r3, [r7, #20]
 8005dc0:	2b48      	cmp	r3, #72	; 0x48
 8005dc2:	d00a      	beq.n	8005dda <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8005dc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dc8:	f383 8811 	msr	BASEPRI, r3
 8005dcc:	f3bf 8f6f 	isb	sy
 8005dd0:	f3bf 8f4f 	dsb	sy
 8005dd4:	61bb      	str	r3, [r7, #24]
}
 8005dd6:	bf00      	nop
 8005dd8:	e7fe      	b.n	8005dd8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005dda:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8005de0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d00d      	beq.n	8005e02 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005de6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005de8:	2201      	movs	r2, #1
 8005dea:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005dee:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8005df2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005df4:	9300      	str	r3, [sp, #0]
 8005df6:	4613      	mov	r3, r2
 8005df8:	687a      	ldr	r2, [r7, #4]
 8005dfa:	68b9      	ldr	r1, [r7, #8]
 8005dfc:	68f8      	ldr	r0, [r7, #12]
 8005dfe:	f000 f83f 	bl	8005e80 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005e02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8005e04:	4618      	mov	r0, r3
 8005e06:	3730      	adds	r7, #48	; 0x30
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	bd80      	pop	{r7, pc}

08005e0c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b08a      	sub	sp, #40	; 0x28
 8005e10:	af02      	add	r7, sp, #8
 8005e12:	60f8      	str	r0, [r7, #12]
 8005e14:	60b9      	str	r1, [r7, #8]
 8005e16:	4613      	mov	r3, r2
 8005e18:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d10a      	bne.n	8005e36 <xQueueGenericCreate+0x2a>
	__asm volatile
 8005e20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e24:	f383 8811 	msr	BASEPRI, r3
 8005e28:	f3bf 8f6f 	isb	sy
 8005e2c:	f3bf 8f4f 	dsb	sy
 8005e30:	613b      	str	r3, [r7, #16]
}
 8005e32:	bf00      	nop
 8005e34:	e7fe      	b.n	8005e34 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	68ba      	ldr	r2, [r7, #8]
 8005e3a:	fb02 f303 	mul.w	r3, r2, r3
 8005e3e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005e40:	69fb      	ldr	r3, [r7, #28]
 8005e42:	3348      	adds	r3, #72	; 0x48
 8005e44:	4618      	mov	r0, r3
 8005e46:	f002 fb17 	bl	8008478 <pvPortMalloc>
 8005e4a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005e4c:	69bb      	ldr	r3, [r7, #24]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d011      	beq.n	8005e76 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005e52:	69bb      	ldr	r3, [r7, #24]
 8005e54:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	3348      	adds	r3, #72	; 0x48
 8005e5a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005e5c:	69bb      	ldr	r3, [r7, #24]
 8005e5e:	2200      	movs	r2, #0
 8005e60:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005e64:	79fa      	ldrb	r2, [r7, #7]
 8005e66:	69bb      	ldr	r3, [r7, #24]
 8005e68:	9300      	str	r3, [sp, #0]
 8005e6a:	4613      	mov	r3, r2
 8005e6c:	697a      	ldr	r2, [r7, #20]
 8005e6e:	68b9      	ldr	r1, [r7, #8]
 8005e70:	68f8      	ldr	r0, [r7, #12]
 8005e72:	f000 f805 	bl	8005e80 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005e76:	69bb      	ldr	r3, [r7, #24]
	}
 8005e78:	4618      	mov	r0, r3
 8005e7a:	3720      	adds	r7, #32
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	bd80      	pop	{r7, pc}

08005e80 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b084      	sub	sp, #16
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	60f8      	str	r0, [r7, #12]
 8005e88:	60b9      	str	r1, [r7, #8]
 8005e8a:	607a      	str	r2, [r7, #4]
 8005e8c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005e8e:	68bb      	ldr	r3, [r7, #8]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d103      	bne.n	8005e9c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005e94:	69bb      	ldr	r3, [r7, #24]
 8005e96:	69ba      	ldr	r2, [r7, #24]
 8005e98:	601a      	str	r2, [r3, #0]
 8005e9a:	e002      	b.n	8005ea2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005e9c:	69bb      	ldr	r3, [r7, #24]
 8005e9e:	687a      	ldr	r2, [r7, #4]
 8005ea0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005ea2:	69bb      	ldr	r3, [r7, #24]
 8005ea4:	68fa      	ldr	r2, [r7, #12]
 8005ea6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005ea8:	69bb      	ldr	r3, [r7, #24]
 8005eaa:	68ba      	ldr	r2, [r7, #8]
 8005eac:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005eae:	2101      	movs	r1, #1
 8005eb0:	69b8      	ldr	r0, [r7, #24]
 8005eb2:	f7ff fecb 	bl	8005c4c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005eb6:	bf00      	nop
 8005eb8:	3710      	adds	r7, #16
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	bd80      	pop	{r7, pc}

08005ebe <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8005ebe:	b580      	push	{r7, lr}
 8005ec0:	b082      	sub	sp, #8
 8005ec2:	af00      	add	r7, sp, #0
 8005ec4:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d00e      	beq.n	8005eea <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2200      	movs	r2, #0
 8005edc:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8005ede:	2300      	movs	r3, #0
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	2100      	movs	r1, #0
 8005ee4:	6878      	ldr	r0, [r7, #4]
 8005ee6:	f000 f837 	bl	8005f58 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8005eea:	bf00      	nop
 8005eec:	3708      	adds	r7, #8
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	bd80      	pop	{r7, pc}

08005ef2 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8005ef2:	b580      	push	{r7, lr}
 8005ef4:	b086      	sub	sp, #24
 8005ef6:	af00      	add	r7, sp, #0
 8005ef8:	4603      	mov	r3, r0
 8005efa:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005efc:	2301      	movs	r3, #1
 8005efe:	617b      	str	r3, [r7, #20]
 8005f00:	2300      	movs	r3, #0
 8005f02:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005f04:	79fb      	ldrb	r3, [r7, #7]
 8005f06:	461a      	mov	r2, r3
 8005f08:	6939      	ldr	r1, [r7, #16]
 8005f0a:	6978      	ldr	r0, [r7, #20]
 8005f0c:	f7ff ff7e 	bl	8005e0c <xQueueGenericCreate>
 8005f10:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005f12:	68f8      	ldr	r0, [r7, #12]
 8005f14:	f7ff ffd3 	bl	8005ebe <prvInitialiseMutex>

		return xNewQueue;
 8005f18:	68fb      	ldr	r3, [r7, #12]
	}
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	3718      	adds	r7, #24
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bd80      	pop	{r7, pc}

08005f22 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8005f22:	b580      	push	{r7, lr}
 8005f24:	b088      	sub	sp, #32
 8005f26:	af02      	add	r7, sp, #8
 8005f28:	4603      	mov	r3, r0
 8005f2a:	6039      	str	r1, [r7, #0]
 8005f2c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005f2e:	2301      	movs	r3, #1
 8005f30:	617b      	str	r3, [r7, #20]
 8005f32:	2300      	movs	r3, #0
 8005f34:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8005f36:	79fb      	ldrb	r3, [r7, #7]
 8005f38:	9300      	str	r3, [sp, #0]
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	6939      	ldr	r1, [r7, #16]
 8005f40:	6978      	ldr	r0, [r7, #20]
 8005f42:	f7ff feeb 	bl	8005d1c <xQueueGenericCreateStatic>
 8005f46:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005f48:	68f8      	ldr	r0, [r7, #12]
 8005f4a:	f7ff ffb8 	bl	8005ebe <prvInitialiseMutex>

		return xNewQueue;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
	}
 8005f50:	4618      	mov	r0, r3
 8005f52:	3718      	adds	r7, #24
 8005f54:	46bd      	mov	sp, r7
 8005f56:	bd80      	pop	{r7, pc}

08005f58 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b08e      	sub	sp, #56	; 0x38
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	60f8      	str	r0, [r7, #12]
 8005f60:	60b9      	str	r1, [r7, #8]
 8005f62:	607a      	str	r2, [r7, #4]
 8005f64:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005f66:	2300      	movs	r3, #0
 8005f68:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005f6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d10a      	bne.n	8005f8a <xQueueGenericSend+0x32>
	__asm volatile
 8005f74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f78:	f383 8811 	msr	BASEPRI, r3
 8005f7c:	f3bf 8f6f 	isb	sy
 8005f80:	f3bf 8f4f 	dsb	sy
 8005f84:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005f86:	bf00      	nop
 8005f88:	e7fe      	b.n	8005f88 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005f8a:	68bb      	ldr	r3, [r7, #8]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d103      	bne.n	8005f98 <xQueueGenericSend+0x40>
 8005f90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d101      	bne.n	8005f9c <xQueueGenericSend+0x44>
 8005f98:	2301      	movs	r3, #1
 8005f9a:	e000      	b.n	8005f9e <xQueueGenericSend+0x46>
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d10a      	bne.n	8005fb8 <xQueueGenericSend+0x60>
	__asm volatile
 8005fa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fa6:	f383 8811 	msr	BASEPRI, r3
 8005faa:	f3bf 8f6f 	isb	sy
 8005fae:	f3bf 8f4f 	dsb	sy
 8005fb2:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005fb4:	bf00      	nop
 8005fb6:	e7fe      	b.n	8005fb6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	2b02      	cmp	r3, #2
 8005fbc:	d103      	bne.n	8005fc6 <xQueueGenericSend+0x6e>
 8005fbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fc2:	2b01      	cmp	r3, #1
 8005fc4:	d101      	bne.n	8005fca <xQueueGenericSend+0x72>
 8005fc6:	2301      	movs	r3, #1
 8005fc8:	e000      	b.n	8005fcc <xQueueGenericSend+0x74>
 8005fca:	2300      	movs	r3, #0
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d10a      	bne.n	8005fe6 <xQueueGenericSend+0x8e>
	__asm volatile
 8005fd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fd4:	f383 8811 	msr	BASEPRI, r3
 8005fd8:	f3bf 8f6f 	isb	sy
 8005fdc:	f3bf 8f4f 	dsb	sy
 8005fe0:	623b      	str	r3, [r7, #32]
}
 8005fe2:	bf00      	nop
 8005fe4:	e7fe      	b.n	8005fe4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005fe6:	f001 fbeb 	bl	80077c0 <xTaskGetSchedulerState>
 8005fea:	4603      	mov	r3, r0
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d102      	bne.n	8005ff6 <xQueueGenericSend+0x9e>
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d101      	bne.n	8005ffa <xQueueGenericSend+0xa2>
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	e000      	b.n	8005ffc <xQueueGenericSend+0xa4>
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d10a      	bne.n	8006016 <xQueueGenericSend+0xbe>
	__asm volatile
 8006000:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006004:	f383 8811 	msr	BASEPRI, r3
 8006008:	f3bf 8f6f 	isb	sy
 800600c:	f3bf 8f4f 	dsb	sy
 8006010:	61fb      	str	r3, [r7, #28]
}
 8006012:	bf00      	nop
 8006014:	e7fe      	b.n	8006014 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006016:	f002 f90d 	bl	8008234 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800601a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800601c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800601e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006020:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006022:	429a      	cmp	r2, r3
 8006024:	d302      	bcc.n	800602c <xQueueGenericSend+0xd4>
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	2b02      	cmp	r3, #2
 800602a:	d129      	bne.n	8006080 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800602c:	683a      	ldr	r2, [r7, #0]
 800602e:	68b9      	ldr	r1, [r7, #8]
 8006030:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006032:	f000 fc3b 	bl	80068ac <prvCopyDataToQueue>
 8006036:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006038:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800603a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800603c:	2b00      	cmp	r3, #0
 800603e:	d010      	beq.n	8006062 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006040:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006042:	3324      	adds	r3, #36	; 0x24
 8006044:	4618      	mov	r0, r3
 8006046:	f001 f9ff 	bl	8007448 <xTaskRemoveFromEventList>
 800604a:	4603      	mov	r3, r0
 800604c:	2b00      	cmp	r3, #0
 800604e:	d013      	beq.n	8006078 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006050:	4b3f      	ldr	r3, [pc, #252]	; (8006150 <xQueueGenericSend+0x1f8>)
 8006052:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006056:	601a      	str	r2, [r3, #0]
 8006058:	f3bf 8f4f 	dsb	sy
 800605c:	f3bf 8f6f 	isb	sy
 8006060:	e00a      	b.n	8006078 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006062:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006064:	2b00      	cmp	r3, #0
 8006066:	d007      	beq.n	8006078 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006068:	4b39      	ldr	r3, [pc, #228]	; (8006150 <xQueueGenericSend+0x1f8>)
 800606a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800606e:	601a      	str	r2, [r3, #0]
 8006070:	f3bf 8f4f 	dsb	sy
 8006074:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006078:	f002 f90c 	bl	8008294 <vPortExitCritical>
				return pdPASS;
 800607c:	2301      	movs	r3, #1
 800607e:	e063      	b.n	8006148 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d103      	bne.n	800608e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006086:	f002 f905 	bl	8008294 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800608a:	2300      	movs	r3, #0
 800608c:	e05c      	b.n	8006148 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800608e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006090:	2b00      	cmp	r3, #0
 8006092:	d106      	bne.n	80060a2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006094:	f107 0314 	add.w	r3, r7, #20
 8006098:	4618      	mov	r0, r3
 800609a:	f001 fa37 	bl	800750c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800609e:	2301      	movs	r3, #1
 80060a0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80060a2:	f002 f8f7 	bl	8008294 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80060a6:	f000 ffcb 	bl	8007040 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80060aa:	f002 f8c3 	bl	8008234 <vPortEnterCritical>
 80060ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060b0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80060b4:	b25b      	sxtb	r3, r3
 80060b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060ba:	d103      	bne.n	80060c4 <xQueueGenericSend+0x16c>
 80060bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060be:	2200      	movs	r2, #0
 80060c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80060c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060c6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80060ca:	b25b      	sxtb	r3, r3
 80060cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060d0:	d103      	bne.n	80060da <xQueueGenericSend+0x182>
 80060d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060d4:	2200      	movs	r2, #0
 80060d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80060da:	f002 f8db 	bl	8008294 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80060de:	1d3a      	adds	r2, r7, #4
 80060e0:	f107 0314 	add.w	r3, r7, #20
 80060e4:	4611      	mov	r1, r2
 80060e6:	4618      	mov	r0, r3
 80060e8:	f001 fa26 	bl	8007538 <xTaskCheckForTimeOut>
 80060ec:	4603      	mov	r3, r0
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d124      	bne.n	800613c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80060f2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80060f4:	f000 fcd2 	bl	8006a9c <prvIsQueueFull>
 80060f8:	4603      	mov	r3, r0
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d018      	beq.n	8006130 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80060fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006100:	3310      	adds	r3, #16
 8006102:	687a      	ldr	r2, [r7, #4]
 8006104:	4611      	mov	r1, r2
 8006106:	4618      	mov	r0, r3
 8006108:	f001 f97a 	bl	8007400 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800610c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800610e:	f000 fc5d 	bl	80069cc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006112:	f000 ffa3 	bl	800705c <xTaskResumeAll>
 8006116:	4603      	mov	r3, r0
 8006118:	2b00      	cmp	r3, #0
 800611a:	f47f af7c 	bne.w	8006016 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800611e:	4b0c      	ldr	r3, [pc, #48]	; (8006150 <xQueueGenericSend+0x1f8>)
 8006120:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006124:	601a      	str	r2, [r3, #0]
 8006126:	f3bf 8f4f 	dsb	sy
 800612a:	f3bf 8f6f 	isb	sy
 800612e:	e772      	b.n	8006016 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006130:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006132:	f000 fc4b 	bl	80069cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006136:	f000 ff91 	bl	800705c <xTaskResumeAll>
 800613a:	e76c      	b.n	8006016 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800613c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800613e:	f000 fc45 	bl	80069cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006142:	f000 ff8b 	bl	800705c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006146:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006148:	4618      	mov	r0, r3
 800614a:	3738      	adds	r7, #56	; 0x38
 800614c:	46bd      	mov	sp, r7
 800614e:	bd80      	pop	{r7, pc}
 8006150:	e000ed04 	.word	0xe000ed04

08006154 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b090      	sub	sp, #64	; 0x40
 8006158:	af00      	add	r7, sp, #0
 800615a:	60f8      	str	r0, [r7, #12]
 800615c:	60b9      	str	r1, [r7, #8]
 800615e:	607a      	str	r2, [r7, #4]
 8006160:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8006166:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006168:	2b00      	cmp	r3, #0
 800616a:	d10a      	bne.n	8006182 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800616c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006170:	f383 8811 	msr	BASEPRI, r3
 8006174:	f3bf 8f6f 	isb	sy
 8006178:	f3bf 8f4f 	dsb	sy
 800617c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800617e:	bf00      	nop
 8006180:	e7fe      	b.n	8006180 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006182:	68bb      	ldr	r3, [r7, #8]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d103      	bne.n	8006190 <xQueueGenericSendFromISR+0x3c>
 8006188:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800618a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800618c:	2b00      	cmp	r3, #0
 800618e:	d101      	bne.n	8006194 <xQueueGenericSendFromISR+0x40>
 8006190:	2301      	movs	r3, #1
 8006192:	e000      	b.n	8006196 <xQueueGenericSendFromISR+0x42>
 8006194:	2300      	movs	r3, #0
 8006196:	2b00      	cmp	r3, #0
 8006198:	d10a      	bne.n	80061b0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800619a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800619e:	f383 8811 	msr	BASEPRI, r3
 80061a2:	f3bf 8f6f 	isb	sy
 80061a6:	f3bf 8f4f 	dsb	sy
 80061aa:	627b      	str	r3, [r7, #36]	; 0x24
}
 80061ac:	bf00      	nop
 80061ae:	e7fe      	b.n	80061ae <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	2b02      	cmp	r3, #2
 80061b4:	d103      	bne.n	80061be <xQueueGenericSendFromISR+0x6a>
 80061b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061ba:	2b01      	cmp	r3, #1
 80061bc:	d101      	bne.n	80061c2 <xQueueGenericSendFromISR+0x6e>
 80061be:	2301      	movs	r3, #1
 80061c0:	e000      	b.n	80061c4 <xQueueGenericSendFromISR+0x70>
 80061c2:	2300      	movs	r3, #0
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d10a      	bne.n	80061de <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80061c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061cc:	f383 8811 	msr	BASEPRI, r3
 80061d0:	f3bf 8f6f 	isb	sy
 80061d4:	f3bf 8f4f 	dsb	sy
 80061d8:	623b      	str	r3, [r7, #32]
}
 80061da:	bf00      	nop
 80061dc:	e7fe      	b.n	80061dc <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80061de:	f002 f90b 	bl	80083f8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80061e2:	f3ef 8211 	mrs	r2, BASEPRI
 80061e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061ea:	f383 8811 	msr	BASEPRI, r3
 80061ee:	f3bf 8f6f 	isb	sy
 80061f2:	f3bf 8f4f 	dsb	sy
 80061f6:	61fa      	str	r2, [r7, #28]
 80061f8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80061fa:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80061fc:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80061fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006200:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006202:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006204:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006206:	429a      	cmp	r2, r3
 8006208:	d302      	bcc.n	8006210 <xQueueGenericSendFromISR+0xbc>
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	2b02      	cmp	r3, #2
 800620e:	d12f      	bne.n	8006270 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006210:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006212:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006216:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800621a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800621c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800621e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006220:	683a      	ldr	r2, [r7, #0]
 8006222:	68b9      	ldr	r1, [r7, #8]
 8006224:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006226:	f000 fb41 	bl	80068ac <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800622a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800622e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006232:	d112      	bne.n	800625a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006234:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006238:	2b00      	cmp	r3, #0
 800623a:	d016      	beq.n	800626a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800623c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800623e:	3324      	adds	r3, #36	; 0x24
 8006240:	4618      	mov	r0, r3
 8006242:	f001 f901 	bl	8007448 <xTaskRemoveFromEventList>
 8006246:	4603      	mov	r3, r0
 8006248:	2b00      	cmp	r3, #0
 800624a:	d00e      	beq.n	800626a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d00b      	beq.n	800626a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	2201      	movs	r2, #1
 8006256:	601a      	str	r2, [r3, #0]
 8006258:	e007      	b.n	800626a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800625a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800625e:	3301      	adds	r3, #1
 8006260:	b2db      	uxtb	r3, r3
 8006262:	b25a      	sxtb	r2, r3
 8006264:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006266:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800626a:	2301      	movs	r3, #1
 800626c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800626e:	e001      	b.n	8006274 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006270:	2300      	movs	r3, #0
 8006272:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006274:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006276:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006278:	697b      	ldr	r3, [r7, #20]
 800627a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800627e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006280:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8006282:	4618      	mov	r0, r3
 8006284:	3740      	adds	r7, #64	; 0x40
 8006286:	46bd      	mov	sp, r7
 8006288:	bd80      	pop	{r7, pc}

0800628a <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800628a:	b580      	push	{r7, lr}
 800628c:	b08e      	sub	sp, #56	; 0x38
 800628e:	af00      	add	r7, sp, #0
 8006290:	6078      	str	r0, [r7, #4]
 8006292:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8006298:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800629a:	2b00      	cmp	r3, #0
 800629c:	d10a      	bne.n	80062b4 <xQueueGiveFromISR+0x2a>
	__asm volatile
 800629e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062a2:	f383 8811 	msr	BASEPRI, r3
 80062a6:	f3bf 8f6f 	isb	sy
 80062aa:	f3bf 8f4f 	dsb	sy
 80062ae:	623b      	str	r3, [r7, #32]
}
 80062b0:	bf00      	nop
 80062b2:	e7fe      	b.n	80062b2 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80062b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d00a      	beq.n	80062d2 <xQueueGiveFromISR+0x48>
	__asm volatile
 80062bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062c0:	f383 8811 	msr	BASEPRI, r3
 80062c4:	f3bf 8f6f 	isb	sy
 80062c8:	f3bf 8f4f 	dsb	sy
 80062cc:	61fb      	str	r3, [r7, #28]
}
 80062ce:	bf00      	nop
 80062d0:	e7fe      	b.n	80062d0 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80062d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d103      	bne.n	80062e2 <xQueueGiveFromISR+0x58>
 80062da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062dc:	689b      	ldr	r3, [r3, #8]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d101      	bne.n	80062e6 <xQueueGiveFromISR+0x5c>
 80062e2:	2301      	movs	r3, #1
 80062e4:	e000      	b.n	80062e8 <xQueueGiveFromISR+0x5e>
 80062e6:	2300      	movs	r3, #0
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d10a      	bne.n	8006302 <xQueueGiveFromISR+0x78>
	__asm volatile
 80062ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062f0:	f383 8811 	msr	BASEPRI, r3
 80062f4:	f3bf 8f6f 	isb	sy
 80062f8:	f3bf 8f4f 	dsb	sy
 80062fc:	61bb      	str	r3, [r7, #24]
}
 80062fe:	bf00      	nop
 8006300:	e7fe      	b.n	8006300 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006302:	f002 f879 	bl	80083f8 <vPortValidateInterruptPriority>
	__asm volatile
 8006306:	f3ef 8211 	mrs	r2, BASEPRI
 800630a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800630e:	f383 8811 	msr	BASEPRI, r3
 8006312:	f3bf 8f6f 	isb	sy
 8006316:	f3bf 8f4f 	dsb	sy
 800631a:	617a      	str	r2, [r7, #20]
 800631c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800631e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006320:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006322:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006324:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006326:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8006328:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800632a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800632c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800632e:	429a      	cmp	r2, r3
 8006330:	d22b      	bcs.n	800638a <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006332:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006334:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006338:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800633c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800633e:	1c5a      	adds	r2, r3, #1
 8006340:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006342:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006344:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006348:	f1b3 3fff 	cmp.w	r3, #4294967295
 800634c:	d112      	bne.n	8006374 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800634e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006352:	2b00      	cmp	r3, #0
 8006354:	d016      	beq.n	8006384 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006358:	3324      	adds	r3, #36	; 0x24
 800635a:	4618      	mov	r0, r3
 800635c:	f001 f874 	bl	8007448 <xTaskRemoveFromEventList>
 8006360:	4603      	mov	r3, r0
 8006362:	2b00      	cmp	r3, #0
 8006364:	d00e      	beq.n	8006384 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	2b00      	cmp	r3, #0
 800636a:	d00b      	beq.n	8006384 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	2201      	movs	r2, #1
 8006370:	601a      	str	r2, [r3, #0]
 8006372:	e007      	b.n	8006384 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006374:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006378:	3301      	adds	r3, #1
 800637a:	b2db      	uxtb	r3, r3
 800637c:	b25a      	sxtb	r2, r3
 800637e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006380:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006384:	2301      	movs	r3, #1
 8006386:	637b      	str	r3, [r7, #52]	; 0x34
 8006388:	e001      	b.n	800638e <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800638a:	2300      	movs	r3, #0
 800638c:	637b      	str	r3, [r7, #52]	; 0x34
 800638e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006390:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	f383 8811 	msr	BASEPRI, r3
}
 8006398:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800639a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800639c:	4618      	mov	r0, r3
 800639e:	3738      	adds	r7, #56	; 0x38
 80063a0:	46bd      	mov	sp, r7
 80063a2:	bd80      	pop	{r7, pc}

080063a4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b08c      	sub	sp, #48	; 0x30
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	60f8      	str	r0, [r7, #12]
 80063ac:	60b9      	str	r1, [r7, #8]
 80063ae:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80063b0:	2300      	movs	r3, #0
 80063b2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80063b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d10a      	bne.n	80063d4 <xQueueReceive+0x30>
	__asm volatile
 80063be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063c2:	f383 8811 	msr	BASEPRI, r3
 80063c6:	f3bf 8f6f 	isb	sy
 80063ca:	f3bf 8f4f 	dsb	sy
 80063ce:	623b      	str	r3, [r7, #32]
}
 80063d0:	bf00      	nop
 80063d2:	e7fe      	b.n	80063d2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80063d4:	68bb      	ldr	r3, [r7, #8]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d103      	bne.n	80063e2 <xQueueReceive+0x3e>
 80063da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d101      	bne.n	80063e6 <xQueueReceive+0x42>
 80063e2:	2301      	movs	r3, #1
 80063e4:	e000      	b.n	80063e8 <xQueueReceive+0x44>
 80063e6:	2300      	movs	r3, #0
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d10a      	bne.n	8006402 <xQueueReceive+0x5e>
	__asm volatile
 80063ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063f0:	f383 8811 	msr	BASEPRI, r3
 80063f4:	f3bf 8f6f 	isb	sy
 80063f8:	f3bf 8f4f 	dsb	sy
 80063fc:	61fb      	str	r3, [r7, #28]
}
 80063fe:	bf00      	nop
 8006400:	e7fe      	b.n	8006400 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006402:	f001 f9dd 	bl	80077c0 <xTaskGetSchedulerState>
 8006406:	4603      	mov	r3, r0
 8006408:	2b00      	cmp	r3, #0
 800640a:	d102      	bne.n	8006412 <xQueueReceive+0x6e>
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d101      	bne.n	8006416 <xQueueReceive+0x72>
 8006412:	2301      	movs	r3, #1
 8006414:	e000      	b.n	8006418 <xQueueReceive+0x74>
 8006416:	2300      	movs	r3, #0
 8006418:	2b00      	cmp	r3, #0
 800641a:	d10a      	bne.n	8006432 <xQueueReceive+0x8e>
	__asm volatile
 800641c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006420:	f383 8811 	msr	BASEPRI, r3
 8006424:	f3bf 8f6f 	isb	sy
 8006428:	f3bf 8f4f 	dsb	sy
 800642c:	61bb      	str	r3, [r7, #24]
}
 800642e:	bf00      	nop
 8006430:	e7fe      	b.n	8006430 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006432:	f001 feff 	bl	8008234 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006436:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006438:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800643a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800643c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800643e:	2b00      	cmp	r3, #0
 8006440:	d01f      	beq.n	8006482 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006442:	68b9      	ldr	r1, [r7, #8]
 8006444:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006446:	f000 fa9b 	bl	8006980 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800644a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800644c:	1e5a      	subs	r2, r3, #1
 800644e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006450:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006452:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006454:	691b      	ldr	r3, [r3, #16]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d00f      	beq.n	800647a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800645a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800645c:	3310      	adds	r3, #16
 800645e:	4618      	mov	r0, r3
 8006460:	f000 fff2 	bl	8007448 <xTaskRemoveFromEventList>
 8006464:	4603      	mov	r3, r0
 8006466:	2b00      	cmp	r3, #0
 8006468:	d007      	beq.n	800647a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800646a:	4b3d      	ldr	r3, [pc, #244]	; (8006560 <xQueueReceive+0x1bc>)
 800646c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006470:	601a      	str	r2, [r3, #0]
 8006472:	f3bf 8f4f 	dsb	sy
 8006476:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800647a:	f001 ff0b 	bl	8008294 <vPortExitCritical>
				return pdPASS;
 800647e:	2301      	movs	r3, #1
 8006480:	e069      	b.n	8006556 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d103      	bne.n	8006490 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006488:	f001 ff04 	bl	8008294 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800648c:	2300      	movs	r3, #0
 800648e:	e062      	b.n	8006556 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006490:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006492:	2b00      	cmp	r3, #0
 8006494:	d106      	bne.n	80064a4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006496:	f107 0310 	add.w	r3, r7, #16
 800649a:	4618      	mov	r0, r3
 800649c:	f001 f836 	bl	800750c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80064a0:	2301      	movs	r3, #1
 80064a2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80064a4:	f001 fef6 	bl	8008294 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80064a8:	f000 fdca 	bl	8007040 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80064ac:	f001 fec2 	bl	8008234 <vPortEnterCritical>
 80064b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064b2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80064b6:	b25b      	sxtb	r3, r3
 80064b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064bc:	d103      	bne.n	80064c6 <xQueueReceive+0x122>
 80064be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064c0:	2200      	movs	r2, #0
 80064c2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80064c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064c8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80064cc:	b25b      	sxtb	r3, r3
 80064ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064d2:	d103      	bne.n	80064dc <xQueueReceive+0x138>
 80064d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064d6:	2200      	movs	r2, #0
 80064d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80064dc:	f001 feda 	bl	8008294 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80064e0:	1d3a      	adds	r2, r7, #4
 80064e2:	f107 0310 	add.w	r3, r7, #16
 80064e6:	4611      	mov	r1, r2
 80064e8:	4618      	mov	r0, r3
 80064ea:	f001 f825 	bl	8007538 <xTaskCheckForTimeOut>
 80064ee:	4603      	mov	r3, r0
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d123      	bne.n	800653c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80064f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80064f6:	f000 fabb 	bl	8006a70 <prvIsQueueEmpty>
 80064fa:	4603      	mov	r3, r0
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d017      	beq.n	8006530 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006500:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006502:	3324      	adds	r3, #36	; 0x24
 8006504:	687a      	ldr	r2, [r7, #4]
 8006506:	4611      	mov	r1, r2
 8006508:	4618      	mov	r0, r3
 800650a:	f000 ff79 	bl	8007400 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800650e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006510:	f000 fa5c 	bl	80069cc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006514:	f000 fda2 	bl	800705c <xTaskResumeAll>
 8006518:	4603      	mov	r3, r0
 800651a:	2b00      	cmp	r3, #0
 800651c:	d189      	bne.n	8006432 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800651e:	4b10      	ldr	r3, [pc, #64]	; (8006560 <xQueueReceive+0x1bc>)
 8006520:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006524:	601a      	str	r2, [r3, #0]
 8006526:	f3bf 8f4f 	dsb	sy
 800652a:	f3bf 8f6f 	isb	sy
 800652e:	e780      	b.n	8006432 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006530:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006532:	f000 fa4b 	bl	80069cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006536:	f000 fd91 	bl	800705c <xTaskResumeAll>
 800653a:	e77a      	b.n	8006432 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800653c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800653e:	f000 fa45 	bl	80069cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006542:	f000 fd8b 	bl	800705c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006546:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006548:	f000 fa92 	bl	8006a70 <prvIsQueueEmpty>
 800654c:	4603      	mov	r3, r0
 800654e:	2b00      	cmp	r3, #0
 8006550:	f43f af6f 	beq.w	8006432 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006554:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006556:	4618      	mov	r0, r3
 8006558:	3730      	adds	r7, #48	; 0x30
 800655a:	46bd      	mov	sp, r7
 800655c:	bd80      	pop	{r7, pc}
 800655e:	bf00      	nop
 8006560:	e000ed04 	.word	0xe000ed04

08006564 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006564:	b580      	push	{r7, lr}
 8006566:	b08e      	sub	sp, #56	; 0x38
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]
 800656c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800656e:	2300      	movs	r3, #0
 8006570:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006576:	2300      	movs	r3, #0
 8006578:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800657a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800657c:	2b00      	cmp	r3, #0
 800657e:	d10a      	bne.n	8006596 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8006580:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006584:	f383 8811 	msr	BASEPRI, r3
 8006588:	f3bf 8f6f 	isb	sy
 800658c:	f3bf 8f4f 	dsb	sy
 8006590:	623b      	str	r3, [r7, #32]
}
 8006592:	bf00      	nop
 8006594:	e7fe      	b.n	8006594 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006596:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800659a:	2b00      	cmp	r3, #0
 800659c:	d00a      	beq.n	80065b4 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800659e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065a2:	f383 8811 	msr	BASEPRI, r3
 80065a6:	f3bf 8f6f 	isb	sy
 80065aa:	f3bf 8f4f 	dsb	sy
 80065ae:	61fb      	str	r3, [r7, #28]
}
 80065b0:	bf00      	nop
 80065b2:	e7fe      	b.n	80065b2 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80065b4:	f001 f904 	bl	80077c0 <xTaskGetSchedulerState>
 80065b8:	4603      	mov	r3, r0
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d102      	bne.n	80065c4 <xQueueSemaphoreTake+0x60>
 80065be:	683b      	ldr	r3, [r7, #0]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d101      	bne.n	80065c8 <xQueueSemaphoreTake+0x64>
 80065c4:	2301      	movs	r3, #1
 80065c6:	e000      	b.n	80065ca <xQueueSemaphoreTake+0x66>
 80065c8:	2300      	movs	r3, #0
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d10a      	bne.n	80065e4 <xQueueSemaphoreTake+0x80>
	__asm volatile
 80065ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065d2:	f383 8811 	msr	BASEPRI, r3
 80065d6:	f3bf 8f6f 	isb	sy
 80065da:	f3bf 8f4f 	dsb	sy
 80065de:	61bb      	str	r3, [r7, #24]
}
 80065e0:	bf00      	nop
 80065e2:	e7fe      	b.n	80065e2 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80065e4:	f001 fe26 	bl	8008234 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80065e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065ec:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80065ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d024      	beq.n	800663e <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80065f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065f6:	1e5a      	subs	r2, r3, #1
 80065f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065fa:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80065fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d104      	bne.n	800660e <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006604:	f001 fa84 	bl	8007b10 <pvTaskIncrementMutexHeldCount>
 8006608:	4602      	mov	r2, r0
 800660a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800660c:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800660e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006610:	691b      	ldr	r3, [r3, #16]
 8006612:	2b00      	cmp	r3, #0
 8006614:	d00f      	beq.n	8006636 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006616:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006618:	3310      	adds	r3, #16
 800661a:	4618      	mov	r0, r3
 800661c:	f000 ff14 	bl	8007448 <xTaskRemoveFromEventList>
 8006620:	4603      	mov	r3, r0
 8006622:	2b00      	cmp	r3, #0
 8006624:	d007      	beq.n	8006636 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006626:	4b54      	ldr	r3, [pc, #336]	; (8006778 <xQueueSemaphoreTake+0x214>)
 8006628:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800662c:	601a      	str	r2, [r3, #0]
 800662e:	f3bf 8f4f 	dsb	sy
 8006632:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006636:	f001 fe2d 	bl	8008294 <vPortExitCritical>
				return pdPASS;
 800663a:	2301      	movs	r3, #1
 800663c:	e097      	b.n	800676e <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d111      	bne.n	8006668 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006644:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006646:	2b00      	cmp	r3, #0
 8006648:	d00a      	beq.n	8006660 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800664a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800664e:	f383 8811 	msr	BASEPRI, r3
 8006652:	f3bf 8f6f 	isb	sy
 8006656:	f3bf 8f4f 	dsb	sy
 800665a:	617b      	str	r3, [r7, #20]
}
 800665c:	bf00      	nop
 800665e:	e7fe      	b.n	800665e <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006660:	f001 fe18 	bl	8008294 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006664:	2300      	movs	r3, #0
 8006666:	e082      	b.n	800676e <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006668:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800666a:	2b00      	cmp	r3, #0
 800666c:	d106      	bne.n	800667c <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800666e:	f107 030c 	add.w	r3, r7, #12
 8006672:	4618      	mov	r0, r3
 8006674:	f000 ff4a 	bl	800750c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006678:	2301      	movs	r3, #1
 800667a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800667c:	f001 fe0a 	bl	8008294 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006680:	f000 fcde 	bl	8007040 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006684:	f001 fdd6 	bl	8008234 <vPortEnterCritical>
 8006688:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800668a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800668e:	b25b      	sxtb	r3, r3
 8006690:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006694:	d103      	bne.n	800669e <xQueueSemaphoreTake+0x13a>
 8006696:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006698:	2200      	movs	r2, #0
 800669a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800669e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066a0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80066a4:	b25b      	sxtb	r3, r3
 80066a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066aa:	d103      	bne.n	80066b4 <xQueueSemaphoreTake+0x150>
 80066ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066ae:	2200      	movs	r2, #0
 80066b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80066b4:	f001 fdee 	bl	8008294 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80066b8:	463a      	mov	r2, r7
 80066ba:	f107 030c 	add.w	r3, r7, #12
 80066be:	4611      	mov	r1, r2
 80066c0:	4618      	mov	r0, r3
 80066c2:	f000 ff39 	bl	8007538 <xTaskCheckForTimeOut>
 80066c6:	4603      	mov	r3, r0
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d132      	bne.n	8006732 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80066cc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80066ce:	f000 f9cf 	bl	8006a70 <prvIsQueueEmpty>
 80066d2:	4603      	mov	r3, r0
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d026      	beq.n	8006726 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80066d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d109      	bne.n	80066f4 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 80066e0:	f001 fda8 	bl	8008234 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80066e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066e6:	689b      	ldr	r3, [r3, #8]
 80066e8:	4618      	mov	r0, r3
 80066ea:	f001 f887 	bl	80077fc <xTaskPriorityInherit>
 80066ee:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80066f0:	f001 fdd0 	bl	8008294 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80066f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066f6:	3324      	adds	r3, #36	; 0x24
 80066f8:	683a      	ldr	r2, [r7, #0]
 80066fa:	4611      	mov	r1, r2
 80066fc:	4618      	mov	r0, r3
 80066fe:	f000 fe7f 	bl	8007400 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006702:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006704:	f000 f962 	bl	80069cc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006708:	f000 fca8 	bl	800705c <xTaskResumeAll>
 800670c:	4603      	mov	r3, r0
 800670e:	2b00      	cmp	r3, #0
 8006710:	f47f af68 	bne.w	80065e4 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8006714:	4b18      	ldr	r3, [pc, #96]	; (8006778 <xQueueSemaphoreTake+0x214>)
 8006716:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800671a:	601a      	str	r2, [r3, #0]
 800671c:	f3bf 8f4f 	dsb	sy
 8006720:	f3bf 8f6f 	isb	sy
 8006724:	e75e      	b.n	80065e4 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006726:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006728:	f000 f950 	bl	80069cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800672c:	f000 fc96 	bl	800705c <xTaskResumeAll>
 8006730:	e758      	b.n	80065e4 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006732:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006734:	f000 f94a 	bl	80069cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006738:	f000 fc90 	bl	800705c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800673c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800673e:	f000 f997 	bl	8006a70 <prvIsQueueEmpty>
 8006742:	4603      	mov	r3, r0
 8006744:	2b00      	cmp	r3, #0
 8006746:	f43f af4d 	beq.w	80065e4 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800674a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800674c:	2b00      	cmp	r3, #0
 800674e:	d00d      	beq.n	800676c <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8006750:	f001 fd70 	bl	8008234 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006754:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006756:	f000 f891 	bl	800687c <prvGetDisinheritPriorityAfterTimeout>
 800675a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800675c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800675e:	689b      	ldr	r3, [r3, #8]
 8006760:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006762:	4618      	mov	r0, r3
 8006764:	f001 f946 	bl	80079f4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006768:	f001 fd94 	bl	8008294 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800676c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800676e:	4618      	mov	r0, r3
 8006770:	3738      	adds	r7, #56	; 0x38
 8006772:	46bd      	mov	sp, r7
 8006774:	bd80      	pop	{r7, pc}
 8006776:	bf00      	nop
 8006778:	e000ed04 	.word	0xe000ed04

0800677c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800677c:	b580      	push	{r7, lr}
 800677e:	b08e      	sub	sp, #56	; 0x38
 8006780:	af00      	add	r7, sp, #0
 8006782:	60f8      	str	r0, [r7, #12]
 8006784:	60b9      	str	r1, [r7, #8]
 8006786:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800678c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800678e:	2b00      	cmp	r3, #0
 8006790:	d10a      	bne.n	80067a8 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8006792:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006796:	f383 8811 	msr	BASEPRI, r3
 800679a:	f3bf 8f6f 	isb	sy
 800679e:	f3bf 8f4f 	dsb	sy
 80067a2:	623b      	str	r3, [r7, #32]
}
 80067a4:	bf00      	nop
 80067a6:	e7fe      	b.n	80067a6 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80067a8:	68bb      	ldr	r3, [r7, #8]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d103      	bne.n	80067b6 <xQueueReceiveFromISR+0x3a>
 80067ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d101      	bne.n	80067ba <xQueueReceiveFromISR+0x3e>
 80067b6:	2301      	movs	r3, #1
 80067b8:	e000      	b.n	80067bc <xQueueReceiveFromISR+0x40>
 80067ba:	2300      	movs	r3, #0
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d10a      	bne.n	80067d6 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 80067c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067c4:	f383 8811 	msr	BASEPRI, r3
 80067c8:	f3bf 8f6f 	isb	sy
 80067cc:	f3bf 8f4f 	dsb	sy
 80067d0:	61fb      	str	r3, [r7, #28]
}
 80067d2:	bf00      	nop
 80067d4:	e7fe      	b.n	80067d4 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80067d6:	f001 fe0f 	bl	80083f8 <vPortValidateInterruptPriority>
	__asm volatile
 80067da:	f3ef 8211 	mrs	r2, BASEPRI
 80067de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067e2:	f383 8811 	msr	BASEPRI, r3
 80067e6:	f3bf 8f6f 	isb	sy
 80067ea:	f3bf 8f4f 	dsb	sy
 80067ee:	61ba      	str	r2, [r7, #24]
 80067f0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80067f2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80067f4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80067f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067fa:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80067fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d02f      	beq.n	8006862 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8006802:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006804:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006808:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800680c:	68b9      	ldr	r1, [r7, #8]
 800680e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006810:	f000 f8b6 	bl	8006980 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006816:	1e5a      	subs	r2, r3, #1
 8006818:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800681a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800681c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006820:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006824:	d112      	bne.n	800684c <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006828:	691b      	ldr	r3, [r3, #16]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d016      	beq.n	800685c <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800682e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006830:	3310      	adds	r3, #16
 8006832:	4618      	mov	r0, r3
 8006834:	f000 fe08 	bl	8007448 <xTaskRemoveFromEventList>
 8006838:	4603      	mov	r3, r0
 800683a:	2b00      	cmp	r3, #0
 800683c:	d00e      	beq.n	800685c <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d00b      	beq.n	800685c <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2201      	movs	r2, #1
 8006848:	601a      	str	r2, [r3, #0]
 800684a:	e007      	b.n	800685c <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800684c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006850:	3301      	adds	r3, #1
 8006852:	b2db      	uxtb	r3, r3
 8006854:	b25a      	sxtb	r2, r3
 8006856:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006858:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800685c:	2301      	movs	r3, #1
 800685e:	637b      	str	r3, [r7, #52]	; 0x34
 8006860:	e001      	b.n	8006866 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8006862:	2300      	movs	r3, #0
 8006864:	637b      	str	r3, [r7, #52]	; 0x34
 8006866:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006868:	613b      	str	r3, [r7, #16]
	__asm volatile
 800686a:	693b      	ldr	r3, [r7, #16]
 800686c:	f383 8811 	msr	BASEPRI, r3
}
 8006870:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006872:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006874:	4618      	mov	r0, r3
 8006876:	3738      	adds	r7, #56	; 0x38
 8006878:	46bd      	mov	sp, r7
 800687a:	bd80      	pop	{r7, pc}

0800687c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800687c:	b480      	push	{r7}
 800687e:	b085      	sub	sp, #20
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006888:	2b00      	cmp	r3, #0
 800688a:	d006      	beq.n	800689a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f1c3 0307 	rsb	r3, r3, #7
 8006896:	60fb      	str	r3, [r7, #12]
 8006898:	e001      	b.n	800689e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800689a:	2300      	movs	r3, #0
 800689c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800689e:	68fb      	ldr	r3, [r7, #12]
	}
 80068a0:	4618      	mov	r0, r3
 80068a2:	3714      	adds	r7, #20
 80068a4:	46bd      	mov	sp, r7
 80068a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068aa:	4770      	bx	lr

080068ac <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b086      	sub	sp, #24
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	60f8      	str	r0, [r7, #12]
 80068b4:	60b9      	str	r1, [r7, #8]
 80068b6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80068b8:	2300      	movs	r3, #0
 80068ba:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068c0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d10d      	bne.n	80068e6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d14d      	bne.n	800696e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	689b      	ldr	r3, [r3, #8]
 80068d6:	4618      	mov	r0, r3
 80068d8:	f001 f806 	bl	80078e8 <xTaskPriorityDisinherit>
 80068dc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	2200      	movs	r2, #0
 80068e2:	609a      	str	r2, [r3, #8]
 80068e4:	e043      	b.n	800696e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d119      	bne.n	8006920 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	6858      	ldr	r0, [r3, #4]
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068f4:	461a      	mov	r2, r3
 80068f6:	68b9      	ldr	r1, [r7, #8]
 80068f8:	f001 ffd2 	bl	80088a0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	685a      	ldr	r2, [r3, #4]
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006904:	441a      	add	r2, r3
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	685a      	ldr	r2, [r3, #4]
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	689b      	ldr	r3, [r3, #8]
 8006912:	429a      	cmp	r2, r3
 8006914:	d32b      	bcc.n	800696e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681a      	ldr	r2, [r3, #0]
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	605a      	str	r2, [r3, #4]
 800691e:	e026      	b.n	800696e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	68d8      	ldr	r0, [r3, #12]
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006928:	461a      	mov	r2, r3
 800692a:	68b9      	ldr	r1, [r7, #8]
 800692c:	f001 ffb8 	bl	80088a0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	68da      	ldr	r2, [r3, #12]
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006938:	425b      	negs	r3, r3
 800693a:	441a      	add	r2, r3
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	68da      	ldr	r2, [r3, #12]
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	429a      	cmp	r2, r3
 800694a:	d207      	bcs.n	800695c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	689a      	ldr	r2, [r3, #8]
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006954:	425b      	negs	r3, r3
 8006956:	441a      	add	r2, r3
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2b02      	cmp	r3, #2
 8006960:	d105      	bne.n	800696e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006962:	693b      	ldr	r3, [r7, #16]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d002      	beq.n	800696e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006968:	693b      	ldr	r3, [r7, #16]
 800696a:	3b01      	subs	r3, #1
 800696c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800696e:	693b      	ldr	r3, [r7, #16]
 8006970:	1c5a      	adds	r2, r3, #1
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006976:	697b      	ldr	r3, [r7, #20]
}
 8006978:	4618      	mov	r0, r3
 800697a:	3718      	adds	r7, #24
 800697c:	46bd      	mov	sp, r7
 800697e:	bd80      	pop	{r7, pc}

08006980 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006980:	b580      	push	{r7, lr}
 8006982:	b082      	sub	sp, #8
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
 8006988:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800698e:	2b00      	cmp	r3, #0
 8006990:	d018      	beq.n	80069c4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	68da      	ldr	r2, [r3, #12]
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800699a:	441a      	add	r2, r3
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	68da      	ldr	r2, [r3, #12]
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	689b      	ldr	r3, [r3, #8]
 80069a8:	429a      	cmp	r2, r3
 80069aa:	d303      	bcc.n	80069b4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681a      	ldr	r2, [r3, #0]
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	68d9      	ldr	r1, [r3, #12]
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069bc:	461a      	mov	r2, r3
 80069be:	6838      	ldr	r0, [r7, #0]
 80069c0:	f001 ff6e 	bl	80088a0 <memcpy>
	}
}
 80069c4:	bf00      	nop
 80069c6:	3708      	adds	r7, #8
 80069c8:	46bd      	mov	sp, r7
 80069ca:	bd80      	pop	{r7, pc}

080069cc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b084      	sub	sp, #16
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80069d4:	f001 fc2e 	bl	8008234 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80069de:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80069e0:	e011      	b.n	8006a06 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d012      	beq.n	8006a10 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	3324      	adds	r3, #36	; 0x24
 80069ee:	4618      	mov	r0, r3
 80069f0:	f000 fd2a 	bl	8007448 <xTaskRemoveFromEventList>
 80069f4:	4603      	mov	r3, r0
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d001      	beq.n	80069fe <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80069fa:	f000 fdff 	bl	80075fc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80069fe:	7bfb      	ldrb	r3, [r7, #15]
 8006a00:	3b01      	subs	r3, #1
 8006a02:	b2db      	uxtb	r3, r3
 8006a04:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006a06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	dce9      	bgt.n	80069e2 <prvUnlockQueue+0x16>
 8006a0e:	e000      	b.n	8006a12 <prvUnlockQueue+0x46>
					break;
 8006a10:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	22ff      	movs	r2, #255	; 0xff
 8006a16:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006a1a:	f001 fc3b 	bl	8008294 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006a1e:	f001 fc09 	bl	8008234 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006a28:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006a2a:	e011      	b.n	8006a50 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	691b      	ldr	r3, [r3, #16]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d012      	beq.n	8006a5a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	3310      	adds	r3, #16
 8006a38:	4618      	mov	r0, r3
 8006a3a:	f000 fd05 	bl	8007448 <xTaskRemoveFromEventList>
 8006a3e:	4603      	mov	r3, r0
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d001      	beq.n	8006a48 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006a44:	f000 fdda 	bl	80075fc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006a48:	7bbb      	ldrb	r3, [r7, #14]
 8006a4a:	3b01      	subs	r3, #1
 8006a4c:	b2db      	uxtb	r3, r3
 8006a4e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006a50:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	dce9      	bgt.n	8006a2c <prvUnlockQueue+0x60>
 8006a58:	e000      	b.n	8006a5c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006a5a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	22ff      	movs	r2, #255	; 0xff
 8006a60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006a64:	f001 fc16 	bl	8008294 <vPortExitCritical>
}
 8006a68:	bf00      	nop
 8006a6a:	3710      	adds	r7, #16
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	bd80      	pop	{r7, pc}

08006a70 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b084      	sub	sp, #16
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006a78:	f001 fbdc 	bl	8008234 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d102      	bne.n	8006a8a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006a84:	2301      	movs	r3, #1
 8006a86:	60fb      	str	r3, [r7, #12]
 8006a88:	e001      	b.n	8006a8e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006a8e:	f001 fc01 	bl	8008294 <vPortExitCritical>

	return xReturn;
 8006a92:	68fb      	ldr	r3, [r7, #12]
}
 8006a94:	4618      	mov	r0, r3
 8006a96:	3710      	adds	r7, #16
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	bd80      	pop	{r7, pc}

08006a9c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b084      	sub	sp, #16
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006aa4:	f001 fbc6 	bl	8008234 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ab0:	429a      	cmp	r2, r3
 8006ab2:	d102      	bne.n	8006aba <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	60fb      	str	r3, [r7, #12]
 8006ab8:	e001      	b.n	8006abe <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006aba:	2300      	movs	r3, #0
 8006abc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006abe:	f001 fbe9 	bl	8008294 <vPortExitCritical>

	return xReturn;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
}
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	3710      	adds	r7, #16
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	bd80      	pop	{r7, pc}

08006acc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b08e      	sub	sp, #56	; 0x38
 8006ad0:	af04      	add	r7, sp, #16
 8006ad2:	60f8      	str	r0, [r7, #12]
 8006ad4:	60b9      	str	r1, [r7, #8]
 8006ad6:	607a      	str	r2, [r7, #4]
 8006ad8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006ada:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d10a      	bne.n	8006af6 <xTaskCreateStatic+0x2a>
	__asm volatile
 8006ae0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ae4:	f383 8811 	msr	BASEPRI, r3
 8006ae8:	f3bf 8f6f 	isb	sy
 8006aec:	f3bf 8f4f 	dsb	sy
 8006af0:	623b      	str	r3, [r7, #32]
}
 8006af2:	bf00      	nop
 8006af4:	e7fe      	b.n	8006af4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006af6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d10a      	bne.n	8006b12 <xTaskCreateStatic+0x46>
	__asm volatile
 8006afc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b00:	f383 8811 	msr	BASEPRI, r3
 8006b04:	f3bf 8f6f 	isb	sy
 8006b08:	f3bf 8f4f 	dsb	sy
 8006b0c:	61fb      	str	r3, [r7, #28]
}
 8006b0e:	bf00      	nop
 8006b10:	e7fe      	b.n	8006b10 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006b12:	2354      	movs	r3, #84	; 0x54
 8006b14:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006b16:	693b      	ldr	r3, [r7, #16]
 8006b18:	2b54      	cmp	r3, #84	; 0x54
 8006b1a:	d00a      	beq.n	8006b32 <xTaskCreateStatic+0x66>
	__asm volatile
 8006b1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b20:	f383 8811 	msr	BASEPRI, r3
 8006b24:	f3bf 8f6f 	isb	sy
 8006b28:	f3bf 8f4f 	dsb	sy
 8006b2c:	61bb      	str	r3, [r7, #24]
}
 8006b2e:	bf00      	nop
 8006b30:	e7fe      	b.n	8006b30 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006b32:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006b34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d01e      	beq.n	8006b78 <xTaskCreateStatic+0xac>
 8006b3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d01b      	beq.n	8006b78 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006b40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b42:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b46:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006b48:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b4c:	2202      	movs	r2, #2
 8006b4e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006b52:	2300      	movs	r3, #0
 8006b54:	9303      	str	r3, [sp, #12]
 8006b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b58:	9302      	str	r3, [sp, #8]
 8006b5a:	f107 0314 	add.w	r3, r7, #20
 8006b5e:	9301      	str	r3, [sp, #4]
 8006b60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b62:	9300      	str	r3, [sp, #0]
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	687a      	ldr	r2, [r7, #4]
 8006b68:	68b9      	ldr	r1, [r7, #8]
 8006b6a:	68f8      	ldr	r0, [r7, #12]
 8006b6c:	f000 f850 	bl	8006c10 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006b70:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006b72:	f000 f8d5 	bl	8006d20 <prvAddNewTaskToReadyList>
 8006b76:	e001      	b.n	8006b7c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006b78:	2300      	movs	r3, #0
 8006b7a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006b7c:	697b      	ldr	r3, [r7, #20]
	}
 8006b7e:	4618      	mov	r0, r3
 8006b80:	3728      	adds	r7, #40	; 0x28
 8006b82:	46bd      	mov	sp, r7
 8006b84:	bd80      	pop	{r7, pc}

08006b86 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006b86:	b580      	push	{r7, lr}
 8006b88:	b08c      	sub	sp, #48	; 0x30
 8006b8a:	af04      	add	r7, sp, #16
 8006b8c:	60f8      	str	r0, [r7, #12]
 8006b8e:	60b9      	str	r1, [r7, #8]
 8006b90:	603b      	str	r3, [r7, #0]
 8006b92:	4613      	mov	r3, r2
 8006b94:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006b96:	88fb      	ldrh	r3, [r7, #6]
 8006b98:	009b      	lsls	r3, r3, #2
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	f001 fc6c 	bl	8008478 <pvPortMalloc>
 8006ba0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006ba2:	697b      	ldr	r3, [r7, #20]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d00e      	beq.n	8006bc6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006ba8:	2054      	movs	r0, #84	; 0x54
 8006baa:	f001 fc65 	bl	8008478 <pvPortMalloc>
 8006bae:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006bb0:	69fb      	ldr	r3, [r7, #28]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d003      	beq.n	8006bbe <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006bb6:	69fb      	ldr	r3, [r7, #28]
 8006bb8:	697a      	ldr	r2, [r7, #20]
 8006bba:	631a      	str	r2, [r3, #48]	; 0x30
 8006bbc:	e005      	b.n	8006bca <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006bbe:	6978      	ldr	r0, [r7, #20]
 8006bc0:	f001 fd26 	bl	8008610 <vPortFree>
 8006bc4:	e001      	b.n	8006bca <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006bca:	69fb      	ldr	r3, [r7, #28]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d017      	beq.n	8006c00 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006bd0:	69fb      	ldr	r3, [r7, #28]
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006bd8:	88fa      	ldrh	r2, [r7, #6]
 8006bda:	2300      	movs	r3, #0
 8006bdc:	9303      	str	r3, [sp, #12]
 8006bde:	69fb      	ldr	r3, [r7, #28]
 8006be0:	9302      	str	r3, [sp, #8]
 8006be2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006be4:	9301      	str	r3, [sp, #4]
 8006be6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006be8:	9300      	str	r3, [sp, #0]
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	68b9      	ldr	r1, [r7, #8]
 8006bee:	68f8      	ldr	r0, [r7, #12]
 8006bf0:	f000 f80e 	bl	8006c10 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006bf4:	69f8      	ldr	r0, [r7, #28]
 8006bf6:	f000 f893 	bl	8006d20 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006bfa:	2301      	movs	r3, #1
 8006bfc:	61bb      	str	r3, [r7, #24]
 8006bfe:	e002      	b.n	8006c06 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006c00:	f04f 33ff 	mov.w	r3, #4294967295
 8006c04:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006c06:	69bb      	ldr	r3, [r7, #24]
	}
 8006c08:	4618      	mov	r0, r3
 8006c0a:	3720      	adds	r7, #32
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	bd80      	pop	{r7, pc}

08006c10 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b088      	sub	sp, #32
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	60f8      	str	r0, [r7, #12]
 8006c18:	60b9      	str	r1, [r7, #8]
 8006c1a:	607a      	str	r2, [r7, #4]
 8006c1c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006c1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006c28:	3b01      	subs	r3, #1
 8006c2a:	009b      	lsls	r3, r3, #2
 8006c2c:	4413      	add	r3, r2
 8006c2e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006c30:	69bb      	ldr	r3, [r7, #24]
 8006c32:	f023 0307 	bic.w	r3, r3, #7
 8006c36:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006c38:	69bb      	ldr	r3, [r7, #24]
 8006c3a:	f003 0307 	and.w	r3, r3, #7
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d00a      	beq.n	8006c58 <prvInitialiseNewTask+0x48>
	__asm volatile
 8006c42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c46:	f383 8811 	msr	BASEPRI, r3
 8006c4a:	f3bf 8f6f 	isb	sy
 8006c4e:	f3bf 8f4f 	dsb	sy
 8006c52:	617b      	str	r3, [r7, #20]
}
 8006c54:	bf00      	nop
 8006c56:	e7fe      	b.n	8006c56 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006c58:	68bb      	ldr	r3, [r7, #8]
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d01f      	beq.n	8006c9e <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006c5e:	2300      	movs	r3, #0
 8006c60:	61fb      	str	r3, [r7, #28]
 8006c62:	e012      	b.n	8006c8a <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006c64:	68ba      	ldr	r2, [r7, #8]
 8006c66:	69fb      	ldr	r3, [r7, #28]
 8006c68:	4413      	add	r3, r2
 8006c6a:	7819      	ldrb	r1, [r3, #0]
 8006c6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c6e:	69fb      	ldr	r3, [r7, #28]
 8006c70:	4413      	add	r3, r2
 8006c72:	3334      	adds	r3, #52	; 0x34
 8006c74:	460a      	mov	r2, r1
 8006c76:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006c78:	68ba      	ldr	r2, [r7, #8]
 8006c7a:	69fb      	ldr	r3, [r7, #28]
 8006c7c:	4413      	add	r3, r2
 8006c7e:	781b      	ldrb	r3, [r3, #0]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d006      	beq.n	8006c92 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006c84:	69fb      	ldr	r3, [r7, #28]
 8006c86:	3301      	adds	r3, #1
 8006c88:	61fb      	str	r3, [r7, #28]
 8006c8a:	69fb      	ldr	r3, [r7, #28]
 8006c8c:	2b0f      	cmp	r3, #15
 8006c8e:	d9e9      	bls.n	8006c64 <prvInitialiseNewTask+0x54>
 8006c90:	e000      	b.n	8006c94 <prvInitialiseNewTask+0x84>
			{
				break;
 8006c92:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006c94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c96:	2200      	movs	r2, #0
 8006c98:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006c9c:	e003      	b.n	8006ca6 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006c9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006ca6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ca8:	2b06      	cmp	r3, #6
 8006caa:	d901      	bls.n	8006cb0 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006cac:	2306      	movs	r3, #6
 8006cae:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006cb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cb2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006cb4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006cb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cb8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006cba:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006cbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006cc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cc4:	3304      	adds	r3, #4
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	f7fe ff2c 	bl	8005b24 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006ccc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cce:	3318      	adds	r3, #24
 8006cd0:	4618      	mov	r0, r3
 8006cd2:	f7fe ff27 	bl	8005b24 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006cd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cd8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006cda:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006cdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cde:	f1c3 0207 	rsb	r2, r3, #7
 8006ce2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ce4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006ce6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ce8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006cea:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006cec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cee:	2200      	movs	r2, #0
 8006cf0:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006cf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006cfa:	683a      	ldr	r2, [r7, #0]
 8006cfc:	68f9      	ldr	r1, [r7, #12]
 8006cfe:	69b8      	ldr	r0, [r7, #24]
 8006d00:	f001 f96a 	bl	8007fd8 <pxPortInitialiseStack>
 8006d04:	4602      	mov	r2, r0
 8006d06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d08:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006d0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d002      	beq.n	8006d16 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006d10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d12:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006d14:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006d16:	bf00      	nop
 8006d18:	3720      	adds	r7, #32
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	bd80      	pop	{r7, pc}
	...

08006d20 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b082      	sub	sp, #8
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006d28:	f001 fa84 	bl	8008234 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006d2c:	4b2a      	ldr	r3, [pc, #168]	; (8006dd8 <prvAddNewTaskToReadyList+0xb8>)
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	3301      	adds	r3, #1
 8006d32:	4a29      	ldr	r2, [pc, #164]	; (8006dd8 <prvAddNewTaskToReadyList+0xb8>)
 8006d34:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006d36:	4b29      	ldr	r3, [pc, #164]	; (8006ddc <prvAddNewTaskToReadyList+0xbc>)
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d109      	bne.n	8006d52 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006d3e:	4a27      	ldr	r2, [pc, #156]	; (8006ddc <prvAddNewTaskToReadyList+0xbc>)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006d44:	4b24      	ldr	r3, [pc, #144]	; (8006dd8 <prvAddNewTaskToReadyList+0xb8>)
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	2b01      	cmp	r3, #1
 8006d4a:	d110      	bne.n	8006d6e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006d4c:	f000 fc7a 	bl	8007644 <prvInitialiseTaskLists>
 8006d50:	e00d      	b.n	8006d6e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006d52:	4b23      	ldr	r3, [pc, #140]	; (8006de0 <prvAddNewTaskToReadyList+0xc0>)
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d109      	bne.n	8006d6e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006d5a:	4b20      	ldr	r3, [pc, #128]	; (8006ddc <prvAddNewTaskToReadyList+0xbc>)
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d64:	429a      	cmp	r2, r3
 8006d66:	d802      	bhi.n	8006d6e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006d68:	4a1c      	ldr	r2, [pc, #112]	; (8006ddc <prvAddNewTaskToReadyList+0xbc>)
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006d6e:	4b1d      	ldr	r3, [pc, #116]	; (8006de4 <prvAddNewTaskToReadyList+0xc4>)
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	3301      	adds	r3, #1
 8006d74:	4a1b      	ldr	r2, [pc, #108]	; (8006de4 <prvAddNewTaskToReadyList+0xc4>)
 8006d76:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d7c:	2201      	movs	r2, #1
 8006d7e:	409a      	lsls	r2, r3
 8006d80:	4b19      	ldr	r3, [pc, #100]	; (8006de8 <prvAddNewTaskToReadyList+0xc8>)
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	4313      	orrs	r3, r2
 8006d86:	4a18      	ldr	r2, [pc, #96]	; (8006de8 <prvAddNewTaskToReadyList+0xc8>)
 8006d88:	6013      	str	r3, [r2, #0]
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d8e:	4613      	mov	r3, r2
 8006d90:	009b      	lsls	r3, r3, #2
 8006d92:	4413      	add	r3, r2
 8006d94:	009b      	lsls	r3, r3, #2
 8006d96:	4a15      	ldr	r2, [pc, #84]	; (8006dec <prvAddNewTaskToReadyList+0xcc>)
 8006d98:	441a      	add	r2, r3
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	3304      	adds	r3, #4
 8006d9e:	4619      	mov	r1, r3
 8006da0:	4610      	mov	r0, r2
 8006da2:	f7fe fecc 	bl	8005b3e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006da6:	f001 fa75 	bl	8008294 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006daa:	4b0d      	ldr	r3, [pc, #52]	; (8006de0 <prvAddNewTaskToReadyList+0xc0>)
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d00e      	beq.n	8006dd0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006db2:	4b0a      	ldr	r3, [pc, #40]	; (8006ddc <prvAddNewTaskToReadyList+0xbc>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dbc:	429a      	cmp	r2, r3
 8006dbe:	d207      	bcs.n	8006dd0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006dc0:	4b0b      	ldr	r3, [pc, #44]	; (8006df0 <prvAddNewTaskToReadyList+0xd0>)
 8006dc2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006dc6:	601a      	str	r2, [r3, #0]
 8006dc8:	f3bf 8f4f 	dsb	sy
 8006dcc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006dd0:	bf00      	nop
 8006dd2:	3708      	adds	r7, #8
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	bd80      	pop	{r7, pc}
 8006dd8:	2000070c 	.word	0x2000070c
 8006ddc:	2000060c 	.word	0x2000060c
 8006de0:	20000718 	.word	0x20000718
 8006de4:	20000728 	.word	0x20000728
 8006de8:	20000714 	.word	0x20000714
 8006dec:	20000610 	.word	0x20000610
 8006df0:	e000ed04 	.word	0xe000ed04

08006df4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006df4:	b580      	push	{r7, lr}
 8006df6:	b084      	sub	sp, #16
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d017      	beq.n	8006e36 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006e06:	4b13      	ldr	r3, [pc, #76]	; (8006e54 <vTaskDelay+0x60>)
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d00a      	beq.n	8006e24 <vTaskDelay+0x30>
	__asm volatile
 8006e0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e12:	f383 8811 	msr	BASEPRI, r3
 8006e16:	f3bf 8f6f 	isb	sy
 8006e1a:	f3bf 8f4f 	dsb	sy
 8006e1e:	60bb      	str	r3, [r7, #8]
}
 8006e20:	bf00      	nop
 8006e22:	e7fe      	b.n	8006e22 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006e24:	f000 f90c 	bl	8007040 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006e28:	2100      	movs	r1, #0
 8006e2a:	6878      	ldr	r0, [r7, #4]
 8006e2c:	f001 f86e 	bl	8007f0c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006e30:	f000 f914 	bl	800705c <xTaskResumeAll>
 8006e34:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d107      	bne.n	8006e4c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006e3c:	4b06      	ldr	r3, [pc, #24]	; (8006e58 <vTaskDelay+0x64>)
 8006e3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006e42:	601a      	str	r2, [r3, #0]
 8006e44:	f3bf 8f4f 	dsb	sy
 8006e48:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006e4c:	bf00      	nop
 8006e4e:	3710      	adds	r7, #16
 8006e50:	46bd      	mov	sp, r7
 8006e52:	bd80      	pop	{r7, pc}
 8006e54:	20000734 	.word	0x20000734
 8006e58:	e000ed04 	.word	0xe000ed04

08006e5c <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8006e5c:	b580      	push	{r7, lr}
 8006e5e:	b084      	sub	sp, #16
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8006e64:	f001 f9e6 	bl	8008234 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d102      	bne.n	8006e74 <vTaskSuspend+0x18>
 8006e6e:	4b3c      	ldr	r3, [pc, #240]	; (8006f60 <vTaskSuspend+0x104>)
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	e000      	b.n	8006e76 <vTaskSuspend+0x1a>
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	3304      	adds	r3, #4
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	f7fe febb 	bl	8005bf8 <uxListRemove>
 8006e82:	4603      	mov	r3, r0
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d115      	bne.n	8006eb4 <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e8c:	4935      	ldr	r1, [pc, #212]	; (8006f64 <vTaskSuspend+0x108>)
 8006e8e:	4613      	mov	r3, r2
 8006e90:	009b      	lsls	r3, r3, #2
 8006e92:	4413      	add	r3, r2
 8006e94:	009b      	lsls	r3, r3, #2
 8006e96:	440b      	add	r3, r1
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d10a      	bne.n	8006eb4 <vTaskSuspend+0x58>
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ea2:	2201      	movs	r2, #1
 8006ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8006ea8:	43da      	mvns	r2, r3
 8006eaa:	4b2f      	ldr	r3, [pc, #188]	; (8006f68 <vTaskSuspend+0x10c>)
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	4013      	ands	r3, r2
 8006eb0:	4a2d      	ldr	r2, [pc, #180]	; (8006f68 <vTaskSuspend+0x10c>)
 8006eb2:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d004      	beq.n	8006ec6 <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	3318      	adds	r3, #24
 8006ec0:	4618      	mov	r0, r3
 8006ec2:	f7fe fe99 	bl	8005bf8 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	3304      	adds	r3, #4
 8006eca:	4619      	mov	r1, r3
 8006ecc:	4827      	ldr	r0, [pc, #156]	; (8006f6c <vTaskSuspend+0x110>)
 8006ece:	f7fe fe36 	bl	8005b3e <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006ed8:	b2db      	uxtb	r3, r3
 8006eda:	2b01      	cmp	r3, #1
 8006edc:	d103      	bne.n	8006ee6 <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8006ee6:	f001 f9d5 	bl	8008294 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8006eea:	4b21      	ldr	r3, [pc, #132]	; (8006f70 <vTaskSuspend+0x114>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d005      	beq.n	8006efe <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8006ef2:	f001 f99f 	bl	8008234 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8006ef6:	f000 fc43 	bl	8007780 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8006efa:	f001 f9cb 	bl	8008294 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8006efe:	4b18      	ldr	r3, [pc, #96]	; (8006f60 <vTaskSuspend+0x104>)
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	68fa      	ldr	r2, [r7, #12]
 8006f04:	429a      	cmp	r2, r3
 8006f06:	d127      	bne.n	8006f58 <vTaskSuspend+0xfc>
		{
			if( xSchedulerRunning != pdFALSE )
 8006f08:	4b19      	ldr	r3, [pc, #100]	; (8006f70 <vTaskSuspend+0x114>)
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d017      	beq.n	8006f40 <vTaskSuspend+0xe4>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8006f10:	4b18      	ldr	r3, [pc, #96]	; (8006f74 <vTaskSuspend+0x118>)
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d00a      	beq.n	8006f2e <vTaskSuspend+0xd2>
	__asm volatile
 8006f18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f1c:	f383 8811 	msr	BASEPRI, r3
 8006f20:	f3bf 8f6f 	isb	sy
 8006f24:	f3bf 8f4f 	dsb	sy
 8006f28:	60bb      	str	r3, [r7, #8]
}
 8006f2a:	bf00      	nop
 8006f2c:	e7fe      	b.n	8006f2c <vTaskSuspend+0xd0>
				portYIELD_WITHIN_API();
 8006f2e:	4b12      	ldr	r3, [pc, #72]	; (8006f78 <vTaskSuspend+0x11c>)
 8006f30:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f34:	601a      	str	r2, [r3, #0]
 8006f36:	f3bf 8f4f 	dsb	sy
 8006f3a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006f3e:	e00b      	b.n	8006f58 <vTaskSuspend+0xfc>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8006f40:	4b0a      	ldr	r3, [pc, #40]	; (8006f6c <vTaskSuspend+0x110>)
 8006f42:	681a      	ldr	r2, [r3, #0]
 8006f44:	4b0d      	ldr	r3, [pc, #52]	; (8006f7c <vTaskSuspend+0x120>)
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	429a      	cmp	r2, r3
 8006f4a:	d103      	bne.n	8006f54 <vTaskSuspend+0xf8>
					pxCurrentTCB = NULL;
 8006f4c:	4b04      	ldr	r3, [pc, #16]	; (8006f60 <vTaskSuspend+0x104>)
 8006f4e:	2200      	movs	r2, #0
 8006f50:	601a      	str	r2, [r3, #0]
	}
 8006f52:	e001      	b.n	8006f58 <vTaskSuspend+0xfc>
					vTaskSwitchContext();
 8006f54:	f000 f9f8 	bl	8007348 <vTaskSwitchContext>
	}
 8006f58:	bf00      	nop
 8006f5a:	3710      	adds	r7, #16
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	bd80      	pop	{r7, pc}
 8006f60:	2000060c 	.word	0x2000060c
 8006f64:	20000610 	.word	0x20000610
 8006f68:	20000714 	.word	0x20000714
 8006f6c:	200006f8 	.word	0x200006f8
 8006f70:	20000718 	.word	0x20000718
 8006f74:	20000734 	.word	0x20000734
 8006f78:	e000ed04 	.word	0xe000ed04
 8006f7c:	2000070c 	.word	0x2000070c

08006f80 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006f80:	b580      	push	{r7, lr}
 8006f82:	b08a      	sub	sp, #40	; 0x28
 8006f84:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006f86:	2300      	movs	r3, #0
 8006f88:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006f8e:	463a      	mov	r2, r7
 8006f90:	1d39      	adds	r1, r7, #4
 8006f92:	f107 0308 	add.w	r3, r7, #8
 8006f96:	4618      	mov	r0, r3
 8006f98:	f7f9 ffc0 	bl	8000f1c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006f9c:	6839      	ldr	r1, [r7, #0]
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	68ba      	ldr	r2, [r7, #8]
 8006fa2:	9202      	str	r2, [sp, #8]
 8006fa4:	9301      	str	r3, [sp, #4]
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	9300      	str	r3, [sp, #0]
 8006faa:	2300      	movs	r3, #0
 8006fac:	460a      	mov	r2, r1
 8006fae:	491e      	ldr	r1, [pc, #120]	; (8007028 <vTaskStartScheduler+0xa8>)
 8006fb0:	481e      	ldr	r0, [pc, #120]	; (800702c <vTaskStartScheduler+0xac>)
 8006fb2:	f7ff fd8b 	bl	8006acc <xTaskCreateStatic>
 8006fb6:	4603      	mov	r3, r0
 8006fb8:	4a1d      	ldr	r2, [pc, #116]	; (8007030 <vTaskStartScheduler+0xb0>)
 8006fba:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006fbc:	4b1c      	ldr	r3, [pc, #112]	; (8007030 <vTaskStartScheduler+0xb0>)
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d002      	beq.n	8006fca <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006fc4:	2301      	movs	r3, #1
 8006fc6:	617b      	str	r3, [r7, #20]
 8006fc8:	e001      	b.n	8006fce <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006fca:	2300      	movs	r3, #0
 8006fcc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006fce:	697b      	ldr	r3, [r7, #20]
 8006fd0:	2b01      	cmp	r3, #1
 8006fd2:	d116      	bne.n	8007002 <vTaskStartScheduler+0x82>
	__asm volatile
 8006fd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fd8:	f383 8811 	msr	BASEPRI, r3
 8006fdc:	f3bf 8f6f 	isb	sy
 8006fe0:	f3bf 8f4f 	dsb	sy
 8006fe4:	613b      	str	r3, [r7, #16]
}
 8006fe6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006fe8:	4b12      	ldr	r3, [pc, #72]	; (8007034 <vTaskStartScheduler+0xb4>)
 8006fea:	f04f 32ff 	mov.w	r2, #4294967295
 8006fee:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006ff0:	4b11      	ldr	r3, [pc, #68]	; (8007038 <vTaskStartScheduler+0xb8>)
 8006ff2:	2201      	movs	r2, #1
 8006ff4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006ff6:	4b11      	ldr	r3, [pc, #68]	; (800703c <vTaskStartScheduler+0xbc>)
 8006ff8:	2200      	movs	r2, #0
 8006ffa:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006ffc:	f001 f878 	bl	80080f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007000:	e00e      	b.n	8007020 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007002:	697b      	ldr	r3, [r7, #20]
 8007004:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007008:	d10a      	bne.n	8007020 <vTaskStartScheduler+0xa0>
	__asm volatile
 800700a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800700e:	f383 8811 	msr	BASEPRI, r3
 8007012:	f3bf 8f6f 	isb	sy
 8007016:	f3bf 8f4f 	dsb	sy
 800701a:	60fb      	str	r3, [r7, #12]
}
 800701c:	bf00      	nop
 800701e:	e7fe      	b.n	800701e <vTaskStartScheduler+0x9e>
}
 8007020:	bf00      	nop
 8007022:	3718      	adds	r7, #24
 8007024:	46bd      	mov	sp, r7
 8007026:	bd80      	pop	{r7, pc}
 8007028:	0800b984 	.word	0x0800b984
 800702c:	08007615 	.word	0x08007615
 8007030:	20000730 	.word	0x20000730
 8007034:	2000072c 	.word	0x2000072c
 8007038:	20000718 	.word	0x20000718
 800703c:	20000710 	.word	0x20000710

08007040 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007040:	b480      	push	{r7}
 8007042:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007044:	4b04      	ldr	r3, [pc, #16]	; (8007058 <vTaskSuspendAll+0x18>)
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	3301      	adds	r3, #1
 800704a:	4a03      	ldr	r2, [pc, #12]	; (8007058 <vTaskSuspendAll+0x18>)
 800704c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800704e:	bf00      	nop
 8007050:	46bd      	mov	sp, r7
 8007052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007056:	4770      	bx	lr
 8007058:	20000734 	.word	0x20000734

0800705c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800705c:	b580      	push	{r7, lr}
 800705e:	b084      	sub	sp, #16
 8007060:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007062:	2300      	movs	r3, #0
 8007064:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007066:	2300      	movs	r3, #0
 8007068:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800706a:	4b41      	ldr	r3, [pc, #260]	; (8007170 <xTaskResumeAll+0x114>)
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	2b00      	cmp	r3, #0
 8007070:	d10a      	bne.n	8007088 <xTaskResumeAll+0x2c>
	__asm volatile
 8007072:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007076:	f383 8811 	msr	BASEPRI, r3
 800707a:	f3bf 8f6f 	isb	sy
 800707e:	f3bf 8f4f 	dsb	sy
 8007082:	603b      	str	r3, [r7, #0]
}
 8007084:	bf00      	nop
 8007086:	e7fe      	b.n	8007086 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007088:	f001 f8d4 	bl	8008234 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800708c:	4b38      	ldr	r3, [pc, #224]	; (8007170 <xTaskResumeAll+0x114>)
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	3b01      	subs	r3, #1
 8007092:	4a37      	ldr	r2, [pc, #220]	; (8007170 <xTaskResumeAll+0x114>)
 8007094:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007096:	4b36      	ldr	r3, [pc, #216]	; (8007170 <xTaskResumeAll+0x114>)
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d161      	bne.n	8007162 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800709e:	4b35      	ldr	r3, [pc, #212]	; (8007174 <xTaskResumeAll+0x118>)
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d05d      	beq.n	8007162 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80070a6:	e02e      	b.n	8007106 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80070a8:	4b33      	ldr	r3, [pc, #204]	; (8007178 <xTaskResumeAll+0x11c>)
 80070aa:	68db      	ldr	r3, [r3, #12]
 80070ac:	68db      	ldr	r3, [r3, #12]
 80070ae:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	3318      	adds	r3, #24
 80070b4:	4618      	mov	r0, r3
 80070b6:	f7fe fd9f 	bl	8005bf8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	3304      	adds	r3, #4
 80070be:	4618      	mov	r0, r3
 80070c0:	f7fe fd9a 	bl	8005bf8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070c8:	2201      	movs	r2, #1
 80070ca:	409a      	lsls	r2, r3
 80070cc:	4b2b      	ldr	r3, [pc, #172]	; (800717c <xTaskResumeAll+0x120>)
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4313      	orrs	r3, r2
 80070d2:	4a2a      	ldr	r2, [pc, #168]	; (800717c <xTaskResumeAll+0x120>)
 80070d4:	6013      	str	r3, [r2, #0]
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070da:	4613      	mov	r3, r2
 80070dc:	009b      	lsls	r3, r3, #2
 80070de:	4413      	add	r3, r2
 80070e0:	009b      	lsls	r3, r3, #2
 80070e2:	4a27      	ldr	r2, [pc, #156]	; (8007180 <xTaskResumeAll+0x124>)
 80070e4:	441a      	add	r2, r3
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	3304      	adds	r3, #4
 80070ea:	4619      	mov	r1, r3
 80070ec:	4610      	mov	r0, r2
 80070ee:	f7fe fd26 	bl	8005b3e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070f6:	4b23      	ldr	r3, [pc, #140]	; (8007184 <xTaskResumeAll+0x128>)
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070fc:	429a      	cmp	r2, r3
 80070fe:	d302      	bcc.n	8007106 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8007100:	4b21      	ldr	r3, [pc, #132]	; (8007188 <xTaskResumeAll+0x12c>)
 8007102:	2201      	movs	r2, #1
 8007104:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007106:	4b1c      	ldr	r3, [pc, #112]	; (8007178 <xTaskResumeAll+0x11c>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	2b00      	cmp	r3, #0
 800710c:	d1cc      	bne.n	80070a8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	2b00      	cmp	r3, #0
 8007112:	d001      	beq.n	8007118 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007114:	f000 fb34 	bl	8007780 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007118:	4b1c      	ldr	r3, [pc, #112]	; (800718c <xTaskResumeAll+0x130>)
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	2b00      	cmp	r3, #0
 8007122:	d010      	beq.n	8007146 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007124:	f000 f858 	bl	80071d8 <xTaskIncrementTick>
 8007128:	4603      	mov	r3, r0
 800712a:	2b00      	cmp	r3, #0
 800712c:	d002      	beq.n	8007134 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800712e:	4b16      	ldr	r3, [pc, #88]	; (8007188 <xTaskResumeAll+0x12c>)
 8007130:	2201      	movs	r2, #1
 8007132:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	3b01      	subs	r3, #1
 8007138:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	2b00      	cmp	r3, #0
 800713e:	d1f1      	bne.n	8007124 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8007140:	4b12      	ldr	r3, [pc, #72]	; (800718c <xTaskResumeAll+0x130>)
 8007142:	2200      	movs	r2, #0
 8007144:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007146:	4b10      	ldr	r3, [pc, #64]	; (8007188 <xTaskResumeAll+0x12c>)
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d009      	beq.n	8007162 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800714e:	2301      	movs	r3, #1
 8007150:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007152:	4b0f      	ldr	r3, [pc, #60]	; (8007190 <xTaskResumeAll+0x134>)
 8007154:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007158:	601a      	str	r2, [r3, #0]
 800715a:	f3bf 8f4f 	dsb	sy
 800715e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007162:	f001 f897 	bl	8008294 <vPortExitCritical>

	return xAlreadyYielded;
 8007166:	68bb      	ldr	r3, [r7, #8]
}
 8007168:	4618      	mov	r0, r3
 800716a:	3710      	adds	r7, #16
 800716c:	46bd      	mov	sp, r7
 800716e:	bd80      	pop	{r7, pc}
 8007170:	20000734 	.word	0x20000734
 8007174:	2000070c 	.word	0x2000070c
 8007178:	200006cc 	.word	0x200006cc
 800717c:	20000714 	.word	0x20000714
 8007180:	20000610 	.word	0x20000610
 8007184:	2000060c 	.word	0x2000060c
 8007188:	20000720 	.word	0x20000720
 800718c:	2000071c 	.word	0x2000071c
 8007190:	e000ed04 	.word	0xe000ed04

08007194 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007194:	b480      	push	{r7}
 8007196:	b083      	sub	sp, #12
 8007198:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800719a:	4b05      	ldr	r3, [pc, #20]	; (80071b0 <xTaskGetTickCount+0x1c>)
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80071a0:	687b      	ldr	r3, [r7, #4]
}
 80071a2:	4618      	mov	r0, r3
 80071a4:	370c      	adds	r7, #12
 80071a6:	46bd      	mov	sp, r7
 80071a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ac:	4770      	bx	lr
 80071ae:	bf00      	nop
 80071b0:	20000710 	.word	0x20000710

080071b4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b082      	sub	sp, #8
 80071b8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80071ba:	f001 f91d 	bl	80083f8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80071be:	2300      	movs	r3, #0
 80071c0:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80071c2:	4b04      	ldr	r3, [pc, #16]	; (80071d4 <xTaskGetTickCountFromISR+0x20>)
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80071c8:	683b      	ldr	r3, [r7, #0]
}
 80071ca:	4618      	mov	r0, r3
 80071cc:	3708      	adds	r7, #8
 80071ce:	46bd      	mov	sp, r7
 80071d0:	bd80      	pop	{r7, pc}
 80071d2:	bf00      	nop
 80071d4:	20000710 	.word	0x20000710

080071d8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80071d8:	b580      	push	{r7, lr}
 80071da:	b086      	sub	sp, #24
 80071dc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80071de:	2300      	movs	r3, #0
 80071e0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80071e2:	4b4e      	ldr	r3, [pc, #312]	; (800731c <xTaskIncrementTick+0x144>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	f040 808e 	bne.w	8007308 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80071ec:	4b4c      	ldr	r3, [pc, #304]	; (8007320 <xTaskIncrementTick+0x148>)
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	3301      	adds	r3, #1
 80071f2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80071f4:	4a4a      	ldr	r2, [pc, #296]	; (8007320 <xTaskIncrementTick+0x148>)
 80071f6:	693b      	ldr	r3, [r7, #16]
 80071f8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80071fa:	693b      	ldr	r3, [r7, #16]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d120      	bne.n	8007242 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007200:	4b48      	ldr	r3, [pc, #288]	; (8007324 <xTaskIncrementTick+0x14c>)
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d00a      	beq.n	8007220 <xTaskIncrementTick+0x48>
	__asm volatile
 800720a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800720e:	f383 8811 	msr	BASEPRI, r3
 8007212:	f3bf 8f6f 	isb	sy
 8007216:	f3bf 8f4f 	dsb	sy
 800721a:	603b      	str	r3, [r7, #0]
}
 800721c:	bf00      	nop
 800721e:	e7fe      	b.n	800721e <xTaskIncrementTick+0x46>
 8007220:	4b40      	ldr	r3, [pc, #256]	; (8007324 <xTaskIncrementTick+0x14c>)
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	60fb      	str	r3, [r7, #12]
 8007226:	4b40      	ldr	r3, [pc, #256]	; (8007328 <xTaskIncrementTick+0x150>)
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	4a3e      	ldr	r2, [pc, #248]	; (8007324 <xTaskIncrementTick+0x14c>)
 800722c:	6013      	str	r3, [r2, #0]
 800722e:	4a3e      	ldr	r2, [pc, #248]	; (8007328 <xTaskIncrementTick+0x150>)
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	6013      	str	r3, [r2, #0]
 8007234:	4b3d      	ldr	r3, [pc, #244]	; (800732c <xTaskIncrementTick+0x154>)
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	3301      	adds	r3, #1
 800723a:	4a3c      	ldr	r2, [pc, #240]	; (800732c <xTaskIncrementTick+0x154>)
 800723c:	6013      	str	r3, [r2, #0]
 800723e:	f000 fa9f 	bl	8007780 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007242:	4b3b      	ldr	r3, [pc, #236]	; (8007330 <xTaskIncrementTick+0x158>)
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	693a      	ldr	r2, [r7, #16]
 8007248:	429a      	cmp	r2, r3
 800724a:	d348      	bcc.n	80072de <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800724c:	4b35      	ldr	r3, [pc, #212]	; (8007324 <xTaskIncrementTick+0x14c>)
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	2b00      	cmp	r3, #0
 8007254:	d104      	bne.n	8007260 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007256:	4b36      	ldr	r3, [pc, #216]	; (8007330 <xTaskIncrementTick+0x158>)
 8007258:	f04f 32ff 	mov.w	r2, #4294967295
 800725c:	601a      	str	r2, [r3, #0]
					break;
 800725e:	e03e      	b.n	80072de <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007260:	4b30      	ldr	r3, [pc, #192]	; (8007324 <xTaskIncrementTick+0x14c>)
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	68db      	ldr	r3, [r3, #12]
 8007266:	68db      	ldr	r3, [r3, #12]
 8007268:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800726a:	68bb      	ldr	r3, [r7, #8]
 800726c:	685b      	ldr	r3, [r3, #4]
 800726e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007270:	693a      	ldr	r2, [r7, #16]
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	429a      	cmp	r2, r3
 8007276:	d203      	bcs.n	8007280 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007278:	4a2d      	ldr	r2, [pc, #180]	; (8007330 <xTaskIncrementTick+0x158>)
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800727e:	e02e      	b.n	80072de <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007280:	68bb      	ldr	r3, [r7, #8]
 8007282:	3304      	adds	r3, #4
 8007284:	4618      	mov	r0, r3
 8007286:	f7fe fcb7 	bl	8005bf8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800728a:	68bb      	ldr	r3, [r7, #8]
 800728c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800728e:	2b00      	cmp	r3, #0
 8007290:	d004      	beq.n	800729c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007292:	68bb      	ldr	r3, [r7, #8]
 8007294:	3318      	adds	r3, #24
 8007296:	4618      	mov	r0, r3
 8007298:	f7fe fcae 	bl	8005bf8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800729c:	68bb      	ldr	r3, [r7, #8]
 800729e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072a0:	2201      	movs	r2, #1
 80072a2:	409a      	lsls	r2, r3
 80072a4:	4b23      	ldr	r3, [pc, #140]	; (8007334 <xTaskIncrementTick+0x15c>)
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	4313      	orrs	r3, r2
 80072aa:	4a22      	ldr	r2, [pc, #136]	; (8007334 <xTaskIncrementTick+0x15c>)
 80072ac:	6013      	str	r3, [r2, #0]
 80072ae:	68bb      	ldr	r3, [r7, #8]
 80072b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072b2:	4613      	mov	r3, r2
 80072b4:	009b      	lsls	r3, r3, #2
 80072b6:	4413      	add	r3, r2
 80072b8:	009b      	lsls	r3, r3, #2
 80072ba:	4a1f      	ldr	r2, [pc, #124]	; (8007338 <xTaskIncrementTick+0x160>)
 80072bc:	441a      	add	r2, r3
 80072be:	68bb      	ldr	r3, [r7, #8]
 80072c0:	3304      	adds	r3, #4
 80072c2:	4619      	mov	r1, r3
 80072c4:	4610      	mov	r0, r2
 80072c6:	f7fe fc3a 	bl	8005b3e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80072ca:	68bb      	ldr	r3, [r7, #8]
 80072cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072ce:	4b1b      	ldr	r3, [pc, #108]	; (800733c <xTaskIncrementTick+0x164>)
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072d4:	429a      	cmp	r2, r3
 80072d6:	d3b9      	bcc.n	800724c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80072d8:	2301      	movs	r3, #1
 80072da:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80072dc:	e7b6      	b.n	800724c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80072de:	4b17      	ldr	r3, [pc, #92]	; (800733c <xTaskIncrementTick+0x164>)
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072e4:	4914      	ldr	r1, [pc, #80]	; (8007338 <xTaskIncrementTick+0x160>)
 80072e6:	4613      	mov	r3, r2
 80072e8:	009b      	lsls	r3, r3, #2
 80072ea:	4413      	add	r3, r2
 80072ec:	009b      	lsls	r3, r3, #2
 80072ee:	440b      	add	r3, r1
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	2b01      	cmp	r3, #1
 80072f4:	d901      	bls.n	80072fa <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 80072f6:	2301      	movs	r3, #1
 80072f8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80072fa:	4b11      	ldr	r3, [pc, #68]	; (8007340 <xTaskIncrementTick+0x168>)
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d007      	beq.n	8007312 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8007302:	2301      	movs	r3, #1
 8007304:	617b      	str	r3, [r7, #20]
 8007306:	e004      	b.n	8007312 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007308:	4b0e      	ldr	r3, [pc, #56]	; (8007344 <xTaskIncrementTick+0x16c>)
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	3301      	adds	r3, #1
 800730e:	4a0d      	ldr	r2, [pc, #52]	; (8007344 <xTaskIncrementTick+0x16c>)
 8007310:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007312:	697b      	ldr	r3, [r7, #20]
}
 8007314:	4618      	mov	r0, r3
 8007316:	3718      	adds	r7, #24
 8007318:	46bd      	mov	sp, r7
 800731a:	bd80      	pop	{r7, pc}
 800731c:	20000734 	.word	0x20000734
 8007320:	20000710 	.word	0x20000710
 8007324:	200006c4 	.word	0x200006c4
 8007328:	200006c8 	.word	0x200006c8
 800732c:	20000724 	.word	0x20000724
 8007330:	2000072c 	.word	0x2000072c
 8007334:	20000714 	.word	0x20000714
 8007338:	20000610 	.word	0x20000610
 800733c:	2000060c 	.word	0x2000060c
 8007340:	20000720 	.word	0x20000720
 8007344:	2000071c 	.word	0x2000071c

08007348 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007348:	b480      	push	{r7}
 800734a:	b087      	sub	sp, #28
 800734c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800734e:	4b27      	ldr	r3, [pc, #156]	; (80073ec <vTaskSwitchContext+0xa4>)
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	2b00      	cmp	r3, #0
 8007354:	d003      	beq.n	800735e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007356:	4b26      	ldr	r3, [pc, #152]	; (80073f0 <vTaskSwitchContext+0xa8>)
 8007358:	2201      	movs	r2, #1
 800735a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800735c:	e03f      	b.n	80073de <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800735e:	4b24      	ldr	r3, [pc, #144]	; (80073f0 <vTaskSwitchContext+0xa8>)
 8007360:	2200      	movs	r2, #0
 8007362:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007364:	4b23      	ldr	r3, [pc, #140]	; (80073f4 <vTaskSwitchContext+0xac>)
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	fab3 f383 	clz	r3, r3
 8007370:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007372:	7afb      	ldrb	r3, [r7, #11]
 8007374:	f1c3 031f 	rsb	r3, r3, #31
 8007378:	617b      	str	r3, [r7, #20]
 800737a:	491f      	ldr	r1, [pc, #124]	; (80073f8 <vTaskSwitchContext+0xb0>)
 800737c:	697a      	ldr	r2, [r7, #20]
 800737e:	4613      	mov	r3, r2
 8007380:	009b      	lsls	r3, r3, #2
 8007382:	4413      	add	r3, r2
 8007384:	009b      	lsls	r3, r3, #2
 8007386:	440b      	add	r3, r1
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	2b00      	cmp	r3, #0
 800738c:	d10a      	bne.n	80073a4 <vTaskSwitchContext+0x5c>
	__asm volatile
 800738e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007392:	f383 8811 	msr	BASEPRI, r3
 8007396:	f3bf 8f6f 	isb	sy
 800739a:	f3bf 8f4f 	dsb	sy
 800739e:	607b      	str	r3, [r7, #4]
}
 80073a0:	bf00      	nop
 80073a2:	e7fe      	b.n	80073a2 <vTaskSwitchContext+0x5a>
 80073a4:	697a      	ldr	r2, [r7, #20]
 80073a6:	4613      	mov	r3, r2
 80073a8:	009b      	lsls	r3, r3, #2
 80073aa:	4413      	add	r3, r2
 80073ac:	009b      	lsls	r3, r3, #2
 80073ae:	4a12      	ldr	r2, [pc, #72]	; (80073f8 <vTaskSwitchContext+0xb0>)
 80073b0:	4413      	add	r3, r2
 80073b2:	613b      	str	r3, [r7, #16]
 80073b4:	693b      	ldr	r3, [r7, #16]
 80073b6:	685b      	ldr	r3, [r3, #4]
 80073b8:	685a      	ldr	r2, [r3, #4]
 80073ba:	693b      	ldr	r3, [r7, #16]
 80073bc:	605a      	str	r2, [r3, #4]
 80073be:	693b      	ldr	r3, [r7, #16]
 80073c0:	685a      	ldr	r2, [r3, #4]
 80073c2:	693b      	ldr	r3, [r7, #16]
 80073c4:	3308      	adds	r3, #8
 80073c6:	429a      	cmp	r2, r3
 80073c8:	d104      	bne.n	80073d4 <vTaskSwitchContext+0x8c>
 80073ca:	693b      	ldr	r3, [r7, #16]
 80073cc:	685b      	ldr	r3, [r3, #4]
 80073ce:	685a      	ldr	r2, [r3, #4]
 80073d0:	693b      	ldr	r3, [r7, #16]
 80073d2:	605a      	str	r2, [r3, #4]
 80073d4:	693b      	ldr	r3, [r7, #16]
 80073d6:	685b      	ldr	r3, [r3, #4]
 80073d8:	68db      	ldr	r3, [r3, #12]
 80073da:	4a08      	ldr	r2, [pc, #32]	; (80073fc <vTaskSwitchContext+0xb4>)
 80073dc:	6013      	str	r3, [r2, #0]
}
 80073de:	bf00      	nop
 80073e0:	371c      	adds	r7, #28
 80073e2:	46bd      	mov	sp, r7
 80073e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e8:	4770      	bx	lr
 80073ea:	bf00      	nop
 80073ec:	20000734 	.word	0x20000734
 80073f0:	20000720 	.word	0x20000720
 80073f4:	20000714 	.word	0x20000714
 80073f8:	20000610 	.word	0x20000610
 80073fc:	2000060c 	.word	0x2000060c

08007400 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007400:	b580      	push	{r7, lr}
 8007402:	b084      	sub	sp, #16
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
 8007408:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d10a      	bne.n	8007426 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007410:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007414:	f383 8811 	msr	BASEPRI, r3
 8007418:	f3bf 8f6f 	isb	sy
 800741c:	f3bf 8f4f 	dsb	sy
 8007420:	60fb      	str	r3, [r7, #12]
}
 8007422:	bf00      	nop
 8007424:	e7fe      	b.n	8007424 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007426:	4b07      	ldr	r3, [pc, #28]	; (8007444 <vTaskPlaceOnEventList+0x44>)
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	3318      	adds	r3, #24
 800742c:	4619      	mov	r1, r3
 800742e:	6878      	ldr	r0, [r7, #4]
 8007430:	f7fe fba9 	bl	8005b86 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007434:	2101      	movs	r1, #1
 8007436:	6838      	ldr	r0, [r7, #0]
 8007438:	f000 fd68 	bl	8007f0c <prvAddCurrentTaskToDelayedList>
}
 800743c:	bf00      	nop
 800743e:	3710      	adds	r7, #16
 8007440:	46bd      	mov	sp, r7
 8007442:	bd80      	pop	{r7, pc}
 8007444:	2000060c 	.word	0x2000060c

08007448 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b086      	sub	sp, #24
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	68db      	ldr	r3, [r3, #12]
 8007454:	68db      	ldr	r3, [r3, #12]
 8007456:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007458:	693b      	ldr	r3, [r7, #16]
 800745a:	2b00      	cmp	r3, #0
 800745c:	d10a      	bne.n	8007474 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800745e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007462:	f383 8811 	msr	BASEPRI, r3
 8007466:	f3bf 8f6f 	isb	sy
 800746a:	f3bf 8f4f 	dsb	sy
 800746e:	60fb      	str	r3, [r7, #12]
}
 8007470:	bf00      	nop
 8007472:	e7fe      	b.n	8007472 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007474:	693b      	ldr	r3, [r7, #16]
 8007476:	3318      	adds	r3, #24
 8007478:	4618      	mov	r0, r3
 800747a:	f7fe fbbd 	bl	8005bf8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800747e:	4b1d      	ldr	r3, [pc, #116]	; (80074f4 <xTaskRemoveFromEventList+0xac>)
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	2b00      	cmp	r3, #0
 8007484:	d11c      	bne.n	80074c0 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007486:	693b      	ldr	r3, [r7, #16]
 8007488:	3304      	adds	r3, #4
 800748a:	4618      	mov	r0, r3
 800748c:	f7fe fbb4 	bl	8005bf8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007490:	693b      	ldr	r3, [r7, #16]
 8007492:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007494:	2201      	movs	r2, #1
 8007496:	409a      	lsls	r2, r3
 8007498:	4b17      	ldr	r3, [pc, #92]	; (80074f8 <xTaskRemoveFromEventList+0xb0>)
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	4313      	orrs	r3, r2
 800749e:	4a16      	ldr	r2, [pc, #88]	; (80074f8 <xTaskRemoveFromEventList+0xb0>)
 80074a0:	6013      	str	r3, [r2, #0]
 80074a2:	693b      	ldr	r3, [r7, #16]
 80074a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074a6:	4613      	mov	r3, r2
 80074a8:	009b      	lsls	r3, r3, #2
 80074aa:	4413      	add	r3, r2
 80074ac:	009b      	lsls	r3, r3, #2
 80074ae:	4a13      	ldr	r2, [pc, #76]	; (80074fc <xTaskRemoveFromEventList+0xb4>)
 80074b0:	441a      	add	r2, r3
 80074b2:	693b      	ldr	r3, [r7, #16]
 80074b4:	3304      	adds	r3, #4
 80074b6:	4619      	mov	r1, r3
 80074b8:	4610      	mov	r0, r2
 80074ba:	f7fe fb40 	bl	8005b3e <vListInsertEnd>
 80074be:	e005      	b.n	80074cc <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80074c0:	693b      	ldr	r3, [r7, #16]
 80074c2:	3318      	adds	r3, #24
 80074c4:	4619      	mov	r1, r3
 80074c6:	480e      	ldr	r0, [pc, #56]	; (8007500 <xTaskRemoveFromEventList+0xb8>)
 80074c8:	f7fe fb39 	bl	8005b3e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80074cc:	693b      	ldr	r3, [r7, #16]
 80074ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074d0:	4b0c      	ldr	r3, [pc, #48]	; (8007504 <xTaskRemoveFromEventList+0xbc>)
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074d6:	429a      	cmp	r2, r3
 80074d8:	d905      	bls.n	80074e6 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80074da:	2301      	movs	r3, #1
 80074dc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80074de:	4b0a      	ldr	r3, [pc, #40]	; (8007508 <xTaskRemoveFromEventList+0xc0>)
 80074e0:	2201      	movs	r2, #1
 80074e2:	601a      	str	r2, [r3, #0]
 80074e4:	e001      	b.n	80074ea <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80074e6:	2300      	movs	r3, #0
 80074e8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80074ea:	697b      	ldr	r3, [r7, #20]
}
 80074ec:	4618      	mov	r0, r3
 80074ee:	3718      	adds	r7, #24
 80074f0:	46bd      	mov	sp, r7
 80074f2:	bd80      	pop	{r7, pc}
 80074f4:	20000734 	.word	0x20000734
 80074f8:	20000714 	.word	0x20000714
 80074fc:	20000610 	.word	0x20000610
 8007500:	200006cc 	.word	0x200006cc
 8007504:	2000060c 	.word	0x2000060c
 8007508:	20000720 	.word	0x20000720

0800750c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800750c:	b480      	push	{r7}
 800750e:	b083      	sub	sp, #12
 8007510:	af00      	add	r7, sp, #0
 8007512:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007514:	4b06      	ldr	r3, [pc, #24]	; (8007530 <vTaskInternalSetTimeOutState+0x24>)
 8007516:	681a      	ldr	r2, [r3, #0]
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800751c:	4b05      	ldr	r3, [pc, #20]	; (8007534 <vTaskInternalSetTimeOutState+0x28>)
 800751e:	681a      	ldr	r2, [r3, #0]
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	605a      	str	r2, [r3, #4]
}
 8007524:	bf00      	nop
 8007526:	370c      	adds	r7, #12
 8007528:	46bd      	mov	sp, r7
 800752a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752e:	4770      	bx	lr
 8007530:	20000724 	.word	0x20000724
 8007534:	20000710 	.word	0x20000710

08007538 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007538:	b580      	push	{r7, lr}
 800753a:	b088      	sub	sp, #32
 800753c:	af00      	add	r7, sp, #0
 800753e:	6078      	str	r0, [r7, #4]
 8007540:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d10a      	bne.n	800755e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8007548:	f04f 0350 	mov.w	r3, #80	; 0x50
 800754c:	f383 8811 	msr	BASEPRI, r3
 8007550:	f3bf 8f6f 	isb	sy
 8007554:	f3bf 8f4f 	dsb	sy
 8007558:	613b      	str	r3, [r7, #16]
}
 800755a:	bf00      	nop
 800755c:	e7fe      	b.n	800755c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	2b00      	cmp	r3, #0
 8007562:	d10a      	bne.n	800757a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8007564:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007568:	f383 8811 	msr	BASEPRI, r3
 800756c:	f3bf 8f6f 	isb	sy
 8007570:	f3bf 8f4f 	dsb	sy
 8007574:	60fb      	str	r3, [r7, #12]
}
 8007576:	bf00      	nop
 8007578:	e7fe      	b.n	8007578 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800757a:	f000 fe5b 	bl	8008234 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800757e:	4b1d      	ldr	r3, [pc, #116]	; (80075f4 <xTaskCheckForTimeOut+0xbc>)
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	685b      	ldr	r3, [r3, #4]
 8007588:	69ba      	ldr	r2, [r7, #24]
 800758a:	1ad3      	subs	r3, r2, r3
 800758c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007596:	d102      	bne.n	800759e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007598:	2300      	movs	r3, #0
 800759a:	61fb      	str	r3, [r7, #28]
 800759c:	e023      	b.n	80075e6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681a      	ldr	r2, [r3, #0]
 80075a2:	4b15      	ldr	r3, [pc, #84]	; (80075f8 <xTaskCheckForTimeOut+0xc0>)
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	429a      	cmp	r2, r3
 80075a8:	d007      	beq.n	80075ba <xTaskCheckForTimeOut+0x82>
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	685b      	ldr	r3, [r3, #4]
 80075ae:	69ba      	ldr	r2, [r7, #24]
 80075b0:	429a      	cmp	r2, r3
 80075b2:	d302      	bcc.n	80075ba <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80075b4:	2301      	movs	r3, #1
 80075b6:	61fb      	str	r3, [r7, #28]
 80075b8:	e015      	b.n	80075e6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80075ba:	683b      	ldr	r3, [r7, #0]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	697a      	ldr	r2, [r7, #20]
 80075c0:	429a      	cmp	r2, r3
 80075c2:	d20b      	bcs.n	80075dc <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80075c4:	683b      	ldr	r3, [r7, #0]
 80075c6:	681a      	ldr	r2, [r3, #0]
 80075c8:	697b      	ldr	r3, [r7, #20]
 80075ca:	1ad2      	subs	r2, r2, r3
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80075d0:	6878      	ldr	r0, [r7, #4]
 80075d2:	f7ff ff9b 	bl	800750c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80075d6:	2300      	movs	r3, #0
 80075d8:	61fb      	str	r3, [r7, #28]
 80075da:	e004      	b.n	80075e6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80075dc:	683b      	ldr	r3, [r7, #0]
 80075de:	2200      	movs	r2, #0
 80075e0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80075e2:	2301      	movs	r3, #1
 80075e4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80075e6:	f000 fe55 	bl	8008294 <vPortExitCritical>

	return xReturn;
 80075ea:	69fb      	ldr	r3, [r7, #28]
}
 80075ec:	4618      	mov	r0, r3
 80075ee:	3720      	adds	r7, #32
 80075f0:	46bd      	mov	sp, r7
 80075f2:	bd80      	pop	{r7, pc}
 80075f4:	20000710 	.word	0x20000710
 80075f8:	20000724 	.word	0x20000724

080075fc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80075fc:	b480      	push	{r7}
 80075fe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007600:	4b03      	ldr	r3, [pc, #12]	; (8007610 <vTaskMissedYield+0x14>)
 8007602:	2201      	movs	r2, #1
 8007604:	601a      	str	r2, [r3, #0]
}
 8007606:	bf00      	nop
 8007608:	46bd      	mov	sp, r7
 800760a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760e:	4770      	bx	lr
 8007610:	20000720 	.word	0x20000720

08007614 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007614:	b580      	push	{r7, lr}
 8007616:	b082      	sub	sp, #8
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800761c:	f000 f852 	bl	80076c4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007620:	4b06      	ldr	r3, [pc, #24]	; (800763c <prvIdleTask+0x28>)
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	2b01      	cmp	r3, #1
 8007626:	d9f9      	bls.n	800761c <prvIdleTask+0x8>
			{
				taskYIELD();
 8007628:	4b05      	ldr	r3, [pc, #20]	; (8007640 <prvIdleTask+0x2c>)
 800762a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800762e:	601a      	str	r2, [r3, #0]
 8007630:	f3bf 8f4f 	dsb	sy
 8007634:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007638:	e7f0      	b.n	800761c <prvIdleTask+0x8>
 800763a:	bf00      	nop
 800763c:	20000610 	.word	0x20000610
 8007640:	e000ed04 	.word	0xe000ed04

08007644 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b082      	sub	sp, #8
 8007648:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800764a:	2300      	movs	r3, #0
 800764c:	607b      	str	r3, [r7, #4]
 800764e:	e00c      	b.n	800766a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007650:	687a      	ldr	r2, [r7, #4]
 8007652:	4613      	mov	r3, r2
 8007654:	009b      	lsls	r3, r3, #2
 8007656:	4413      	add	r3, r2
 8007658:	009b      	lsls	r3, r3, #2
 800765a:	4a12      	ldr	r2, [pc, #72]	; (80076a4 <prvInitialiseTaskLists+0x60>)
 800765c:	4413      	add	r3, r2
 800765e:	4618      	mov	r0, r3
 8007660:	f7fe fa40 	bl	8005ae4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	3301      	adds	r3, #1
 8007668:	607b      	str	r3, [r7, #4]
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	2b06      	cmp	r3, #6
 800766e:	d9ef      	bls.n	8007650 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007670:	480d      	ldr	r0, [pc, #52]	; (80076a8 <prvInitialiseTaskLists+0x64>)
 8007672:	f7fe fa37 	bl	8005ae4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007676:	480d      	ldr	r0, [pc, #52]	; (80076ac <prvInitialiseTaskLists+0x68>)
 8007678:	f7fe fa34 	bl	8005ae4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800767c:	480c      	ldr	r0, [pc, #48]	; (80076b0 <prvInitialiseTaskLists+0x6c>)
 800767e:	f7fe fa31 	bl	8005ae4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007682:	480c      	ldr	r0, [pc, #48]	; (80076b4 <prvInitialiseTaskLists+0x70>)
 8007684:	f7fe fa2e 	bl	8005ae4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007688:	480b      	ldr	r0, [pc, #44]	; (80076b8 <prvInitialiseTaskLists+0x74>)
 800768a:	f7fe fa2b 	bl	8005ae4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800768e:	4b0b      	ldr	r3, [pc, #44]	; (80076bc <prvInitialiseTaskLists+0x78>)
 8007690:	4a05      	ldr	r2, [pc, #20]	; (80076a8 <prvInitialiseTaskLists+0x64>)
 8007692:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007694:	4b0a      	ldr	r3, [pc, #40]	; (80076c0 <prvInitialiseTaskLists+0x7c>)
 8007696:	4a05      	ldr	r2, [pc, #20]	; (80076ac <prvInitialiseTaskLists+0x68>)
 8007698:	601a      	str	r2, [r3, #0]
}
 800769a:	bf00      	nop
 800769c:	3708      	adds	r7, #8
 800769e:	46bd      	mov	sp, r7
 80076a0:	bd80      	pop	{r7, pc}
 80076a2:	bf00      	nop
 80076a4:	20000610 	.word	0x20000610
 80076a8:	2000069c 	.word	0x2000069c
 80076ac:	200006b0 	.word	0x200006b0
 80076b0:	200006cc 	.word	0x200006cc
 80076b4:	200006e0 	.word	0x200006e0
 80076b8:	200006f8 	.word	0x200006f8
 80076bc:	200006c4 	.word	0x200006c4
 80076c0:	200006c8 	.word	0x200006c8

080076c4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80076c4:	b580      	push	{r7, lr}
 80076c6:	b082      	sub	sp, #8
 80076c8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80076ca:	e019      	b.n	8007700 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80076cc:	f000 fdb2 	bl	8008234 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80076d0:	4b10      	ldr	r3, [pc, #64]	; (8007714 <prvCheckTasksWaitingTermination+0x50>)
 80076d2:	68db      	ldr	r3, [r3, #12]
 80076d4:	68db      	ldr	r3, [r3, #12]
 80076d6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	3304      	adds	r3, #4
 80076dc:	4618      	mov	r0, r3
 80076de:	f7fe fa8b 	bl	8005bf8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80076e2:	4b0d      	ldr	r3, [pc, #52]	; (8007718 <prvCheckTasksWaitingTermination+0x54>)
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	3b01      	subs	r3, #1
 80076e8:	4a0b      	ldr	r2, [pc, #44]	; (8007718 <prvCheckTasksWaitingTermination+0x54>)
 80076ea:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80076ec:	4b0b      	ldr	r3, [pc, #44]	; (800771c <prvCheckTasksWaitingTermination+0x58>)
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	3b01      	subs	r3, #1
 80076f2:	4a0a      	ldr	r2, [pc, #40]	; (800771c <prvCheckTasksWaitingTermination+0x58>)
 80076f4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80076f6:	f000 fdcd 	bl	8008294 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80076fa:	6878      	ldr	r0, [r7, #4]
 80076fc:	f000 f810 	bl	8007720 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007700:	4b06      	ldr	r3, [pc, #24]	; (800771c <prvCheckTasksWaitingTermination+0x58>)
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d1e1      	bne.n	80076cc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007708:	bf00      	nop
 800770a:	bf00      	nop
 800770c:	3708      	adds	r7, #8
 800770e:	46bd      	mov	sp, r7
 8007710:	bd80      	pop	{r7, pc}
 8007712:	bf00      	nop
 8007714:	200006e0 	.word	0x200006e0
 8007718:	2000070c 	.word	0x2000070c
 800771c:	200006f4 	.word	0x200006f4

08007720 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007720:	b580      	push	{r7, lr}
 8007722:	b084      	sub	sp, #16
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800772e:	2b00      	cmp	r3, #0
 8007730:	d108      	bne.n	8007744 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007736:	4618      	mov	r0, r3
 8007738:	f000 ff6a 	bl	8008610 <vPortFree>
				vPortFree( pxTCB );
 800773c:	6878      	ldr	r0, [r7, #4]
 800773e:	f000 ff67 	bl	8008610 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007742:	e018      	b.n	8007776 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800774a:	2b01      	cmp	r3, #1
 800774c:	d103      	bne.n	8007756 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800774e:	6878      	ldr	r0, [r7, #4]
 8007750:	f000 ff5e 	bl	8008610 <vPortFree>
	}
 8007754:	e00f      	b.n	8007776 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800775c:	2b02      	cmp	r3, #2
 800775e:	d00a      	beq.n	8007776 <prvDeleteTCB+0x56>
	__asm volatile
 8007760:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007764:	f383 8811 	msr	BASEPRI, r3
 8007768:	f3bf 8f6f 	isb	sy
 800776c:	f3bf 8f4f 	dsb	sy
 8007770:	60fb      	str	r3, [r7, #12]
}
 8007772:	bf00      	nop
 8007774:	e7fe      	b.n	8007774 <prvDeleteTCB+0x54>
	}
 8007776:	bf00      	nop
 8007778:	3710      	adds	r7, #16
 800777a:	46bd      	mov	sp, r7
 800777c:	bd80      	pop	{r7, pc}
	...

08007780 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007780:	b480      	push	{r7}
 8007782:	b083      	sub	sp, #12
 8007784:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007786:	4b0c      	ldr	r3, [pc, #48]	; (80077b8 <prvResetNextTaskUnblockTime+0x38>)
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d104      	bne.n	800779a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007790:	4b0a      	ldr	r3, [pc, #40]	; (80077bc <prvResetNextTaskUnblockTime+0x3c>)
 8007792:	f04f 32ff 	mov.w	r2, #4294967295
 8007796:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007798:	e008      	b.n	80077ac <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800779a:	4b07      	ldr	r3, [pc, #28]	; (80077b8 <prvResetNextTaskUnblockTime+0x38>)
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	68db      	ldr	r3, [r3, #12]
 80077a0:	68db      	ldr	r3, [r3, #12]
 80077a2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	685b      	ldr	r3, [r3, #4]
 80077a8:	4a04      	ldr	r2, [pc, #16]	; (80077bc <prvResetNextTaskUnblockTime+0x3c>)
 80077aa:	6013      	str	r3, [r2, #0]
}
 80077ac:	bf00      	nop
 80077ae:	370c      	adds	r7, #12
 80077b0:	46bd      	mov	sp, r7
 80077b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b6:	4770      	bx	lr
 80077b8:	200006c4 	.word	0x200006c4
 80077bc:	2000072c 	.word	0x2000072c

080077c0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80077c0:	b480      	push	{r7}
 80077c2:	b083      	sub	sp, #12
 80077c4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80077c6:	4b0b      	ldr	r3, [pc, #44]	; (80077f4 <xTaskGetSchedulerState+0x34>)
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d102      	bne.n	80077d4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80077ce:	2301      	movs	r3, #1
 80077d0:	607b      	str	r3, [r7, #4]
 80077d2:	e008      	b.n	80077e6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80077d4:	4b08      	ldr	r3, [pc, #32]	; (80077f8 <xTaskGetSchedulerState+0x38>)
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d102      	bne.n	80077e2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80077dc:	2302      	movs	r3, #2
 80077de:	607b      	str	r3, [r7, #4]
 80077e0:	e001      	b.n	80077e6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80077e2:	2300      	movs	r3, #0
 80077e4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80077e6:	687b      	ldr	r3, [r7, #4]
	}
 80077e8:	4618      	mov	r0, r3
 80077ea:	370c      	adds	r7, #12
 80077ec:	46bd      	mov	sp, r7
 80077ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f2:	4770      	bx	lr
 80077f4:	20000718 	.word	0x20000718
 80077f8:	20000734 	.word	0x20000734

080077fc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b084      	sub	sp, #16
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007808:	2300      	movs	r3, #0
 800780a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	2b00      	cmp	r3, #0
 8007810:	d05e      	beq.n	80078d0 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007812:	68bb      	ldr	r3, [r7, #8]
 8007814:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007816:	4b31      	ldr	r3, [pc, #196]	; (80078dc <xTaskPriorityInherit+0xe0>)
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800781c:	429a      	cmp	r2, r3
 800781e:	d24e      	bcs.n	80078be <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007820:	68bb      	ldr	r3, [r7, #8]
 8007822:	699b      	ldr	r3, [r3, #24]
 8007824:	2b00      	cmp	r3, #0
 8007826:	db06      	blt.n	8007836 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007828:	4b2c      	ldr	r3, [pc, #176]	; (80078dc <xTaskPriorityInherit+0xe0>)
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800782e:	f1c3 0207 	rsb	r2, r3, #7
 8007832:	68bb      	ldr	r3, [r7, #8]
 8007834:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007836:	68bb      	ldr	r3, [r7, #8]
 8007838:	6959      	ldr	r1, [r3, #20]
 800783a:	68bb      	ldr	r3, [r7, #8]
 800783c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800783e:	4613      	mov	r3, r2
 8007840:	009b      	lsls	r3, r3, #2
 8007842:	4413      	add	r3, r2
 8007844:	009b      	lsls	r3, r3, #2
 8007846:	4a26      	ldr	r2, [pc, #152]	; (80078e0 <xTaskPriorityInherit+0xe4>)
 8007848:	4413      	add	r3, r2
 800784a:	4299      	cmp	r1, r3
 800784c:	d12f      	bne.n	80078ae <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800784e:	68bb      	ldr	r3, [r7, #8]
 8007850:	3304      	adds	r3, #4
 8007852:	4618      	mov	r0, r3
 8007854:	f7fe f9d0 	bl	8005bf8 <uxListRemove>
 8007858:	4603      	mov	r3, r0
 800785a:	2b00      	cmp	r3, #0
 800785c:	d10a      	bne.n	8007874 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800785e:	68bb      	ldr	r3, [r7, #8]
 8007860:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007862:	2201      	movs	r2, #1
 8007864:	fa02 f303 	lsl.w	r3, r2, r3
 8007868:	43da      	mvns	r2, r3
 800786a:	4b1e      	ldr	r3, [pc, #120]	; (80078e4 <xTaskPriorityInherit+0xe8>)
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	4013      	ands	r3, r2
 8007870:	4a1c      	ldr	r2, [pc, #112]	; (80078e4 <xTaskPriorityInherit+0xe8>)
 8007872:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007874:	4b19      	ldr	r3, [pc, #100]	; (80078dc <xTaskPriorityInherit+0xe0>)
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800787a:	68bb      	ldr	r3, [r7, #8]
 800787c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800787e:	68bb      	ldr	r3, [r7, #8]
 8007880:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007882:	2201      	movs	r2, #1
 8007884:	409a      	lsls	r2, r3
 8007886:	4b17      	ldr	r3, [pc, #92]	; (80078e4 <xTaskPriorityInherit+0xe8>)
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	4313      	orrs	r3, r2
 800788c:	4a15      	ldr	r2, [pc, #84]	; (80078e4 <xTaskPriorityInherit+0xe8>)
 800788e:	6013      	str	r3, [r2, #0]
 8007890:	68bb      	ldr	r3, [r7, #8]
 8007892:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007894:	4613      	mov	r3, r2
 8007896:	009b      	lsls	r3, r3, #2
 8007898:	4413      	add	r3, r2
 800789a:	009b      	lsls	r3, r3, #2
 800789c:	4a10      	ldr	r2, [pc, #64]	; (80078e0 <xTaskPriorityInherit+0xe4>)
 800789e:	441a      	add	r2, r3
 80078a0:	68bb      	ldr	r3, [r7, #8]
 80078a2:	3304      	adds	r3, #4
 80078a4:	4619      	mov	r1, r3
 80078a6:	4610      	mov	r0, r2
 80078a8:	f7fe f949 	bl	8005b3e <vListInsertEnd>
 80078ac:	e004      	b.n	80078b8 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80078ae:	4b0b      	ldr	r3, [pc, #44]	; (80078dc <xTaskPriorityInherit+0xe0>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078b4:	68bb      	ldr	r3, [r7, #8]
 80078b6:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80078b8:	2301      	movs	r3, #1
 80078ba:	60fb      	str	r3, [r7, #12]
 80078bc:	e008      	b.n	80078d0 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80078be:	68bb      	ldr	r3, [r7, #8]
 80078c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80078c2:	4b06      	ldr	r3, [pc, #24]	; (80078dc <xTaskPriorityInherit+0xe0>)
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078c8:	429a      	cmp	r2, r3
 80078ca:	d201      	bcs.n	80078d0 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80078cc:	2301      	movs	r3, #1
 80078ce:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80078d0:	68fb      	ldr	r3, [r7, #12]
	}
 80078d2:	4618      	mov	r0, r3
 80078d4:	3710      	adds	r7, #16
 80078d6:	46bd      	mov	sp, r7
 80078d8:	bd80      	pop	{r7, pc}
 80078da:	bf00      	nop
 80078dc:	2000060c 	.word	0x2000060c
 80078e0:	20000610 	.word	0x20000610
 80078e4:	20000714 	.word	0x20000714

080078e8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80078e8:	b580      	push	{r7, lr}
 80078ea:	b086      	sub	sp, #24
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80078f4:	2300      	movs	r3, #0
 80078f6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d06e      	beq.n	80079dc <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80078fe:	4b3a      	ldr	r3, [pc, #232]	; (80079e8 <xTaskPriorityDisinherit+0x100>)
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	693a      	ldr	r2, [r7, #16]
 8007904:	429a      	cmp	r2, r3
 8007906:	d00a      	beq.n	800791e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007908:	f04f 0350 	mov.w	r3, #80	; 0x50
 800790c:	f383 8811 	msr	BASEPRI, r3
 8007910:	f3bf 8f6f 	isb	sy
 8007914:	f3bf 8f4f 	dsb	sy
 8007918:	60fb      	str	r3, [r7, #12]
}
 800791a:	bf00      	nop
 800791c:	e7fe      	b.n	800791c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800791e:	693b      	ldr	r3, [r7, #16]
 8007920:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007922:	2b00      	cmp	r3, #0
 8007924:	d10a      	bne.n	800793c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8007926:	f04f 0350 	mov.w	r3, #80	; 0x50
 800792a:	f383 8811 	msr	BASEPRI, r3
 800792e:	f3bf 8f6f 	isb	sy
 8007932:	f3bf 8f4f 	dsb	sy
 8007936:	60bb      	str	r3, [r7, #8]
}
 8007938:	bf00      	nop
 800793a:	e7fe      	b.n	800793a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800793c:	693b      	ldr	r3, [r7, #16]
 800793e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007940:	1e5a      	subs	r2, r3, #1
 8007942:	693b      	ldr	r3, [r7, #16]
 8007944:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007946:	693b      	ldr	r3, [r7, #16]
 8007948:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800794a:	693b      	ldr	r3, [r7, #16]
 800794c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800794e:	429a      	cmp	r2, r3
 8007950:	d044      	beq.n	80079dc <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007952:	693b      	ldr	r3, [r7, #16]
 8007954:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007956:	2b00      	cmp	r3, #0
 8007958:	d140      	bne.n	80079dc <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800795a:	693b      	ldr	r3, [r7, #16]
 800795c:	3304      	adds	r3, #4
 800795e:	4618      	mov	r0, r3
 8007960:	f7fe f94a 	bl	8005bf8 <uxListRemove>
 8007964:	4603      	mov	r3, r0
 8007966:	2b00      	cmp	r3, #0
 8007968:	d115      	bne.n	8007996 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800796a:	693b      	ldr	r3, [r7, #16]
 800796c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800796e:	491f      	ldr	r1, [pc, #124]	; (80079ec <xTaskPriorityDisinherit+0x104>)
 8007970:	4613      	mov	r3, r2
 8007972:	009b      	lsls	r3, r3, #2
 8007974:	4413      	add	r3, r2
 8007976:	009b      	lsls	r3, r3, #2
 8007978:	440b      	add	r3, r1
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d10a      	bne.n	8007996 <xTaskPriorityDisinherit+0xae>
 8007980:	693b      	ldr	r3, [r7, #16]
 8007982:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007984:	2201      	movs	r2, #1
 8007986:	fa02 f303 	lsl.w	r3, r2, r3
 800798a:	43da      	mvns	r2, r3
 800798c:	4b18      	ldr	r3, [pc, #96]	; (80079f0 <xTaskPriorityDisinherit+0x108>)
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	4013      	ands	r3, r2
 8007992:	4a17      	ldr	r2, [pc, #92]	; (80079f0 <xTaskPriorityDisinherit+0x108>)
 8007994:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007996:	693b      	ldr	r3, [r7, #16]
 8007998:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800799a:	693b      	ldr	r3, [r7, #16]
 800799c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800799e:	693b      	ldr	r3, [r7, #16]
 80079a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079a2:	f1c3 0207 	rsb	r2, r3, #7
 80079a6:	693b      	ldr	r3, [r7, #16]
 80079a8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80079aa:	693b      	ldr	r3, [r7, #16]
 80079ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079ae:	2201      	movs	r2, #1
 80079b0:	409a      	lsls	r2, r3
 80079b2:	4b0f      	ldr	r3, [pc, #60]	; (80079f0 <xTaskPriorityDisinherit+0x108>)
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	4313      	orrs	r3, r2
 80079b8:	4a0d      	ldr	r2, [pc, #52]	; (80079f0 <xTaskPriorityDisinherit+0x108>)
 80079ba:	6013      	str	r3, [r2, #0]
 80079bc:	693b      	ldr	r3, [r7, #16]
 80079be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079c0:	4613      	mov	r3, r2
 80079c2:	009b      	lsls	r3, r3, #2
 80079c4:	4413      	add	r3, r2
 80079c6:	009b      	lsls	r3, r3, #2
 80079c8:	4a08      	ldr	r2, [pc, #32]	; (80079ec <xTaskPriorityDisinherit+0x104>)
 80079ca:	441a      	add	r2, r3
 80079cc:	693b      	ldr	r3, [r7, #16]
 80079ce:	3304      	adds	r3, #4
 80079d0:	4619      	mov	r1, r3
 80079d2:	4610      	mov	r0, r2
 80079d4:	f7fe f8b3 	bl	8005b3e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80079d8:	2301      	movs	r3, #1
 80079da:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80079dc:	697b      	ldr	r3, [r7, #20]
	}
 80079de:	4618      	mov	r0, r3
 80079e0:	3718      	adds	r7, #24
 80079e2:	46bd      	mov	sp, r7
 80079e4:	bd80      	pop	{r7, pc}
 80079e6:	bf00      	nop
 80079e8:	2000060c 	.word	0x2000060c
 80079ec:	20000610 	.word	0x20000610
 80079f0:	20000714 	.word	0x20000714

080079f4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80079f4:	b580      	push	{r7, lr}
 80079f6:	b088      	sub	sp, #32
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]
 80079fc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007a02:	2301      	movs	r3, #1
 8007a04:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d077      	beq.n	8007afc <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007a0c:	69bb      	ldr	r3, [r7, #24]
 8007a0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d10a      	bne.n	8007a2a <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8007a14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a18:	f383 8811 	msr	BASEPRI, r3
 8007a1c:	f3bf 8f6f 	isb	sy
 8007a20:	f3bf 8f4f 	dsb	sy
 8007a24:	60fb      	str	r3, [r7, #12]
}
 8007a26:	bf00      	nop
 8007a28:	e7fe      	b.n	8007a28 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007a2a:	69bb      	ldr	r3, [r7, #24]
 8007a2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a2e:	683a      	ldr	r2, [r7, #0]
 8007a30:	429a      	cmp	r2, r3
 8007a32:	d902      	bls.n	8007a3a <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007a34:	683b      	ldr	r3, [r7, #0]
 8007a36:	61fb      	str	r3, [r7, #28]
 8007a38:	e002      	b.n	8007a40 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007a3a:	69bb      	ldr	r3, [r7, #24]
 8007a3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a3e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007a40:	69bb      	ldr	r3, [r7, #24]
 8007a42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a44:	69fa      	ldr	r2, [r7, #28]
 8007a46:	429a      	cmp	r2, r3
 8007a48:	d058      	beq.n	8007afc <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007a4a:	69bb      	ldr	r3, [r7, #24]
 8007a4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a4e:	697a      	ldr	r2, [r7, #20]
 8007a50:	429a      	cmp	r2, r3
 8007a52:	d153      	bne.n	8007afc <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007a54:	4b2b      	ldr	r3, [pc, #172]	; (8007b04 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	69ba      	ldr	r2, [r7, #24]
 8007a5a:	429a      	cmp	r2, r3
 8007a5c:	d10a      	bne.n	8007a74 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8007a5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a62:	f383 8811 	msr	BASEPRI, r3
 8007a66:	f3bf 8f6f 	isb	sy
 8007a6a:	f3bf 8f4f 	dsb	sy
 8007a6e:	60bb      	str	r3, [r7, #8]
}
 8007a70:	bf00      	nop
 8007a72:	e7fe      	b.n	8007a72 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007a74:	69bb      	ldr	r3, [r7, #24]
 8007a76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a78:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8007a7a:	69bb      	ldr	r3, [r7, #24]
 8007a7c:	69fa      	ldr	r2, [r7, #28]
 8007a7e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007a80:	69bb      	ldr	r3, [r7, #24]
 8007a82:	699b      	ldr	r3, [r3, #24]
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	db04      	blt.n	8007a92 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a88:	69fb      	ldr	r3, [r7, #28]
 8007a8a:	f1c3 0207 	rsb	r2, r3, #7
 8007a8e:	69bb      	ldr	r3, [r7, #24]
 8007a90:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007a92:	69bb      	ldr	r3, [r7, #24]
 8007a94:	6959      	ldr	r1, [r3, #20]
 8007a96:	693a      	ldr	r2, [r7, #16]
 8007a98:	4613      	mov	r3, r2
 8007a9a:	009b      	lsls	r3, r3, #2
 8007a9c:	4413      	add	r3, r2
 8007a9e:	009b      	lsls	r3, r3, #2
 8007aa0:	4a19      	ldr	r2, [pc, #100]	; (8007b08 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8007aa2:	4413      	add	r3, r2
 8007aa4:	4299      	cmp	r1, r3
 8007aa6:	d129      	bne.n	8007afc <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007aa8:	69bb      	ldr	r3, [r7, #24]
 8007aaa:	3304      	adds	r3, #4
 8007aac:	4618      	mov	r0, r3
 8007aae:	f7fe f8a3 	bl	8005bf8 <uxListRemove>
 8007ab2:	4603      	mov	r3, r0
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d10a      	bne.n	8007ace <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8007ab8:	69bb      	ldr	r3, [r7, #24]
 8007aba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007abc:	2201      	movs	r2, #1
 8007abe:	fa02 f303 	lsl.w	r3, r2, r3
 8007ac2:	43da      	mvns	r2, r3
 8007ac4:	4b11      	ldr	r3, [pc, #68]	; (8007b0c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	4013      	ands	r3, r2
 8007aca:	4a10      	ldr	r2, [pc, #64]	; (8007b0c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8007acc:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007ace:	69bb      	ldr	r3, [r7, #24]
 8007ad0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ad2:	2201      	movs	r2, #1
 8007ad4:	409a      	lsls	r2, r3
 8007ad6:	4b0d      	ldr	r3, [pc, #52]	; (8007b0c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	4313      	orrs	r3, r2
 8007adc:	4a0b      	ldr	r2, [pc, #44]	; (8007b0c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8007ade:	6013      	str	r3, [r2, #0]
 8007ae0:	69bb      	ldr	r3, [r7, #24]
 8007ae2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ae4:	4613      	mov	r3, r2
 8007ae6:	009b      	lsls	r3, r3, #2
 8007ae8:	4413      	add	r3, r2
 8007aea:	009b      	lsls	r3, r3, #2
 8007aec:	4a06      	ldr	r2, [pc, #24]	; (8007b08 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8007aee:	441a      	add	r2, r3
 8007af0:	69bb      	ldr	r3, [r7, #24]
 8007af2:	3304      	adds	r3, #4
 8007af4:	4619      	mov	r1, r3
 8007af6:	4610      	mov	r0, r2
 8007af8:	f7fe f821 	bl	8005b3e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007afc:	bf00      	nop
 8007afe:	3720      	adds	r7, #32
 8007b00:	46bd      	mov	sp, r7
 8007b02:	bd80      	pop	{r7, pc}
 8007b04:	2000060c 	.word	0x2000060c
 8007b08:	20000610 	.word	0x20000610
 8007b0c:	20000714 	.word	0x20000714

08007b10 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007b10:	b480      	push	{r7}
 8007b12:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007b14:	4b07      	ldr	r3, [pc, #28]	; (8007b34 <pvTaskIncrementMutexHeldCount+0x24>)
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d004      	beq.n	8007b26 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007b1c:	4b05      	ldr	r3, [pc, #20]	; (8007b34 <pvTaskIncrementMutexHeldCount+0x24>)
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007b22:	3201      	adds	r2, #1
 8007b24:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8007b26:	4b03      	ldr	r3, [pc, #12]	; (8007b34 <pvTaskIncrementMutexHeldCount+0x24>)
 8007b28:	681b      	ldr	r3, [r3, #0]
	}
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b32:	4770      	bx	lr
 8007b34:	2000060c 	.word	0x2000060c

08007b38 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	b086      	sub	sp, #24
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	60f8      	str	r0, [r7, #12]
 8007b40:	60b9      	str	r1, [r7, #8]
 8007b42:	607a      	str	r2, [r7, #4]
 8007b44:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8007b46:	f000 fb75 	bl	8008234 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8007b4a:	4b26      	ldr	r3, [pc, #152]	; (8007be4 <xTaskNotifyWait+0xac>)
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007b52:	b2db      	uxtb	r3, r3
 8007b54:	2b02      	cmp	r3, #2
 8007b56:	d01a      	beq.n	8007b8e <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8007b58:	4b22      	ldr	r3, [pc, #136]	; (8007be4 <xTaskNotifyWait+0xac>)
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8007b5e:	68fa      	ldr	r2, [r7, #12]
 8007b60:	43d2      	mvns	r2, r2
 8007b62:	400a      	ands	r2, r1
 8007b64:	64da      	str	r2, [r3, #76]	; 0x4c

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8007b66:	4b1f      	ldr	r3, [pc, #124]	; (8007be4 <xTaskNotifyWait+0xac>)
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	2201      	movs	r2, #1
 8007b6c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

				if( xTicksToWait > ( TickType_t ) 0 )
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d00b      	beq.n	8007b8e <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007b76:	2101      	movs	r1, #1
 8007b78:	6838      	ldr	r0, [r7, #0]
 8007b7a:	f000 f9c7 	bl	8007f0c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8007b7e:	4b1a      	ldr	r3, [pc, #104]	; (8007be8 <xTaskNotifyWait+0xb0>)
 8007b80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b84:	601a      	str	r2, [r3, #0]
 8007b86:	f3bf 8f4f 	dsb	sy
 8007b8a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8007b8e:	f000 fb81 	bl	8008294 <vPortExitCritical>

		taskENTER_CRITICAL();
 8007b92:	f000 fb4f 	bl	8008234 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d004      	beq.n	8007ba6 <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8007b9c:	4b11      	ldr	r3, [pc, #68]	; (8007be4 <xTaskNotifyWait+0xac>)
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8007ba6:	4b0f      	ldr	r3, [pc, #60]	; (8007be4 <xTaskNotifyWait+0xac>)
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007bae:	b2db      	uxtb	r3, r3
 8007bb0:	2b02      	cmp	r3, #2
 8007bb2:	d002      	beq.n	8007bba <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	617b      	str	r3, [r7, #20]
 8007bb8:	e008      	b.n	8007bcc <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8007bba:	4b0a      	ldr	r3, [pc, #40]	; (8007be4 <xTaskNotifyWait+0xac>)
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8007bc0:	68ba      	ldr	r2, [r7, #8]
 8007bc2:	43d2      	mvns	r2, r2
 8007bc4:	400a      	ands	r2, r1
 8007bc6:	64da      	str	r2, [r3, #76]	; 0x4c
				xReturn = pdTRUE;
 8007bc8:	2301      	movs	r3, #1
 8007bca:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007bcc:	4b05      	ldr	r3, [pc, #20]	; (8007be4 <xTaskNotifyWait+0xac>)
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		}
		taskEXIT_CRITICAL();
 8007bd6:	f000 fb5d 	bl	8008294 <vPortExitCritical>

		return xReturn;
 8007bda:	697b      	ldr	r3, [r7, #20]
	}
 8007bdc:	4618      	mov	r0, r3
 8007bde:	3718      	adds	r7, #24
 8007be0:	46bd      	mov	sp, r7
 8007be2:	bd80      	pop	{r7, pc}
 8007be4:	2000060c 	.word	0x2000060c
 8007be8:	e000ed04 	.word	0xe000ed04

08007bec <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8007bec:	b580      	push	{r7, lr}
 8007bee:	b08a      	sub	sp, #40	; 0x28
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	60f8      	str	r0, [r7, #12]
 8007bf4:	60b9      	str	r1, [r7, #8]
 8007bf6:	603b      	str	r3, [r7, #0]
 8007bf8:	4613      	mov	r3, r2
 8007bfa:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8007bfc:	2301      	movs	r3, #1
 8007bfe:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d10a      	bne.n	8007c1c <xTaskGenericNotify+0x30>
	__asm volatile
 8007c06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c0a:	f383 8811 	msr	BASEPRI, r3
 8007c0e:	f3bf 8f6f 	isb	sy
 8007c12:	f3bf 8f4f 	dsb	sy
 8007c16:	61bb      	str	r3, [r7, #24]
}
 8007c18:	bf00      	nop
 8007c1a:	e7fe      	b.n	8007c1a <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8007c20:	f000 fb08 	bl	8008234 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d003      	beq.n	8007c32 <xTaskGenericNotify+0x46>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8007c2a:	6a3b      	ldr	r3, [r7, #32]
 8007c2c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007c2e:	683b      	ldr	r3, [r7, #0]
 8007c30:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8007c32:	6a3b      	ldr	r3, [r7, #32]
 8007c34:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007c38:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8007c3a:	6a3b      	ldr	r3, [r7, #32]
 8007c3c:	2202      	movs	r2, #2
 8007c3e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			switch( eAction )
 8007c42:	79fb      	ldrb	r3, [r7, #7]
 8007c44:	2b04      	cmp	r3, #4
 8007c46:	d828      	bhi.n	8007c9a <xTaskGenericNotify+0xae>
 8007c48:	a201      	add	r2, pc, #4	; (adr r2, 8007c50 <xTaskGenericNotify+0x64>)
 8007c4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c4e:	bf00      	nop
 8007c50:	08007cbb 	.word	0x08007cbb
 8007c54:	08007c65 	.word	0x08007c65
 8007c58:	08007c73 	.word	0x08007c73
 8007c5c:	08007c7f 	.word	0x08007c7f
 8007c60:	08007c87 	.word	0x08007c87
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8007c64:	6a3b      	ldr	r3, [r7, #32]
 8007c66:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007c68:	68bb      	ldr	r3, [r7, #8]
 8007c6a:	431a      	orrs	r2, r3
 8007c6c:	6a3b      	ldr	r3, [r7, #32]
 8007c6e:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8007c70:	e026      	b.n	8007cc0 <xTaskGenericNotify+0xd4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8007c72:	6a3b      	ldr	r3, [r7, #32]
 8007c74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007c76:	1c5a      	adds	r2, r3, #1
 8007c78:	6a3b      	ldr	r3, [r7, #32]
 8007c7a:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8007c7c:	e020      	b.n	8007cc0 <xTaskGenericNotify+0xd4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8007c7e:	6a3b      	ldr	r3, [r7, #32]
 8007c80:	68ba      	ldr	r2, [r7, #8]
 8007c82:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8007c84:	e01c      	b.n	8007cc0 <xTaskGenericNotify+0xd4>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8007c86:	7ffb      	ldrb	r3, [r7, #31]
 8007c88:	2b02      	cmp	r3, #2
 8007c8a:	d003      	beq.n	8007c94 <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8007c8c:	6a3b      	ldr	r3, [r7, #32]
 8007c8e:	68ba      	ldr	r2, [r7, #8]
 8007c90:	64da      	str	r2, [r3, #76]	; 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8007c92:	e015      	b.n	8007cc0 <xTaskGenericNotify+0xd4>
						xReturn = pdFAIL;
 8007c94:	2300      	movs	r3, #0
 8007c96:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 8007c98:	e012      	b.n	8007cc0 <xTaskGenericNotify+0xd4>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8007c9a:	6a3b      	ldr	r3, [r7, #32]
 8007c9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007c9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ca2:	d00c      	beq.n	8007cbe <xTaskGenericNotify+0xd2>
	__asm volatile
 8007ca4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ca8:	f383 8811 	msr	BASEPRI, r3
 8007cac:	f3bf 8f6f 	isb	sy
 8007cb0:	f3bf 8f4f 	dsb	sy
 8007cb4:	617b      	str	r3, [r7, #20]
}
 8007cb6:	bf00      	nop
 8007cb8:	e7fe      	b.n	8007cb8 <xTaskGenericNotify+0xcc>
					break;
 8007cba:	bf00      	nop
 8007cbc:	e000      	b.n	8007cc0 <xTaskGenericNotify+0xd4>

					break;
 8007cbe:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8007cc0:	7ffb      	ldrb	r3, [r7, #31]
 8007cc2:	2b01      	cmp	r3, #1
 8007cc4:	d139      	bne.n	8007d3a <xTaskGenericNotify+0x14e>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007cc6:	6a3b      	ldr	r3, [r7, #32]
 8007cc8:	3304      	adds	r3, #4
 8007cca:	4618      	mov	r0, r3
 8007ccc:	f7fd ff94 	bl	8005bf8 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8007cd0:	6a3b      	ldr	r3, [r7, #32]
 8007cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cd4:	2201      	movs	r2, #1
 8007cd6:	409a      	lsls	r2, r3
 8007cd8:	4b1b      	ldr	r3, [pc, #108]	; (8007d48 <xTaskGenericNotify+0x15c>)
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	4313      	orrs	r3, r2
 8007cde:	4a1a      	ldr	r2, [pc, #104]	; (8007d48 <xTaskGenericNotify+0x15c>)
 8007ce0:	6013      	str	r3, [r2, #0]
 8007ce2:	6a3b      	ldr	r3, [r7, #32]
 8007ce4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ce6:	4613      	mov	r3, r2
 8007ce8:	009b      	lsls	r3, r3, #2
 8007cea:	4413      	add	r3, r2
 8007cec:	009b      	lsls	r3, r3, #2
 8007cee:	4a17      	ldr	r2, [pc, #92]	; (8007d4c <xTaskGenericNotify+0x160>)
 8007cf0:	441a      	add	r2, r3
 8007cf2:	6a3b      	ldr	r3, [r7, #32]
 8007cf4:	3304      	adds	r3, #4
 8007cf6:	4619      	mov	r1, r3
 8007cf8:	4610      	mov	r0, r2
 8007cfa:	f7fd ff20 	bl	8005b3e <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8007cfe:	6a3b      	ldr	r3, [r7, #32]
 8007d00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d00a      	beq.n	8007d1c <xTaskGenericNotify+0x130>
	__asm volatile
 8007d06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d0a:	f383 8811 	msr	BASEPRI, r3
 8007d0e:	f3bf 8f6f 	isb	sy
 8007d12:	f3bf 8f4f 	dsb	sy
 8007d16:	613b      	str	r3, [r7, #16]
}
 8007d18:	bf00      	nop
 8007d1a:	e7fe      	b.n	8007d1a <xTaskGenericNotify+0x12e>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007d1c:	6a3b      	ldr	r3, [r7, #32]
 8007d1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d20:	4b0b      	ldr	r3, [pc, #44]	; (8007d50 <xTaskGenericNotify+0x164>)
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d26:	429a      	cmp	r2, r3
 8007d28:	d907      	bls.n	8007d3a <xTaskGenericNotify+0x14e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8007d2a:	4b0a      	ldr	r3, [pc, #40]	; (8007d54 <xTaskGenericNotify+0x168>)
 8007d2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d30:	601a      	str	r2, [r3, #0]
 8007d32:	f3bf 8f4f 	dsb	sy
 8007d36:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8007d3a:	f000 faab 	bl	8008294 <vPortExitCritical>

		return xReturn;
 8007d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8007d40:	4618      	mov	r0, r3
 8007d42:	3728      	adds	r7, #40	; 0x28
 8007d44:	46bd      	mov	sp, r7
 8007d46:	bd80      	pop	{r7, pc}
 8007d48:	20000714 	.word	0x20000714
 8007d4c:	20000610 	.word	0x20000610
 8007d50:	2000060c 	.word	0x2000060c
 8007d54:	e000ed04 	.word	0xe000ed04

08007d58 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8007d58:	b580      	push	{r7, lr}
 8007d5a:	b08e      	sub	sp, #56	; 0x38
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	60f8      	str	r0, [r7, #12]
 8007d60:	60b9      	str	r1, [r7, #8]
 8007d62:	603b      	str	r3, [r7, #0]
 8007d64:	4613      	mov	r3, r2
 8007d66:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8007d68:	2301      	movs	r3, #1
 8007d6a:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d10a      	bne.n	8007d88 <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 8007d72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d76:	f383 8811 	msr	BASEPRI, r3
 8007d7a:	f3bf 8f6f 	isb	sy
 8007d7e:	f3bf 8f4f 	dsb	sy
 8007d82:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007d84:	bf00      	nop
 8007d86:	e7fe      	b.n	8007d86 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007d88:	f000 fb36 	bl	80083f8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 8007d90:	f3ef 8211 	mrs	r2, BASEPRI
 8007d94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d98:	f383 8811 	msr	BASEPRI, r3
 8007d9c:	f3bf 8f6f 	isb	sy
 8007da0:	f3bf 8f4f 	dsb	sy
 8007da4:	623a      	str	r2, [r7, #32]
 8007da6:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8007da8:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007daa:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d003      	beq.n	8007dba <xTaskGenericNotifyFromISR+0x62>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8007db2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007db4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007db6:	683b      	ldr	r3, [r7, #0]
 8007db8:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8007dba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dbc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007dc0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8007dc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dc6:	2202      	movs	r2, #2
 8007dc8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			switch( eAction )
 8007dcc:	79fb      	ldrb	r3, [r7, #7]
 8007dce:	2b04      	cmp	r3, #4
 8007dd0:	d828      	bhi.n	8007e24 <xTaskGenericNotifyFromISR+0xcc>
 8007dd2:	a201      	add	r2, pc, #4	; (adr r2, 8007dd8 <xTaskGenericNotifyFromISR+0x80>)
 8007dd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dd8:	08007e45 	.word	0x08007e45
 8007ddc:	08007ded 	.word	0x08007ded
 8007de0:	08007dfb 	.word	0x08007dfb
 8007de4:	08007e07 	.word	0x08007e07
 8007de8:	08007e0f 	.word	0x08007e0f
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8007dec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007df0:	68bb      	ldr	r3, [r7, #8]
 8007df2:	431a      	orrs	r2, r3
 8007df4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007df6:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8007df8:	e027      	b.n	8007e4a <xTaskGenericNotifyFromISR+0xf2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8007dfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007dfe:	1c5a      	adds	r2, r3, #1
 8007e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e02:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8007e04:	e021      	b.n	8007e4a <xTaskGenericNotifyFromISR+0xf2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8007e06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e08:	68ba      	ldr	r2, [r7, #8]
 8007e0a:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8007e0c:	e01d      	b.n	8007e4a <xTaskGenericNotifyFromISR+0xf2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8007e0e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007e12:	2b02      	cmp	r3, #2
 8007e14:	d003      	beq.n	8007e1e <xTaskGenericNotifyFromISR+0xc6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8007e16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e18:	68ba      	ldr	r2, [r7, #8]
 8007e1a:	64da      	str	r2, [r3, #76]	; 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8007e1c:	e015      	b.n	8007e4a <xTaskGenericNotifyFromISR+0xf2>
						xReturn = pdFAIL;
 8007e1e:	2300      	movs	r3, #0
 8007e20:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 8007e22:	e012      	b.n	8007e4a <xTaskGenericNotifyFromISR+0xf2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8007e24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e2c:	d00c      	beq.n	8007e48 <xTaskGenericNotifyFromISR+0xf0>
	__asm volatile
 8007e2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e32:	f383 8811 	msr	BASEPRI, r3
 8007e36:	f3bf 8f6f 	isb	sy
 8007e3a:	f3bf 8f4f 	dsb	sy
 8007e3e:	61bb      	str	r3, [r7, #24]
}
 8007e40:	bf00      	nop
 8007e42:	e7fe      	b.n	8007e42 <xTaskGenericNotifyFromISR+0xea>
					break;
 8007e44:	bf00      	nop
 8007e46:	e000      	b.n	8007e4a <xTaskGenericNotifyFromISR+0xf2>
					break;
 8007e48:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8007e4a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007e4e:	2b01      	cmp	r3, #1
 8007e50:	d145      	bne.n	8007ede <xTaskGenericNotifyFromISR+0x186>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8007e52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d00a      	beq.n	8007e70 <xTaskGenericNotifyFromISR+0x118>
	__asm volatile
 8007e5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e5e:	f383 8811 	msr	BASEPRI, r3
 8007e62:	f3bf 8f6f 	isb	sy
 8007e66:	f3bf 8f4f 	dsb	sy
 8007e6a:	617b      	str	r3, [r7, #20]
}
 8007e6c:	bf00      	nop
 8007e6e:	e7fe      	b.n	8007e6e <xTaskGenericNotifyFromISR+0x116>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007e70:	4b20      	ldr	r3, [pc, #128]	; (8007ef4 <xTaskGenericNotifyFromISR+0x19c>)
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d11c      	bne.n	8007eb2 <xTaskGenericNotifyFromISR+0x15a>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007e78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e7a:	3304      	adds	r3, #4
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	f7fd febb 	bl	8005bf8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007e82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e86:	2201      	movs	r2, #1
 8007e88:	409a      	lsls	r2, r3
 8007e8a:	4b1b      	ldr	r3, [pc, #108]	; (8007ef8 <xTaskGenericNotifyFromISR+0x1a0>)
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	4313      	orrs	r3, r2
 8007e90:	4a19      	ldr	r2, [pc, #100]	; (8007ef8 <xTaskGenericNotifyFromISR+0x1a0>)
 8007e92:	6013      	str	r3, [r2, #0]
 8007e94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e98:	4613      	mov	r3, r2
 8007e9a:	009b      	lsls	r3, r3, #2
 8007e9c:	4413      	add	r3, r2
 8007e9e:	009b      	lsls	r3, r3, #2
 8007ea0:	4a16      	ldr	r2, [pc, #88]	; (8007efc <xTaskGenericNotifyFromISR+0x1a4>)
 8007ea2:	441a      	add	r2, r3
 8007ea4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ea6:	3304      	adds	r3, #4
 8007ea8:	4619      	mov	r1, r3
 8007eaa:	4610      	mov	r0, r2
 8007eac:	f7fd fe47 	bl	8005b3e <vListInsertEnd>
 8007eb0:	e005      	b.n	8007ebe <xTaskGenericNotifyFromISR+0x166>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8007eb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007eb4:	3318      	adds	r3, #24
 8007eb6:	4619      	mov	r1, r3
 8007eb8:	4811      	ldr	r0, [pc, #68]	; (8007f00 <xTaskGenericNotifyFromISR+0x1a8>)
 8007eba:	f7fd fe40 	bl	8005b3e <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007ebe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ec0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ec2:	4b10      	ldr	r3, [pc, #64]	; (8007f04 <xTaskGenericNotifyFromISR+0x1ac>)
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ec8:	429a      	cmp	r2, r3
 8007eca:	d908      	bls.n	8007ede <xTaskGenericNotifyFromISR+0x186>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8007ecc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d002      	beq.n	8007ed8 <xTaskGenericNotifyFromISR+0x180>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8007ed2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007ed4:	2201      	movs	r2, #1
 8007ed6:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8007ed8:	4b0b      	ldr	r3, [pc, #44]	; (8007f08 <xTaskGenericNotifyFromISR+0x1b0>)
 8007eda:	2201      	movs	r2, #1
 8007edc:	601a      	str	r2, [r3, #0]
 8007ede:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ee0:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007ee2:	693b      	ldr	r3, [r7, #16]
 8007ee4:	f383 8811 	msr	BASEPRI, r3
}
 8007ee8:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8007eea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 8007eec:	4618      	mov	r0, r3
 8007eee:	3738      	adds	r7, #56	; 0x38
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	bd80      	pop	{r7, pc}
 8007ef4:	20000734 	.word	0x20000734
 8007ef8:	20000714 	.word	0x20000714
 8007efc:	20000610 	.word	0x20000610
 8007f00:	200006cc 	.word	0x200006cc
 8007f04:	2000060c 	.word	0x2000060c
 8007f08:	20000720 	.word	0x20000720

08007f0c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007f0c:	b580      	push	{r7, lr}
 8007f0e:	b084      	sub	sp, #16
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	6078      	str	r0, [r7, #4]
 8007f14:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007f16:	4b29      	ldr	r3, [pc, #164]	; (8007fbc <prvAddCurrentTaskToDelayedList+0xb0>)
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007f1c:	4b28      	ldr	r3, [pc, #160]	; (8007fc0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	3304      	adds	r3, #4
 8007f22:	4618      	mov	r0, r3
 8007f24:	f7fd fe68 	bl	8005bf8 <uxListRemove>
 8007f28:	4603      	mov	r3, r0
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d10b      	bne.n	8007f46 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007f2e:	4b24      	ldr	r3, [pc, #144]	; (8007fc0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f34:	2201      	movs	r2, #1
 8007f36:	fa02 f303 	lsl.w	r3, r2, r3
 8007f3a:	43da      	mvns	r2, r3
 8007f3c:	4b21      	ldr	r3, [pc, #132]	; (8007fc4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	4013      	ands	r3, r2
 8007f42:	4a20      	ldr	r2, [pc, #128]	; (8007fc4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007f44:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f4c:	d10a      	bne.n	8007f64 <prvAddCurrentTaskToDelayedList+0x58>
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d007      	beq.n	8007f64 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007f54:	4b1a      	ldr	r3, [pc, #104]	; (8007fc0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	3304      	adds	r3, #4
 8007f5a:	4619      	mov	r1, r3
 8007f5c:	481a      	ldr	r0, [pc, #104]	; (8007fc8 <prvAddCurrentTaskToDelayedList+0xbc>)
 8007f5e:	f7fd fdee 	bl	8005b3e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007f62:	e026      	b.n	8007fb2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007f64:	68fa      	ldr	r2, [r7, #12]
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	4413      	add	r3, r2
 8007f6a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007f6c:	4b14      	ldr	r3, [pc, #80]	; (8007fc0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	68ba      	ldr	r2, [r7, #8]
 8007f72:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007f74:	68ba      	ldr	r2, [r7, #8]
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	429a      	cmp	r2, r3
 8007f7a:	d209      	bcs.n	8007f90 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007f7c:	4b13      	ldr	r3, [pc, #76]	; (8007fcc <prvAddCurrentTaskToDelayedList+0xc0>)
 8007f7e:	681a      	ldr	r2, [r3, #0]
 8007f80:	4b0f      	ldr	r3, [pc, #60]	; (8007fc0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	3304      	adds	r3, #4
 8007f86:	4619      	mov	r1, r3
 8007f88:	4610      	mov	r0, r2
 8007f8a:	f7fd fdfc 	bl	8005b86 <vListInsert>
}
 8007f8e:	e010      	b.n	8007fb2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007f90:	4b0f      	ldr	r3, [pc, #60]	; (8007fd0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8007f92:	681a      	ldr	r2, [r3, #0]
 8007f94:	4b0a      	ldr	r3, [pc, #40]	; (8007fc0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	3304      	adds	r3, #4
 8007f9a:	4619      	mov	r1, r3
 8007f9c:	4610      	mov	r0, r2
 8007f9e:	f7fd fdf2 	bl	8005b86 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007fa2:	4b0c      	ldr	r3, [pc, #48]	; (8007fd4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	68ba      	ldr	r2, [r7, #8]
 8007fa8:	429a      	cmp	r2, r3
 8007faa:	d202      	bcs.n	8007fb2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007fac:	4a09      	ldr	r2, [pc, #36]	; (8007fd4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007fae:	68bb      	ldr	r3, [r7, #8]
 8007fb0:	6013      	str	r3, [r2, #0]
}
 8007fb2:	bf00      	nop
 8007fb4:	3710      	adds	r7, #16
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	bd80      	pop	{r7, pc}
 8007fba:	bf00      	nop
 8007fbc:	20000710 	.word	0x20000710
 8007fc0:	2000060c 	.word	0x2000060c
 8007fc4:	20000714 	.word	0x20000714
 8007fc8:	200006f8 	.word	0x200006f8
 8007fcc:	200006c8 	.word	0x200006c8
 8007fd0:	200006c4 	.word	0x200006c4
 8007fd4:	2000072c 	.word	0x2000072c

08007fd8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007fd8:	b480      	push	{r7}
 8007fda:	b085      	sub	sp, #20
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	60f8      	str	r0, [r7, #12]
 8007fe0:	60b9      	str	r1, [r7, #8]
 8007fe2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	3b04      	subs	r3, #4
 8007fe8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007ff0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	3b04      	subs	r3, #4
 8007ff6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007ff8:	68bb      	ldr	r3, [r7, #8]
 8007ffa:	f023 0201 	bic.w	r2, r3, #1
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	3b04      	subs	r3, #4
 8008006:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008008:	4a0c      	ldr	r2, [pc, #48]	; (800803c <pxPortInitialiseStack+0x64>)
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	3b14      	subs	r3, #20
 8008012:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008014:	687a      	ldr	r2, [r7, #4]
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	3b04      	subs	r3, #4
 800801e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	f06f 0202 	mvn.w	r2, #2
 8008026:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	3b20      	subs	r3, #32
 800802c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800802e:	68fb      	ldr	r3, [r7, #12]
}
 8008030:	4618      	mov	r0, r3
 8008032:	3714      	adds	r7, #20
 8008034:	46bd      	mov	sp, r7
 8008036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803a:	4770      	bx	lr
 800803c:	08008041 	.word	0x08008041

08008040 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008040:	b480      	push	{r7}
 8008042:	b085      	sub	sp, #20
 8008044:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008046:	2300      	movs	r3, #0
 8008048:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800804a:	4b12      	ldr	r3, [pc, #72]	; (8008094 <prvTaskExitError+0x54>)
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008052:	d00a      	beq.n	800806a <prvTaskExitError+0x2a>
	__asm volatile
 8008054:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008058:	f383 8811 	msr	BASEPRI, r3
 800805c:	f3bf 8f6f 	isb	sy
 8008060:	f3bf 8f4f 	dsb	sy
 8008064:	60fb      	str	r3, [r7, #12]
}
 8008066:	bf00      	nop
 8008068:	e7fe      	b.n	8008068 <prvTaskExitError+0x28>
	__asm volatile
 800806a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800806e:	f383 8811 	msr	BASEPRI, r3
 8008072:	f3bf 8f6f 	isb	sy
 8008076:	f3bf 8f4f 	dsb	sy
 800807a:	60bb      	str	r3, [r7, #8]
}
 800807c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800807e:	bf00      	nop
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d0fc      	beq.n	8008080 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008086:	bf00      	nop
 8008088:	bf00      	nop
 800808a:	3714      	adds	r7, #20
 800808c:	46bd      	mov	sp, r7
 800808e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008092:	4770      	bx	lr
 8008094:	2000000c 	.word	0x2000000c
	...

080080a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80080a0:	4b07      	ldr	r3, [pc, #28]	; (80080c0 <pxCurrentTCBConst2>)
 80080a2:	6819      	ldr	r1, [r3, #0]
 80080a4:	6808      	ldr	r0, [r1, #0]
 80080a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080aa:	f380 8809 	msr	PSP, r0
 80080ae:	f3bf 8f6f 	isb	sy
 80080b2:	f04f 0000 	mov.w	r0, #0
 80080b6:	f380 8811 	msr	BASEPRI, r0
 80080ba:	4770      	bx	lr
 80080bc:	f3af 8000 	nop.w

080080c0 <pxCurrentTCBConst2>:
 80080c0:	2000060c 	.word	0x2000060c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80080c4:	bf00      	nop
 80080c6:	bf00      	nop

080080c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80080c8:	4808      	ldr	r0, [pc, #32]	; (80080ec <prvPortStartFirstTask+0x24>)
 80080ca:	6800      	ldr	r0, [r0, #0]
 80080cc:	6800      	ldr	r0, [r0, #0]
 80080ce:	f380 8808 	msr	MSP, r0
 80080d2:	f04f 0000 	mov.w	r0, #0
 80080d6:	f380 8814 	msr	CONTROL, r0
 80080da:	b662      	cpsie	i
 80080dc:	b661      	cpsie	f
 80080de:	f3bf 8f4f 	dsb	sy
 80080e2:	f3bf 8f6f 	isb	sy
 80080e6:	df00      	svc	0
 80080e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80080ea:	bf00      	nop
 80080ec:	e000ed08 	.word	0xe000ed08

080080f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80080f0:	b580      	push	{r7, lr}
 80080f2:	b086      	sub	sp, #24
 80080f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80080f6:	4b46      	ldr	r3, [pc, #280]	; (8008210 <xPortStartScheduler+0x120>)
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	4a46      	ldr	r2, [pc, #280]	; (8008214 <xPortStartScheduler+0x124>)
 80080fc:	4293      	cmp	r3, r2
 80080fe:	d10a      	bne.n	8008116 <xPortStartScheduler+0x26>
	__asm volatile
 8008100:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008104:	f383 8811 	msr	BASEPRI, r3
 8008108:	f3bf 8f6f 	isb	sy
 800810c:	f3bf 8f4f 	dsb	sy
 8008110:	613b      	str	r3, [r7, #16]
}
 8008112:	bf00      	nop
 8008114:	e7fe      	b.n	8008114 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008116:	4b3e      	ldr	r3, [pc, #248]	; (8008210 <xPortStartScheduler+0x120>)
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	4a3f      	ldr	r2, [pc, #252]	; (8008218 <xPortStartScheduler+0x128>)
 800811c:	4293      	cmp	r3, r2
 800811e:	d10a      	bne.n	8008136 <xPortStartScheduler+0x46>
	__asm volatile
 8008120:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008124:	f383 8811 	msr	BASEPRI, r3
 8008128:	f3bf 8f6f 	isb	sy
 800812c:	f3bf 8f4f 	dsb	sy
 8008130:	60fb      	str	r3, [r7, #12]
}
 8008132:	bf00      	nop
 8008134:	e7fe      	b.n	8008134 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008136:	4b39      	ldr	r3, [pc, #228]	; (800821c <xPortStartScheduler+0x12c>)
 8008138:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800813a:	697b      	ldr	r3, [r7, #20]
 800813c:	781b      	ldrb	r3, [r3, #0]
 800813e:	b2db      	uxtb	r3, r3
 8008140:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008142:	697b      	ldr	r3, [r7, #20]
 8008144:	22ff      	movs	r2, #255	; 0xff
 8008146:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008148:	697b      	ldr	r3, [r7, #20]
 800814a:	781b      	ldrb	r3, [r3, #0]
 800814c:	b2db      	uxtb	r3, r3
 800814e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008150:	78fb      	ldrb	r3, [r7, #3]
 8008152:	b2db      	uxtb	r3, r3
 8008154:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008158:	b2da      	uxtb	r2, r3
 800815a:	4b31      	ldr	r3, [pc, #196]	; (8008220 <xPortStartScheduler+0x130>)
 800815c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800815e:	4b31      	ldr	r3, [pc, #196]	; (8008224 <xPortStartScheduler+0x134>)
 8008160:	2207      	movs	r2, #7
 8008162:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008164:	e009      	b.n	800817a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008166:	4b2f      	ldr	r3, [pc, #188]	; (8008224 <xPortStartScheduler+0x134>)
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	3b01      	subs	r3, #1
 800816c:	4a2d      	ldr	r2, [pc, #180]	; (8008224 <xPortStartScheduler+0x134>)
 800816e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008170:	78fb      	ldrb	r3, [r7, #3]
 8008172:	b2db      	uxtb	r3, r3
 8008174:	005b      	lsls	r3, r3, #1
 8008176:	b2db      	uxtb	r3, r3
 8008178:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800817a:	78fb      	ldrb	r3, [r7, #3]
 800817c:	b2db      	uxtb	r3, r3
 800817e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008182:	2b80      	cmp	r3, #128	; 0x80
 8008184:	d0ef      	beq.n	8008166 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008186:	4b27      	ldr	r3, [pc, #156]	; (8008224 <xPortStartScheduler+0x134>)
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	f1c3 0307 	rsb	r3, r3, #7
 800818e:	2b04      	cmp	r3, #4
 8008190:	d00a      	beq.n	80081a8 <xPortStartScheduler+0xb8>
	__asm volatile
 8008192:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008196:	f383 8811 	msr	BASEPRI, r3
 800819a:	f3bf 8f6f 	isb	sy
 800819e:	f3bf 8f4f 	dsb	sy
 80081a2:	60bb      	str	r3, [r7, #8]
}
 80081a4:	bf00      	nop
 80081a6:	e7fe      	b.n	80081a6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80081a8:	4b1e      	ldr	r3, [pc, #120]	; (8008224 <xPortStartScheduler+0x134>)
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	021b      	lsls	r3, r3, #8
 80081ae:	4a1d      	ldr	r2, [pc, #116]	; (8008224 <xPortStartScheduler+0x134>)
 80081b0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80081b2:	4b1c      	ldr	r3, [pc, #112]	; (8008224 <xPortStartScheduler+0x134>)
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80081ba:	4a1a      	ldr	r2, [pc, #104]	; (8008224 <xPortStartScheduler+0x134>)
 80081bc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	b2da      	uxtb	r2, r3
 80081c2:	697b      	ldr	r3, [r7, #20]
 80081c4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80081c6:	4b18      	ldr	r3, [pc, #96]	; (8008228 <xPortStartScheduler+0x138>)
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	4a17      	ldr	r2, [pc, #92]	; (8008228 <xPortStartScheduler+0x138>)
 80081cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80081d0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80081d2:	4b15      	ldr	r3, [pc, #84]	; (8008228 <xPortStartScheduler+0x138>)
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	4a14      	ldr	r2, [pc, #80]	; (8008228 <xPortStartScheduler+0x138>)
 80081d8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80081dc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80081de:	f000 f8dd 	bl	800839c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80081e2:	4b12      	ldr	r3, [pc, #72]	; (800822c <xPortStartScheduler+0x13c>)
 80081e4:	2200      	movs	r2, #0
 80081e6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80081e8:	f000 f8fc 	bl	80083e4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80081ec:	4b10      	ldr	r3, [pc, #64]	; (8008230 <xPortStartScheduler+0x140>)
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	4a0f      	ldr	r2, [pc, #60]	; (8008230 <xPortStartScheduler+0x140>)
 80081f2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80081f6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80081f8:	f7ff ff66 	bl	80080c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80081fc:	f7ff f8a4 	bl	8007348 <vTaskSwitchContext>
	prvTaskExitError();
 8008200:	f7ff ff1e 	bl	8008040 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008204:	2300      	movs	r3, #0
}
 8008206:	4618      	mov	r0, r3
 8008208:	3718      	adds	r7, #24
 800820a:	46bd      	mov	sp, r7
 800820c:	bd80      	pop	{r7, pc}
 800820e:	bf00      	nop
 8008210:	e000ed00 	.word	0xe000ed00
 8008214:	410fc271 	.word	0x410fc271
 8008218:	410fc270 	.word	0x410fc270
 800821c:	e000e400 	.word	0xe000e400
 8008220:	20000738 	.word	0x20000738
 8008224:	2000073c 	.word	0x2000073c
 8008228:	e000ed20 	.word	0xe000ed20
 800822c:	2000000c 	.word	0x2000000c
 8008230:	e000ef34 	.word	0xe000ef34

08008234 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008234:	b480      	push	{r7}
 8008236:	b083      	sub	sp, #12
 8008238:	af00      	add	r7, sp, #0
	__asm volatile
 800823a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800823e:	f383 8811 	msr	BASEPRI, r3
 8008242:	f3bf 8f6f 	isb	sy
 8008246:	f3bf 8f4f 	dsb	sy
 800824a:	607b      	str	r3, [r7, #4]
}
 800824c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800824e:	4b0f      	ldr	r3, [pc, #60]	; (800828c <vPortEnterCritical+0x58>)
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	3301      	adds	r3, #1
 8008254:	4a0d      	ldr	r2, [pc, #52]	; (800828c <vPortEnterCritical+0x58>)
 8008256:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008258:	4b0c      	ldr	r3, [pc, #48]	; (800828c <vPortEnterCritical+0x58>)
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	2b01      	cmp	r3, #1
 800825e:	d10f      	bne.n	8008280 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008260:	4b0b      	ldr	r3, [pc, #44]	; (8008290 <vPortEnterCritical+0x5c>)
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	b2db      	uxtb	r3, r3
 8008266:	2b00      	cmp	r3, #0
 8008268:	d00a      	beq.n	8008280 <vPortEnterCritical+0x4c>
	__asm volatile
 800826a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800826e:	f383 8811 	msr	BASEPRI, r3
 8008272:	f3bf 8f6f 	isb	sy
 8008276:	f3bf 8f4f 	dsb	sy
 800827a:	603b      	str	r3, [r7, #0]
}
 800827c:	bf00      	nop
 800827e:	e7fe      	b.n	800827e <vPortEnterCritical+0x4a>
	}
}
 8008280:	bf00      	nop
 8008282:	370c      	adds	r7, #12
 8008284:	46bd      	mov	sp, r7
 8008286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828a:	4770      	bx	lr
 800828c:	2000000c 	.word	0x2000000c
 8008290:	e000ed04 	.word	0xe000ed04

08008294 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008294:	b480      	push	{r7}
 8008296:	b083      	sub	sp, #12
 8008298:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800829a:	4b12      	ldr	r3, [pc, #72]	; (80082e4 <vPortExitCritical+0x50>)
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d10a      	bne.n	80082b8 <vPortExitCritical+0x24>
	__asm volatile
 80082a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082a6:	f383 8811 	msr	BASEPRI, r3
 80082aa:	f3bf 8f6f 	isb	sy
 80082ae:	f3bf 8f4f 	dsb	sy
 80082b2:	607b      	str	r3, [r7, #4]
}
 80082b4:	bf00      	nop
 80082b6:	e7fe      	b.n	80082b6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80082b8:	4b0a      	ldr	r3, [pc, #40]	; (80082e4 <vPortExitCritical+0x50>)
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	3b01      	subs	r3, #1
 80082be:	4a09      	ldr	r2, [pc, #36]	; (80082e4 <vPortExitCritical+0x50>)
 80082c0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80082c2:	4b08      	ldr	r3, [pc, #32]	; (80082e4 <vPortExitCritical+0x50>)
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d105      	bne.n	80082d6 <vPortExitCritical+0x42>
 80082ca:	2300      	movs	r3, #0
 80082cc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	f383 8811 	msr	BASEPRI, r3
}
 80082d4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80082d6:	bf00      	nop
 80082d8:	370c      	adds	r7, #12
 80082da:	46bd      	mov	sp, r7
 80082dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e0:	4770      	bx	lr
 80082e2:	bf00      	nop
 80082e4:	2000000c 	.word	0x2000000c
	...

080082f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80082f0:	f3ef 8009 	mrs	r0, PSP
 80082f4:	f3bf 8f6f 	isb	sy
 80082f8:	4b15      	ldr	r3, [pc, #84]	; (8008350 <pxCurrentTCBConst>)
 80082fa:	681a      	ldr	r2, [r3, #0]
 80082fc:	f01e 0f10 	tst.w	lr, #16
 8008300:	bf08      	it	eq
 8008302:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008306:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800830a:	6010      	str	r0, [r2, #0]
 800830c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008310:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008314:	f380 8811 	msr	BASEPRI, r0
 8008318:	f3bf 8f4f 	dsb	sy
 800831c:	f3bf 8f6f 	isb	sy
 8008320:	f7ff f812 	bl	8007348 <vTaskSwitchContext>
 8008324:	f04f 0000 	mov.w	r0, #0
 8008328:	f380 8811 	msr	BASEPRI, r0
 800832c:	bc09      	pop	{r0, r3}
 800832e:	6819      	ldr	r1, [r3, #0]
 8008330:	6808      	ldr	r0, [r1, #0]
 8008332:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008336:	f01e 0f10 	tst.w	lr, #16
 800833a:	bf08      	it	eq
 800833c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008340:	f380 8809 	msr	PSP, r0
 8008344:	f3bf 8f6f 	isb	sy
 8008348:	4770      	bx	lr
 800834a:	bf00      	nop
 800834c:	f3af 8000 	nop.w

08008350 <pxCurrentTCBConst>:
 8008350:	2000060c 	.word	0x2000060c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008354:	bf00      	nop
 8008356:	bf00      	nop

08008358 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008358:	b580      	push	{r7, lr}
 800835a:	b082      	sub	sp, #8
 800835c:	af00      	add	r7, sp, #0
	__asm volatile
 800835e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008362:	f383 8811 	msr	BASEPRI, r3
 8008366:	f3bf 8f6f 	isb	sy
 800836a:	f3bf 8f4f 	dsb	sy
 800836e:	607b      	str	r3, [r7, #4]
}
 8008370:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008372:	f7fe ff31 	bl	80071d8 <xTaskIncrementTick>
 8008376:	4603      	mov	r3, r0
 8008378:	2b00      	cmp	r3, #0
 800837a:	d003      	beq.n	8008384 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800837c:	4b06      	ldr	r3, [pc, #24]	; (8008398 <SysTick_Handler+0x40>)
 800837e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008382:	601a      	str	r2, [r3, #0]
 8008384:	2300      	movs	r3, #0
 8008386:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008388:	683b      	ldr	r3, [r7, #0]
 800838a:	f383 8811 	msr	BASEPRI, r3
}
 800838e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008390:	bf00      	nop
 8008392:	3708      	adds	r7, #8
 8008394:	46bd      	mov	sp, r7
 8008396:	bd80      	pop	{r7, pc}
 8008398:	e000ed04 	.word	0xe000ed04

0800839c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800839c:	b480      	push	{r7}
 800839e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80083a0:	4b0b      	ldr	r3, [pc, #44]	; (80083d0 <vPortSetupTimerInterrupt+0x34>)
 80083a2:	2200      	movs	r2, #0
 80083a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80083a6:	4b0b      	ldr	r3, [pc, #44]	; (80083d4 <vPortSetupTimerInterrupt+0x38>)
 80083a8:	2200      	movs	r2, #0
 80083aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80083ac:	4b0a      	ldr	r3, [pc, #40]	; (80083d8 <vPortSetupTimerInterrupt+0x3c>)
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	4a0a      	ldr	r2, [pc, #40]	; (80083dc <vPortSetupTimerInterrupt+0x40>)
 80083b2:	fba2 2303 	umull	r2, r3, r2, r3
 80083b6:	099b      	lsrs	r3, r3, #6
 80083b8:	4a09      	ldr	r2, [pc, #36]	; (80083e0 <vPortSetupTimerInterrupt+0x44>)
 80083ba:	3b01      	subs	r3, #1
 80083bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80083be:	4b04      	ldr	r3, [pc, #16]	; (80083d0 <vPortSetupTimerInterrupt+0x34>)
 80083c0:	2207      	movs	r2, #7
 80083c2:	601a      	str	r2, [r3, #0]
}
 80083c4:	bf00      	nop
 80083c6:	46bd      	mov	sp, r7
 80083c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083cc:	4770      	bx	lr
 80083ce:	bf00      	nop
 80083d0:	e000e010 	.word	0xe000e010
 80083d4:	e000e018 	.word	0xe000e018
 80083d8:	20000000 	.word	0x20000000
 80083dc:	10624dd3 	.word	0x10624dd3
 80083e0:	e000e014 	.word	0xe000e014

080083e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80083e4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80083f4 <vPortEnableVFP+0x10>
 80083e8:	6801      	ldr	r1, [r0, #0]
 80083ea:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80083ee:	6001      	str	r1, [r0, #0]
 80083f0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80083f2:	bf00      	nop
 80083f4:	e000ed88 	.word	0xe000ed88

080083f8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80083f8:	b480      	push	{r7}
 80083fa:	b085      	sub	sp, #20
 80083fc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80083fe:	f3ef 8305 	mrs	r3, IPSR
 8008402:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	2b0f      	cmp	r3, #15
 8008408:	d914      	bls.n	8008434 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800840a:	4a17      	ldr	r2, [pc, #92]	; (8008468 <vPortValidateInterruptPriority+0x70>)
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	4413      	add	r3, r2
 8008410:	781b      	ldrb	r3, [r3, #0]
 8008412:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008414:	4b15      	ldr	r3, [pc, #84]	; (800846c <vPortValidateInterruptPriority+0x74>)
 8008416:	781b      	ldrb	r3, [r3, #0]
 8008418:	7afa      	ldrb	r2, [r7, #11]
 800841a:	429a      	cmp	r2, r3
 800841c:	d20a      	bcs.n	8008434 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800841e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008422:	f383 8811 	msr	BASEPRI, r3
 8008426:	f3bf 8f6f 	isb	sy
 800842a:	f3bf 8f4f 	dsb	sy
 800842e:	607b      	str	r3, [r7, #4]
}
 8008430:	bf00      	nop
 8008432:	e7fe      	b.n	8008432 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008434:	4b0e      	ldr	r3, [pc, #56]	; (8008470 <vPortValidateInterruptPriority+0x78>)
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800843c:	4b0d      	ldr	r3, [pc, #52]	; (8008474 <vPortValidateInterruptPriority+0x7c>)
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	429a      	cmp	r2, r3
 8008442:	d90a      	bls.n	800845a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008444:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008448:	f383 8811 	msr	BASEPRI, r3
 800844c:	f3bf 8f6f 	isb	sy
 8008450:	f3bf 8f4f 	dsb	sy
 8008454:	603b      	str	r3, [r7, #0]
}
 8008456:	bf00      	nop
 8008458:	e7fe      	b.n	8008458 <vPortValidateInterruptPriority+0x60>
	}
 800845a:	bf00      	nop
 800845c:	3714      	adds	r7, #20
 800845e:	46bd      	mov	sp, r7
 8008460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008464:	4770      	bx	lr
 8008466:	bf00      	nop
 8008468:	e000e3f0 	.word	0xe000e3f0
 800846c:	20000738 	.word	0x20000738
 8008470:	e000ed0c 	.word	0xe000ed0c
 8008474:	2000073c 	.word	0x2000073c

08008478 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008478:	b580      	push	{r7, lr}
 800847a:	b08a      	sub	sp, #40	; 0x28
 800847c:	af00      	add	r7, sp, #0
 800847e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008480:	2300      	movs	r3, #0
 8008482:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008484:	f7fe fddc 	bl	8007040 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008488:	4b5b      	ldr	r3, [pc, #364]	; (80085f8 <pvPortMalloc+0x180>)
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	2b00      	cmp	r3, #0
 800848e:	d101      	bne.n	8008494 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008490:	f000 f920 	bl	80086d4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008494:	4b59      	ldr	r3, [pc, #356]	; (80085fc <pvPortMalloc+0x184>)
 8008496:	681a      	ldr	r2, [r3, #0]
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	4013      	ands	r3, r2
 800849c:	2b00      	cmp	r3, #0
 800849e:	f040 8093 	bne.w	80085c8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d01d      	beq.n	80084e4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80084a8:	2208      	movs	r2, #8
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	4413      	add	r3, r2
 80084ae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	f003 0307 	and.w	r3, r3, #7
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d014      	beq.n	80084e4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	f023 0307 	bic.w	r3, r3, #7
 80084c0:	3308      	adds	r3, #8
 80084c2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	f003 0307 	and.w	r3, r3, #7
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d00a      	beq.n	80084e4 <pvPortMalloc+0x6c>
	__asm volatile
 80084ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084d2:	f383 8811 	msr	BASEPRI, r3
 80084d6:	f3bf 8f6f 	isb	sy
 80084da:	f3bf 8f4f 	dsb	sy
 80084de:	617b      	str	r3, [r7, #20]
}
 80084e0:	bf00      	nop
 80084e2:	e7fe      	b.n	80084e2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d06e      	beq.n	80085c8 <pvPortMalloc+0x150>
 80084ea:	4b45      	ldr	r3, [pc, #276]	; (8008600 <pvPortMalloc+0x188>)
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	687a      	ldr	r2, [r7, #4]
 80084f0:	429a      	cmp	r2, r3
 80084f2:	d869      	bhi.n	80085c8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80084f4:	4b43      	ldr	r3, [pc, #268]	; (8008604 <pvPortMalloc+0x18c>)
 80084f6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80084f8:	4b42      	ldr	r3, [pc, #264]	; (8008604 <pvPortMalloc+0x18c>)
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80084fe:	e004      	b.n	800850a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008502:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800850a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800850c:	685b      	ldr	r3, [r3, #4]
 800850e:	687a      	ldr	r2, [r7, #4]
 8008510:	429a      	cmp	r2, r3
 8008512:	d903      	bls.n	800851c <pvPortMalloc+0xa4>
 8008514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	2b00      	cmp	r3, #0
 800851a:	d1f1      	bne.n	8008500 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800851c:	4b36      	ldr	r3, [pc, #216]	; (80085f8 <pvPortMalloc+0x180>)
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008522:	429a      	cmp	r2, r3
 8008524:	d050      	beq.n	80085c8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008526:	6a3b      	ldr	r3, [r7, #32]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	2208      	movs	r2, #8
 800852c:	4413      	add	r3, r2
 800852e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008532:	681a      	ldr	r2, [r3, #0]
 8008534:	6a3b      	ldr	r3, [r7, #32]
 8008536:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800853a:	685a      	ldr	r2, [r3, #4]
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	1ad2      	subs	r2, r2, r3
 8008540:	2308      	movs	r3, #8
 8008542:	005b      	lsls	r3, r3, #1
 8008544:	429a      	cmp	r2, r3
 8008546:	d91f      	bls.n	8008588 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008548:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	4413      	add	r3, r2
 800854e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008550:	69bb      	ldr	r3, [r7, #24]
 8008552:	f003 0307 	and.w	r3, r3, #7
 8008556:	2b00      	cmp	r3, #0
 8008558:	d00a      	beq.n	8008570 <pvPortMalloc+0xf8>
	__asm volatile
 800855a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800855e:	f383 8811 	msr	BASEPRI, r3
 8008562:	f3bf 8f6f 	isb	sy
 8008566:	f3bf 8f4f 	dsb	sy
 800856a:	613b      	str	r3, [r7, #16]
}
 800856c:	bf00      	nop
 800856e:	e7fe      	b.n	800856e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008572:	685a      	ldr	r2, [r3, #4]
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	1ad2      	subs	r2, r2, r3
 8008578:	69bb      	ldr	r3, [r7, #24]
 800857a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800857c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800857e:	687a      	ldr	r2, [r7, #4]
 8008580:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008582:	69b8      	ldr	r0, [r7, #24]
 8008584:	f000 f908 	bl	8008798 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008588:	4b1d      	ldr	r3, [pc, #116]	; (8008600 <pvPortMalloc+0x188>)
 800858a:	681a      	ldr	r2, [r3, #0]
 800858c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800858e:	685b      	ldr	r3, [r3, #4]
 8008590:	1ad3      	subs	r3, r2, r3
 8008592:	4a1b      	ldr	r2, [pc, #108]	; (8008600 <pvPortMalloc+0x188>)
 8008594:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008596:	4b1a      	ldr	r3, [pc, #104]	; (8008600 <pvPortMalloc+0x188>)
 8008598:	681a      	ldr	r2, [r3, #0]
 800859a:	4b1b      	ldr	r3, [pc, #108]	; (8008608 <pvPortMalloc+0x190>)
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	429a      	cmp	r2, r3
 80085a0:	d203      	bcs.n	80085aa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80085a2:	4b17      	ldr	r3, [pc, #92]	; (8008600 <pvPortMalloc+0x188>)
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	4a18      	ldr	r2, [pc, #96]	; (8008608 <pvPortMalloc+0x190>)
 80085a8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80085aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085ac:	685a      	ldr	r2, [r3, #4]
 80085ae:	4b13      	ldr	r3, [pc, #76]	; (80085fc <pvPortMalloc+0x184>)
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	431a      	orrs	r2, r3
 80085b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085b6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80085b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085ba:	2200      	movs	r2, #0
 80085bc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80085be:	4b13      	ldr	r3, [pc, #76]	; (800860c <pvPortMalloc+0x194>)
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	3301      	adds	r3, #1
 80085c4:	4a11      	ldr	r2, [pc, #68]	; (800860c <pvPortMalloc+0x194>)
 80085c6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80085c8:	f7fe fd48 	bl	800705c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80085cc:	69fb      	ldr	r3, [r7, #28]
 80085ce:	f003 0307 	and.w	r3, r3, #7
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d00a      	beq.n	80085ec <pvPortMalloc+0x174>
	__asm volatile
 80085d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085da:	f383 8811 	msr	BASEPRI, r3
 80085de:	f3bf 8f6f 	isb	sy
 80085e2:	f3bf 8f4f 	dsb	sy
 80085e6:	60fb      	str	r3, [r7, #12]
}
 80085e8:	bf00      	nop
 80085ea:	e7fe      	b.n	80085ea <pvPortMalloc+0x172>
	return pvReturn;
 80085ec:	69fb      	ldr	r3, [r7, #28]
}
 80085ee:	4618      	mov	r0, r3
 80085f0:	3728      	adds	r7, #40	; 0x28
 80085f2:	46bd      	mov	sp, r7
 80085f4:	bd80      	pop	{r7, pc}
 80085f6:	bf00      	nop
 80085f8:	20004348 	.word	0x20004348
 80085fc:	2000435c 	.word	0x2000435c
 8008600:	2000434c 	.word	0x2000434c
 8008604:	20004340 	.word	0x20004340
 8008608:	20004350 	.word	0x20004350
 800860c:	20004354 	.word	0x20004354

08008610 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008610:	b580      	push	{r7, lr}
 8008612:	b086      	sub	sp, #24
 8008614:	af00      	add	r7, sp, #0
 8008616:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2b00      	cmp	r3, #0
 8008620:	d04d      	beq.n	80086be <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008622:	2308      	movs	r3, #8
 8008624:	425b      	negs	r3, r3
 8008626:	697a      	ldr	r2, [r7, #20]
 8008628:	4413      	add	r3, r2
 800862a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800862c:	697b      	ldr	r3, [r7, #20]
 800862e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008630:	693b      	ldr	r3, [r7, #16]
 8008632:	685a      	ldr	r2, [r3, #4]
 8008634:	4b24      	ldr	r3, [pc, #144]	; (80086c8 <vPortFree+0xb8>)
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	4013      	ands	r3, r2
 800863a:	2b00      	cmp	r3, #0
 800863c:	d10a      	bne.n	8008654 <vPortFree+0x44>
	__asm volatile
 800863e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008642:	f383 8811 	msr	BASEPRI, r3
 8008646:	f3bf 8f6f 	isb	sy
 800864a:	f3bf 8f4f 	dsb	sy
 800864e:	60fb      	str	r3, [r7, #12]
}
 8008650:	bf00      	nop
 8008652:	e7fe      	b.n	8008652 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008654:	693b      	ldr	r3, [r7, #16]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	2b00      	cmp	r3, #0
 800865a:	d00a      	beq.n	8008672 <vPortFree+0x62>
	__asm volatile
 800865c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008660:	f383 8811 	msr	BASEPRI, r3
 8008664:	f3bf 8f6f 	isb	sy
 8008668:	f3bf 8f4f 	dsb	sy
 800866c:	60bb      	str	r3, [r7, #8]
}
 800866e:	bf00      	nop
 8008670:	e7fe      	b.n	8008670 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008672:	693b      	ldr	r3, [r7, #16]
 8008674:	685a      	ldr	r2, [r3, #4]
 8008676:	4b14      	ldr	r3, [pc, #80]	; (80086c8 <vPortFree+0xb8>)
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	4013      	ands	r3, r2
 800867c:	2b00      	cmp	r3, #0
 800867e:	d01e      	beq.n	80086be <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008680:	693b      	ldr	r3, [r7, #16]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	2b00      	cmp	r3, #0
 8008686:	d11a      	bne.n	80086be <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008688:	693b      	ldr	r3, [r7, #16]
 800868a:	685a      	ldr	r2, [r3, #4]
 800868c:	4b0e      	ldr	r3, [pc, #56]	; (80086c8 <vPortFree+0xb8>)
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	43db      	mvns	r3, r3
 8008692:	401a      	ands	r2, r3
 8008694:	693b      	ldr	r3, [r7, #16]
 8008696:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008698:	f7fe fcd2 	bl	8007040 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800869c:	693b      	ldr	r3, [r7, #16]
 800869e:	685a      	ldr	r2, [r3, #4]
 80086a0:	4b0a      	ldr	r3, [pc, #40]	; (80086cc <vPortFree+0xbc>)
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	4413      	add	r3, r2
 80086a6:	4a09      	ldr	r2, [pc, #36]	; (80086cc <vPortFree+0xbc>)
 80086a8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80086aa:	6938      	ldr	r0, [r7, #16]
 80086ac:	f000 f874 	bl	8008798 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80086b0:	4b07      	ldr	r3, [pc, #28]	; (80086d0 <vPortFree+0xc0>)
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	3301      	adds	r3, #1
 80086b6:	4a06      	ldr	r2, [pc, #24]	; (80086d0 <vPortFree+0xc0>)
 80086b8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80086ba:	f7fe fccf 	bl	800705c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80086be:	bf00      	nop
 80086c0:	3718      	adds	r7, #24
 80086c2:	46bd      	mov	sp, r7
 80086c4:	bd80      	pop	{r7, pc}
 80086c6:	bf00      	nop
 80086c8:	2000435c 	.word	0x2000435c
 80086cc:	2000434c 	.word	0x2000434c
 80086d0:	20004358 	.word	0x20004358

080086d4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80086d4:	b480      	push	{r7}
 80086d6:	b085      	sub	sp, #20
 80086d8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80086da:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80086de:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80086e0:	4b27      	ldr	r3, [pc, #156]	; (8008780 <prvHeapInit+0xac>)
 80086e2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	f003 0307 	and.w	r3, r3, #7
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d00c      	beq.n	8008708 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	3307      	adds	r3, #7
 80086f2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	f023 0307 	bic.w	r3, r3, #7
 80086fa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80086fc:	68ba      	ldr	r2, [r7, #8]
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	1ad3      	subs	r3, r2, r3
 8008702:	4a1f      	ldr	r2, [pc, #124]	; (8008780 <prvHeapInit+0xac>)
 8008704:	4413      	add	r3, r2
 8008706:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800870c:	4a1d      	ldr	r2, [pc, #116]	; (8008784 <prvHeapInit+0xb0>)
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008712:	4b1c      	ldr	r3, [pc, #112]	; (8008784 <prvHeapInit+0xb0>)
 8008714:	2200      	movs	r2, #0
 8008716:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	68ba      	ldr	r2, [r7, #8]
 800871c:	4413      	add	r3, r2
 800871e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008720:	2208      	movs	r2, #8
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	1a9b      	subs	r3, r3, r2
 8008726:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	f023 0307 	bic.w	r3, r3, #7
 800872e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	4a15      	ldr	r2, [pc, #84]	; (8008788 <prvHeapInit+0xb4>)
 8008734:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008736:	4b14      	ldr	r3, [pc, #80]	; (8008788 <prvHeapInit+0xb4>)
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	2200      	movs	r2, #0
 800873c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800873e:	4b12      	ldr	r3, [pc, #72]	; (8008788 <prvHeapInit+0xb4>)
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	2200      	movs	r2, #0
 8008744:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800874a:	683b      	ldr	r3, [r7, #0]
 800874c:	68fa      	ldr	r2, [r7, #12]
 800874e:	1ad2      	subs	r2, r2, r3
 8008750:	683b      	ldr	r3, [r7, #0]
 8008752:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008754:	4b0c      	ldr	r3, [pc, #48]	; (8008788 <prvHeapInit+0xb4>)
 8008756:	681a      	ldr	r2, [r3, #0]
 8008758:	683b      	ldr	r3, [r7, #0]
 800875a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800875c:	683b      	ldr	r3, [r7, #0]
 800875e:	685b      	ldr	r3, [r3, #4]
 8008760:	4a0a      	ldr	r2, [pc, #40]	; (800878c <prvHeapInit+0xb8>)
 8008762:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008764:	683b      	ldr	r3, [r7, #0]
 8008766:	685b      	ldr	r3, [r3, #4]
 8008768:	4a09      	ldr	r2, [pc, #36]	; (8008790 <prvHeapInit+0xbc>)
 800876a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800876c:	4b09      	ldr	r3, [pc, #36]	; (8008794 <prvHeapInit+0xc0>)
 800876e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008772:	601a      	str	r2, [r3, #0]
}
 8008774:	bf00      	nop
 8008776:	3714      	adds	r7, #20
 8008778:	46bd      	mov	sp, r7
 800877a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800877e:	4770      	bx	lr
 8008780:	20000740 	.word	0x20000740
 8008784:	20004340 	.word	0x20004340
 8008788:	20004348 	.word	0x20004348
 800878c:	20004350 	.word	0x20004350
 8008790:	2000434c 	.word	0x2000434c
 8008794:	2000435c 	.word	0x2000435c

08008798 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008798:	b480      	push	{r7}
 800879a:	b085      	sub	sp, #20
 800879c:	af00      	add	r7, sp, #0
 800879e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80087a0:	4b28      	ldr	r3, [pc, #160]	; (8008844 <prvInsertBlockIntoFreeList+0xac>)
 80087a2:	60fb      	str	r3, [r7, #12]
 80087a4:	e002      	b.n	80087ac <prvInsertBlockIntoFreeList+0x14>
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	60fb      	str	r3, [r7, #12]
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	687a      	ldr	r2, [r7, #4]
 80087b2:	429a      	cmp	r2, r3
 80087b4:	d8f7      	bhi.n	80087a6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	685b      	ldr	r3, [r3, #4]
 80087be:	68ba      	ldr	r2, [r7, #8]
 80087c0:	4413      	add	r3, r2
 80087c2:	687a      	ldr	r2, [r7, #4]
 80087c4:	429a      	cmp	r2, r3
 80087c6:	d108      	bne.n	80087da <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	685a      	ldr	r2, [r3, #4]
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	685b      	ldr	r3, [r3, #4]
 80087d0:	441a      	add	r2, r3
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	685b      	ldr	r3, [r3, #4]
 80087e2:	68ba      	ldr	r2, [r7, #8]
 80087e4:	441a      	add	r2, r3
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	429a      	cmp	r2, r3
 80087ec:	d118      	bne.n	8008820 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	681a      	ldr	r2, [r3, #0]
 80087f2:	4b15      	ldr	r3, [pc, #84]	; (8008848 <prvInsertBlockIntoFreeList+0xb0>)
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	429a      	cmp	r2, r3
 80087f8:	d00d      	beq.n	8008816 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	685a      	ldr	r2, [r3, #4]
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	685b      	ldr	r3, [r3, #4]
 8008804:	441a      	add	r2, r3
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	681a      	ldr	r2, [r3, #0]
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	601a      	str	r2, [r3, #0]
 8008814:	e008      	b.n	8008828 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008816:	4b0c      	ldr	r3, [pc, #48]	; (8008848 <prvInsertBlockIntoFreeList+0xb0>)
 8008818:	681a      	ldr	r2, [r3, #0]
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	601a      	str	r2, [r3, #0]
 800881e:	e003      	b.n	8008828 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	681a      	ldr	r2, [r3, #0]
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008828:	68fa      	ldr	r2, [r7, #12]
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	429a      	cmp	r2, r3
 800882e:	d002      	beq.n	8008836 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	687a      	ldr	r2, [r7, #4]
 8008834:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008836:	bf00      	nop
 8008838:	3714      	adds	r7, #20
 800883a:	46bd      	mov	sp, r7
 800883c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008840:	4770      	bx	lr
 8008842:	bf00      	nop
 8008844:	20004340 	.word	0x20004340
 8008848:	20004348 	.word	0x20004348

0800884c <__errno>:
 800884c:	4b01      	ldr	r3, [pc, #4]	; (8008854 <__errno+0x8>)
 800884e:	6818      	ldr	r0, [r3, #0]
 8008850:	4770      	bx	lr
 8008852:	bf00      	nop
 8008854:	20000010 	.word	0x20000010

08008858 <__libc_init_array>:
 8008858:	b570      	push	{r4, r5, r6, lr}
 800885a:	4d0d      	ldr	r5, [pc, #52]	; (8008890 <__libc_init_array+0x38>)
 800885c:	4c0d      	ldr	r4, [pc, #52]	; (8008894 <__libc_init_array+0x3c>)
 800885e:	1b64      	subs	r4, r4, r5
 8008860:	10a4      	asrs	r4, r4, #2
 8008862:	2600      	movs	r6, #0
 8008864:	42a6      	cmp	r6, r4
 8008866:	d109      	bne.n	800887c <__libc_init_array+0x24>
 8008868:	4d0b      	ldr	r5, [pc, #44]	; (8008898 <__libc_init_array+0x40>)
 800886a:	4c0c      	ldr	r4, [pc, #48]	; (800889c <__libc_init_array+0x44>)
 800886c:	f002 ff02 	bl	800b674 <_init>
 8008870:	1b64      	subs	r4, r4, r5
 8008872:	10a4      	asrs	r4, r4, #2
 8008874:	2600      	movs	r6, #0
 8008876:	42a6      	cmp	r6, r4
 8008878:	d105      	bne.n	8008886 <__libc_init_array+0x2e>
 800887a:	bd70      	pop	{r4, r5, r6, pc}
 800887c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008880:	4798      	blx	r3
 8008882:	3601      	adds	r6, #1
 8008884:	e7ee      	b.n	8008864 <__libc_init_array+0xc>
 8008886:	f855 3b04 	ldr.w	r3, [r5], #4
 800888a:	4798      	blx	r3
 800888c:	3601      	adds	r6, #1
 800888e:	e7f2      	b.n	8008876 <__libc_init_array+0x1e>
 8008890:	0800bd84 	.word	0x0800bd84
 8008894:	0800bd84 	.word	0x0800bd84
 8008898:	0800bd84 	.word	0x0800bd84
 800889c:	0800bd88 	.word	0x0800bd88

080088a0 <memcpy>:
 80088a0:	440a      	add	r2, r1
 80088a2:	4291      	cmp	r1, r2
 80088a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80088a8:	d100      	bne.n	80088ac <memcpy+0xc>
 80088aa:	4770      	bx	lr
 80088ac:	b510      	push	{r4, lr}
 80088ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80088b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80088b6:	4291      	cmp	r1, r2
 80088b8:	d1f9      	bne.n	80088ae <memcpy+0xe>
 80088ba:	bd10      	pop	{r4, pc}

080088bc <memset>:
 80088bc:	4402      	add	r2, r0
 80088be:	4603      	mov	r3, r0
 80088c0:	4293      	cmp	r3, r2
 80088c2:	d100      	bne.n	80088c6 <memset+0xa>
 80088c4:	4770      	bx	lr
 80088c6:	f803 1b01 	strb.w	r1, [r3], #1
 80088ca:	e7f9      	b.n	80088c0 <memset+0x4>

080088cc <__cvt>:
 80088cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80088d0:	ec55 4b10 	vmov	r4, r5, d0
 80088d4:	2d00      	cmp	r5, #0
 80088d6:	460e      	mov	r6, r1
 80088d8:	4619      	mov	r1, r3
 80088da:	462b      	mov	r3, r5
 80088dc:	bfbb      	ittet	lt
 80088de:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80088e2:	461d      	movlt	r5, r3
 80088e4:	2300      	movge	r3, #0
 80088e6:	232d      	movlt	r3, #45	; 0x2d
 80088e8:	700b      	strb	r3, [r1, #0]
 80088ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80088ec:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80088f0:	4691      	mov	r9, r2
 80088f2:	f023 0820 	bic.w	r8, r3, #32
 80088f6:	bfbc      	itt	lt
 80088f8:	4622      	movlt	r2, r4
 80088fa:	4614      	movlt	r4, r2
 80088fc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008900:	d005      	beq.n	800890e <__cvt+0x42>
 8008902:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008906:	d100      	bne.n	800890a <__cvt+0x3e>
 8008908:	3601      	adds	r6, #1
 800890a:	2102      	movs	r1, #2
 800890c:	e000      	b.n	8008910 <__cvt+0x44>
 800890e:	2103      	movs	r1, #3
 8008910:	ab03      	add	r3, sp, #12
 8008912:	9301      	str	r3, [sp, #4]
 8008914:	ab02      	add	r3, sp, #8
 8008916:	9300      	str	r3, [sp, #0]
 8008918:	ec45 4b10 	vmov	d0, r4, r5
 800891c:	4653      	mov	r3, sl
 800891e:	4632      	mov	r2, r6
 8008920:	f000 fcea 	bl	80092f8 <_dtoa_r>
 8008924:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008928:	4607      	mov	r7, r0
 800892a:	d102      	bne.n	8008932 <__cvt+0x66>
 800892c:	f019 0f01 	tst.w	r9, #1
 8008930:	d022      	beq.n	8008978 <__cvt+0xac>
 8008932:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008936:	eb07 0906 	add.w	r9, r7, r6
 800893a:	d110      	bne.n	800895e <__cvt+0x92>
 800893c:	783b      	ldrb	r3, [r7, #0]
 800893e:	2b30      	cmp	r3, #48	; 0x30
 8008940:	d10a      	bne.n	8008958 <__cvt+0x8c>
 8008942:	2200      	movs	r2, #0
 8008944:	2300      	movs	r3, #0
 8008946:	4620      	mov	r0, r4
 8008948:	4629      	mov	r1, r5
 800894a:	f7f8 f8d5 	bl	8000af8 <__aeabi_dcmpeq>
 800894e:	b918      	cbnz	r0, 8008958 <__cvt+0x8c>
 8008950:	f1c6 0601 	rsb	r6, r6, #1
 8008954:	f8ca 6000 	str.w	r6, [sl]
 8008958:	f8da 3000 	ldr.w	r3, [sl]
 800895c:	4499      	add	r9, r3
 800895e:	2200      	movs	r2, #0
 8008960:	2300      	movs	r3, #0
 8008962:	4620      	mov	r0, r4
 8008964:	4629      	mov	r1, r5
 8008966:	f7f8 f8c7 	bl	8000af8 <__aeabi_dcmpeq>
 800896a:	b108      	cbz	r0, 8008970 <__cvt+0xa4>
 800896c:	f8cd 900c 	str.w	r9, [sp, #12]
 8008970:	2230      	movs	r2, #48	; 0x30
 8008972:	9b03      	ldr	r3, [sp, #12]
 8008974:	454b      	cmp	r3, r9
 8008976:	d307      	bcc.n	8008988 <__cvt+0xbc>
 8008978:	9b03      	ldr	r3, [sp, #12]
 800897a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800897c:	1bdb      	subs	r3, r3, r7
 800897e:	4638      	mov	r0, r7
 8008980:	6013      	str	r3, [r2, #0]
 8008982:	b004      	add	sp, #16
 8008984:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008988:	1c59      	adds	r1, r3, #1
 800898a:	9103      	str	r1, [sp, #12]
 800898c:	701a      	strb	r2, [r3, #0]
 800898e:	e7f0      	b.n	8008972 <__cvt+0xa6>

08008990 <__exponent>:
 8008990:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008992:	4603      	mov	r3, r0
 8008994:	2900      	cmp	r1, #0
 8008996:	bfb8      	it	lt
 8008998:	4249      	neglt	r1, r1
 800899a:	f803 2b02 	strb.w	r2, [r3], #2
 800899e:	bfb4      	ite	lt
 80089a0:	222d      	movlt	r2, #45	; 0x2d
 80089a2:	222b      	movge	r2, #43	; 0x2b
 80089a4:	2909      	cmp	r1, #9
 80089a6:	7042      	strb	r2, [r0, #1]
 80089a8:	dd2a      	ble.n	8008a00 <__exponent+0x70>
 80089aa:	f10d 0407 	add.w	r4, sp, #7
 80089ae:	46a4      	mov	ip, r4
 80089b0:	270a      	movs	r7, #10
 80089b2:	46a6      	mov	lr, r4
 80089b4:	460a      	mov	r2, r1
 80089b6:	fb91 f6f7 	sdiv	r6, r1, r7
 80089ba:	fb07 1516 	mls	r5, r7, r6, r1
 80089be:	3530      	adds	r5, #48	; 0x30
 80089c0:	2a63      	cmp	r2, #99	; 0x63
 80089c2:	f104 34ff 	add.w	r4, r4, #4294967295
 80089c6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80089ca:	4631      	mov	r1, r6
 80089cc:	dcf1      	bgt.n	80089b2 <__exponent+0x22>
 80089ce:	3130      	adds	r1, #48	; 0x30
 80089d0:	f1ae 0502 	sub.w	r5, lr, #2
 80089d4:	f804 1c01 	strb.w	r1, [r4, #-1]
 80089d8:	1c44      	adds	r4, r0, #1
 80089da:	4629      	mov	r1, r5
 80089dc:	4561      	cmp	r1, ip
 80089de:	d30a      	bcc.n	80089f6 <__exponent+0x66>
 80089e0:	f10d 0209 	add.w	r2, sp, #9
 80089e4:	eba2 020e 	sub.w	r2, r2, lr
 80089e8:	4565      	cmp	r5, ip
 80089ea:	bf88      	it	hi
 80089ec:	2200      	movhi	r2, #0
 80089ee:	4413      	add	r3, r2
 80089f0:	1a18      	subs	r0, r3, r0
 80089f2:	b003      	add	sp, #12
 80089f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80089f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80089fa:	f804 2f01 	strb.w	r2, [r4, #1]!
 80089fe:	e7ed      	b.n	80089dc <__exponent+0x4c>
 8008a00:	2330      	movs	r3, #48	; 0x30
 8008a02:	3130      	adds	r1, #48	; 0x30
 8008a04:	7083      	strb	r3, [r0, #2]
 8008a06:	70c1      	strb	r1, [r0, #3]
 8008a08:	1d03      	adds	r3, r0, #4
 8008a0a:	e7f1      	b.n	80089f0 <__exponent+0x60>

08008a0c <_printf_float>:
 8008a0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a10:	ed2d 8b02 	vpush	{d8}
 8008a14:	b08d      	sub	sp, #52	; 0x34
 8008a16:	460c      	mov	r4, r1
 8008a18:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008a1c:	4616      	mov	r6, r2
 8008a1e:	461f      	mov	r7, r3
 8008a20:	4605      	mov	r5, r0
 8008a22:	f001 fa57 	bl	8009ed4 <_localeconv_r>
 8008a26:	f8d0 a000 	ldr.w	sl, [r0]
 8008a2a:	4650      	mov	r0, sl
 8008a2c:	f7f7 fbe2 	bl	80001f4 <strlen>
 8008a30:	2300      	movs	r3, #0
 8008a32:	930a      	str	r3, [sp, #40]	; 0x28
 8008a34:	6823      	ldr	r3, [r4, #0]
 8008a36:	9305      	str	r3, [sp, #20]
 8008a38:	f8d8 3000 	ldr.w	r3, [r8]
 8008a3c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008a40:	3307      	adds	r3, #7
 8008a42:	f023 0307 	bic.w	r3, r3, #7
 8008a46:	f103 0208 	add.w	r2, r3, #8
 8008a4a:	f8c8 2000 	str.w	r2, [r8]
 8008a4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a52:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008a56:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008a5a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008a5e:	9307      	str	r3, [sp, #28]
 8008a60:	f8cd 8018 	str.w	r8, [sp, #24]
 8008a64:	ee08 0a10 	vmov	s16, r0
 8008a68:	4b9f      	ldr	r3, [pc, #636]	; (8008ce8 <_printf_float+0x2dc>)
 8008a6a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008a6e:	f04f 32ff 	mov.w	r2, #4294967295
 8008a72:	f7f8 f873 	bl	8000b5c <__aeabi_dcmpun>
 8008a76:	bb88      	cbnz	r0, 8008adc <_printf_float+0xd0>
 8008a78:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008a7c:	4b9a      	ldr	r3, [pc, #616]	; (8008ce8 <_printf_float+0x2dc>)
 8008a7e:	f04f 32ff 	mov.w	r2, #4294967295
 8008a82:	f7f8 f84d 	bl	8000b20 <__aeabi_dcmple>
 8008a86:	bb48      	cbnz	r0, 8008adc <_printf_float+0xd0>
 8008a88:	2200      	movs	r2, #0
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	4640      	mov	r0, r8
 8008a8e:	4649      	mov	r1, r9
 8008a90:	f7f8 f83c 	bl	8000b0c <__aeabi_dcmplt>
 8008a94:	b110      	cbz	r0, 8008a9c <_printf_float+0x90>
 8008a96:	232d      	movs	r3, #45	; 0x2d
 8008a98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008a9c:	4b93      	ldr	r3, [pc, #588]	; (8008cec <_printf_float+0x2e0>)
 8008a9e:	4894      	ldr	r0, [pc, #592]	; (8008cf0 <_printf_float+0x2e4>)
 8008aa0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008aa4:	bf94      	ite	ls
 8008aa6:	4698      	movls	r8, r3
 8008aa8:	4680      	movhi	r8, r0
 8008aaa:	2303      	movs	r3, #3
 8008aac:	6123      	str	r3, [r4, #16]
 8008aae:	9b05      	ldr	r3, [sp, #20]
 8008ab0:	f023 0204 	bic.w	r2, r3, #4
 8008ab4:	6022      	str	r2, [r4, #0]
 8008ab6:	f04f 0900 	mov.w	r9, #0
 8008aba:	9700      	str	r7, [sp, #0]
 8008abc:	4633      	mov	r3, r6
 8008abe:	aa0b      	add	r2, sp, #44	; 0x2c
 8008ac0:	4621      	mov	r1, r4
 8008ac2:	4628      	mov	r0, r5
 8008ac4:	f000 f9d8 	bl	8008e78 <_printf_common>
 8008ac8:	3001      	adds	r0, #1
 8008aca:	f040 8090 	bne.w	8008bee <_printf_float+0x1e2>
 8008ace:	f04f 30ff 	mov.w	r0, #4294967295
 8008ad2:	b00d      	add	sp, #52	; 0x34
 8008ad4:	ecbd 8b02 	vpop	{d8}
 8008ad8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008adc:	4642      	mov	r2, r8
 8008ade:	464b      	mov	r3, r9
 8008ae0:	4640      	mov	r0, r8
 8008ae2:	4649      	mov	r1, r9
 8008ae4:	f7f8 f83a 	bl	8000b5c <__aeabi_dcmpun>
 8008ae8:	b140      	cbz	r0, 8008afc <_printf_float+0xf0>
 8008aea:	464b      	mov	r3, r9
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	bfbc      	itt	lt
 8008af0:	232d      	movlt	r3, #45	; 0x2d
 8008af2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008af6:	487f      	ldr	r0, [pc, #508]	; (8008cf4 <_printf_float+0x2e8>)
 8008af8:	4b7f      	ldr	r3, [pc, #508]	; (8008cf8 <_printf_float+0x2ec>)
 8008afa:	e7d1      	b.n	8008aa0 <_printf_float+0x94>
 8008afc:	6863      	ldr	r3, [r4, #4]
 8008afe:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008b02:	9206      	str	r2, [sp, #24]
 8008b04:	1c5a      	adds	r2, r3, #1
 8008b06:	d13f      	bne.n	8008b88 <_printf_float+0x17c>
 8008b08:	2306      	movs	r3, #6
 8008b0a:	6063      	str	r3, [r4, #4]
 8008b0c:	9b05      	ldr	r3, [sp, #20]
 8008b0e:	6861      	ldr	r1, [r4, #4]
 8008b10:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008b14:	2300      	movs	r3, #0
 8008b16:	9303      	str	r3, [sp, #12]
 8008b18:	ab0a      	add	r3, sp, #40	; 0x28
 8008b1a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008b1e:	ab09      	add	r3, sp, #36	; 0x24
 8008b20:	ec49 8b10 	vmov	d0, r8, r9
 8008b24:	9300      	str	r3, [sp, #0]
 8008b26:	6022      	str	r2, [r4, #0]
 8008b28:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008b2c:	4628      	mov	r0, r5
 8008b2e:	f7ff fecd 	bl	80088cc <__cvt>
 8008b32:	9b06      	ldr	r3, [sp, #24]
 8008b34:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008b36:	2b47      	cmp	r3, #71	; 0x47
 8008b38:	4680      	mov	r8, r0
 8008b3a:	d108      	bne.n	8008b4e <_printf_float+0x142>
 8008b3c:	1cc8      	adds	r0, r1, #3
 8008b3e:	db02      	blt.n	8008b46 <_printf_float+0x13a>
 8008b40:	6863      	ldr	r3, [r4, #4]
 8008b42:	4299      	cmp	r1, r3
 8008b44:	dd41      	ble.n	8008bca <_printf_float+0x1be>
 8008b46:	f1ab 0b02 	sub.w	fp, fp, #2
 8008b4a:	fa5f fb8b 	uxtb.w	fp, fp
 8008b4e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008b52:	d820      	bhi.n	8008b96 <_printf_float+0x18a>
 8008b54:	3901      	subs	r1, #1
 8008b56:	465a      	mov	r2, fp
 8008b58:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008b5c:	9109      	str	r1, [sp, #36]	; 0x24
 8008b5e:	f7ff ff17 	bl	8008990 <__exponent>
 8008b62:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008b64:	1813      	adds	r3, r2, r0
 8008b66:	2a01      	cmp	r2, #1
 8008b68:	4681      	mov	r9, r0
 8008b6a:	6123      	str	r3, [r4, #16]
 8008b6c:	dc02      	bgt.n	8008b74 <_printf_float+0x168>
 8008b6e:	6822      	ldr	r2, [r4, #0]
 8008b70:	07d2      	lsls	r2, r2, #31
 8008b72:	d501      	bpl.n	8008b78 <_printf_float+0x16c>
 8008b74:	3301      	adds	r3, #1
 8008b76:	6123      	str	r3, [r4, #16]
 8008b78:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d09c      	beq.n	8008aba <_printf_float+0xae>
 8008b80:	232d      	movs	r3, #45	; 0x2d
 8008b82:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008b86:	e798      	b.n	8008aba <_printf_float+0xae>
 8008b88:	9a06      	ldr	r2, [sp, #24]
 8008b8a:	2a47      	cmp	r2, #71	; 0x47
 8008b8c:	d1be      	bne.n	8008b0c <_printf_float+0x100>
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d1bc      	bne.n	8008b0c <_printf_float+0x100>
 8008b92:	2301      	movs	r3, #1
 8008b94:	e7b9      	b.n	8008b0a <_printf_float+0xfe>
 8008b96:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008b9a:	d118      	bne.n	8008bce <_printf_float+0x1c2>
 8008b9c:	2900      	cmp	r1, #0
 8008b9e:	6863      	ldr	r3, [r4, #4]
 8008ba0:	dd0b      	ble.n	8008bba <_printf_float+0x1ae>
 8008ba2:	6121      	str	r1, [r4, #16]
 8008ba4:	b913      	cbnz	r3, 8008bac <_printf_float+0x1a0>
 8008ba6:	6822      	ldr	r2, [r4, #0]
 8008ba8:	07d0      	lsls	r0, r2, #31
 8008baa:	d502      	bpl.n	8008bb2 <_printf_float+0x1a6>
 8008bac:	3301      	adds	r3, #1
 8008bae:	440b      	add	r3, r1
 8008bb0:	6123      	str	r3, [r4, #16]
 8008bb2:	65a1      	str	r1, [r4, #88]	; 0x58
 8008bb4:	f04f 0900 	mov.w	r9, #0
 8008bb8:	e7de      	b.n	8008b78 <_printf_float+0x16c>
 8008bba:	b913      	cbnz	r3, 8008bc2 <_printf_float+0x1b6>
 8008bbc:	6822      	ldr	r2, [r4, #0]
 8008bbe:	07d2      	lsls	r2, r2, #31
 8008bc0:	d501      	bpl.n	8008bc6 <_printf_float+0x1ba>
 8008bc2:	3302      	adds	r3, #2
 8008bc4:	e7f4      	b.n	8008bb0 <_printf_float+0x1a4>
 8008bc6:	2301      	movs	r3, #1
 8008bc8:	e7f2      	b.n	8008bb0 <_printf_float+0x1a4>
 8008bca:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008bce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008bd0:	4299      	cmp	r1, r3
 8008bd2:	db05      	blt.n	8008be0 <_printf_float+0x1d4>
 8008bd4:	6823      	ldr	r3, [r4, #0]
 8008bd6:	6121      	str	r1, [r4, #16]
 8008bd8:	07d8      	lsls	r0, r3, #31
 8008bda:	d5ea      	bpl.n	8008bb2 <_printf_float+0x1a6>
 8008bdc:	1c4b      	adds	r3, r1, #1
 8008bde:	e7e7      	b.n	8008bb0 <_printf_float+0x1a4>
 8008be0:	2900      	cmp	r1, #0
 8008be2:	bfd4      	ite	le
 8008be4:	f1c1 0202 	rsble	r2, r1, #2
 8008be8:	2201      	movgt	r2, #1
 8008bea:	4413      	add	r3, r2
 8008bec:	e7e0      	b.n	8008bb0 <_printf_float+0x1a4>
 8008bee:	6823      	ldr	r3, [r4, #0]
 8008bf0:	055a      	lsls	r2, r3, #21
 8008bf2:	d407      	bmi.n	8008c04 <_printf_float+0x1f8>
 8008bf4:	6923      	ldr	r3, [r4, #16]
 8008bf6:	4642      	mov	r2, r8
 8008bf8:	4631      	mov	r1, r6
 8008bfa:	4628      	mov	r0, r5
 8008bfc:	47b8      	blx	r7
 8008bfe:	3001      	adds	r0, #1
 8008c00:	d12c      	bne.n	8008c5c <_printf_float+0x250>
 8008c02:	e764      	b.n	8008ace <_printf_float+0xc2>
 8008c04:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008c08:	f240 80e0 	bls.w	8008dcc <_printf_float+0x3c0>
 8008c0c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008c10:	2200      	movs	r2, #0
 8008c12:	2300      	movs	r3, #0
 8008c14:	f7f7 ff70 	bl	8000af8 <__aeabi_dcmpeq>
 8008c18:	2800      	cmp	r0, #0
 8008c1a:	d034      	beq.n	8008c86 <_printf_float+0x27a>
 8008c1c:	4a37      	ldr	r2, [pc, #220]	; (8008cfc <_printf_float+0x2f0>)
 8008c1e:	2301      	movs	r3, #1
 8008c20:	4631      	mov	r1, r6
 8008c22:	4628      	mov	r0, r5
 8008c24:	47b8      	blx	r7
 8008c26:	3001      	adds	r0, #1
 8008c28:	f43f af51 	beq.w	8008ace <_printf_float+0xc2>
 8008c2c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008c30:	429a      	cmp	r2, r3
 8008c32:	db02      	blt.n	8008c3a <_printf_float+0x22e>
 8008c34:	6823      	ldr	r3, [r4, #0]
 8008c36:	07d8      	lsls	r0, r3, #31
 8008c38:	d510      	bpl.n	8008c5c <_printf_float+0x250>
 8008c3a:	ee18 3a10 	vmov	r3, s16
 8008c3e:	4652      	mov	r2, sl
 8008c40:	4631      	mov	r1, r6
 8008c42:	4628      	mov	r0, r5
 8008c44:	47b8      	blx	r7
 8008c46:	3001      	adds	r0, #1
 8008c48:	f43f af41 	beq.w	8008ace <_printf_float+0xc2>
 8008c4c:	f04f 0800 	mov.w	r8, #0
 8008c50:	f104 091a 	add.w	r9, r4, #26
 8008c54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c56:	3b01      	subs	r3, #1
 8008c58:	4543      	cmp	r3, r8
 8008c5a:	dc09      	bgt.n	8008c70 <_printf_float+0x264>
 8008c5c:	6823      	ldr	r3, [r4, #0]
 8008c5e:	079b      	lsls	r3, r3, #30
 8008c60:	f100 8105 	bmi.w	8008e6e <_printf_float+0x462>
 8008c64:	68e0      	ldr	r0, [r4, #12]
 8008c66:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c68:	4298      	cmp	r0, r3
 8008c6a:	bfb8      	it	lt
 8008c6c:	4618      	movlt	r0, r3
 8008c6e:	e730      	b.n	8008ad2 <_printf_float+0xc6>
 8008c70:	2301      	movs	r3, #1
 8008c72:	464a      	mov	r2, r9
 8008c74:	4631      	mov	r1, r6
 8008c76:	4628      	mov	r0, r5
 8008c78:	47b8      	blx	r7
 8008c7a:	3001      	adds	r0, #1
 8008c7c:	f43f af27 	beq.w	8008ace <_printf_float+0xc2>
 8008c80:	f108 0801 	add.w	r8, r8, #1
 8008c84:	e7e6      	b.n	8008c54 <_printf_float+0x248>
 8008c86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	dc39      	bgt.n	8008d00 <_printf_float+0x2f4>
 8008c8c:	4a1b      	ldr	r2, [pc, #108]	; (8008cfc <_printf_float+0x2f0>)
 8008c8e:	2301      	movs	r3, #1
 8008c90:	4631      	mov	r1, r6
 8008c92:	4628      	mov	r0, r5
 8008c94:	47b8      	blx	r7
 8008c96:	3001      	adds	r0, #1
 8008c98:	f43f af19 	beq.w	8008ace <_printf_float+0xc2>
 8008c9c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008ca0:	4313      	orrs	r3, r2
 8008ca2:	d102      	bne.n	8008caa <_printf_float+0x29e>
 8008ca4:	6823      	ldr	r3, [r4, #0]
 8008ca6:	07d9      	lsls	r1, r3, #31
 8008ca8:	d5d8      	bpl.n	8008c5c <_printf_float+0x250>
 8008caa:	ee18 3a10 	vmov	r3, s16
 8008cae:	4652      	mov	r2, sl
 8008cb0:	4631      	mov	r1, r6
 8008cb2:	4628      	mov	r0, r5
 8008cb4:	47b8      	blx	r7
 8008cb6:	3001      	adds	r0, #1
 8008cb8:	f43f af09 	beq.w	8008ace <_printf_float+0xc2>
 8008cbc:	f04f 0900 	mov.w	r9, #0
 8008cc0:	f104 0a1a 	add.w	sl, r4, #26
 8008cc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cc6:	425b      	negs	r3, r3
 8008cc8:	454b      	cmp	r3, r9
 8008cca:	dc01      	bgt.n	8008cd0 <_printf_float+0x2c4>
 8008ccc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008cce:	e792      	b.n	8008bf6 <_printf_float+0x1ea>
 8008cd0:	2301      	movs	r3, #1
 8008cd2:	4652      	mov	r2, sl
 8008cd4:	4631      	mov	r1, r6
 8008cd6:	4628      	mov	r0, r5
 8008cd8:	47b8      	blx	r7
 8008cda:	3001      	adds	r0, #1
 8008cdc:	f43f aef7 	beq.w	8008ace <_printf_float+0xc2>
 8008ce0:	f109 0901 	add.w	r9, r9, #1
 8008ce4:	e7ee      	b.n	8008cc4 <_printf_float+0x2b8>
 8008ce6:	bf00      	nop
 8008ce8:	7fefffff 	.word	0x7fefffff
 8008cec:	0800b9a8 	.word	0x0800b9a8
 8008cf0:	0800b9ac 	.word	0x0800b9ac
 8008cf4:	0800b9b4 	.word	0x0800b9b4
 8008cf8:	0800b9b0 	.word	0x0800b9b0
 8008cfc:	0800b9b8 	.word	0x0800b9b8
 8008d00:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008d02:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008d04:	429a      	cmp	r2, r3
 8008d06:	bfa8      	it	ge
 8008d08:	461a      	movge	r2, r3
 8008d0a:	2a00      	cmp	r2, #0
 8008d0c:	4691      	mov	r9, r2
 8008d0e:	dc37      	bgt.n	8008d80 <_printf_float+0x374>
 8008d10:	f04f 0b00 	mov.w	fp, #0
 8008d14:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008d18:	f104 021a 	add.w	r2, r4, #26
 8008d1c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008d1e:	9305      	str	r3, [sp, #20]
 8008d20:	eba3 0309 	sub.w	r3, r3, r9
 8008d24:	455b      	cmp	r3, fp
 8008d26:	dc33      	bgt.n	8008d90 <_printf_float+0x384>
 8008d28:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008d2c:	429a      	cmp	r2, r3
 8008d2e:	db3b      	blt.n	8008da8 <_printf_float+0x39c>
 8008d30:	6823      	ldr	r3, [r4, #0]
 8008d32:	07da      	lsls	r2, r3, #31
 8008d34:	d438      	bmi.n	8008da8 <_printf_float+0x39c>
 8008d36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d38:	9a05      	ldr	r2, [sp, #20]
 8008d3a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008d3c:	1a9a      	subs	r2, r3, r2
 8008d3e:	eba3 0901 	sub.w	r9, r3, r1
 8008d42:	4591      	cmp	r9, r2
 8008d44:	bfa8      	it	ge
 8008d46:	4691      	movge	r9, r2
 8008d48:	f1b9 0f00 	cmp.w	r9, #0
 8008d4c:	dc35      	bgt.n	8008dba <_printf_float+0x3ae>
 8008d4e:	f04f 0800 	mov.w	r8, #0
 8008d52:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008d56:	f104 0a1a 	add.w	sl, r4, #26
 8008d5a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008d5e:	1a9b      	subs	r3, r3, r2
 8008d60:	eba3 0309 	sub.w	r3, r3, r9
 8008d64:	4543      	cmp	r3, r8
 8008d66:	f77f af79 	ble.w	8008c5c <_printf_float+0x250>
 8008d6a:	2301      	movs	r3, #1
 8008d6c:	4652      	mov	r2, sl
 8008d6e:	4631      	mov	r1, r6
 8008d70:	4628      	mov	r0, r5
 8008d72:	47b8      	blx	r7
 8008d74:	3001      	adds	r0, #1
 8008d76:	f43f aeaa 	beq.w	8008ace <_printf_float+0xc2>
 8008d7a:	f108 0801 	add.w	r8, r8, #1
 8008d7e:	e7ec      	b.n	8008d5a <_printf_float+0x34e>
 8008d80:	4613      	mov	r3, r2
 8008d82:	4631      	mov	r1, r6
 8008d84:	4642      	mov	r2, r8
 8008d86:	4628      	mov	r0, r5
 8008d88:	47b8      	blx	r7
 8008d8a:	3001      	adds	r0, #1
 8008d8c:	d1c0      	bne.n	8008d10 <_printf_float+0x304>
 8008d8e:	e69e      	b.n	8008ace <_printf_float+0xc2>
 8008d90:	2301      	movs	r3, #1
 8008d92:	4631      	mov	r1, r6
 8008d94:	4628      	mov	r0, r5
 8008d96:	9205      	str	r2, [sp, #20]
 8008d98:	47b8      	blx	r7
 8008d9a:	3001      	adds	r0, #1
 8008d9c:	f43f ae97 	beq.w	8008ace <_printf_float+0xc2>
 8008da0:	9a05      	ldr	r2, [sp, #20]
 8008da2:	f10b 0b01 	add.w	fp, fp, #1
 8008da6:	e7b9      	b.n	8008d1c <_printf_float+0x310>
 8008da8:	ee18 3a10 	vmov	r3, s16
 8008dac:	4652      	mov	r2, sl
 8008dae:	4631      	mov	r1, r6
 8008db0:	4628      	mov	r0, r5
 8008db2:	47b8      	blx	r7
 8008db4:	3001      	adds	r0, #1
 8008db6:	d1be      	bne.n	8008d36 <_printf_float+0x32a>
 8008db8:	e689      	b.n	8008ace <_printf_float+0xc2>
 8008dba:	9a05      	ldr	r2, [sp, #20]
 8008dbc:	464b      	mov	r3, r9
 8008dbe:	4442      	add	r2, r8
 8008dc0:	4631      	mov	r1, r6
 8008dc2:	4628      	mov	r0, r5
 8008dc4:	47b8      	blx	r7
 8008dc6:	3001      	adds	r0, #1
 8008dc8:	d1c1      	bne.n	8008d4e <_printf_float+0x342>
 8008dca:	e680      	b.n	8008ace <_printf_float+0xc2>
 8008dcc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008dce:	2a01      	cmp	r2, #1
 8008dd0:	dc01      	bgt.n	8008dd6 <_printf_float+0x3ca>
 8008dd2:	07db      	lsls	r3, r3, #31
 8008dd4:	d538      	bpl.n	8008e48 <_printf_float+0x43c>
 8008dd6:	2301      	movs	r3, #1
 8008dd8:	4642      	mov	r2, r8
 8008dda:	4631      	mov	r1, r6
 8008ddc:	4628      	mov	r0, r5
 8008dde:	47b8      	blx	r7
 8008de0:	3001      	adds	r0, #1
 8008de2:	f43f ae74 	beq.w	8008ace <_printf_float+0xc2>
 8008de6:	ee18 3a10 	vmov	r3, s16
 8008dea:	4652      	mov	r2, sl
 8008dec:	4631      	mov	r1, r6
 8008dee:	4628      	mov	r0, r5
 8008df0:	47b8      	blx	r7
 8008df2:	3001      	adds	r0, #1
 8008df4:	f43f ae6b 	beq.w	8008ace <_printf_float+0xc2>
 8008df8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	2300      	movs	r3, #0
 8008e00:	f7f7 fe7a 	bl	8000af8 <__aeabi_dcmpeq>
 8008e04:	b9d8      	cbnz	r0, 8008e3e <_printf_float+0x432>
 8008e06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e08:	f108 0201 	add.w	r2, r8, #1
 8008e0c:	3b01      	subs	r3, #1
 8008e0e:	4631      	mov	r1, r6
 8008e10:	4628      	mov	r0, r5
 8008e12:	47b8      	blx	r7
 8008e14:	3001      	adds	r0, #1
 8008e16:	d10e      	bne.n	8008e36 <_printf_float+0x42a>
 8008e18:	e659      	b.n	8008ace <_printf_float+0xc2>
 8008e1a:	2301      	movs	r3, #1
 8008e1c:	4652      	mov	r2, sl
 8008e1e:	4631      	mov	r1, r6
 8008e20:	4628      	mov	r0, r5
 8008e22:	47b8      	blx	r7
 8008e24:	3001      	adds	r0, #1
 8008e26:	f43f ae52 	beq.w	8008ace <_printf_float+0xc2>
 8008e2a:	f108 0801 	add.w	r8, r8, #1
 8008e2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e30:	3b01      	subs	r3, #1
 8008e32:	4543      	cmp	r3, r8
 8008e34:	dcf1      	bgt.n	8008e1a <_printf_float+0x40e>
 8008e36:	464b      	mov	r3, r9
 8008e38:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008e3c:	e6dc      	b.n	8008bf8 <_printf_float+0x1ec>
 8008e3e:	f04f 0800 	mov.w	r8, #0
 8008e42:	f104 0a1a 	add.w	sl, r4, #26
 8008e46:	e7f2      	b.n	8008e2e <_printf_float+0x422>
 8008e48:	2301      	movs	r3, #1
 8008e4a:	4642      	mov	r2, r8
 8008e4c:	e7df      	b.n	8008e0e <_printf_float+0x402>
 8008e4e:	2301      	movs	r3, #1
 8008e50:	464a      	mov	r2, r9
 8008e52:	4631      	mov	r1, r6
 8008e54:	4628      	mov	r0, r5
 8008e56:	47b8      	blx	r7
 8008e58:	3001      	adds	r0, #1
 8008e5a:	f43f ae38 	beq.w	8008ace <_printf_float+0xc2>
 8008e5e:	f108 0801 	add.w	r8, r8, #1
 8008e62:	68e3      	ldr	r3, [r4, #12]
 8008e64:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008e66:	1a5b      	subs	r3, r3, r1
 8008e68:	4543      	cmp	r3, r8
 8008e6a:	dcf0      	bgt.n	8008e4e <_printf_float+0x442>
 8008e6c:	e6fa      	b.n	8008c64 <_printf_float+0x258>
 8008e6e:	f04f 0800 	mov.w	r8, #0
 8008e72:	f104 0919 	add.w	r9, r4, #25
 8008e76:	e7f4      	b.n	8008e62 <_printf_float+0x456>

08008e78 <_printf_common>:
 8008e78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e7c:	4616      	mov	r6, r2
 8008e7e:	4699      	mov	r9, r3
 8008e80:	688a      	ldr	r2, [r1, #8]
 8008e82:	690b      	ldr	r3, [r1, #16]
 8008e84:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008e88:	4293      	cmp	r3, r2
 8008e8a:	bfb8      	it	lt
 8008e8c:	4613      	movlt	r3, r2
 8008e8e:	6033      	str	r3, [r6, #0]
 8008e90:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008e94:	4607      	mov	r7, r0
 8008e96:	460c      	mov	r4, r1
 8008e98:	b10a      	cbz	r2, 8008e9e <_printf_common+0x26>
 8008e9a:	3301      	adds	r3, #1
 8008e9c:	6033      	str	r3, [r6, #0]
 8008e9e:	6823      	ldr	r3, [r4, #0]
 8008ea0:	0699      	lsls	r1, r3, #26
 8008ea2:	bf42      	ittt	mi
 8008ea4:	6833      	ldrmi	r3, [r6, #0]
 8008ea6:	3302      	addmi	r3, #2
 8008ea8:	6033      	strmi	r3, [r6, #0]
 8008eaa:	6825      	ldr	r5, [r4, #0]
 8008eac:	f015 0506 	ands.w	r5, r5, #6
 8008eb0:	d106      	bne.n	8008ec0 <_printf_common+0x48>
 8008eb2:	f104 0a19 	add.w	sl, r4, #25
 8008eb6:	68e3      	ldr	r3, [r4, #12]
 8008eb8:	6832      	ldr	r2, [r6, #0]
 8008eba:	1a9b      	subs	r3, r3, r2
 8008ebc:	42ab      	cmp	r3, r5
 8008ebe:	dc26      	bgt.n	8008f0e <_printf_common+0x96>
 8008ec0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008ec4:	1e13      	subs	r3, r2, #0
 8008ec6:	6822      	ldr	r2, [r4, #0]
 8008ec8:	bf18      	it	ne
 8008eca:	2301      	movne	r3, #1
 8008ecc:	0692      	lsls	r2, r2, #26
 8008ece:	d42b      	bmi.n	8008f28 <_printf_common+0xb0>
 8008ed0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008ed4:	4649      	mov	r1, r9
 8008ed6:	4638      	mov	r0, r7
 8008ed8:	47c0      	blx	r8
 8008eda:	3001      	adds	r0, #1
 8008edc:	d01e      	beq.n	8008f1c <_printf_common+0xa4>
 8008ede:	6823      	ldr	r3, [r4, #0]
 8008ee0:	68e5      	ldr	r5, [r4, #12]
 8008ee2:	6832      	ldr	r2, [r6, #0]
 8008ee4:	f003 0306 	and.w	r3, r3, #6
 8008ee8:	2b04      	cmp	r3, #4
 8008eea:	bf08      	it	eq
 8008eec:	1aad      	subeq	r5, r5, r2
 8008eee:	68a3      	ldr	r3, [r4, #8]
 8008ef0:	6922      	ldr	r2, [r4, #16]
 8008ef2:	bf0c      	ite	eq
 8008ef4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008ef8:	2500      	movne	r5, #0
 8008efa:	4293      	cmp	r3, r2
 8008efc:	bfc4      	itt	gt
 8008efe:	1a9b      	subgt	r3, r3, r2
 8008f00:	18ed      	addgt	r5, r5, r3
 8008f02:	2600      	movs	r6, #0
 8008f04:	341a      	adds	r4, #26
 8008f06:	42b5      	cmp	r5, r6
 8008f08:	d11a      	bne.n	8008f40 <_printf_common+0xc8>
 8008f0a:	2000      	movs	r0, #0
 8008f0c:	e008      	b.n	8008f20 <_printf_common+0xa8>
 8008f0e:	2301      	movs	r3, #1
 8008f10:	4652      	mov	r2, sl
 8008f12:	4649      	mov	r1, r9
 8008f14:	4638      	mov	r0, r7
 8008f16:	47c0      	blx	r8
 8008f18:	3001      	adds	r0, #1
 8008f1a:	d103      	bne.n	8008f24 <_printf_common+0xac>
 8008f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8008f20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f24:	3501      	adds	r5, #1
 8008f26:	e7c6      	b.n	8008eb6 <_printf_common+0x3e>
 8008f28:	18e1      	adds	r1, r4, r3
 8008f2a:	1c5a      	adds	r2, r3, #1
 8008f2c:	2030      	movs	r0, #48	; 0x30
 8008f2e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008f32:	4422      	add	r2, r4
 8008f34:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008f38:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008f3c:	3302      	adds	r3, #2
 8008f3e:	e7c7      	b.n	8008ed0 <_printf_common+0x58>
 8008f40:	2301      	movs	r3, #1
 8008f42:	4622      	mov	r2, r4
 8008f44:	4649      	mov	r1, r9
 8008f46:	4638      	mov	r0, r7
 8008f48:	47c0      	blx	r8
 8008f4a:	3001      	adds	r0, #1
 8008f4c:	d0e6      	beq.n	8008f1c <_printf_common+0xa4>
 8008f4e:	3601      	adds	r6, #1
 8008f50:	e7d9      	b.n	8008f06 <_printf_common+0x8e>
	...

08008f54 <_printf_i>:
 8008f54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008f58:	7e0f      	ldrb	r7, [r1, #24]
 8008f5a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008f5c:	2f78      	cmp	r7, #120	; 0x78
 8008f5e:	4691      	mov	r9, r2
 8008f60:	4680      	mov	r8, r0
 8008f62:	460c      	mov	r4, r1
 8008f64:	469a      	mov	sl, r3
 8008f66:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008f6a:	d807      	bhi.n	8008f7c <_printf_i+0x28>
 8008f6c:	2f62      	cmp	r7, #98	; 0x62
 8008f6e:	d80a      	bhi.n	8008f86 <_printf_i+0x32>
 8008f70:	2f00      	cmp	r7, #0
 8008f72:	f000 80d8 	beq.w	8009126 <_printf_i+0x1d2>
 8008f76:	2f58      	cmp	r7, #88	; 0x58
 8008f78:	f000 80a3 	beq.w	80090c2 <_printf_i+0x16e>
 8008f7c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008f80:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008f84:	e03a      	b.n	8008ffc <_printf_i+0xa8>
 8008f86:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008f8a:	2b15      	cmp	r3, #21
 8008f8c:	d8f6      	bhi.n	8008f7c <_printf_i+0x28>
 8008f8e:	a101      	add	r1, pc, #4	; (adr r1, 8008f94 <_printf_i+0x40>)
 8008f90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008f94:	08008fed 	.word	0x08008fed
 8008f98:	08009001 	.word	0x08009001
 8008f9c:	08008f7d 	.word	0x08008f7d
 8008fa0:	08008f7d 	.word	0x08008f7d
 8008fa4:	08008f7d 	.word	0x08008f7d
 8008fa8:	08008f7d 	.word	0x08008f7d
 8008fac:	08009001 	.word	0x08009001
 8008fb0:	08008f7d 	.word	0x08008f7d
 8008fb4:	08008f7d 	.word	0x08008f7d
 8008fb8:	08008f7d 	.word	0x08008f7d
 8008fbc:	08008f7d 	.word	0x08008f7d
 8008fc0:	0800910d 	.word	0x0800910d
 8008fc4:	08009031 	.word	0x08009031
 8008fc8:	080090ef 	.word	0x080090ef
 8008fcc:	08008f7d 	.word	0x08008f7d
 8008fd0:	08008f7d 	.word	0x08008f7d
 8008fd4:	0800912f 	.word	0x0800912f
 8008fd8:	08008f7d 	.word	0x08008f7d
 8008fdc:	08009031 	.word	0x08009031
 8008fe0:	08008f7d 	.word	0x08008f7d
 8008fe4:	08008f7d 	.word	0x08008f7d
 8008fe8:	080090f7 	.word	0x080090f7
 8008fec:	682b      	ldr	r3, [r5, #0]
 8008fee:	1d1a      	adds	r2, r3, #4
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	602a      	str	r2, [r5, #0]
 8008ff4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008ff8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008ffc:	2301      	movs	r3, #1
 8008ffe:	e0a3      	b.n	8009148 <_printf_i+0x1f4>
 8009000:	6820      	ldr	r0, [r4, #0]
 8009002:	6829      	ldr	r1, [r5, #0]
 8009004:	0606      	lsls	r6, r0, #24
 8009006:	f101 0304 	add.w	r3, r1, #4
 800900a:	d50a      	bpl.n	8009022 <_printf_i+0xce>
 800900c:	680e      	ldr	r6, [r1, #0]
 800900e:	602b      	str	r3, [r5, #0]
 8009010:	2e00      	cmp	r6, #0
 8009012:	da03      	bge.n	800901c <_printf_i+0xc8>
 8009014:	232d      	movs	r3, #45	; 0x2d
 8009016:	4276      	negs	r6, r6
 8009018:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800901c:	485e      	ldr	r0, [pc, #376]	; (8009198 <_printf_i+0x244>)
 800901e:	230a      	movs	r3, #10
 8009020:	e019      	b.n	8009056 <_printf_i+0x102>
 8009022:	680e      	ldr	r6, [r1, #0]
 8009024:	602b      	str	r3, [r5, #0]
 8009026:	f010 0f40 	tst.w	r0, #64	; 0x40
 800902a:	bf18      	it	ne
 800902c:	b236      	sxthne	r6, r6
 800902e:	e7ef      	b.n	8009010 <_printf_i+0xbc>
 8009030:	682b      	ldr	r3, [r5, #0]
 8009032:	6820      	ldr	r0, [r4, #0]
 8009034:	1d19      	adds	r1, r3, #4
 8009036:	6029      	str	r1, [r5, #0]
 8009038:	0601      	lsls	r1, r0, #24
 800903a:	d501      	bpl.n	8009040 <_printf_i+0xec>
 800903c:	681e      	ldr	r6, [r3, #0]
 800903e:	e002      	b.n	8009046 <_printf_i+0xf2>
 8009040:	0646      	lsls	r6, r0, #25
 8009042:	d5fb      	bpl.n	800903c <_printf_i+0xe8>
 8009044:	881e      	ldrh	r6, [r3, #0]
 8009046:	4854      	ldr	r0, [pc, #336]	; (8009198 <_printf_i+0x244>)
 8009048:	2f6f      	cmp	r7, #111	; 0x6f
 800904a:	bf0c      	ite	eq
 800904c:	2308      	moveq	r3, #8
 800904e:	230a      	movne	r3, #10
 8009050:	2100      	movs	r1, #0
 8009052:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009056:	6865      	ldr	r5, [r4, #4]
 8009058:	60a5      	str	r5, [r4, #8]
 800905a:	2d00      	cmp	r5, #0
 800905c:	bfa2      	ittt	ge
 800905e:	6821      	ldrge	r1, [r4, #0]
 8009060:	f021 0104 	bicge.w	r1, r1, #4
 8009064:	6021      	strge	r1, [r4, #0]
 8009066:	b90e      	cbnz	r6, 800906c <_printf_i+0x118>
 8009068:	2d00      	cmp	r5, #0
 800906a:	d04d      	beq.n	8009108 <_printf_i+0x1b4>
 800906c:	4615      	mov	r5, r2
 800906e:	fbb6 f1f3 	udiv	r1, r6, r3
 8009072:	fb03 6711 	mls	r7, r3, r1, r6
 8009076:	5dc7      	ldrb	r7, [r0, r7]
 8009078:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800907c:	4637      	mov	r7, r6
 800907e:	42bb      	cmp	r3, r7
 8009080:	460e      	mov	r6, r1
 8009082:	d9f4      	bls.n	800906e <_printf_i+0x11a>
 8009084:	2b08      	cmp	r3, #8
 8009086:	d10b      	bne.n	80090a0 <_printf_i+0x14c>
 8009088:	6823      	ldr	r3, [r4, #0]
 800908a:	07de      	lsls	r6, r3, #31
 800908c:	d508      	bpl.n	80090a0 <_printf_i+0x14c>
 800908e:	6923      	ldr	r3, [r4, #16]
 8009090:	6861      	ldr	r1, [r4, #4]
 8009092:	4299      	cmp	r1, r3
 8009094:	bfde      	ittt	le
 8009096:	2330      	movle	r3, #48	; 0x30
 8009098:	f805 3c01 	strble.w	r3, [r5, #-1]
 800909c:	f105 35ff 	addle.w	r5, r5, #4294967295
 80090a0:	1b52      	subs	r2, r2, r5
 80090a2:	6122      	str	r2, [r4, #16]
 80090a4:	f8cd a000 	str.w	sl, [sp]
 80090a8:	464b      	mov	r3, r9
 80090aa:	aa03      	add	r2, sp, #12
 80090ac:	4621      	mov	r1, r4
 80090ae:	4640      	mov	r0, r8
 80090b0:	f7ff fee2 	bl	8008e78 <_printf_common>
 80090b4:	3001      	adds	r0, #1
 80090b6:	d14c      	bne.n	8009152 <_printf_i+0x1fe>
 80090b8:	f04f 30ff 	mov.w	r0, #4294967295
 80090bc:	b004      	add	sp, #16
 80090be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090c2:	4835      	ldr	r0, [pc, #212]	; (8009198 <_printf_i+0x244>)
 80090c4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80090c8:	6829      	ldr	r1, [r5, #0]
 80090ca:	6823      	ldr	r3, [r4, #0]
 80090cc:	f851 6b04 	ldr.w	r6, [r1], #4
 80090d0:	6029      	str	r1, [r5, #0]
 80090d2:	061d      	lsls	r5, r3, #24
 80090d4:	d514      	bpl.n	8009100 <_printf_i+0x1ac>
 80090d6:	07df      	lsls	r7, r3, #31
 80090d8:	bf44      	itt	mi
 80090da:	f043 0320 	orrmi.w	r3, r3, #32
 80090de:	6023      	strmi	r3, [r4, #0]
 80090e0:	b91e      	cbnz	r6, 80090ea <_printf_i+0x196>
 80090e2:	6823      	ldr	r3, [r4, #0]
 80090e4:	f023 0320 	bic.w	r3, r3, #32
 80090e8:	6023      	str	r3, [r4, #0]
 80090ea:	2310      	movs	r3, #16
 80090ec:	e7b0      	b.n	8009050 <_printf_i+0xfc>
 80090ee:	6823      	ldr	r3, [r4, #0]
 80090f0:	f043 0320 	orr.w	r3, r3, #32
 80090f4:	6023      	str	r3, [r4, #0]
 80090f6:	2378      	movs	r3, #120	; 0x78
 80090f8:	4828      	ldr	r0, [pc, #160]	; (800919c <_printf_i+0x248>)
 80090fa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80090fe:	e7e3      	b.n	80090c8 <_printf_i+0x174>
 8009100:	0659      	lsls	r1, r3, #25
 8009102:	bf48      	it	mi
 8009104:	b2b6      	uxthmi	r6, r6
 8009106:	e7e6      	b.n	80090d6 <_printf_i+0x182>
 8009108:	4615      	mov	r5, r2
 800910a:	e7bb      	b.n	8009084 <_printf_i+0x130>
 800910c:	682b      	ldr	r3, [r5, #0]
 800910e:	6826      	ldr	r6, [r4, #0]
 8009110:	6961      	ldr	r1, [r4, #20]
 8009112:	1d18      	adds	r0, r3, #4
 8009114:	6028      	str	r0, [r5, #0]
 8009116:	0635      	lsls	r5, r6, #24
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	d501      	bpl.n	8009120 <_printf_i+0x1cc>
 800911c:	6019      	str	r1, [r3, #0]
 800911e:	e002      	b.n	8009126 <_printf_i+0x1d2>
 8009120:	0670      	lsls	r0, r6, #25
 8009122:	d5fb      	bpl.n	800911c <_printf_i+0x1c8>
 8009124:	8019      	strh	r1, [r3, #0]
 8009126:	2300      	movs	r3, #0
 8009128:	6123      	str	r3, [r4, #16]
 800912a:	4615      	mov	r5, r2
 800912c:	e7ba      	b.n	80090a4 <_printf_i+0x150>
 800912e:	682b      	ldr	r3, [r5, #0]
 8009130:	1d1a      	adds	r2, r3, #4
 8009132:	602a      	str	r2, [r5, #0]
 8009134:	681d      	ldr	r5, [r3, #0]
 8009136:	6862      	ldr	r2, [r4, #4]
 8009138:	2100      	movs	r1, #0
 800913a:	4628      	mov	r0, r5
 800913c:	f7f7 f868 	bl	8000210 <memchr>
 8009140:	b108      	cbz	r0, 8009146 <_printf_i+0x1f2>
 8009142:	1b40      	subs	r0, r0, r5
 8009144:	6060      	str	r0, [r4, #4]
 8009146:	6863      	ldr	r3, [r4, #4]
 8009148:	6123      	str	r3, [r4, #16]
 800914a:	2300      	movs	r3, #0
 800914c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009150:	e7a8      	b.n	80090a4 <_printf_i+0x150>
 8009152:	6923      	ldr	r3, [r4, #16]
 8009154:	462a      	mov	r2, r5
 8009156:	4649      	mov	r1, r9
 8009158:	4640      	mov	r0, r8
 800915a:	47d0      	blx	sl
 800915c:	3001      	adds	r0, #1
 800915e:	d0ab      	beq.n	80090b8 <_printf_i+0x164>
 8009160:	6823      	ldr	r3, [r4, #0]
 8009162:	079b      	lsls	r3, r3, #30
 8009164:	d413      	bmi.n	800918e <_printf_i+0x23a>
 8009166:	68e0      	ldr	r0, [r4, #12]
 8009168:	9b03      	ldr	r3, [sp, #12]
 800916a:	4298      	cmp	r0, r3
 800916c:	bfb8      	it	lt
 800916e:	4618      	movlt	r0, r3
 8009170:	e7a4      	b.n	80090bc <_printf_i+0x168>
 8009172:	2301      	movs	r3, #1
 8009174:	4632      	mov	r2, r6
 8009176:	4649      	mov	r1, r9
 8009178:	4640      	mov	r0, r8
 800917a:	47d0      	blx	sl
 800917c:	3001      	adds	r0, #1
 800917e:	d09b      	beq.n	80090b8 <_printf_i+0x164>
 8009180:	3501      	adds	r5, #1
 8009182:	68e3      	ldr	r3, [r4, #12]
 8009184:	9903      	ldr	r1, [sp, #12]
 8009186:	1a5b      	subs	r3, r3, r1
 8009188:	42ab      	cmp	r3, r5
 800918a:	dcf2      	bgt.n	8009172 <_printf_i+0x21e>
 800918c:	e7eb      	b.n	8009166 <_printf_i+0x212>
 800918e:	2500      	movs	r5, #0
 8009190:	f104 0619 	add.w	r6, r4, #25
 8009194:	e7f5      	b.n	8009182 <_printf_i+0x22e>
 8009196:	bf00      	nop
 8009198:	0800b9ba 	.word	0x0800b9ba
 800919c:	0800b9cb 	.word	0x0800b9cb

080091a0 <siprintf>:
 80091a0:	b40e      	push	{r1, r2, r3}
 80091a2:	b500      	push	{lr}
 80091a4:	b09c      	sub	sp, #112	; 0x70
 80091a6:	ab1d      	add	r3, sp, #116	; 0x74
 80091a8:	9002      	str	r0, [sp, #8]
 80091aa:	9006      	str	r0, [sp, #24]
 80091ac:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80091b0:	4809      	ldr	r0, [pc, #36]	; (80091d8 <siprintf+0x38>)
 80091b2:	9107      	str	r1, [sp, #28]
 80091b4:	9104      	str	r1, [sp, #16]
 80091b6:	4909      	ldr	r1, [pc, #36]	; (80091dc <siprintf+0x3c>)
 80091b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80091bc:	9105      	str	r1, [sp, #20]
 80091be:	6800      	ldr	r0, [r0, #0]
 80091c0:	9301      	str	r3, [sp, #4]
 80091c2:	a902      	add	r1, sp, #8
 80091c4:	f001 fb68 	bl	800a898 <_svfiprintf_r>
 80091c8:	9b02      	ldr	r3, [sp, #8]
 80091ca:	2200      	movs	r2, #0
 80091cc:	701a      	strb	r2, [r3, #0]
 80091ce:	b01c      	add	sp, #112	; 0x70
 80091d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80091d4:	b003      	add	sp, #12
 80091d6:	4770      	bx	lr
 80091d8:	20000010 	.word	0x20000010
 80091dc:	ffff0208 	.word	0xffff0208

080091e0 <quorem>:
 80091e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091e4:	6903      	ldr	r3, [r0, #16]
 80091e6:	690c      	ldr	r4, [r1, #16]
 80091e8:	42a3      	cmp	r3, r4
 80091ea:	4607      	mov	r7, r0
 80091ec:	f2c0 8081 	blt.w	80092f2 <quorem+0x112>
 80091f0:	3c01      	subs	r4, #1
 80091f2:	f101 0814 	add.w	r8, r1, #20
 80091f6:	f100 0514 	add.w	r5, r0, #20
 80091fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80091fe:	9301      	str	r3, [sp, #4]
 8009200:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009204:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009208:	3301      	adds	r3, #1
 800920a:	429a      	cmp	r2, r3
 800920c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009210:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009214:	fbb2 f6f3 	udiv	r6, r2, r3
 8009218:	d331      	bcc.n	800927e <quorem+0x9e>
 800921a:	f04f 0e00 	mov.w	lr, #0
 800921e:	4640      	mov	r0, r8
 8009220:	46ac      	mov	ip, r5
 8009222:	46f2      	mov	sl, lr
 8009224:	f850 2b04 	ldr.w	r2, [r0], #4
 8009228:	b293      	uxth	r3, r2
 800922a:	fb06 e303 	mla	r3, r6, r3, lr
 800922e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009232:	b29b      	uxth	r3, r3
 8009234:	ebaa 0303 	sub.w	r3, sl, r3
 8009238:	f8dc a000 	ldr.w	sl, [ip]
 800923c:	0c12      	lsrs	r2, r2, #16
 800923e:	fa13 f38a 	uxtah	r3, r3, sl
 8009242:	fb06 e202 	mla	r2, r6, r2, lr
 8009246:	9300      	str	r3, [sp, #0]
 8009248:	9b00      	ldr	r3, [sp, #0]
 800924a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800924e:	b292      	uxth	r2, r2
 8009250:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009254:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009258:	f8bd 3000 	ldrh.w	r3, [sp]
 800925c:	4581      	cmp	r9, r0
 800925e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009262:	f84c 3b04 	str.w	r3, [ip], #4
 8009266:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800926a:	d2db      	bcs.n	8009224 <quorem+0x44>
 800926c:	f855 300b 	ldr.w	r3, [r5, fp]
 8009270:	b92b      	cbnz	r3, 800927e <quorem+0x9e>
 8009272:	9b01      	ldr	r3, [sp, #4]
 8009274:	3b04      	subs	r3, #4
 8009276:	429d      	cmp	r5, r3
 8009278:	461a      	mov	r2, r3
 800927a:	d32e      	bcc.n	80092da <quorem+0xfa>
 800927c:	613c      	str	r4, [r7, #16]
 800927e:	4638      	mov	r0, r7
 8009280:	f001 f8b6 	bl	800a3f0 <__mcmp>
 8009284:	2800      	cmp	r0, #0
 8009286:	db24      	blt.n	80092d2 <quorem+0xf2>
 8009288:	3601      	adds	r6, #1
 800928a:	4628      	mov	r0, r5
 800928c:	f04f 0c00 	mov.w	ip, #0
 8009290:	f858 2b04 	ldr.w	r2, [r8], #4
 8009294:	f8d0 e000 	ldr.w	lr, [r0]
 8009298:	b293      	uxth	r3, r2
 800929a:	ebac 0303 	sub.w	r3, ip, r3
 800929e:	0c12      	lsrs	r2, r2, #16
 80092a0:	fa13 f38e 	uxtah	r3, r3, lr
 80092a4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80092a8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80092ac:	b29b      	uxth	r3, r3
 80092ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80092b2:	45c1      	cmp	r9, r8
 80092b4:	f840 3b04 	str.w	r3, [r0], #4
 80092b8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80092bc:	d2e8      	bcs.n	8009290 <quorem+0xb0>
 80092be:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80092c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80092c6:	b922      	cbnz	r2, 80092d2 <quorem+0xf2>
 80092c8:	3b04      	subs	r3, #4
 80092ca:	429d      	cmp	r5, r3
 80092cc:	461a      	mov	r2, r3
 80092ce:	d30a      	bcc.n	80092e6 <quorem+0x106>
 80092d0:	613c      	str	r4, [r7, #16]
 80092d2:	4630      	mov	r0, r6
 80092d4:	b003      	add	sp, #12
 80092d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092da:	6812      	ldr	r2, [r2, #0]
 80092dc:	3b04      	subs	r3, #4
 80092de:	2a00      	cmp	r2, #0
 80092e0:	d1cc      	bne.n	800927c <quorem+0x9c>
 80092e2:	3c01      	subs	r4, #1
 80092e4:	e7c7      	b.n	8009276 <quorem+0x96>
 80092e6:	6812      	ldr	r2, [r2, #0]
 80092e8:	3b04      	subs	r3, #4
 80092ea:	2a00      	cmp	r2, #0
 80092ec:	d1f0      	bne.n	80092d0 <quorem+0xf0>
 80092ee:	3c01      	subs	r4, #1
 80092f0:	e7eb      	b.n	80092ca <quorem+0xea>
 80092f2:	2000      	movs	r0, #0
 80092f4:	e7ee      	b.n	80092d4 <quorem+0xf4>
	...

080092f8 <_dtoa_r>:
 80092f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092fc:	ed2d 8b04 	vpush	{d8-d9}
 8009300:	ec57 6b10 	vmov	r6, r7, d0
 8009304:	b093      	sub	sp, #76	; 0x4c
 8009306:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009308:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800930c:	9106      	str	r1, [sp, #24]
 800930e:	ee10 aa10 	vmov	sl, s0
 8009312:	4604      	mov	r4, r0
 8009314:	9209      	str	r2, [sp, #36]	; 0x24
 8009316:	930c      	str	r3, [sp, #48]	; 0x30
 8009318:	46bb      	mov	fp, r7
 800931a:	b975      	cbnz	r5, 800933a <_dtoa_r+0x42>
 800931c:	2010      	movs	r0, #16
 800931e:	f000 fddd 	bl	8009edc <malloc>
 8009322:	4602      	mov	r2, r0
 8009324:	6260      	str	r0, [r4, #36]	; 0x24
 8009326:	b920      	cbnz	r0, 8009332 <_dtoa_r+0x3a>
 8009328:	4ba7      	ldr	r3, [pc, #668]	; (80095c8 <_dtoa_r+0x2d0>)
 800932a:	21ea      	movs	r1, #234	; 0xea
 800932c:	48a7      	ldr	r0, [pc, #668]	; (80095cc <_dtoa_r+0x2d4>)
 800932e:	f001 fbc3 	bl	800aab8 <__assert_func>
 8009332:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009336:	6005      	str	r5, [r0, #0]
 8009338:	60c5      	str	r5, [r0, #12]
 800933a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800933c:	6819      	ldr	r1, [r3, #0]
 800933e:	b151      	cbz	r1, 8009356 <_dtoa_r+0x5e>
 8009340:	685a      	ldr	r2, [r3, #4]
 8009342:	604a      	str	r2, [r1, #4]
 8009344:	2301      	movs	r3, #1
 8009346:	4093      	lsls	r3, r2
 8009348:	608b      	str	r3, [r1, #8]
 800934a:	4620      	mov	r0, r4
 800934c:	f000 fe0e 	bl	8009f6c <_Bfree>
 8009350:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009352:	2200      	movs	r2, #0
 8009354:	601a      	str	r2, [r3, #0]
 8009356:	1e3b      	subs	r3, r7, #0
 8009358:	bfaa      	itet	ge
 800935a:	2300      	movge	r3, #0
 800935c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8009360:	f8c8 3000 	strge.w	r3, [r8]
 8009364:	4b9a      	ldr	r3, [pc, #616]	; (80095d0 <_dtoa_r+0x2d8>)
 8009366:	bfbc      	itt	lt
 8009368:	2201      	movlt	r2, #1
 800936a:	f8c8 2000 	strlt.w	r2, [r8]
 800936e:	ea33 030b 	bics.w	r3, r3, fp
 8009372:	d11b      	bne.n	80093ac <_dtoa_r+0xb4>
 8009374:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009376:	f242 730f 	movw	r3, #9999	; 0x270f
 800937a:	6013      	str	r3, [r2, #0]
 800937c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009380:	4333      	orrs	r3, r6
 8009382:	f000 8592 	beq.w	8009eaa <_dtoa_r+0xbb2>
 8009386:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009388:	b963      	cbnz	r3, 80093a4 <_dtoa_r+0xac>
 800938a:	4b92      	ldr	r3, [pc, #584]	; (80095d4 <_dtoa_r+0x2dc>)
 800938c:	e022      	b.n	80093d4 <_dtoa_r+0xdc>
 800938e:	4b92      	ldr	r3, [pc, #584]	; (80095d8 <_dtoa_r+0x2e0>)
 8009390:	9301      	str	r3, [sp, #4]
 8009392:	3308      	adds	r3, #8
 8009394:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009396:	6013      	str	r3, [r2, #0]
 8009398:	9801      	ldr	r0, [sp, #4]
 800939a:	b013      	add	sp, #76	; 0x4c
 800939c:	ecbd 8b04 	vpop	{d8-d9}
 80093a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093a4:	4b8b      	ldr	r3, [pc, #556]	; (80095d4 <_dtoa_r+0x2dc>)
 80093a6:	9301      	str	r3, [sp, #4]
 80093a8:	3303      	adds	r3, #3
 80093aa:	e7f3      	b.n	8009394 <_dtoa_r+0x9c>
 80093ac:	2200      	movs	r2, #0
 80093ae:	2300      	movs	r3, #0
 80093b0:	4650      	mov	r0, sl
 80093b2:	4659      	mov	r1, fp
 80093b4:	f7f7 fba0 	bl	8000af8 <__aeabi_dcmpeq>
 80093b8:	ec4b ab19 	vmov	d9, sl, fp
 80093bc:	4680      	mov	r8, r0
 80093be:	b158      	cbz	r0, 80093d8 <_dtoa_r+0xe0>
 80093c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80093c2:	2301      	movs	r3, #1
 80093c4:	6013      	str	r3, [r2, #0]
 80093c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	f000 856b 	beq.w	8009ea4 <_dtoa_r+0xbac>
 80093ce:	4883      	ldr	r0, [pc, #524]	; (80095dc <_dtoa_r+0x2e4>)
 80093d0:	6018      	str	r0, [r3, #0]
 80093d2:	1e43      	subs	r3, r0, #1
 80093d4:	9301      	str	r3, [sp, #4]
 80093d6:	e7df      	b.n	8009398 <_dtoa_r+0xa0>
 80093d8:	ec4b ab10 	vmov	d0, sl, fp
 80093dc:	aa10      	add	r2, sp, #64	; 0x40
 80093de:	a911      	add	r1, sp, #68	; 0x44
 80093e0:	4620      	mov	r0, r4
 80093e2:	f001 f8ab 	bl	800a53c <__d2b>
 80093e6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80093ea:	ee08 0a10 	vmov	s16, r0
 80093ee:	2d00      	cmp	r5, #0
 80093f0:	f000 8084 	beq.w	80094fc <_dtoa_r+0x204>
 80093f4:	ee19 3a90 	vmov	r3, s19
 80093f8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80093fc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009400:	4656      	mov	r6, sl
 8009402:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8009406:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800940a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800940e:	4b74      	ldr	r3, [pc, #464]	; (80095e0 <_dtoa_r+0x2e8>)
 8009410:	2200      	movs	r2, #0
 8009412:	4630      	mov	r0, r6
 8009414:	4639      	mov	r1, r7
 8009416:	f7f6 ff4f 	bl	80002b8 <__aeabi_dsub>
 800941a:	a365      	add	r3, pc, #404	; (adr r3, 80095b0 <_dtoa_r+0x2b8>)
 800941c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009420:	f7f7 f902 	bl	8000628 <__aeabi_dmul>
 8009424:	a364      	add	r3, pc, #400	; (adr r3, 80095b8 <_dtoa_r+0x2c0>)
 8009426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800942a:	f7f6 ff47 	bl	80002bc <__adddf3>
 800942e:	4606      	mov	r6, r0
 8009430:	4628      	mov	r0, r5
 8009432:	460f      	mov	r7, r1
 8009434:	f7f7 f88e 	bl	8000554 <__aeabi_i2d>
 8009438:	a361      	add	r3, pc, #388	; (adr r3, 80095c0 <_dtoa_r+0x2c8>)
 800943a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800943e:	f7f7 f8f3 	bl	8000628 <__aeabi_dmul>
 8009442:	4602      	mov	r2, r0
 8009444:	460b      	mov	r3, r1
 8009446:	4630      	mov	r0, r6
 8009448:	4639      	mov	r1, r7
 800944a:	f7f6 ff37 	bl	80002bc <__adddf3>
 800944e:	4606      	mov	r6, r0
 8009450:	460f      	mov	r7, r1
 8009452:	f7f7 fb99 	bl	8000b88 <__aeabi_d2iz>
 8009456:	2200      	movs	r2, #0
 8009458:	9000      	str	r0, [sp, #0]
 800945a:	2300      	movs	r3, #0
 800945c:	4630      	mov	r0, r6
 800945e:	4639      	mov	r1, r7
 8009460:	f7f7 fb54 	bl	8000b0c <__aeabi_dcmplt>
 8009464:	b150      	cbz	r0, 800947c <_dtoa_r+0x184>
 8009466:	9800      	ldr	r0, [sp, #0]
 8009468:	f7f7 f874 	bl	8000554 <__aeabi_i2d>
 800946c:	4632      	mov	r2, r6
 800946e:	463b      	mov	r3, r7
 8009470:	f7f7 fb42 	bl	8000af8 <__aeabi_dcmpeq>
 8009474:	b910      	cbnz	r0, 800947c <_dtoa_r+0x184>
 8009476:	9b00      	ldr	r3, [sp, #0]
 8009478:	3b01      	subs	r3, #1
 800947a:	9300      	str	r3, [sp, #0]
 800947c:	9b00      	ldr	r3, [sp, #0]
 800947e:	2b16      	cmp	r3, #22
 8009480:	d85a      	bhi.n	8009538 <_dtoa_r+0x240>
 8009482:	9a00      	ldr	r2, [sp, #0]
 8009484:	4b57      	ldr	r3, [pc, #348]	; (80095e4 <_dtoa_r+0x2ec>)
 8009486:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800948a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800948e:	ec51 0b19 	vmov	r0, r1, d9
 8009492:	f7f7 fb3b 	bl	8000b0c <__aeabi_dcmplt>
 8009496:	2800      	cmp	r0, #0
 8009498:	d050      	beq.n	800953c <_dtoa_r+0x244>
 800949a:	9b00      	ldr	r3, [sp, #0]
 800949c:	3b01      	subs	r3, #1
 800949e:	9300      	str	r3, [sp, #0]
 80094a0:	2300      	movs	r3, #0
 80094a2:	930b      	str	r3, [sp, #44]	; 0x2c
 80094a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80094a6:	1b5d      	subs	r5, r3, r5
 80094a8:	1e6b      	subs	r3, r5, #1
 80094aa:	9305      	str	r3, [sp, #20]
 80094ac:	bf45      	ittet	mi
 80094ae:	f1c5 0301 	rsbmi	r3, r5, #1
 80094b2:	9304      	strmi	r3, [sp, #16]
 80094b4:	2300      	movpl	r3, #0
 80094b6:	2300      	movmi	r3, #0
 80094b8:	bf4c      	ite	mi
 80094ba:	9305      	strmi	r3, [sp, #20]
 80094bc:	9304      	strpl	r3, [sp, #16]
 80094be:	9b00      	ldr	r3, [sp, #0]
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	db3d      	blt.n	8009540 <_dtoa_r+0x248>
 80094c4:	9b05      	ldr	r3, [sp, #20]
 80094c6:	9a00      	ldr	r2, [sp, #0]
 80094c8:	920a      	str	r2, [sp, #40]	; 0x28
 80094ca:	4413      	add	r3, r2
 80094cc:	9305      	str	r3, [sp, #20]
 80094ce:	2300      	movs	r3, #0
 80094d0:	9307      	str	r3, [sp, #28]
 80094d2:	9b06      	ldr	r3, [sp, #24]
 80094d4:	2b09      	cmp	r3, #9
 80094d6:	f200 8089 	bhi.w	80095ec <_dtoa_r+0x2f4>
 80094da:	2b05      	cmp	r3, #5
 80094dc:	bfc4      	itt	gt
 80094de:	3b04      	subgt	r3, #4
 80094e0:	9306      	strgt	r3, [sp, #24]
 80094e2:	9b06      	ldr	r3, [sp, #24]
 80094e4:	f1a3 0302 	sub.w	r3, r3, #2
 80094e8:	bfcc      	ite	gt
 80094ea:	2500      	movgt	r5, #0
 80094ec:	2501      	movle	r5, #1
 80094ee:	2b03      	cmp	r3, #3
 80094f0:	f200 8087 	bhi.w	8009602 <_dtoa_r+0x30a>
 80094f4:	e8df f003 	tbb	[pc, r3]
 80094f8:	59383a2d 	.word	0x59383a2d
 80094fc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009500:	441d      	add	r5, r3
 8009502:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009506:	2b20      	cmp	r3, #32
 8009508:	bfc1      	itttt	gt
 800950a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800950e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8009512:	fa0b f303 	lslgt.w	r3, fp, r3
 8009516:	fa26 f000 	lsrgt.w	r0, r6, r0
 800951a:	bfda      	itte	le
 800951c:	f1c3 0320 	rsble	r3, r3, #32
 8009520:	fa06 f003 	lslle.w	r0, r6, r3
 8009524:	4318      	orrgt	r0, r3
 8009526:	f7f7 f805 	bl	8000534 <__aeabi_ui2d>
 800952a:	2301      	movs	r3, #1
 800952c:	4606      	mov	r6, r0
 800952e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8009532:	3d01      	subs	r5, #1
 8009534:	930e      	str	r3, [sp, #56]	; 0x38
 8009536:	e76a      	b.n	800940e <_dtoa_r+0x116>
 8009538:	2301      	movs	r3, #1
 800953a:	e7b2      	b.n	80094a2 <_dtoa_r+0x1aa>
 800953c:	900b      	str	r0, [sp, #44]	; 0x2c
 800953e:	e7b1      	b.n	80094a4 <_dtoa_r+0x1ac>
 8009540:	9b04      	ldr	r3, [sp, #16]
 8009542:	9a00      	ldr	r2, [sp, #0]
 8009544:	1a9b      	subs	r3, r3, r2
 8009546:	9304      	str	r3, [sp, #16]
 8009548:	4253      	negs	r3, r2
 800954a:	9307      	str	r3, [sp, #28]
 800954c:	2300      	movs	r3, #0
 800954e:	930a      	str	r3, [sp, #40]	; 0x28
 8009550:	e7bf      	b.n	80094d2 <_dtoa_r+0x1da>
 8009552:	2300      	movs	r3, #0
 8009554:	9308      	str	r3, [sp, #32]
 8009556:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009558:	2b00      	cmp	r3, #0
 800955a:	dc55      	bgt.n	8009608 <_dtoa_r+0x310>
 800955c:	2301      	movs	r3, #1
 800955e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009562:	461a      	mov	r2, r3
 8009564:	9209      	str	r2, [sp, #36]	; 0x24
 8009566:	e00c      	b.n	8009582 <_dtoa_r+0x28a>
 8009568:	2301      	movs	r3, #1
 800956a:	e7f3      	b.n	8009554 <_dtoa_r+0x25c>
 800956c:	2300      	movs	r3, #0
 800956e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009570:	9308      	str	r3, [sp, #32]
 8009572:	9b00      	ldr	r3, [sp, #0]
 8009574:	4413      	add	r3, r2
 8009576:	9302      	str	r3, [sp, #8]
 8009578:	3301      	adds	r3, #1
 800957a:	2b01      	cmp	r3, #1
 800957c:	9303      	str	r3, [sp, #12]
 800957e:	bfb8      	it	lt
 8009580:	2301      	movlt	r3, #1
 8009582:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8009584:	2200      	movs	r2, #0
 8009586:	6042      	str	r2, [r0, #4]
 8009588:	2204      	movs	r2, #4
 800958a:	f102 0614 	add.w	r6, r2, #20
 800958e:	429e      	cmp	r6, r3
 8009590:	6841      	ldr	r1, [r0, #4]
 8009592:	d93d      	bls.n	8009610 <_dtoa_r+0x318>
 8009594:	4620      	mov	r0, r4
 8009596:	f000 fca9 	bl	8009eec <_Balloc>
 800959a:	9001      	str	r0, [sp, #4]
 800959c:	2800      	cmp	r0, #0
 800959e:	d13b      	bne.n	8009618 <_dtoa_r+0x320>
 80095a0:	4b11      	ldr	r3, [pc, #68]	; (80095e8 <_dtoa_r+0x2f0>)
 80095a2:	4602      	mov	r2, r0
 80095a4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80095a8:	e6c0      	b.n	800932c <_dtoa_r+0x34>
 80095aa:	2301      	movs	r3, #1
 80095ac:	e7df      	b.n	800956e <_dtoa_r+0x276>
 80095ae:	bf00      	nop
 80095b0:	636f4361 	.word	0x636f4361
 80095b4:	3fd287a7 	.word	0x3fd287a7
 80095b8:	8b60c8b3 	.word	0x8b60c8b3
 80095bc:	3fc68a28 	.word	0x3fc68a28
 80095c0:	509f79fb 	.word	0x509f79fb
 80095c4:	3fd34413 	.word	0x3fd34413
 80095c8:	0800b9e9 	.word	0x0800b9e9
 80095cc:	0800ba00 	.word	0x0800ba00
 80095d0:	7ff00000 	.word	0x7ff00000
 80095d4:	0800b9e5 	.word	0x0800b9e5
 80095d8:	0800b9dc 	.word	0x0800b9dc
 80095dc:	0800b9b9 	.word	0x0800b9b9
 80095e0:	3ff80000 	.word	0x3ff80000
 80095e4:	0800baf0 	.word	0x0800baf0
 80095e8:	0800ba5b 	.word	0x0800ba5b
 80095ec:	2501      	movs	r5, #1
 80095ee:	2300      	movs	r3, #0
 80095f0:	9306      	str	r3, [sp, #24]
 80095f2:	9508      	str	r5, [sp, #32]
 80095f4:	f04f 33ff 	mov.w	r3, #4294967295
 80095f8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80095fc:	2200      	movs	r2, #0
 80095fe:	2312      	movs	r3, #18
 8009600:	e7b0      	b.n	8009564 <_dtoa_r+0x26c>
 8009602:	2301      	movs	r3, #1
 8009604:	9308      	str	r3, [sp, #32]
 8009606:	e7f5      	b.n	80095f4 <_dtoa_r+0x2fc>
 8009608:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800960a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800960e:	e7b8      	b.n	8009582 <_dtoa_r+0x28a>
 8009610:	3101      	adds	r1, #1
 8009612:	6041      	str	r1, [r0, #4]
 8009614:	0052      	lsls	r2, r2, #1
 8009616:	e7b8      	b.n	800958a <_dtoa_r+0x292>
 8009618:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800961a:	9a01      	ldr	r2, [sp, #4]
 800961c:	601a      	str	r2, [r3, #0]
 800961e:	9b03      	ldr	r3, [sp, #12]
 8009620:	2b0e      	cmp	r3, #14
 8009622:	f200 809d 	bhi.w	8009760 <_dtoa_r+0x468>
 8009626:	2d00      	cmp	r5, #0
 8009628:	f000 809a 	beq.w	8009760 <_dtoa_r+0x468>
 800962c:	9b00      	ldr	r3, [sp, #0]
 800962e:	2b00      	cmp	r3, #0
 8009630:	dd32      	ble.n	8009698 <_dtoa_r+0x3a0>
 8009632:	4ab7      	ldr	r2, [pc, #732]	; (8009910 <_dtoa_r+0x618>)
 8009634:	f003 030f 	and.w	r3, r3, #15
 8009638:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800963c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009640:	9b00      	ldr	r3, [sp, #0]
 8009642:	05d8      	lsls	r0, r3, #23
 8009644:	ea4f 1723 	mov.w	r7, r3, asr #4
 8009648:	d516      	bpl.n	8009678 <_dtoa_r+0x380>
 800964a:	4bb2      	ldr	r3, [pc, #712]	; (8009914 <_dtoa_r+0x61c>)
 800964c:	ec51 0b19 	vmov	r0, r1, d9
 8009650:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009654:	f7f7 f912 	bl	800087c <__aeabi_ddiv>
 8009658:	f007 070f 	and.w	r7, r7, #15
 800965c:	4682      	mov	sl, r0
 800965e:	468b      	mov	fp, r1
 8009660:	2503      	movs	r5, #3
 8009662:	4eac      	ldr	r6, [pc, #688]	; (8009914 <_dtoa_r+0x61c>)
 8009664:	b957      	cbnz	r7, 800967c <_dtoa_r+0x384>
 8009666:	4642      	mov	r2, r8
 8009668:	464b      	mov	r3, r9
 800966a:	4650      	mov	r0, sl
 800966c:	4659      	mov	r1, fp
 800966e:	f7f7 f905 	bl	800087c <__aeabi_ddiv>
 8009672:	4682      	mov	sl, r0
 8009674:	468b      	mov	fp, r1
 8009676:	e028      	b.n	80096ca <_dtoa_r+0x3d2>
 8009678:	2502      	movs	r5, #2
 800967a:	e7f2      	b.n	8009662 <_dtoa_r+0x36a>
 800967c:	07f9      	lsls	r1, r7, #31
 800967e:	d508      	bpl.n	8009692 <_dtoa_r+0x39a>
 8009680:	4640      	mov	r0, r8
 8009682:	4649      	mov	r1, r9
 8009684:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009688:	f7f6 ffce 	bl	8000628 <__aeabi_dmul>
 800968c:	3501      	adds	r5, #1
 800968e:	4680      	mov	r8, r0
 8009690:	4689      	mov	r9, r1
 8009692:	107f      	asrs	r7, r7, #1
 8009694:	3608      	adds	r6, #8
 8009696:	e7e5      	b.n	8009664 <_dtoa_r+0x36c>
 8009698:	f000 809b 	beq.w	80097d2 <_dtoa_r+0x4da>
 800969c:	9b00      	ldr	r3, [sp, #0]
 800969e:	4f9d      	ldr	r7, [pc, #628]	; (8009914 <_dtoa_r+0x61c>)
 80096a0:	425e      	negs	r6, r3
 80096a2:	4b9b      	ldr	r3, [pc, #620]	; (8009910 <_dtoa_r+0x618>)
 80096a4:	f006 020f 	and.w	r2, r6, #15
 80096a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80096ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096b0:	ec51 0b19 	vmov	r0, r1, d9
 80096b4:	f7f6 ffb8 	bl	8000628 <__aeabi_dmul>
 80096b8:	1136      	asrs	r6, r6, #4
 80096ba:	4682      	mov	sl, r0
 80096bc:	468b      	mov	fp, r1
 80096be:	2300      	movs	r3, #0
 80096c0:	2502      	movs	r5, #2
 80096c2:	2e00      	cmp	r6, #0
 80096c4:	d17a      	bne.n	80097bc <_dtoa_r+0x4c4>
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d1d3      	bne.n	8009672 <_dtoa_r+0x37a>
 80096ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	f000 8082 	beq.w	80097d6 <_dtoa_r+0x4de>
 80096d2:	4b91      	ldr	r3, [pc, #580]	; (8009918 <_dtoa_r+0x620>)
 80096d4:	2200      	movs	r2, #0
 80096d6:	4650      	mov	r0, sl
 80096d8:	4659      	mov	r1, fp
 80096da:	f7f7 fa17 	bl	8000b0c <__aeabi_dcmplt>
 80096de:	2800      	cmp	r0, #0
 80096e0:	d079      	beq.n	80097d6 <_dtoa_r+0x4de>
 80096e2:	9b03      	ldr	r3, [sp, #12]
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d076      	beq.n	80097d6 <_dtoa_r+0x4de>
 80096e8:	9b02      	ldr	r3, [sp, #8]
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	dd36      	ble.n	800975c <_dtoa_r+0x464>
 80096ee:	9b00      	ldr	r3, [sp, #0]
 80096f0:	4650      	mov	r0, sl
 80096f2:	4659      	mov	r1, fp
 80096f4:	1e5f      	subs	r7, r3, #1
 80096f6:	2200      	movs	r2, #0
 80096f8:	4b88      	ldr	r3, [pc, #544]	; (800991c <_dtoa_r+0x624>)
 80096fa:	f7f6 ff95 	bl	8000628 <__aeabi_dmul>
 80096fe:	9e02      	ldr	r6, [sp, #8]
 8009700:	4682      	mov	sl, r0
 8009702:	468b      	mov	fp, r1
 8009704:	3501      	adds	r5, #1
 8009706:	4628      	mov	r0, r5
 8009708:	f7f6 ff24 	bl	8000554 <__aeabi_i2d>
 800970c:	4652      	mov	r2, sl
 800970e:	465b      	mov	r3, fp
 8009710:	f7f6 ff8a 	bl	8000628 <__aeabi_dmul>
 8009714:	4b82      	ldr	r3, [pc, #520]	; (8009920 <_dtoa_r+0x628>)
 8009716:	2200      	movs	r2, #0
 8009718:	f7f6 fdd0 	bl	80002bc <__adddf3>
 800971c:	46d0      	mov	r8, sl
 800971e:	46d9      	mov	r9, fp
 8009720:	4682      	mov	sl, r0
 8009722:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8009726:	2e00      	cmp	r6, #0
 8009728:	d158      	bne.n	80097dc <_dtoa_r+0x4e4>
 800972a:	4b7e      	ldr	r3, [pc, #504]	; (8009924 <_dtoa_r+0x62c>)
 800972c:	2200      	movs	r2, #0
 800972e:	4640      	mov	r0, r8
 8009730:	4649      	mov	r1, r9
 8009732:	f7f6 fdc1 	bl	80002b8 <__aeabi_dsub>
 8009736:	4652      	mov	r2, sl
 8009738:	465b      	mov	r3, fp
 800973a:	4680      	mov	r8, r0
 800973c:	4689      	mov	r9, r1
 800973e:	f7f7 fa03 	bl	8000b48 <__aeabi_dcmpgt>
 8009742:	2800      	cmp	r0, #0
 8009744:	f040 8295 	bne.w	8009c72 <_dtoa_r+0x97a>
 8009748:	4652      	mov	r2, sl
 800974a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800974e:	4640      	mov	r0, r8
 8009750:	4649      	mov	r1, r9
 8009752:	f7f7 f9db 	bl	8000b0c <__aeabi_dcmplt>
 8009756:	2800      	cmp	r0, #0
 8009758:	f040 8289 	bne.w	8009c6e <_dtoa_r+0x976>
 800975c:	ec5b ab19 	vmov	sl, fp, d9
 8009760:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009762:	2b00      	cmp	r3, #0
 8009764:	f2c0 8148 	blt.w	80099f8 <_dtoa_r+0x700>
 8009768:	9a00      	ldr	r2, [sp, #0]
 800976a:	2a0e      	cmp	r2, #14
 800976c:	f300 8144 	bgt.w	80099f8 <_dtoa_r+0x700>
 8009770:	4b67      	ldr	r3, [pc, #412]	; (8009910 <_dtoa_r+0x618>)
 8009772:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009776:	e9d3 8900 	ldrd	r8, r9, [r3]
 800977a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800977c:	2b00      	cmp	r3, #0
 800977e:	f280 80d5 	bge.w	800992c <_dtoa_r+0x634>
 8009782:	9b03      	ldr	r3, [sp, #12]
 8009784:	2b00      	cmp	r3, #0
 8009786:	f300 80d1 	bgt.w	800992c <_dtoa_r+0x634>
 800978a:	f040 826f 	bne.w	8009c6c <_dtoa_r+0x974>
 800978e:	4b65      	ldr	r3, [pc, #404]	; (8009924 <_dtoa_r+0x62c>)
 8009790:	2200      	movs	r2, #0
 8009792:	4640      	mov	r0, r8
 8009794:	4649      	mov	r1, r9
 8009796:	f7f6 ff47 	bl	8000628 <__aeabi_dmul>
 800979a:	4652      	mov	r2, sl
 800979c:	465b      	mov	r3, fp
 800979e:	f7f7 f9c9 	bl	8000b34 <__aeabi_dcmpge>
 80097a2:	9e03      	ldr	r6, [sp, #12]
 80097a4:	4637      	mov	r7, r6
 80097a6:	2800      	cmp	r0, #0
 80097a8:	f040 8245 	bne.w	8009c36 <_dtoa_r+0x93e>
 80097ac:	9d01      	ldr	r5, [sp, #4]
 80097ae:	2331      	movs	r3, #49	; 0x31
 80097b0:	f805 3b01 	strb.w	r3, [r5], #1
 80097b4:	9b00      	ldr	r3, [sp, #0]
 80097b6:	3301      	adds	r3, #1
 80097b8:	9300      	str	r3, [sp, #0]
 80097ba:	e240      	b.n	8009c3e <_dtoa_r+0x946>
 80097bc:	07f2      	lsls	r2, r6, #31
 80097be:	d505      	bpl.n	80097cc <_dtoa_r+0x4d4>
 80097c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80097c4:	f7f6 ff30 	bl	8000628 <__aeabi_dmul>
 80097c8:	3501      	adds	r5, #1
 80097ca:	2301      	movs	r3, #1
 80097cc:	1076      	asrs	r6, r6, #1
 80097ce:	3708      	adds	r7, #8
 80097d0:	e777      	b.n	80096c2 <_dtoa_r+0x3ca>
 80097d2:	2502      	movs	r5, #2
 80097d4:	e779      	b.n	80096ca <_dtoa_r+0x3d2>
 80097d6:	9f00      	ldr	r7, [sp, #0]
 80097d8:	9e03      	ldr	r6, [sp, #12]
 80097da:	e794      	b.n	8009706 <_dtoa_r+0x40e>
 80097dc:	9901      	ldr	r1, [sp, #4]
 80097de:	4b4c      	ldr	r3, [pc, #304]	; (8009910 <_dtoa_r+0x618>)
 80097e0:	4431      	add	r1, r6
 80097e2:	910d      	str	r1, [sp, #52]	; 0x34
 80097e4:	9908      	ldr	r1, [sp, #32]
 80097e6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80097ea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80097ee:	2900      	cmp	r1, #0
 80097f0:	d043      	beq.n	800987a <_dtoa_r+0x582>
 80097f2:	494d      	ldr	r1, [pc, #308]	; (8009928 <_dtoa_r+0x630>)
 80097f4:	2000      	movs	r0, #0
 80097f6:	f7f7 f841 	bl	800087c <__aeabi_ddiv>
 80097fa:	4652      	mov	r2, sl
 80097fc:	465b      	mov	r3, fp
 80097fe:	f7f6 fd5b 	bl	80002b8 <__aeabi_dsub>
 8009802:	9d01      	ldr	r5, [sp, #4]
 8009804:	4682      	mov	sl, r0
 8009806:	468b      	mov	fp, r1
 8009808:	4649      	mov	r1, r9
 800980a:	4640      	mov	r0, r8
 800980c:	f7f7 f9bc 	bl	8000b88 <__aeabi_d2iz>
 8009810:	4606      	mov	r6, r0
 8009812:	f7f6 fe9f 	bl	8000554 <__aeabi_i2d>
 8009816:	4602      	mov	r2, r0
 8009818:	460b      	mov	r3, r1
 800981a:	4640      	mov	r0, r8
 800981c:	4649      	mov	r1, r9
 800981e:	f7f6 fd4b 	bl	80002b8 <__aeabi_dsub>
 8009822:	3630      	adds	r6, #48	; 0x30
 8009824:	f805 6b01 	strb.w	r6, [r5], #1
 8009828:	4652      	mov	r2, sl
 800982a:	465b      	mov	r3, fp
 800982c:	4680      	mov	r8, r0
 800982e:	4689      	mov	r9, r1
 8009830:	f7f7 f96c 	bl	8000b0c <__aeabi_dcmplt>
 8009834:	2800      	cmp	r0, #0
 8009836:	d163      	bne.n	8009900 <_dtoa_r+0x608>
 8009838:	4642      	mov	r2, r8
 800983a:	464b      	mov	r3, r9
 800983c:	4936      	ldr	r1, [pc, #216]	; (8009918 <_dtoa_r+0x620>)
 800983e:	2000      	movs	r0, #0
 8009840:	f7f6 fd3a 	bl	80002b8 <__aeabi_dsub>
 8009844:	4652      	mov	r2, sl
 8009846:	465b      	mov	r3, fp
 8009848:	f7f7 f960 	bl	8000b0c <__aeabi_dcmplt>
 800984c:	2800      	cmp	r0, #0
 800984e:	f040 80b5 	bne.w	80099bc <_dtoa_r+0x6c4>
 8009852:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009854:	429d      	cmp	r5, r3
 8009856:	d081      	beq.n	800975c <_dtoa_r+0x464>
 8009858:	4b30      	ldr	r3, [pc, #192]	; (800991c <_dtoa_r+0x624>)
 800985a:	2200      	movs	r2, #0
 800985c:	4650      	mov	r0, sl
 800985e:	4659      	mov	r1, fp
 8009860:	f7f6 fee2 	bl	8000628 <__aeabi_dmul>
 8009864:	4b2d      	ldr	r3, [pc, #180]	; (800991c <_dtoa_r+0x624>)
 8009866:	4682      	mov	sl, r0
 8009868:	468b      	mov	fp, r1
 800986a:	4640      	mov	r0, r8
 800986c:	4649      	mov	r1, r9
 800986e:	2200      	movs	r2, #0
 8009870:	f7f6 feda 	bl	8000628 <__aeabi_dmul>
 8009874:	4680      	mov	r8, r0
 8009876:	4689      	mov	r9, r1
 8009878:	e7c6      	b.n	8009808 <_dtoa_r+0x510>
 800987a:	4650      	mov	r0, sl
 800987c:	4659      	mov	r1, fp
 800987e:	f7f6 fed3 	bl	8000628 <__aeabi_dmul>
 8009882:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009884:	9d01      	ldr	r5, [sp, #4]
 8009886:	930f      	str	r3, [sp, #60]	; 0x3c
 8009888:	4682      	mov	sl, r0
 800988a:	468b      	mov	fp, r1
 800988c:	4649      	mov	r1, r9
 800988e:	4640      	mov	r0, r8
 8009890:	f7f7 f97a 	bl	8000b88 <__aeabi_d2iz>
 8009894:	4606      	mov	r6, r0
 8009896:	f7f6 fe5d 	bl	8000554 <__aeabi_i2d>
 800989a:	3630      	adds	r6, #48	; 0x30
 800989c:	4602      	mov	r2, r0
 800989e:	460b      	mov	r3, r1
 80098a0:	4640      	mov	r0, r8
 80098a2:	4649      	mov	r1, r9
 80098a4:	f7f6 fd08 	bl	80002b8 <__aeabi_dsub>
 80098a8:	f805 6b01 	strb.w	r6, [r5], #1
 80098ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80098ae:	429d      	cmp	r5, r3
 80098b0:	4680      	mov	r8, r0
 80098b2:	4689      	mov	r9, r1
 80098b4:	f04f 0200 	mov.w	r2, #0
 80098b8:	d124      	bne.n	8009904 <_dtoa_r+0x60c>
 80098ba:	4b1b      	ldr	r3, [pc, #108]	; (8009928 <_dtoa_r+0x630>)
 80098bc:	4650      	mov	r0, sl
 80098be:	4659      	mov	r1, fp
 80098c0:	f7f6 fcfc 	bl	80002bc <__adddf3>
 80098c4:	4602      	mov	r2, r0
 80098c6:	460b      	mov	r3, r1
 80098c8:	4640      	mov	r0, r8
 80098ca:	4649      	mov	r1, r9
 80098cc:	f7f7 f93c 	bl	8000b48 <__aeabi_dcmpgt>
 80098d0:	2800      	cmp	r0, #0
 80098d2:	d173      	bne.n	80099bc <_dtoa_r+0x6c4>
 80098d4:	4652      	mov	r2, sl
 80098d6:	465b      	mov	r3, fp
 80098d8:	4913      	ldr	r1, [pc, #76]	; (8009928 <_dtoa_r+0x630>)
 80098da:	2000      	movs	r0, #0
 80098dc:	f7f6 fcec 	bl	80002b8 <__aeabi_dsub>
 80098e0:	4602      	mov	r2, r0
 80098e2:	460b      	mov	r3, r1
 80098e4:	4640      	mov	r0, r8
 80098e6:	4649      	mov	r1, r9
 80098e8:	f7f7 f910 	bl	8000b0c <__aeabi_dcmplt>
 80098ec:	2800      	cmp	r0, #0
 80098ee:	f43f af35 	beq.w	800975c <_dtoa_r+0x464>
 80098f2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80098f4:	1e6b      	subs	r3, r5, #1
 80098f6:	930f      	str	r3, [sp, #60]	; 0x3c
 80098f8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80098fc:	2b30      	cmp	r3, #48	; 0x30
 80098fe:	d0f8      	beq.n	80098f2 <_dtoa_r+0x5fa>
 8009900:	9700      	str	r7, [sp, #0]
 8009902:	e049      	b.n	8009998 <_dtoa_r+0x6a0>
 8009904:	4b05      	ldr	r3, [pc, #20]	; (800991c <_dtoa_r+0x624>)
 8009906:	f7f6 fe8f 	bl	8000628 <__aeabi_dmul>
 800990a:	4680      	mov	r8, r0
 800990c:	4689      	mov	r9, r1
 800990e:	e7bd      	b.n	800988c <_dtoa_r+0x594>
 8009910:	0800baf0 	.word	0x0800baf0
 8009914:	0800bac8 	.word	0x0800bac8
 8009918:	3ff00000 	.word	0x3ff00000
 800991c:	40240000 	.word	0x40240000
 8009920:	401c0000 	.word	0x401c0000
 8009924:	40140000 	.word	0x40140000
 8009928:	3fe00000 	.word	0x3fe00000
 800992c:	9d01      	ldr	r5, [sp, #4]
 800992e:	4656      	mov	r6, sl
 8009930:	465f      	mov	r7, fp
 8009932:	4642      	mov	r2, r8
 8009934:	464b      	mov	r3, r9
 8009936:	4630      	mov	r0, r6
 8009938:	4639      	mov	r1, r7
 800993a:	f7f6 ff9f 	bl	800087c <__aeabi_ddiv>
 800993e:	f7f7 f923 	bl	8000b88 <__aeabi_d2iz>
 8009942:	4682      	mov	sl, r0
 8009944:	f7f6 fe06 	bl	8000554 <__aeabi_i2d>
 8009948:	4642      	mov	r2, r8
 800994a:	464b      	mov	r3, r9
 800994c:	f7f6 fe6c 	bl	8000628 <__aeabi_dmul>
 8009950:	4602      	mov	r2, r0
 8009952:	460b      	mov	r3, r1
 8009954:	4630      	mov	r0, r6
 8009956:	4639      	mov	r1, r7
 8009958:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800995c:	f7f6 fcac 	bl	80002b8 <__aeabi_dsub>
 8009960:	f805 6b01 	strb.w	r6, [r5], #1
 8009964:	9e01      	ldr	r6, [sp, #4]
 8009966:	9f03      	ldr	r7, [sp, #12]
 8009968:	1bae      	subs	r6, r5, r6
 800996a:	42b7      	cmp	r7, r6
 800996c:	4602      	mov	r2, r0
 800996e:	460b      	mov	r3, r1
 8009970:	d135      	bne.n	80099de <_dtoa_r+0x6e6>
 8009972:	f7f6 fca3 	bl	80002bc <__adddf3>
 8009976:	4642      	mov	r2, r8
 8009978:	464b      	mov	r3, r9
 800997a:	4606      	mov	r6, r0
 800997c:	460f      	mov	r7, r1
 800997e:	f7f7 f8e3 	bl	8000b48 <__aeabi_dcmpgt>
 8009982:	b9d0      	cbnz	r0, 80099ba <_dtoa_r+0x6c2>
 8009984:	4642      	mov	r2, r8
 8009986:	464b      	mov	r3, r9
 8009988:	4630      	mov	r0, r6
 800998a:	4639      	mov	r1, r7
 800998c:	f7f7 f8b4 	bl	8000af8 <__aeabi_dcmpeq>
 8009990:	b110      	cbz	r0, 8009998 <_dtoa_r+0x6a0>
 8009992:	f01a 0f01 	tst.w	sl, #1
 8009996:	d110      	bne.n	80099ba <_dtoa_r+0x6c2>
 8009998:	4620      	mov	r0, r4
 800999a:	ee18 1a10 	vmov	r1, s16
 800999e:	f000 fae5 	bl	8009f6c <_Bfree>
 80099a2:	2300      	movs	r3, #0
 80099a4:	9800      	ldr	r0, [sp, #0]
 80099a6:	702b      	strb	r3, [r5, #0]
 80099a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80099aa:	3001      	adds	r0, #1
 80099ac:	6018      	str	r0, [r3, #0]
 80099ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	f43f acf1 	beq.w	8009398 <_dtoa_r+0xa0>
 80099b6:	601d      	str	r5, [r3, #0]
 80099b8:	e4ee      	b.n	8009398 <_dtoa_r+0xa0>
 80099ba:	9f00      	ldr	r7, [sp, #0]
 80099bc:	462b      	mov	r3, r5
 80099be:	461d      	mov	r5, r3
 80099c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80099c4:	2a39      	cmp	r2, #57	; 0x39
 80099c6:	d106      	bne.n	80099d6 <_dtoa_r+0x6de>
 80099c8:	9a01      	ldr	r2, [sp, #4]
 80099ca:	429a      	cmp	r2, r3
 80099cc:	d1f7      	bne.n	80099be <_dtoa_r+0x6c6>
 80099ce:	9901      	ldr	r1, [sp, #4]
 80099d0:	2230      	movs	r2, #48	; 0x30
 80099d2:	3701      	adds	r7, #1
 80099d4:	700a      	strb	r2, [r1, #0]
 80099d6:	781a      	ldrb	r2, [r3, #0]
 80099d8:	3201      	adds	r2, #1
 80099da:	701a      	strb	r2, [r3, #0]
 80099dc:	e790      	b.n	8009900 <_dtoa_r+0x608>
 80099de:	4ba6      	ldr	r3, [pc, #664]	; (8009c78 <_dtoa_r+0x980>)
 80099e0:	2200      	movs	r2, #0
 80099e2:	f7f6 fe21 	bl	8000628 <__aeabi_dmul>
 80099e6:	2200      	movs	r2, #0
 80099e8:	2300      	movs	r3, #0
 80099ea:	4606      	mov	r6, r0
 80099ec:	460f      	mov	r7, r1
 80099ee:	f7f7 f883 	bl	8000af8 <__aeabi_dcmpeq>
 80099f2:	2800      	cmp	r0, #0
 80099f4:	d09d      	beq.n	8009932 <_dtoa_r+0x63a>
 80099f6:	e7cf      	b.n	8009998 <_dtoa_r+0x6a0>
 80099f8:	9a08      	ldr	r2, [sp, #32]
 80099fa:	2a00      	cmp	r2, #0
 80099fc:	f000 80d7 	beq.w	8009bae <_dtoa_r+0x8b6>
 8009a00:	9a06      	ldr	r2, [sp, #24]
 8009a02:	2a01      	cmp	r2, #1
 8009a04:	f300 80ba 	bgt.w	8009b7c <_dtoa_r+0x884>
 8009a08:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009a0a:	2a00      	cmp	r2, #0
 8009a0c:	f000 80b2 	beq.w	8009b74 <_dtoa_r+0x87c>
 8009a10:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009a14:	9e07      	ldr	r6, [sp, #28]
 8009a16:	9d04      	ldr	r5, [sp, #16]
 8009a18:	9a04      	ldr	r2, [sp, #16]
 8009a1a:	441a      	add	r2, r3
 8009a1c:	9204      	str	r2, [sp, #16]
 8009a1e:	9a05      	ldr	r2, [sp, #20]
 8009a20:	2101      	movs	r1, #1
 8009a22:	441a      	add	r2, r3
 8009a24:	4620      	mov	r0, r4
 8009a26:	9205      	str	r2, [sp, #20]
 8009a28:	f000 fb58 	bl	800a0dc <__i2b>
 8009a2c:	4607      	mov	r7, r0
 8009a2e:	2d00      	cmp	r5, #0
 8009a30:	dd0c      	ble.n	8009a4c <_dtoa_r+0x754>
 8009a32:	9b05      	ldr	r3, [sp, #20]
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	dd09      	ble.n	8009a4c <_dtoa_r+0x754>
 8009a38:	42ab      	cmp	r3, r5
 8009a3a:	9a04      	ldr	r2, [sp, #16]
 8009a3c:	bfa8      	it	ge
 8009a3e:	462b      	movge	r3, r5
 8009a40:	1ad2      	subs	r2, r2, r3
 8009a42:	9204      	str	r2, [sp, #16]
 8009a44:	9a05      	ldr	r2, [sp, #20]
 8009a46:	1aed      	subs	r5, r5, r3
 8009a48:	1ad3      	subs	r3, r2, r3
 8009a4a:	9305      	str	r3, [sp, #20]
 8009a4c:	9b07      	ldr	r3, [sp, #28]
 8009a4e:	b31b      	cbz	r3, 8009a98 <_dtoa_r+0x7a0>
 8009a50:	9b08      	ldr	r3, [sp, #32]
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	f000 80af 	beq.w	8009bb6 <_dtoa_r+0x8be>
 8009a58:	2e00      	cmp	r6, #0
 8009a5a:	dd13      	ble.n	8009a84 <_dtoa_r+0x78c>
 8009a5c:	4639      	mov	r1, r7
 8009a5e:	4632      	mov	r2, r6
 8009a60:	4620      	mov	r0, r4
 8009a62:	f000 fbfb 	bl	800a25c <__pow5mult>
 8009a66:	ee18 2a10 	vmov	r2, s16
 8009a6a:	4601      	mov	r1, r0
 8009a6c:	4607      	mov	r7, r0
 8009a6e:	4620      	mov	r0, r4
 8009a70:	f000 fb4a 	bl	800a108 <__multiply>
 8009a74:	ee18 1a10 	vmov	r1, s16
 8009a78:	4680      	mov	r8, r0
 8009a7a:	4620      	mov	r0, r4
 8009a7c:	f000 fa76 	bl	8009f6c <_Bfree>
 8009a80:	ee08 8a10 	vmov	s16, r8
 8009a84:	9b07      	ldr	r3, [sp, #28]
 8009a86:	1b9a      	subs	r2, r3, r6
 8009a88:	d006      	beq.n	8009a98 <_dtoa_r+0x7a0>
 8009a8a:	ee18 1a10 	vmov	r1, s16
 8009a8e:	4620      	mov	r0, r4
 8009a90:	f000 fbe4 	bl	800a25c <__pow5mult>
 8009a94:	ee08 0a10 	vmov	s16, r0
 8009a98:	2101      	movs	r1, #1
 8009a9a:	4620      	mov	r0, r4
 8009a9c:	f000 fb1e 	bl	800a0dc <__i2b>
 8009aa0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	4606      	mov	r6, r0
 8009aa6:	f340 8088 	ble.w	8009bba <_dtoa_r+0x8c2>
 8009aaa:	461a      	mov	r2, r3
 8009aac:	4601      	mov	r1, r0
 8009aae:	4620      	mov	r0, r4
 8009ab0:	f000 fbd4 	bl	800a25c <__pow5mult>
 8009ab4:	9b06      	ldr	r3, [sp, #24]
 8009ab6:	2b01      	cmp	r3, #1
 8009ab8:	4606      	mov	r6, r0
 8009aba:	f340 8081 	ble.w	8009bc0 <_dtoa_r+0x8c8>
 8009abe:	f04f 0800 	mov.w	r8, #0
 8009ac2:	6933      	ldr	r3, [r6, #16]
 8009ac4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009ac8:	6918      	ldr	r0, [r3, #16]
 8009aca:	f000 fab7 	bl	800a03c <__hi0bits>
 8009ace:	f1c0 0020 	rsb	r0, r0, #32
 8009ad2:	9b05      	ldr	r3, [sp, #20]
 8009ad4:	4418      	add	r0, r3
 8009ad6:	f010 001f 	ands.w	r0, r0, #31
 8009ada:	f000 8092 	beq.w	8009c02 <_dtoa_r+0x90a>
 8009ade:	f1c0 0320 	rsb	r3, r0, #32
 8009ae2:	2b04      	cmp	r3, #4
 8009ae4:	f340 808a 	ble.w	8009bfc <_dtoa_r+0x904>
 8009ae8:	f1c0 001c 	rsb	r0, r0, #28
 8009aec:	9b04      	ldr	r3, [sp, #16]
 8009aee:	4403      	add	r3, r0
 8009af0:	9304      	str	r3, [sp, #16]
 8009af2:	9b05      	ldr	r3, [sp, #20]
 8009af4:	4403      	add	r3, r0
 8009af6:	4405      	add	r5, r0
 8009af8:	9305      	str	r3, [sp, #20]
 8009afa:	9b04      	ldr	r3, [sp, #16]
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	dd07      	ble.n	8009b10 <_dtoa_r+0x818>
 8009b00:	ee18 1a10 	vmov	r1, s16
 8009b04:	461a      	mov	r2, r3
 8009b06:	4620      	mov	r0, r4
 8009b08:	f000 fc02 	bl	800a310 <__lshift>
 8009b0c:	ee08 0a10 	vmov	s16, r0
 8009b10:	9b05      	ldr	r3, [sp, #20]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	dd05      	ble.n	8009b22 <_dtoa_r+0x82a>
 8009b16:	4631      	mov	r1, r6
 8009b18:	461a      	mov	r2, r3
 8009b1a:	4620      	mov	r0, r4
 8009b1c:	f000 fbf8 	bl	800a310 <__lshift>
 8009b20:	4606      	mov	r6, r0
 8009b22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d06e      	beq.n	8009c06 <_dtoa_r+0x90e>
 8009b28:	ee18 0a10 	vmov	r0, s16
 8009b2c:	4631      	mov	r1, r6
 8009b2e:	f000 fc5f 	bl	800a3f0 <__mcmp>
 8009b32:	2800      	cmp	r0, #0
 8009b34:	da67      	bge.n	8009c06 <_dtoa_r+0x90e>
 8009b36:	9b00      	ldr	r3, [sp, #0]
 8009b38:	3b01      	subs	r3, #1
 8009b3a:	ee18 1a10 	vmov	r1, s16
 8009b3e:	9300      	str	r3, [sp, #0]
 8009b40:	220a      	movs	r2, #10
 8009b42:	2300      	movs	r3, #0
 8009b44:	4620      	mov	r0, r4
 8009b46:	f000 fa33 	bl	8009fb0 <__multadd>
 8009b4a:	9b08      	ldr	r3, [sp, #32]
 8009b4c:	ee08 0a10 	vmov	s16, r0
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	f000 81b1 	beq.w	8009eb8 <_dtoa_r+0xbc0>
 8009b56:	2300      	movs	r3, #0
 8009b58:	4639      	mov	r1, r7
 8009b5a:	220a      	movs	r2, #10
 8009b5c:	4620      	mov	r0, r4
 8009b5e:	f000 fa27 	bl	8009fb0 <__multadd>
 8009b62:	9b02      	ldr	r3, [sp, #8]
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	4607      	mov	r7, r0
 8009b68:	f300 808e 	bgt.w	8009c88 <_dtoa_r+0x990>
 8009b6c:	9b06      	ldr	r3, [sp, #24]
 8009b6e:	2b02      	cmp	r3, #2
 8009b70:	dc51      	bgt.n	8009c16 <_dtoa_r+0x91e>
 8009b72:	e089      	b.n	8009c88 <_dtoa_r+0x990>
 8009b74:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009b76:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009b7a:	e74b      	b.n	8009a14 <_dtoa_r+0x71c>
 8009b7c:	9b03      	ldr	r3, [sp, #12]
 8009b7e:	1e5e      	subs	r6, r3, #1
 8009b80:	9b07      	ldr	r3, [sp, #28]
 8009b82:	42b3      	cmp	r3, r6
 8009b84:	bfbf      	itttt	lt
 8009b86:	9b07      	ldrlt	r3, [sp, #28]
 8009b88:	9607      	strlt	r6, [sp, #28]
 8009b8a:	1af2      	sublt	r2, r6, r3
 8009b8c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009b8e:	bfb6      	itet	lt
 8009b90:	189b      	addlt	r3, r3, r2
 8009b92:	1b9e      	subge	r6, r3, r6
 8009b94:	930a      	strlt	r3, [sp, #40]	; 0x28
 8009b96:	9b03      	ldr	r3, [sp, #12]
 8009b98:	bfb8      	it	lt
 8009b9a:	2600      	movlt	r6, #0
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	bfb7      	itett	lt
 8009ba0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8009ba4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8009ba8:	1a9d      	sublt	r5, r3, r2
 8009baa:	2300      	movlt	r3, #0
 8009bac:	e734      	b.n	8009a18 <_dtoa_r+0x720>
 8009bae:	9e07      	ldr	r6, [sp, #28]
 8009bb0:	9d04      	ldr	r5, [sp, #16]
 8009bb2:	9f08      	ldr	r7, [sp, #32]
 8009bb4:	e73b      	b.n	8009a2e <_dtoa_r+0x736>
 8009bb6:	9a07      	ldr	r2, [sp, #28]
 8009bb8:	e767      	b.n	8009a8a <_dtoa_r+0x792>
 8009bba:	9b06      	ldr	r3, [sp, #24]
 8009bbc:	2b01      	cmp	r3, #1
 8009bbe:	dc18      	bgt.n	8009bf2 <_dtoa_r+0x8fa>
 8009bc0:	f1ba 0f00 	cmp.w	sl, #0
 8009bc4:	d115      	bne.n	8009bf2 <_dtoa_r+0x8fa>
 8009bc6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009bca:	b993      	cbnz	r3, 8009bf2 <_dtoa_r+0x8fa>
 8009bcc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009bd0:	0d1b      	lsrs	r3, r3, #20
 8009bd2:	051b      	lsls	r3, r3, #20
 8009bd4:	b183      	cbz	r3, 8009bf8 <_dtoa_r+0x900>
 8009bd6:	9b04      	ldr	r3, [sp, #16]
 8009bd8:	3301      	adds	r3, #1
 8009bda:	9304      	str	r3, [sp, #16]
 8009bdc:	9b05      	ldr	r3, [sp, #20]
 8009bde:	3301      	adds	r3, #1
 8009be0:	9305      	str	r3, [sp, #20]
 8009be2:	f04f 0801 	mov.w	r8, #1
 8009be6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	f47f af6a 	bne.w	8009ac2 <_dtoa_r+0x7ca>
 8009bee:	2001      	movs	r0, #1
 8009bf0:	e76f      	b.n	8009ad2 <_dtoa_r+0x7da>
 8009bf2:	f04f 0800 	mov.w	r8, #0
 8009bf6:	e7f6      	b.n	8009be6 <_dtoa_r+0x8ee>
 8009bf8:	4698      	mov	r8, r3
 8009bfa:	e7f4      	b.n	8009be6 <_dtoa_r+0x8ee>
 8009bfc:	f43f af7d 	beq.w	8009afa <_dtoa_r+0x802>
 8009c00:	4618      	mov	r0, r3
 8009c02:	301c      	adds	r0, #28
 8009c04:	e772      	b.n	8009aec <_dtoa_r+0x7f4>
 8009c06:	9b03      	ldr	r3, [sp, #12]
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	dc37      	bgt.n	8009c7c <_dtoa_r+0x984>
 8009c0c:	9b06      	ldr	r3, [sp, #24]
 8009c0e:	2b02      	cmp	r3, #2
 8009c10:	dd34      	ble.n	8009c7c <_dtoa_r+0x984>
 8009c12:	9b03      	ldr	r3, [sp, #12]
 8009c14:	9302      	str	r3, [sp, #8]
 8009c16:	9b02      	ldr	r3, [sp, #8]
 8009c18:	b96b      	cbnz	r3, 8009c36 <_dtoa_r+0x93e>
 8009c1a:	4631      	mov	r1, r6
 8009c1c:	2205      	movs	r2, #5
 8009c1e:	4620      	mov	r0, r4
 8009c20:	f000 f9c6 	bl	8009fb0 <__multadd>
 8009c24:	4601      	mov	r1, r0
 8009c26:	4606      	mov	r6, r0
 8009c28:	ee18 0a10 	vmov	r0, s16
 8009c2c:	f000 fbe0 	bl	800a3f0 <__mcmp>
 8009c30:	2800      	cmp	r0, #0
 8009c32:	f73f adbb 	bgt.w	80097ac <_dtoa_r+0x4b4>
 8009c36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c38:	9d01      	ldr	r5, [sp, #4]
 8009c3a:	43db      	mvns	r3, r3
 8009c3c:	9300      	str	r3, [sp, #0]
 8009c3e:	f04f 0800 	mov.w	r8, #0
 8009c42:	4631      	mov	r1, r6
 8009c44:	4620      	mov	r0, r4
 8009c46:	f000 f991 	bl	8009f6c <_Bfree>
 8009c4a:	2f00      	cmp	r7, #0
 8009c4c:	f43f aea4 	beq.w	8009998 <_dtoa_r+0x6a0>
 8009c50:	f1b8 0f00 	cmp.w	r8, #0
 8009c54:	d005      	beq.n	8009c62 <_dtoa_r+0x96a>
 8009c56:	45b8      	cmp	r8, r7
 8009c58:	d003      	beq.n	8009c62 <_dtoa_r+0x96a>
 8009c5a:	4641      	mov	r1, r8
 8009c5c:	4620      	mov	r0, r4
 8009c5e:	f000 f985 	bl	8009f6c <_Bfree>
 8009c62:	4639      	mov	r1, r7
 8009c64:	4620      	mov	r0, r4
 8009c66:	f000 f981 	bl	8009f6c <_Bfree>
 8009c6a:	e695      	b.n	8009998 <_dtoa_r+0x6a0>
 8009c6c:	2600      	movs	r6, #0
 8009c6e:	4637      	mov	r7, r6
 8009c70:	e7e1      	b.n	8009c36 <_dtoa_r+0x93e>
 8009c72:	9700      	str	r7, [sp, #0]
 8009c74:	4637      	mov	r7, r6
 8009c76:	e599      	b.n	80097ac <_dtoa_r+0x4b4>
 8009c78:	40240000 	.word	0x40240000
 8009c7c:	9b08      	ldr	r3, [sp, #32]
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	f000 80ca 	beq.w	8009e18 <_dtoa_r+0xb20>
 8009c84:	9b03      	ldr	r3, [sp, #12]
 8009c86:	9302      	str	r3, [sp, #8]
 8009c88:	2d00      	cmp	r5, #0
 8009c8a:	dd05      	ble.n	8009c98 <_dtoa_r+0x9a0>
 8009c8c:	4639      	mov	r1, r7
 8009c8e:	462a      	mov	r2, r5
 8009c90:	4620      	mov	r0, r4
 8009c92:	f000 fb3d 	bl	800a310 <__lshift>
 8009c96:	4607      	mov	r7, r0
 8009c98:	f1b8 0f00 	cmp.w	r8, #0
 8009c9c:	d05b      	beq.n	8009d56 <_dtoa_r+0xa5e>
 8009c9e:	6879      	ldr	r1, [r7, #4]
 8009ca0:	4620      	mov	r0, r4
 8009ca2:	f000 f923 	bl	8009eec <_Balloc>
 8009ca6:	4605      	mov	r5, r0
 8009ca8:	b928      	cbnz	r0, 8009cb6 <_dtoa_r+0x9be>
 8009caa:	4b87      	ldr	r3, [pc, #540]	; (8009ec8 <_dtoa_r+0xbd0>)
 8009cac:	4602      	mov	r2, r0
 8009cae:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009cb2:	f7ff bb3b 	b.w	800932c <_dtoa_r+0x34>
 8009cb6:	693a      	ldr	r2, [r7, #16]
 8009cb8:	3202      	adds	r2, #2
 8009cba:	0092      	lsls	r2, r2, #2
 8009cbc:	f107 010c 	add.w	r1, r7, #12
 8009cc0:	300c      	adds	r0, #12
 8009cc2:	f7fe fded 	bl	80088a0 <memcpy>
 8009cc6:	2201      	movs	r2, #1
 8009cc8:	4629      	mov	r1, r5
 8009cca:	4620      	mov	r0, r4
 8009ccc:	f000 fb20 	bl	800a310 <__lshift>
 8009cd0:	9b01      	ldr	r3, [sp, #4]
 8009cd2:	f103 0901 	add.w	r9, r3, #1
 8009cd6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8009cda:	4413      	add	r3, r2
 8009cdc:	9305      	str	r3, [sp, #20]
 8009cde:	f00a 0301 	and.w	r3, sl, #1
 8009ce2:	46b8      	mov	r8, r7
 8009ce4:	9304      	str	r3, [sp, #16]
 8009ce6:	4607      	mov	r7, r0
 8009ce8:	4631      	mov	r1, r6
 8009cea:	ee18 0a10 	vmov	r0, s16
 8009cee:	f7ff fa77 	bl	80091e0 <quorem>
 8009cf2:	4641      	mov	r1, r8
 8009cf4:	9002      	str	r0, [sp, #8]
 8009cf6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009cfa:	ee18 0a10 	vmov	r0, s16
 8009cfe:	f000 fb77 	bl	800a3f0 <__mcmp>
 8009d02:	463a      	mov	r2, r7
 8009d04:	9003      	str	r0, [sp, #12]
 8009d06:	4631      	mov	r1, r6
 8009d08:	4620      	mov	r0, r4
 8009d0a:	f000 fb8d 	bl	800a428 <__mdiff>
 8009d0e:	68c2      	ldr	r2, [r0, #12]
 8009d10:	f109 3bff 	add.w	fp, r9, #4294967295
 8009d14:	4605      	mov	r5, r0
 8009d16:	bb02      	cbnz	r2, 8009d5a <_dtoa_r+0xa62>
 8009d18:	4601      	mov	r1, r0
 8009d1a:	ee18 0a10 	vmov	r0, s16
 8009d1e:	f000 fb67 	bl	800a3f0 <__mcmp>
 8009d22:	4602      	mov	r2, r0
 8009d24:	4629      	mov	r1, r5
 8009d26:	4620      	mov	r0, r4
 8009d28:	9207      	str	r2, [sp, #28]
 8009d2a:	f000 f91f 	bl	8009f6c <_Bfree>
 8009d2e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8009d32:	ea43 0102 	orr.w	r1, r3, r2
 8009d36:	9b04      	ldr	r3, [sp, #16]
 8009d38:	430b      	orrs	r3, r1
 8009d3a:	464d      	mov	r5, r9
 8009d3c:	d10f      	bne.n	8009d5e <_dtoa_r+0xa66>
 8009d3e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009d42:	d02a      	beq.n	8009d9a <_dtoa_r+0xaa2>
 8009d44:	9b03      	ldr	r3, [sp, #12]
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	dd02      	ble.n	8009d50 <_dtoa_r+0xa58>
 8009d4a:	9b02      	ldr	r3, [sp, #8]
 8009d4c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009d50:	f88b a000 	strb.w	sl, [fp]
 8009d54:	e775      	b.n	8009c42 <_dtoa_r+0x94a>
 8009d56:	4638      	mov	r0, r7
 8009d58:	e7ba      	b.n	8009cd0 <_dtoa_r+0x9d8>
 8009d5a:	2201      	movs	r2, #1
 8009d5c:	e7e2      	b.n	8009d24 <_dtoa_r+0xa2c>
 8009d5e:	9b03      	ldr	r3, [sp, #12]
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	db04      	blt.n	8009d6e <_dtoa_r+0xa76>
 8009d64:	9906      	ldr	r1, [sp, #24]
 8009d66:	430b      	orrs	r3, r1
 8009d68:	9904      	ldr	r1, [sp, #16]
 8009d6a:	430b      	orrs	r3, r1
 8009d6c:	d122      	bne.n	8009db4 <_dtoa_r+0xabc>
 8009d6e:	2a00      	cmp	r2, #0
 8009d70:	ddee      	ble.n	8009d50 <_dtoa_r+0xa58>
 8009d72:	ee18 1a10 	vmov	r1, s16
 8009d76:	2201      	movs	r2, #1
 8009d78:	4620      	mov	r0, r4
 8009d7a:	f000 fac9 	bl	800a310 <__lshift>
 8009d7e:	4631      	mov	r1, r6
 8009d80:	ee08 0a10 	vmov	s16, r0
 8009d84:	f000 fb34 	bl	800a3f0 <__mcmp>
 8009d88:	2800      	cmp	r0, #0
 8009d8a:	dc03      	bgt.n	8009d94 <_dtoa_r+0xa9c>
 8009d8c:	d1e0      	bne.n	8009d50 <_dtoa_r+0xa58>
 8009d8e:	f01a 0f01 	tst.w	sl, #1
 8009d92:	d0dd      	beq.n	8009d50 <_dtoa_r+0xa58>
 8009d94:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009d98:	d1d7      	bne.n	8009d4a <_dtoa_r+0xa52>
 8009d9a:	2339      	movs	r3, #57	; 0x39
 8009d9c:	f88b 3000 	strb.w	r3, [fp]
 8009da0:	462b      	mov	r3, r5
 8009da2:	461d      	mov	r5, r3
 8009da4:	3b01      	subs	r3, #1
 8009da6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009daa:	2a39      	cmp	r2, #57	; 0x39
 8009dac:	d071      	beq.n	8009e92 <_dtoa_r+0xb9a>
 8009dae:	3201      	adds	r2, #1
 8009db0:	701a      	strb	r2, [r3, #0]
 8009db2:	e746      	b.n	8009c42 <_dtoa_r+0x94a>
 8009db4:	2a00      	cmp	r2, #0
 8009db6:	dd07      	ble.n	8009dc8 <_dtoa_r+0xad0>
 8009db8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009dbc:	d0ed      	beq.n	8009d9a <_dtoa_r+0xaa2>
 8009dbe:	f10a 0301 	add.w	r3, sl, #1
 8009dc2:	f88b 3000 	strb.w	r3, [fp]
 8009dc6:	e73c      	b.n	8009c42 <_dtoa_r+0x94a>
 8009dc8:	9b05      	ldr	r3, [sp, #20]
 8009dca:	f809 ac01 	strb.w	sl, [r9, #-1]
 8009dce:	4599      	cmp	r9, r3
 8009dd0:	d047      	beq.n	8009e62 <_dtoa_r+0xb6a>
 8009dd2:	ee18 1a10 	vmov	r1, s16
 8009dd6:	2300      	movs	r3, #0
 8009dd8:	220a      	movs	r2, #10
 8009dda:	4620      	mov	r0, r4
 8009ddc:	f000 f8e8 	bl	8009fb0 <__multadd>
 8009de0:	45b8      	cmp	r8, r7
 8009de2:	ee08 0a10 	vmov	s16, r0
 8009de6:	f04f 0300 	mov.w	r3, #0
 8009dea:	f04f 020a 	mov.w	r2, #10
 8009dee:	4641      	mov	r1, r8
 8009df0:	4620      	mov	r0, r4
 8009df2:	d106      	bne.n	8009e02 <_dtoa_r+0xb0a>
 8009df4:	f000 f8dc 	bl	8009fb0 <__multadd>
 8009df8:	4680      	mov	r8, r0
 8009dfa:	4607      	mov	r7, r0
 8009dfc:	f109 0901 	add.w	r9, r9, #1
 8009e00:	e772      	b.n	8009ce8 <_dtoa_r+0x9f0>
 8009e02:	f000 f8d5 	bl	8009fb0 <__multadd>
 8009e06:	4639      	mov	r1, r7
 8009e08:	4680      	mov	r8, r0
 8009e0a:	2300      	movs	r3, #0
 8009e0c:	220a      	movs	r2, #10
 8009e0e:	4620      	mov	r0, r4
 8009e10:	f000 f8ce 	bl	8009fb0 <__multadd>
 8009e14:	4607      	mov	r7, r0
 8009e16:	e7f1      	b.n	8009dfc <_dtoa_r+0xb04>
 8009e18:	9b03      	ldr	r3, [sp, #12]
 8009e1a:	9302      	str	r3, [sp, #8]
 8009e1c:	9d01      	ldr	r5, [sp, #4]
 8009e1e:	ee18 0a10 	vmov	r0, s16
 8009e22:	4631      	mov	r1, r6
 8009e24:	f7ff f9dc 	bl	80091e0 <quorem>
 8009e28:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009e2c:	9b01      	ldr	r3, [sp, #4]
 8009e2e:	f805 ab01 	strb.w	sl, [r5], #1
 8009e32:	1aea      	subs	r2, r5, r3
 8009e34:	9b02      	ldr	r3, [sp, #8]
 8009e36:	4293      	cmp	r3, r2
 8009e38:	dd09      	ble.n	8009e4e <_dtoa_r+0xb56>
 8009e3a:	ee18 1a10 	vmov	r1, s16
 8009e3e:	2300      	movs	r3, #0
 8009e40:	220a      	movs	r2, #10
 8009e42:	4620      	mov	r0, r4
 8009e44:	f000 f8b4 	bl	8009fb0 <__multadd>
 8009e48:	ee08 0a10 	vmov	s16, r0
 8009e4c:	e7e7      	b.n	8009e1e <_dtoa_r+0xb26>
 8009e4e:	9b02      	ldr	r3, [sp, #8]
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	bfc8      	it	gt
 8009e54:	461d      	movgt	r5, r3
 8009e56:	9b01      	ldr	r3, [sp, #4]
 8009e58:	bfd8      	it	le
 8009e5a:	2501      	movle	r5, #1
 8009e5c:	441d      	add	r5, r3
 8009e5e:	f04f 0800 	mov.w	r8, #0
 8009e62:	ee18 1a10 	vmov	r1, s16
 8009e66:	2201      	movs	r2, #1
 8009e68:	4620      	mov	r0, r4
 8009e6a:	f000 fa51 	bl	800a310 <__lshift>
 8009e6e:	4631      	mov	r1, r6
 8009e70:	ee08 0a10 	vmov	s16, r0
 8009e74:	f000 fabc 	bl	800a3f0 <__mcmp>
 8009e78:	2800      	cmp	r0, #0
 8009e7a:	dc91      	bgt.n	8009da0 <_dtoa_r+0xaa8>
 8009e7c:	d102      	bne.n	8009e84 <_dtoa_r+0xb8c>
 8009e7e:	f01a 0f01 	tst.w	sl, #1
 8009e82:	d18d      	bne.n	8009da0 <_dtoa_r+0xaa8>
 8009e84:	462b      	mov	r3, r5
 8009e86:	461d      	mov	r5, r3
 8009e88:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009e8c:	2a30      	cmp	r2, #48	; 0x30
 8009e8e:	d0fa      	beq.n	8009e86 <_dtoa_r+0xb8e>
 8009e90:	e6d7      	b.n	8009c42 <_dtoa_r+0x94a>
 8009e92:	9a01      	ldr	r2, [sp, #4]
 8009e94:	429a      	cmp	r2, r3
 8009e96:	d184      	bne.n	8009da2 <_dtoa_r+0xaaa>
 8009e98:	9b00      	ldr	r3, [sp, #0]
 8009e9a:	3301      	adds	r3, #1
 8009e9c:	9300      	str	r3, [sp, #0]
 8009e9e:	2331      	movs	r3, #49	; 0x31
 8009ea0:	7013      	strb	r3, [r2, #0]
 8009ea2:	e6ce      	b.n	8009c42 <_dtoa_r+0x94a>
 8009ea4:	4b09      	ldr	r3, [pc, #36]	; (8009ecc <_dtoa_r+0xbd4>)
 8009ea6:	f7ff ba95 	b.w	80093d4 <_dtoa_r+0xdc>
 8009eaa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	f47f aa6e 	bne.w	800938e <_dtoa_r+0x96>
 8009eb2:	4b07      	ldr	r3, [pc, #28]	; (8009ed0 <_dtoa_r+0xbd8>)
 8009eb4:	f7ff ba8e 	b.w	80093d4 <_dtoa_r+0xdc>
 8009eb8:	9b02      	ldr	r3, [sp, #8]
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	dcae      	bgt.n	8009e1c <_dtoa_r+0xb24>
 8009ebe:	9b06      	ldr	r3, [sp, #24]
 8009ec0:	2b02      	cmp	r3, #2
 8009ec2:	f73f aea8 	bgt.w	8009c16 <_dtoa_r+0x91e>
 8009ec6:	e7a9      	b.n	8009e1c <_dtoa_r+0xb24>
 8009ec8:	0800ba5b 	.word	0x0800ba5b
 8009ecc:	0800b9b8 	.word	0x0800b9b8
 8009ed0:	0800b9dc 	.word	0x0800b9dc

08009ed4 <_localeconv_r>:
 8009ed4:	4800      	ldr	r0, [pc, #0]	; (8009ed8 <_localeconv_r+0x4>)
 8009ed6:	4770      	bx	lr
 8009ed8:	20000164 	.word	0x20000164

08009edc <malloc>:
 8009edc:	4b02      	ldr	r3, [pc, #8]	; (8009ee8 <malloc+0xc>)
 8009ede:	4601      	mov	r1, r0
 8009ee0:	6818      	ldr	r0, [r3, #0]
 8009ee2:	f000 bc09 	b.w	800a6f8 <_malloc_r>
 8009ee6:	bf00      	nop
 8009ee8:	20000010 	.word	0x20000010

08009eec <_Balloc>:
 8009eec:	b570      	push	{r4, r5, r6, lr}
 8009eee:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009ef0:	4604      	mov	r4, r0
 8009ef2:	460d      	mov	r5, r1
 8009ef4:	b976      	cbnz	r6, 8009f14 <_Balloc+0x28>
 8009ef6:	2010      	movs	r0, #16
 8009ef8:	f7ff fff0 	bl	8009edc <malloc>
 8009efc:	4602      	mov	r2, r0
 8009efe:	6260      	str	r0, [r4, #36]	; 0x24
 8009f00:	b920      	cbnz	r0, 8009f0c <_Balloc+0x20>
 8009f02:	4b18      	ldr	r3, [pc, #96]	; (8009f64 <_Balloc+0x78>)
 8009f04:	4818      	ldr	r0, [pc, #96]	; (8009f68 <_Balloc+0x7c>)
 8009f06:	2166      	movs	r1, #102	; 0x66
 8009f08:	f000 fdd6 	bl	800aab8 <__assert_func>
 8009f0c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009f10:	6006      	str	r6, [r0, #0]
 8009f12:	60c6      	str	r6, [r0, #12]
 8009f14:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009f16:	68f3      	ldr	r3, [r6, #12]
 8009f18:	b183      	cbz	r3, 8009f3c <_Balloc+0x50>
 8009f1a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009f1c:	68db      	ldr	r3, [r3, #12]
 8009f1e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009f22:	b9b8      	cbnz	r0, 8009f54 <_Balloc+0x68>
 8009f24:	2101      	movs	r1, #1
 8009f26:	fa01 f605 	lsl.w	r6, r1, r5
 8009f2a:	1d72      	adds	r2, r6, #5
 8009f2c:	0092      	lsls	r2, r2, #2
 8009f2e:	4620      	mov	r0, r4
 8009f30:	f000 fb60 	bl	800a5f4 <_calloc_r>
 8009f34:	b160      	cbz	r0, 8009f50 <_Balloc+0x64>
 8009f36:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009f3a:	e00e      	b.n	8009f5a <_Balloc+0x6e>
 8009f3c:	2221      	movs	r2, #33	; 0x21
 8009f3e:	2104      	movs	r1, #4
 8009f40:	4620      	mov	r0, r4
 8009f42:	f000 fb57 	bl	800a5f4 <_calloc_r>
 8009f46:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009f48:	60f0      	str	r0, [r6, #12]
 8009f4a:	68db      	ldr	r3, [r3, #12]
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d1e4      	bne.n	8009f1a <_Balloc+0x2e>
 8009f50:	2000      	movs	r0, #0
 8009f52:	bd70      	pop	{r4, r5, r6, pc}
 8009f54:	6802      	ldr	r2, [r0, #0]
 8009f56:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009f5a:	2300      	movs	r3, #0
 8009f5c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009f60:	e7f7      	b.n	8009f52 <_Balloc+0x66>
 8009f62:	bf00      	nop
 8009f64:	0800b9e9 	.word	0x0800b9e9
 8009f68:	0800ba6c 	.word	0x0800ba6c

08009f6c <_Bfree>:
 8009f6c:	b570      	push	{r4, r5, r6, lr}
 8009f6e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009f70:	4605      	mov	r5, r0
 8009f72:	460c      	mov	r4, r1
 8009f74:	b976      	cbnz	r6, 8009f94 <_Bfree+0x28>
 8009f76:	2010      	movs	r0, #16
 8009f78:	f7ff ffb0 	bl	8009edc <malloc>
 8009f7c:	4602      	mov	r2, r0
 8009f7e:	6268      	str	r0, [r5, #36]	; 0x24
 8009f80:	b920      	cbnz	r0, 8009f8c <_Bfree+0x20>
 8009f82:	4b09      	ldr	r3, [pc, #36]	; (8009fa8 <_Bfree+0x3c>)
 8009f84:	4809      	ldr	r0, [pc, #36]	; (8009fac <_Bfree+0x40>)
 8009f86:	218a      	movs	r1, #138	; 0x8a
 8009f88:	f000 fd96 	bl	800aab8 <__assert_func>
 8009f8c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009f90:	6006      	str	r6, [r0, #0]
 8009f92:	60c6      	str	r6, [r0, #12]
 8009f94:	b13c      	cbz	r4, 8009fa6 <_Bfree+0x3a>
 8009f96:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009f98:	6862      	ldr	r2, [r4, #4]
 8009f9a:	68db      	ldr	r3, [r3, #12]
 8009f9c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009fa0:	6021      	str	r1, [r4, #0]
 8009fa2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009fa6:	bd70      	pop	{r4, r5, r6, pc}
 8009fa8:	0800b9e9 	.word	0x0800b9e9
 8009fac:	0800ba6c 	.word	0x0800ba6c

08009fb0 <__multadd>:
 8009fb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fb4:	690d      	ldr	r5, [r1, #16]
 8009fb6:	4607      	mov	r7, r0
 8009fb8:	460c      	mov	r4, r1
 8009fba:	461e      	mov	r6, r3
 8009fbc:	f101 0c14 	add.w	ip, r1, #20
 8009fc0:	2000      	movs	r0, #0
 8009fc2:	f8dc 3000 	ldr.w	r3, [ip]
 8009fc6:	b299      	uxth	r1, r3
 8009fc8:	fb02 6101 	mla	r1, r2, r1, r6
 8009fcc:	0c1e      	lsrs	r6, r3, #16
 8009fce:	0c0b      	lsrs	r3, r1, #16
 8009fd0:	fb02 3306 	mla	r3, r2, r6, r3
 8009fd4:	b289      	uxth	r1, r1
 8009fd6:	3001      	adds	r0, #1
 8009fd8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009fdc:	4285      	cmp	r5, r0
 8009fde:	f84c 1b04 	str.w	r1, [ip], #4
 8009fe2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009fe6:	dcec      	bgt.n	8009fc2 <__multadd+0x12>
 8009fe8:	b30e      	cbz	r6, 800a02e <__multadd+0x7e>
 8009fea:	68a3      	ldr	r3, [r4, #8]
 8009fec:	42ab      	cmp	r3, r5
 8009fee:	dc19      	bgt.n	800a024 <__multadd+0x74>
 8009ff0:	6861      	ldr	r1, [r4, #4]
 8009ff2:	4638      	mov	r0, r7
 8009ff4:	3101      	adds	r1, #1
 8009ff6:	f7ff ff79 	bl	8009eec <_Balloc>
 8009ffa:	4680      	mov	r8, r0
 8009ffc:	b928      	cbnz	r0, 800a00a <__multadd+0x5a>
 8009ffe:	4602      	mov	r2, r0
 800a000:	4b0c      	ldr	r3, [pc, #48]	; (800a034 <__multadd+0x84>)
 800a002:	480d      	ldr	r0, [pc, #52]	; (800a038 <__multadd+0x88>)
 800a004:	21b5      	movs	r1, #181	; 0xb5
 800a006:	f000 fd57 	bl	800aab8 <__assert_func>
 800a00a:	6922      	ldr	r2, [r4, #16]
 800a00c:	3202      	adds	r2, #2
 800a00e:	f104 010c 	add.w	r1, r4, #12
 800a012:	0092      	lsls	r2, r2, #2
 800a014:	300c      	adds	r0, #12
 800a016:	f7fe fc43 	bl	80088a0 <memcpy>
 800a01a:	4621      	mov	r1, r4
 800a01c:	4638      	mov	r0, r7
 800a01e:	f7ff ffa5 	bl	8009f6c <_Bfree>
 800a022:	4644      	mov	r4, r8
 800a024:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a028:	3501      	adds	r5, #1
 800a02a:	615e      	str	r6, [r3, #20]
 800a02c:	6125      	str	r5, [r4, #16]
 800a02e:	4620      	mov	r0, r4
 800a030:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a034:	0800ba5b 	.word	0x0800ba5b
 800a038:	0800ba6c 	.word	0x0800ba6c

0800a03c <__hi0bits>:
 800a03c:	0c03      	lsrs	r3, r0, #16
 800a03e:	041b      	lsls	r3, r3, #16
 800a040:	b9d3      	cbnz	r3, 800a078 <__hi0bits+0x3c>
 800a042:	0400      	lsls	r0, r0, #16
 800a044:	2310      	movs	r3, #16
 800a046:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a04a:	bf04      	itt	eq
 800a04c:	0200      	lsleq	r0, r0, #8
 800a04e:	3308      	addeq	r3, #8
 800a050:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a054:	bf04      	itt	eq
 800a056:	0100      	lsleq	r0, r0, #4
 800a058:	3304      	addeq	r3, #4
 800a05a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a05e:	bf04      	itt	eq
 800a060:	0080      	lsleq	r0, r0, #2
 800a062:	3302      	addeq	r3, #2
 800a064:	2800      	cmp	r0, #0
 800a066:	db05      	blt.n	800a074 <__hi0bits+0x38>
 800a068:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a06c:	f103 0301 	add.w	r3, r3, #1
 800a070:	bf08      	it	eq
 800a072:	2320      	moveq	r3, #32
 800a074:	4618      	mov	r0, r3
 800a076:	4770      	bx	lr
 800a078:	2300      	movs	r3, #0
 800a07a:	e7e4      	b.n	800a046 <__hi0bits+0xa>

0800a07c <__lo0bits>:
 800a07c:	6803      	ldr	r3, [r0, #0]
 800a07e:	f013 0207 	ands.w	r2, r3, #7
 800a082:	4601      	mov	r1, r0
 800a084:	d00b      	beq.n	800a09e <__lo0bits+0x22>
 800a086:	07da      	lsls	r2, r3, #31
 800a088:	d423      	bmi.n	800a0d2 <__lo0bits+0x56>
 800a08a:	0798      	lsls	r0, r3, #30
 800a08c:	bf49      	itett	mi
 800a08e:	085b      	lsrmi	r3, r3, #1
 800a090:	089b      	lsrpl	r3, r3, #2
 800a092:	2001      	movmi	r0, #1
 800a094:	600b      	strmi	r3, [r1, #0]
 800a096:	bf5c      	itt	pl
 800a098:	600b      	strpl	r3, [r1, #0]
 800a09a:	2002      	movpl	r0, #2
 800a09c:	4770      	bx	lr
 800a09e:	b298      	uxth	r0, r3
 800a0a0:	b9a8      	cbnz	r0, 800a0ce <__lo0bits+0x52>
 800a0a2:	0c1b      	lsrs	r3, r3, #16
 800a0a4:	2010      	movs	r0, #16
 800a0a6:	b2da      	uxtb	r2, r3
 800a0a8:	b90a      	cbnz	r2, 800a0ae <__lo0bits+0x32>
 800a0aa:	3008      	adds	r0, #8
 800a0ac:	0a1b      	lsrs	r3, r3, #8
 800a0ae:	071a      	lsls	r2, r3, #28
 800a0b0:	bf04      	itt	eq
 800a0b2:	091b      	lsreq	r3, r3, #4
 800a0b4:	3004      	addeq	r0, #4
 800a0b6:	079a      	lsls	r2, r3, #30
 800a0b8:	bf04      	itt	eq
 800a0ba:	089b      	lsreq	r3, r3, #2
 800a0bc:	3002      	addeq	r0, #2
 800a0be:	07da      	lsls	r2, r3, #31
 800a0c0:	d403      	bmi.n	800a0ca <__lo0bits+0x4e>
 800a0c2:	085b      	lsrs	r3, r3, #1
 800a0c4:	f100 0001 	add.w	r0, r0, #1
 800a0c8:	d005      	beq.n	800a0d6 <__lo0bits+0x5a>
 800a0ca:	600b      	str	r3, [r1, #0]
 800a0cc:	4770      	bx	lr
 800a0ce:	4610      	mov	r0, r2
 800a0d0:	e7e9      	b.n	800a0a6 <__lo0bits+0x2a>
 800a0d2:	2000      	movs	r0, #0
 800a0d4:	4770      	bx	lr
 800a0d6:	2020      	movs	r0, #32
 800a0d8:	4770      	bx	lr
	...

0800a0dc <__i2b>:
 800a0dc:	b510      	push	{r4, lr}
 800a0de:	460c      	mov	r4, r1
 800a0e0:	2101      	movs	r1, #1
 800a0e2:	f7ff ff03 	bl	8009eec <_Balloc>
 800a0e6:	4602      	mov	r2, r0
 800a0e8:	b928      	cbnz	r0, 800a0f6 <__i2b+0x1a>
 800a0ea:	4b05      	ldr	r3, [pc, #20]	; (800a100 <__i2b+0x24>)
 800a0ec:	4805      	ldr	r0, [pc, #20]	; (800a104 <__i2b+0x28>)
 800a0ee:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a0f2:	f000 fce1 	bl	800aab8 <__assert_func>
 800a0f6:	2301      	movs	r3, #1
 800a0f8:	6144      	str	r4, [r0, #20]
 800a0fa:	6103      	str	r3, [r0, #16]
 800a0fc:	bd10      	pop	{r4, pc}
 800a0fe:	bf00      	nop
 800a100:	0800ba5b 	.word	0x0800ba5b
 800a104:	0800ba6c 	.word	0x0800ba6c

0800a108 <__multiply>:
 800a108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a10c:	4691      	mov	r9, r2
 800a10e:	690a      	ldr	r2, [r1, #16]
 800a110:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a114:	429a      	cmp	r2, r3
 800a116:	bfb8      	it	lt
 800a118:	460b      	movlt	r3, r1
 800a11a:	460c      	mov	r4, r1
 800a11c:	bfbc      	itt	lt
 800a11e:	464c      	movlt	r4, r9
 800a120:	4699      	movlt	r9, r3
 800a122:	6927      	ldr	r7, [r4, #16]
 800a124:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a128:	68a3      	ldr	r3, [r4, #8]
 800a12a:	6861      	ldr	r1, [r4, #4]
 800a12c:	eb07 060a 	add.w	r6, r7, sl
 800a130:	42b3      	cmp	r3, r6
 800a132:	b085      	sub	sp, #20
 800a134:	bfb8      	it	lt
 800a136:	3101      	addlt	r1, #1
 800a138:	f7ff fed8 	bl	8009eec <_Balloc>
 800a13c:	b930      	cbnz	r0, 800a14c <__multiply+0x44>
 800a13e:	4602      	mov	r2, r0
 800a140:	4b44      	ldr	r3, [pc, #272]	; (800a254 <__multiply+0x14c>)
 800a142:	4845      	ldr	r0, [pc, #276]	; (800a258 <__multiply+0x150>)
 800a144:	f240 115d 	movw	r1, #349	; 0x15d
 800a148:	f000 fcb6 	bl	800aab8 <__assert_func>
 800a14c:	f100 0514 	add.w	r5, r0, #20
 800a150:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a154:	462b      	mov	r3, r5
 800a156:	2200      	movs	r2, #0
 800a158:	4543      	cmp	r3, r8
 800a15a:	d321      	bcc.n	800a1a0 <__multiply+0x98>
 800a15c:	f104 0314 	add.w	r3, r4, #20
 800a160:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a164:	f109 0314 	add.w	r3, r9, #20
 800a168:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a16c:	9202      	str	r2, [sp, #8]
 800a16e:	1b3a      	subs	r2, r7, r4
 800a170:	3a15      	subs	r2, #21
 800a172:	f022 0203 	bic.w	r2, r2, #3
 800a176:	3204      	adds	r2, #4
 800a178:	f104 0115 	add.w	r1, r4, #21
 800a17c:	428f      	cmp	r7, r1
 800a17e:	bf38      	it	cc
 800a180:	2204      	movcc	r2, #4
 800a182:	9201      	str	r2, [sp, #4]
 800a184:	9a02      	ldr	r2, [sp, #8]
 800a186:	9303      	str	r3, [sp, #12]
 800a188:	429a      	cmp	r2, r3
 800a18a:	d80c      	bhi.n	800a1a6 <__multiply+0x9e>
 800a18c:	2e00      	cmp	r6, #0
 800a18e:	dd03      	ble.n	800a198 <__multiply+0x90>
 800a190:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a194:	2b00      	cmp	r3, #0
 800a196:	d05a      	beq.n	800a24e <__multiply+0x146>
 800a198:	6106      	str	r6, [r0, #16]
 800a19a:	b005      	add	sp, #20
 800a19c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1a0:	f843 2b04 	str.w	r2, [r3], #4
 800a1a4:	e7d8      	b.n	800a158 <__multiply+0x50>
 800a1a6:	f8b3 a000 	ldrh.w	sl, [r3]
 800a1aa:	f1ba 0f00 	cmp.w	sl, #0
 800a1ae:	d024      	beq.n	800a1fa <__multiply+0xf2>
 800a1b0:	f104 0e14 	add.w	lr, r4, #20
 800a1b4:	46a9      	mov	r9, r5
 800a1b6:	f04f 0c00 	mov.w	ip, #0
 800a1ba:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a1be:	f8d9 1000 	ldr.w	r1, [r9]
 800a1c2:	fa1f fb82 	uxth.w	fp, r2
 800a1c6:	b289      	uxth	r1, r1
 800a1c8:	fb0a 110b 	mla	r1, sl, fp, r1
 800a1cc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a1d0:	f8d9 2000 	ldr.w	r2, [r9]
 800a1d4:	4461      	add	r1, ip
 800a1d6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a1da:	fb0a c20b 	mla	r2, sl, fp, ip
 800a1de:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a1e2:	b289      	uxth	r1, r1
 800a1e4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a1e8:	4577      	cmp	r7, lr
 800a1ea:	f849 1b04 	str.w	r1, [r9], #4
 800a1ee:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a1f2:	d8e2      	bhi.n	800a1ba <__multiply+0xb2>
 800a1f4:	9a01      	ldr	r2, [sp, #4]
 800a1f6:	f845 c002 	str.w	ip, [r5, r2]
 800a1fa:	9a03      	ldr	r2, [sp, #12]
 800a1fc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a200:	3304      	adds	r3, #4
 800a202:	f1b9 0f00 	cmp.w	r9, #0
 800a206:	d020      	beq.n	800a24a <__multiply+0x142>
 800a208:	6829      	ldr	r1, [r5, #0]
 800a20a:	f104 0c14 	add.w	ip, r4, #20
 800a20e:	46ae      	mov	lr, r5
 800a210:	f04f 0a00 	mov.w	sl, #0
 800a214:	f8bc b000 	ldrh.w	fp, [ip]
 800a218:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a21c:	fb09 220b 	mla	r2, r9, fp, r2
 800a220:	4492      	add	sl, r2
 800a222:	b289      	uxth	r1, r1
 800a224:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a228:	f84e 1b04 	str.w	r1, [lr], #4
 800a22c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a230:	f8be 1000 	ldrh.w	r1, [lr]
 800a234:	0c12      	lsrs	r2, r2, #16
 800a236:	fb09 1102 	mla	r1, r9, r2, r1
 800a23a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800a23e:	4567      	cmp	r7, ip
 800a240:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a244:	d8e6      	bhi.n	800a214 <__multiply+0x10c>
 800a246:	9a01      	ldr	r2, [sp, #4]
 800a248:	50a9      	str	r1, [r5, r2]
 800a24a:	3504      	adds	r5, #4
 800a24c:	e79a      	b.n	800a184 <__multiply+0x7c>
 800a24e:	3e01      	subs	r6, #1
 800a250:	e79c      	b.n	800a18c <__multiply+0x84>
 800a252:	bf00      	nop
 800a254:	0800ba5b 	.word	0x0800ba5b
 800a258:	0800ba6c 	.word	0x0800ba6c

0800a25c <__pow5mult>:
 800a25c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a260:	4615      	mov	r5, r2
 800a262:	f012 0203 	ands.w	r2, r2, #3
 800a266:	4606      	mov	r6, r0
 800a268:	460f      	mov	r7, r1
 800a26a:	d007      	beq.n	800a27c <__pow5mult+0x20>
 800a26c:	4c25      	ldr	r4, [pc, #148]	; (800a304 <__pow5mult+0xa8>)
 800a26e:	3a01      	subs	r2, #1
 800a270:	2300      	movs	r3, #0
 800a272:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a276:	f7ff fe9b 	bl	8009fb0 <__multadd>
 800a27a:	4607      	mov	r7, r0
 800a27c:	10ad      	asrs	r5, r5, #2
 800a27e:	d03d      	beq.n	800a2fc <__pow5mult+0xa0>
 800a280:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a282:	b97c      	cbnz	r4, 800a2a4 <__pow5mult+0x48>
 800a284:	2010      	movs	r0, #16
 800a286:	f7ff fe29 	bl	8009edc <malloc>
 800a28a:	4602      	mov	r2, r0
 800a28c:	6270      	str	r0, [r6, #36]	; 0x24
 800a28e:	b928      	cbnz	r0, 800a29c <__pow5mult+0x40>
 800a290:	4b1d      	ldr	r3, [pc, #116]	; (800a308 <__pow5mult+0xac>)
 800a292:	481e      	ldr	r0, [pc, #120]	; (800a30c <__pow5mult+0xb0>)
 800a294:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a298:	f000 fc0e 	bl	800aab8 <__assert_func>
 800a29c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a2a0:	6004      	str	r4, [r0, #0]
 800a2a2:	60c4      	str	r4, [r0, #12]
 800a2a4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a2a8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a2ac:	b94c      	cbnz	r4, 800a2c2 <__pow5mult+0x66>
 800a2ae:	f240 2171 	movw	r1, #625	; 0x271
 800a2b2:	4630      	mov	r0, r6
 800a2b4:	f7ff ff12 	bl	800a0dc <__i2b>
 800a2b8:	2300      	movs	r3, #0
 800a2ba:	f8c8 0008 	str.w	r0, [r8, #8]
 800a2be:	4604      	mov	r4, r0
 800a2c0:	6003      	str	r3, [r0, #0]
 800a2c2:	f04f 0900 	mov.w	r9, #0
 800a2c6:	07eb      	lsls	r3, r5, #31
 800a2c8:	d50a      	bpl.n	800a2e0 <__pow5mult+0x84>
 800a2ca:	4639      	mov	r1, r7
 800a2cc:	4622      	mov	r2, r4
 800a2ce:	4630      	mov	r0, r6
 800a2d0:	f7ff ff1a 	bl	800a108 <__multiply>
 800a2d4:	4639      	mov	r1, r7
 800a2d6:	4680      	mov	r8, r0
 800a2d8:	4630      	mov	r0, r6
 800a2da:	f7ff fe47 	bl	8009f6c <_Bfree>
 800a2de:	4647      	mov	r7, r8
 800a2e0:	106d      	asrs	r5, r5, #1
 800a2e2:	d00b      	beq.n	800a2fc <__pow5mult+0xa0>
 800a2e4:	6820      	ldr	r0, [r4, #0]
 800a2e6:	b938      	cbnz	r0, 800a2f8 <__pow5mult+0x9c>
 800a2e8:	4622      	mov	r2, r4
 800a2ea:	4621      	mov	r1, r4
 800a2ec:	4630      	mov	r0, r6
 800a2ee:	f7ff ff0b 	bl	800a108 <__multiply>
 800a2f2:	6020      	str	r0, [r4, #0]
 800a2f4:	f8c0 9000 	str.w	r9, [r0]
 800a2f8:	4604      	mov	r4, r0
 800a2fa:	e7e4      	b.n	800a2c6 <__pow5mult+0x6a>
 800a2fc:	4638      	mov	r0, r7
 800a2fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a302:	bf00      	nop
 800a304:	0800bbb8 	.word	0x0800bbb8
 800a308:	0800b9e9 	.word	0x0800b9e9
 800a30c:	0800ba6c 	.word	0x0800ba6c

0800a310 <__lshift>:
 800a310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a314:	460c      	mov	r4, r1
 800a316:	6849      	ldr	r1, [r1, #4]
 800a318:	6923      	ldr	r3, [r4, #16]
 800a31a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a31e:	68a3      	ldr	r3, [r4, #8]
 800a320:	4607      	mov	r7, r0
 800a322:	4691      	mov	r9, r2
 800a324:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a328:	f108 0601 	add.w	r6, r8, #1
 800a32c:	42b3      	cmp	r3, r6
 800a32e:	db0b      	blt.n	800a348 <__lshift+0x38>
 800a330:	4638      	mov	r0, r7
 800a332:	f7ff fddb 	bl	8009eec <_Balloc>
 800a336:	4605      	mov	r5, r0
 800a338:	b948      	cbnz	r0, 800a34e <__lshift+0x3e>
 800a33a:	4602      	mov	r2, r0
 800a33c:	4b2a      	ldr	r3, [pc, #168]	; (800a3e8 <__lshift+0xd8>)
 800a33e:	482b      	ldr	r0, [pc, #172]	; (800a3ec <__lshift+0xdc>)
 800a340:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a344:	f000 fbb8 	bl	800aab8 <__assert_func>
 800a348:	3101      	adds	r1, #1
 800a34a:	005b      	lsls	r3, r3, #1
 800a34c:	e7ee      	b.n	800a32c <__lshift+0x1c>
 800a34e:	2300      	movs	r3, #0
 800a350:	f100 0114 	add.w	r1, r0, #20
 800a354:	f100 0210 	add.w	r2, r0, #16
 800a358:	4618      	mov	r0, r3
 800a35a:	4553      	cmp	r3, sl
 800a35c:	db37      	blt.n	800a3ce <__lshift+0xbe>
 800a35e:	6920      	ldr	r0, [r4, #16]
 800a360:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a364:	f104 0314 	add.w	r3, r4, #20
 800a368:	f019 091f 	ands.w	r9, r9, #31
 800a36c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a370:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a374:	d02f      	beq.n	800a3d6 <__lshift+0xc6>
 800a376:	f1c9 0e20 	rsb	lr, r9, #32
 800a37a:	468a      	mov	sl, r1
 800a37c:	f04f 0c00 	mov.w	ip, #0
 800a380:	681a      	ldr	r2, [r3, #0]
 800a382:	fa02 f209 	lsl.w	r2, r2, r9
 800a386:	ea42 020c 	orr.w	r2, r2, ip
 800a38a:	f84a 2b04 	str.w	r2, [sl], #4
 800a38e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a392:	4298      	cmp	r0, r3
 800a394:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a398:	d8f2      	bhi.n	800a380 <__lshift+0x70>
 800a39a:	1b03      	subs	r3, r0, r4
 800a39c:	3b15      	subs	r3, #21
 800a39e:	f023 0303 	bic.w	r3, r3, #3
 800a3a2:	3304      	adds	r3, #4
 800a3a4:	f104 0215 	add.w	r2, r4, #21
 800a3a8:	4290      	cmp	r0, r2
 800a3aa:	bf38      	it	cc
 800a3ac:	2304      	movcc	r3, #4
 800a3ae:	f841 c003 	str.w	ip, [r1, r3]
 800a3b2:	f1bc 0f00 	cmp.w	ip, #0
 800a3b6:	d001      	beq.n	800a3bc <__lshift+0xac>
 800a3b8:	f108 0602 	add.w	r6, r8, #2
 800a3bc:	3e01      	subs	r6, #1
 800a3be:	4638      	mov	r0, r7
 800a3c0:	612e      	str	r6, [r5, #16]
 800a3c2:	4621      	mov	r1, r4
 800a3c4:	f7ff fdd2 	bl	8009f6c <_Bfree>
 800a3c8:	4628      	mov	r0, r5
 800a3ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3ce:	f842 0f04 	str.w	r0, [r2, #4]!
 800a3d2:	3301      	adds	r3, #1
 800a3d4:	e7c1      	b.n	800a35a <__lshift+0x4a>
 800a3d6:	3904      	subs	r1, #4
 800a3d8:	f853 2b04 	ldr.w	r2, [r3], #4
 800a3dc:	f841 2f04 	str.w	r2, [r1, #4]!
 800a3e0:	4298      	cmp	r0, r3
 800a3e2:	d8f9      	bhi.n	800a3d8 <__lshift+0xc8>
 800a3e4:	e7ea      	b.n	800a3bc <__lshift+0xac>
 800a3e6:	bf00      	nop
 800a3e8:	0800ba5b 	.word	0x0800ba5b
 800a3ec:	0800ba6c 	.word	0x0800ba6c

0800a3f0 <__mcmp>:
 800a3f0:	b530      	push	{r4, r5, lr}
 800a3f2:	6902      	ldr	r2, [r0, #16]
 800a3f4:	690c      	ldr	r4, [r1, #16]
 800a3f6:	1b12      	subs	r2, r2, r4
 800a3f8:	d10e      	bne.n	800a418 <__mcmp+0x28>
 800a3fa:	f100 0314 	add.w	r3, r0, #20
 800a3fe:	3114      	adds	r1, #20
 800a400:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a404:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a408:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a40c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a410:	42a5      	cmp	r5, r4
 800a412:	d003      	beq.n	800a41c <__mcmp+0x2c>
 800a414:	d305      	bcc.n	800a422 <__mcmp+0x32>
 800a416:	2201      	movs	r2, #1
 800a418:	4610      	mov	r0, r2
 800a41a:	bd30      	pop	{r4, r5, pc}
 800a41c:	4283      	cmp	r3, r0
 800a41e:	d3f3      	bcc.n	800a408 <__mcmp+0x18>
 800a420:	e7fa      	b.n	800a418 <__mcmp+0x28>
 800a422:	f04f 32ff 	mov.w	r2, #4294967295
 800a426:	e7f7      	b.n	800a418 <__mcmp+0x28>

0800a428 <__mdiff>:
 800a428:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a42c:	460c      	mov	r4, r1
 800a42e:	4606      	mov	r6, r0
 800a430:	4611      	mov	r1, r2
 800a432:	4620      	mov	r0, r4
 800a434:	4690      	mov	r8, r2
 800a436:	f7ff ffdb 	bl	800a3f0 <__mcmp>
 800a43a:	1e05      	subs	r5, r0, #0
 800a43c:	d110      	bne.n	800a460 <__mdiff+0x38>
 800a43e:	4629      	mov	r1, r5
 800a440:	4630      	mov	r0, r6
 800a442:	f7ff fd53 	bl	8009eec <_Balloc>
 800a446:	b930      	cbnz	r0, 800a456 <__mdiff+0x2e>
 800a448:	4b3a      	ldr	r3, [pc, #232]	; (800a534 <__mdiff+0x10c>)
 800a44a:	4602      	mov	r2, r0
 800a44c:	f240 2132 	movw	r1, #562	; 0x232
 800a450:	4839      	ldr	r0, [pc, #228]	; (800a538 <__mdiff+0x110>)
 800a452:	f000 fb31 	bl	800aab8 <__assert_func>
 800a456:	2301      	movs	r3, #1
 800a458:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a45c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a460:	bfa4      	itt	ge
 800a462:	4643      	movge	r3, r8
 800a464:	46a0      	movge	r8, r4
 800a466:	4630      	mov	r0, r6
 800a468:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a46c:	bfa6      	itte	ge
 800a46e:	461c      	movge	r4, r3
 800a470:	2500      	movge	r5, #0
 800a472:	2501      	movlt	r5, #1
 800a474:	f7ff fd3a 	bl	8009eec <_Balloc>
 800a478:	b920      	cbnz	r0, 800a484 <__mdiff+0x5c>
 800a47a:	4b2e      	ldr	r3, [pc, #184]	; (800a534 <__mdiff+0x10c>)
 800a47c:	4602      	mov	r2, r0
 800a47e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a482:	e7e5      	b.n	800a450 <__mdiff+0x28>
 800a484:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a488:	6926      	ldr	r6, [r4, #16]
 800a48a:	60c5      	str	r5, [r0, #12]
 800a48c:	f104 0914 	add.w	r9, r4, #20
 800a490:	f108 0514 	add.w	r5, r8, #20
 800a494:	f100 0e14 	add.w	lr, r0, #20
 800a498:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a49c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a4a0:	f108 0210 	add.w	r2, r8, #16
 800a4a4:	46f2      	mov	sl, lr
 800a4a6:	2100      	movs	r1, #0
 800a4a8:	f859 3b04 	ldr.w	r3, [r9], #4
 800a4ac:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a4b0:	fa1f f883 	uxth.w	r8, r3
 800a4b4:	fa11 f18b 	uxtah	r1, r1, fp
 800a4b8:	0c1b      	lsrs	r3, r3, #16
 800a4ba:	eba1 0808 	sub.w	r8, r1, r8
 800a4be:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a4c2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a4c6:	fa1f f888 	uxth.w	r8, r8
 800a4ca:	1419      	asrs	r1, r3, #16
 800a4cc:	454e      	cmp	r6, r9
 800a4ce:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a4d2:	f84a 3b04 	str.w	r3, [sl], #4
 800a4d6:	d8e7      	bhi.n	800a4a8 <__mdiff+0x80>
 800a4d8:	1b33      	subs	r3, r6, r4
 800a4da:	3b15      	subs	r3, #21
 800a4dc:	f023 0303 	bic.w	r3, r3, #3
 800a4e0:	3304      	adds	r3, #4
 800a4e2:	3415      	adds	r4, #21
 800a4e4:	42a6      	cmp	r6, r4
 800a4e6:	bf38      	it	cc
 800a4e8:	2304      	movcc	r3, #4
 800a4ea:	441d      	add	r5, r3
 800a4ec:	4473      	add	r3, lr
 800a4ee:	469e      	mov	lr, r3
 800a4f0:	462e      	mov	r6, r5
 800a4f2:	4566      	cmp	r6, ip
 800a4f4:	d30e      	bcc.n	800a514 <__mdiff+0xec>
 800a4f6:	f10c 0203 	add.w	r2, ip, #3
 800a4fa:	1b52      	subs	r2, r2, r5
 800a4fc:	f022 0203 	bic.w	r2, r2, #3
 800a500:	3d03      	subs	r5, #3
 800a502:	45ac      	cmp	ip, r5
 800a504:	bf38      	it	cc
 800a506:	2200      	movcc	r2, #0
 800a508:	441a      	add	r2, r3
 800a50a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a50e:	b17b      	cbz	r3, 800a530 <__mdiff+0x108>
 800a510:	6107      	str	r7, [r0, #16]
 800a512:	e7a3      	b.n	800a45c <__mdiff+0x34>
 800a514:	f856 8b04 	ldr.w	r8, [r6], #4
 800a518:	fa11 f288 	uxtah	r2, r1, r8
 800a51c:	1414      	asrs	r4, r2, #16
 800a51e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a522:	b292      	uxth	r2, r2
 800a524:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a528:	f84e 2b04 	str.w	r2, [lr], #4
 800a52c:	1421      	asrs	r1, r4, #16
 800a52e:	e7e0      	b.n	800a4f2 <__mdiff+0xca>
 800a530:	3f01      	subs	r7, #1
 800a532:	e7ea      	b.n	800a50a <__mdiff+0xe2>
 800a534:	0800ba5b 	.word	0x0800ba5b
 800a538:	0800ba6c 	.word	0x0800ba6c

0800a53c <__d2b>:
 800a53c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a540:	4689      	mov	r9, r1
 800a542:	2101      	movs	r1, #1
 800a544:	ec57 6b10 	vmov	r6, r7, d0
 800a548:	4690      	mov	r8, r2
 800a54a:	f7ff fccf 	bl	8009eec <_Balloc>
 800a54e:	4604      	mov	r4, r0
 800a550:	b930      	cbnz	r0, 800a560 <__d2b+0x24>
 800a552:	4602      	mov	r2, r0
 800a554:	4b25      	ldr	r3, [pc, #148]	; (800a5ec <__d2b+0xb0>)
 800a556:	4826      	ldr	r0, [pc, #152]	; (800a5f0 <__d2b+0xb4>)
 800a558:	f240 310a 	movw	r1, #778	; 0x30a
 800a55c:	f000 faac 	bl	800aab8 <__assert_func>
 800a560:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a564:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a568:	bb35      	cbnz	r5, 800a5b8 <__d2b+0x7c>
 800a56a:	2e00      	cmp	r6, #0
 800a56c:	9301      	str	r3, [sp, #4]
 800a56e:	d028      	beq.n	800a5c2 <__d2b+0x86>
 800a570:	4668      	mov	r0, sp
 800a572:	9600      	str	r6, [sp, #0]
 800a574:	f7ff fd82 	bl	800a07c <__lo0bits>
 800a578:	9900      	ldr	r1, [sp, #0]
 800a57a:	b300      	cbz	r0, 800a5be <__d2b+0x82>
 800a57c:	9a01      	ldr	r2, [sp, #4]
 800a57e:	f1c0 0320 	rsb	r3, r0, #32
 800a582:	fa02 f303 	lsl.w	r3, r2, r3
 800a586:	430b      	orrs	r3, r1
 800a588:	40c2      	lsrs	r2, r0
 800a58a:	6163      	str	r3, [r4, #20]
 800a58c:	9201      	str	r2, [sp, #4]
 800a58e:	9b01      	ldr	r3, [sp, #4]
 800a590:	61a3      	str	r3, [r4, #24]
 800a592:	2b00      	cmp	r3, #0
 800a594:	bf14      	ite	ne
 800a596:	2202      	movne	r2, #2
 800a598:	2201      	moveq	r2, #1
 800a59a:	6122      	str	r2, [r4, #16]
 800a59c:	b1d5      	cbz	r5, 800a5d4 <__d2b+0x98>
 800a59e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a5a2:	4405      	add	r5, r0
 800a5a4:	f8c9 5000 	str.w	r5, [r9]
 800a5a8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a5ac:	f8c8 0000 	str.w	r0, [r8]
 800a5b0:	4620      	mov	r0, r4
 800a5b2:	b003      	add	sp, #12
 800a5b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a5b8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a5bc:	e7d5      	b.n	800a56a <__d2b+0x2e>
 800a5be:	6161      	str	r1, [r4, #20]
 800a5c0:	e7e5      	b.n	800a58e <__d2b+0x52>
 800a5c2:	a801      	add	r0, sp, #4
 800a5c4:	f7ff fd5a 	bl	800a07c <__lo0bits>
 800a5c8:	9b01      	ldr	r3, [sp, #4]
 800a5ca:	6163      	str	r3, [r4, #20]
 800a5cc:	2201      	movs	r2, #1
 800a5ce:	6122      	str	r2, [r4, #16]
 800a5d0:	3020      	adds	r0, #32
 800a5d2:	e7e3      	b.n	800a59c <__d2b+0x60>
 800a5d4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a5d8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a5dc:	f8c9 0000 	str.w	r0, [r9]
 800a5e0:	6918      	ldr	r0, [r3, #16]
 800a5e2:	f7ff fd2b 	bl	800a03c <__hi0bits>
 800a5e6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a5ea:	e7df      	b.n	800a5ac <__d2b+0x70>
 800a5ec:	0800ba5b 	.word	0x0800ba5b
 800a5f0:	0800ba6c 	.word	0x0800ba6c

0800a5f4 <_calloc_r>:
 800a5f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a5f6:	fba1 2402 	umull	r2, r4, r1, r2
 800a5fa:	b94c      	cbnz	r4, 800a610 <_calloc_r+0x1c>
 800a5fc:	4611      	mov	r1, r2
 800a5fe:	9201      	str	r2, [sp, #4]
 800a600:	f000 f87a 	bl	800a6f8 <_malloc_r>
 800a604:	9a01      	ldr	r2, [sp, #4]
 800a606:	4605      	mov	r5, r0
 800a608:	b930      	cbnz	r0, 800a618 <_calloc_r+0x24>
 800a60a:	4628      	mov	r0, r5
 800a60c:	b003      	add	sp, #12
 800a60e:	bd30      	pop	{r4, r5, pc}
 800a610:	220c      	movs	r2, #12
 800a612:	6002      	str	r2, [r0, #0]
 800a614:	2500      	movs	r5, #0
 800a616:	e7f8      	b.n	800a60a <_calloc_r+0x16>
 800a618:	4621      	mov	r1, r4
 800a61a:	f7fe f94f 	bl	80088bc <memset>
 800a61e:	e7f4      	b.n	800a60a <_calloc_r+0x16>

0800a620 <_free_r>:
 800a620:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a622:	2900      	cmp	r1, #0
 800a624:	d044      	beq.n	800a6b0 <_free_r+0x90>
 800a626:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a62a:	9001      	str	r0, [sp, #4]
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	f1a1 0404 	sub.w	r4, r1, #4
 800a632:	bfb8      	it	lt
 800a634:	18e4      	addlt	r4, r4, r3
 800a636:	f000 fa9b 	bl	800ab70 <__malloc_lock>
 800a63a:	4a1e      	ldr	r2, [pc, #120]	; (800a6b4 <_free_r+0x94>)
 800a63c:	9801      	ldr	r0, [sp, #4]
 800a63e:	6813      	ldr	r3, [r2, #0]
 800a640:	b933      	cbnz	r3, 800a650 <_free_r+0x30>
 800a642:	6063      	str	r3, [r4, #4]
 800a644:	6014      	str	r4, [r2, #0]
 800a646:	b003      	add	sp, #12
 800a648:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a64c:	f000 ba96 	b.w	800ab7c <__malloc_unlock>
 800a650:	42a3      	cmp	r3, r4
 800a652:	d908      	bls.n	800a666 <_free_r+0x46>
 800a654:	6825      	ldr	r5, [r4, #0]
 800a656:	1961      	adds	r1, r4, r5
 800a658:	428b      	cmp	r3, r1
 800a65a:	bf01      	itttt	eq
 800a65c:	6819      	ldreq	r1, [r3, #0]
 800a65e:	685b      	ldreq	r3, [r3, #4]
 800a660:	1949      	addeq	r1, r1, r5
 800a662:	6021      	streq	r1, [r4, #0]
 800a664:	e7ed      	b.n	800a642 <_free_r+0x22>
 800a666:	461a      	mov	r2, r3
 800a668:	685b      	ldr	r3, [r3, #4]
 800a66a:	b10b      	cbz	r3, 800a670 <_free_r+0x50>
 800a66c:	42a3      	cmp	r3, r4
 800a66e:	d9fa      	bls.n	800a666 <_free_r+0x46>
 800a670:	6811      	ldr	r1, [r2, #0]
 800a672:	1855      	adds	r5, r2, r1
 800a674:	42a5      	cmp	r5, r4
 800a676:	d10b      	bne.n	800a690 <_free_r+0x70>
 800a678:	6824      	ldr	r4, [r4, #0]
 800a67a:	4421      	add	r1, r4
 800a67c:	1854      	adds	r4, r2, r1
 800a67e:	42a3      	cmp	r3, r4
 800a680:	6011      	str	r1, [r2, #0]
 800a682:	d1e0      	bne.n	800a646 <_free_r+0x26>
 800a684:	681c      	ldr	r4, [r3, #0]
 800a686:	685b      	ldr	r3, [r3, #4]
 800a688:	6053      	str	r3, [r2, #4]
 800a68a:	4421      	add	r1, r4
 800a68c:	6011      	str	r1, [r2, #0]
 800a68e:	e7da      	b.n	800a646 <_free_r+0x26>
 800a690:	d902      	bls.n	800a698 <_free_r+0x78>
 800a692:	230c      	movs	r3, #12
 800a694:	6003      	str	r3, [r0, #0]
 800a696:	e7d6      	b.n	800a646 <_free_r+0x26>
 800a698:	6825      	ldr	r5, [r4, #0]
 800a69a:	1961      	adds	r1, r4, r5
 800a69c:	428b      	cmp	r3, r1
 800a69e:	bf04      	itt	eq
 800a6a0:	6819      	ldreq	r1, [r3, #0]
 800a6a2:	685b      	ldreq	r3, [r3, #4]
 800a6a4:	6063      	str	r3, [r4, #4]
 800a6a6:	bf04      	itt	eq
 800a6a8:	1949      	addeq	r1, r1, r5
 800a6aa:	6021      	streq	r1, [r4, #0]
 800a6ac:	6054      	str	r4, [r2, #4]
 800a6ae:	e7ca      	b.n	800a646 <_free_r+0x26>
 800a6b0:	b003      	add	sp, #12
 800a6b2:	bd30      	pop	{r4, r5, pc}
 800a6b4:	20004360 	.word	0x20004360

0800a6b8 <sbrk_aligned>:
 800a6b8:	b570      	push	{r4, r5, r6, lr}
 800a6ba:	4e0e      	ldr	r6, [pc, #56]	; (800a6f4 <sbrk_aligned+0x3c>)
 800a6bc:	460c      	mov	r4, r1
 800a6be:	6831      	ldr	r1, [r6, #0]
 800a6c0:	4605      	mov	r5, r0
 800a6c2:	b911      	cbnz	r1, 800a6ca <sbrk_aligned+0x12>
 800a6c4:	f000 f9e8 	bl	800aa98 <_sbrk_r>
 800a6c8:	6030      	str	r0, [r6, #0]
 800a6ca:	4621      	mov	r1, r4
 800a6cc:	4628      	mov	r0, r5
 800a6ce:	f000 f9e3 	bl	800aa98 <_sbrk_r>
 800a6d2:	1c43      	adds	r3, r0, #1
 800a6d4:	d00a      	beq.n	800a6ec <sbrk_aligned+0x34>
 800a6d6:	1cc4      	adds	r4, r0, #3
 800a6d8:	f024 0403 	bic.w	r4, r4, #3
 800a6dc:	42a0      	cmp	r0, r4
 800a6de:	d007      	beq.n	800a6f0 <sbrk_aligned+0x38>
 800a6e0:	1a21      	subs	r1, r4, r0
 800a6e2:	4628      	mov	r0, r5
 800a6e4:	f000 f9d8 	bl	800aa98 <_sbrk_r>
 800a6e8:	3001      	adds	r0, #1
 800a6ea:	d101      	bne.n	800a6f0 <sbrk_aligned+0x38>
 800a6ec:	f04f 34ff 	mov.w	r4, #4294967295
 800a6f0:	4620      	mov	r0, r4
 800a6f2:	bd70      	pop	{r4, r5, r6, pc}
 800a6f4:	20004364 	.word	0x20004364

0800a6f8 <_malloc_r>:
 800a6f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a6fc:	1ccd      	adds	r5, r1, #3
 800a6fe:	f025 0503 	bic.w	r5, r5, #3
 800a702:	3508      	adds	r5, #8
 800a704:	2d0c      	cmp	r5, #12
 800a706:	bf38      	it	cc
 800a708:	250c      	movcc	r5, #12
 800a70a:	2d00      	cmp	r5, #0
 800a70c:	4607      	mov	r7, r0
 800a70e:	db01      	blt.n	800a714 <_malloc_r+0x1c>
 800a710:	42a9      	cmp	r1, r5
 800a712:	d905      	bls.n	800a720 <_malloc_r+0x28>
 800a714:	230c      	movs	r3, #12
 800a716:	603b      	str	r3, [r7, #0]
 800a718:	2600      	movs	r6, #0
 800a71a:	4630      	mov	r0, r6
 800a71c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a720:	4e2e      	ldr	r6, [pc, #184]	; (800a7dc <_malloc_r+0xe4>)
 800a722:	f000 fa25 	bl	800ab70 <__malloc_lock>
 800a726:	6833      	ldr	r3, [r6, #0]
 800a728:	461c      	mov	r4, r3
 800a72a:	bb34      	cbnz	r4, 800a77a <_malloc_r+0x82>
 800a72c:	4629      	mov	r1, r5
 800a72e:	4638      	mov	r0, r7
 800a730:	f7ff ffc2 	bl	800a6b8 <sbrk_aligned>
 800a734:	1c43      	adds	r3, r0, #1
 800a736:	4604      	mov	r4, r0
 800a738:	d14d      	bne.n	800a7d6 <_malloc_r+0xde>
 800a73a:	6834      	ldr	r4, [r6, #0]
 800a73c:	4626      	mov	r6, r4
 800a73e:	2e00      	cmp	r6, #0
 800a740:	d140      	bne.n	800a7c4 <_malloc_r+0xcc>
 800a742:	6823      	ldr	r3, [r4, #0]
 800a744:	4631      	mov	r1, r6
 800a746:	4638      	mov	r0, r7
 800a748:	eb04 0803 	add.w	r8, r4, r3
 800a74c:	f000 f9a4 	bl	800aa98 <_sbrk_r>
 800a750:	4580      	cmp	r8, r0
 800a752:	d13a      	bne.n	800a7ca <_malloc_r+0xd2>
 800a754:	6821      	ldr	r1, [r4, #0]
 800a756:	3503      	adds	r5, #3
 800a758:	1a6d      	subs	r5, r5, r1
 800a75a:	f025 0503 	bic.w	r5, r5, #3
 800a75e:	3508      	adds	r5, #8
 800a760:	2d0c      	cmp	r5, #12
 800a762:	bf38      	it	cc
 800a764:	250c      	movcc	r5, #12
 800a766:	4629      	mov	r1, r5
 800a768:	4638      	mov	r0, r7
 800a76a:	f7ff ffa5 	bl	800a6b8 <sbrk_aligned>
 800a76e:	3001      	adds	r0, #1
 800a770:	d02b      	beq.n	800a7ca <_malloc_r+0xd2>
 800a772:	6823      	ldr	r3, [r4, #0]
 800a774:	442b      	add	r3, r5
 800a776:	6023      	str	r3, [r4, #0]
 800a778:	e00e      	b.n	800a798 <_malloc_r+0xa0>
 800a77a:	6822      	ldr	r2, [r4, #0]
 800a77c:	1b52      	subs	r2, r2, r5
 800a77e:	d41e      	bmi.n	800a7be <_malloc_r+0xc6>
 800a780:	2a0b      	cmp	r2, #11
 800a782:	d916      	bls.n	800a7b2 <_malloc_r+0xba>
 800a784:	1961      	adds	r1, r4, r5
 800a786:	42a3      	cmp	r3, r4
 800a788:	6025      	str	r5, [r4, #0]
 800a78a:	bf18      	it	ne
 800a78c:	6059      	strne	r1, [r3, #4]
 800a78e:	6863      	ldr	r3, [r4, #4]
 800a790:	bf08      	it	eq
 800a792:	6031      	streq	r1, [r6, #0]
 800a794:	5162      	str	r2, [r4, r5]
 800a796:	604b      	str	r3, [r1, #4]
 800a798:	4638      	mov	r0, r7
 800a79a:	f104 060b 	add.w	r6, r4, #11
 800a79e:	f000 f9ed 	bl	800ab7c <__malloc_unlock>
 800a7a2:	f026 0607 	bic.w	r6, r6, #7
 800a7a6:	1d23      	adds	r3, r4, #4
 800a7a8:	1af2      	subs	r2, r6, r3
 800a7aa:	d0b6      	beq.n	800a71a <_malloc_r+0x22>
 800a7ac:	1b9b      	subs	r3, r3, r6
 800a7ae:	50a3      	str	r3, [r4, r2]
 800a7b0:	e7b3      	b.n	800a71a <_malloc_r+0x22>
 800a7b2:	6862      	ldr	r2, [r4, #4]
 800a7b4:	42a3      	cmp	r3, r4
 800a7b6:	bf0c      	ite	eq
 800a7b8:	6032      	streq	r2, [r6, #0]
 800a7ba:	605a      	strne	r2, [r3, #4]
 800a7bc:	e7ec      	b.n	800a798 <_malloc_r+0xa0>
 800a7be:	4623      	mov	r3, r4
 800a7c0:	6864      	ldr	r4, [r4, #4]
 800a7c2:	e7b2      	b.n	800a72a <_malloc_r+0x32>
 800a7c4:	4634      	mov	r4, r6
 800a7c6:	6876      	ldr	r6, [r6, #4]
 800a7c8:	e7b9      	b.n	800a73e <_malloc_r+0x46>
 800a7ca:	230c      	movs	r3, #12
 800a7cc:	603b      	str	r3, [r7, #0]
 800a7ce:	4638      	mov	r0, r7
 800a7d0:	f000 f9d4 	bl	800ab7c <__malloc_unlock>
 800a7d4:	e7a1      	b.n	800a71a <_malloc_r+0x22>
 800a7d6:	6025      	str	r5, [r4, #0]
 800a7d8:	e7de      	b.n	800a798 <_malloc_r+0xa0>
 800a7da:	bf00      	nop
 800a7dc:	20004360 	.word	0x20004360

0800a7e0 <__ssputs_r>:
 800a7e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a7e4:	688e      	ldr	r6, [r1, #8]
 800a7e6:	429e      	cmp	r6, r3
 800a7e8:	4682      	mov	sl, r0
 800a7ea:	460c      	mov	r4, r1
 800a7ec:	4690      	mov	r8, r2
 800a7ee:	461f      	mov	r7, r3
 800a7f0:	d838      	bhi.n	800a864 <__ssputs_r+0x84>
 800a7f2:	898a      	ldrh	r2, [r1, #12]
 800a7f4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a7f8:	d032      	beq.n	800a860 <__ssputs_r+0x80>
 800a7fa:	6825      	ldr	r5, [r4, #0]
 800a7fc:	6909      	ldr	r1, [r1, #16]
 800a7fe:	eba5 0901 	sub.w	r9, r5, r1
 800a802:	6965      	ldr	r5, [r4, #20]
 800a804:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a808:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a80c:	3301      	adds	r3, #1
 800a80e:	444b      	add	r3, r9
 800a810:	106d      	asrs	r5, r5, #1
 800a812:	429d      	cmp	r5, r3
 800a814:	bf38      	it	cc
 800a816:	461d      	movcc	r5, r3
 800a818:	0553      	lsls	r3, r2, #21
 800a81a:	d531      	bpl.n	800a880 <__ssputs_r+0xa0>
 800a81c:	4629      	mov	r1, r5
 800a81e:	f7ff ff6b 	bl	800a6f8 <_malloc_r>
 800a822:	4606      	mov	r6, r0
 800a824:	b950      	cbnz	r0, 800a83c <__ssputs_r+0x5c>
 800a826:	230c      	movs	r3, #12
 800a828:	f8ca 3000 	str.w	r3, [sl]
 800a82c:	89a3      	ldrh	r3, [r4, #12]
 800a82e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a832:	81a3      	strh	r3, [r4, #12]
 800a834:	f04f 30ff 	mov.w	r0, #4294967295
 800a838:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a83c:	6921      	ldr	r1, [r4, #16]
 800a83e:	464a      	mov	r2, r9
 800a840:	f7fe f82e 	bl	80088a0 <memcpy>
 800a844:	89a3      	ldrh	r3, [r4, #12]
 800a846:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a84a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a84e:	81a3      	strh	r3, [r4, #12]
 800a850:	6126      	str	r6, [r4, #16]
 800a852:	6165      	str	r5, [r4, #20]
 800a854:	444e      	add	r6, r9
 800a856:	eba5 0509 	sub.w	r5, r5, r9
 800a85a:	6026      	str	r6, [r4, #0]
 800a85c:	60a5      	str	r5, [r4, #8]
 800a85e:	463e      	mov	r6, r7
 800a860:	42be      	cmp	r6, r7
 800a862:	d900      	bls.n	800a866 <__ssputs_r+0x86>
 800a864:	463e      	mov	r6, r7
 800a866:	6820      	ldr	r0, [r4, #0]
 800a868:	4632      	mov	r2, r6
 800a86a:	4641      	mov	r1, r8
 800a86c:	f000 f966 	bl	800ab3c <memmove>
 800a870:	68a3      	ldr	r3, [r4, #8]
 800a872:	1b9b      	subs	r3, r3, r6
 800a874:	60a3      	str	r3, [r4, #8]
 800a876:	6823      	ldr	r3, [r4, #0]
 800a878:	4433      	add	r3, r6
 800a87a:	6023      	str	r3, [r4, #0]
 800a87c:	2000      	movs	r0, #0
 800a87e:	e7db      	b.n	800a838 <__ssputs_r+0x58>
 800a880:	462a      	mov	r2, r5
 800a882:	f000 f981 	bl	800ab88 <_realloc_r>
 800a886:	4606      	mov	r6, r0
 800a888:	2800      	cmp	r0, #0
 800a88a:	d1e1      	bne.n	800a850 <__ssputs_r+0x70>
 800a88c:	6921      	ldr	r1, [r4, #16]
 800a88e:	4650      	mov	r0, sl
 800a890:	f7ff fec6 	bl	800a620 <_free_r>
 800a894:	e7c7      	b.n	800a826 <__ssputs_r+0x46>
	...

0800a898 <_svfiprintf_r>:
 800a898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a89c:	4698      	mov	r8, r3
 800a89e:	898b      	ldrh	r3, [r1, #12]
 800a8a0:	061b      	lsls	r3, r3, #24
 800a8a2:	b09d      	sub	sp, #116	; 0x74
 800a8a4:	4607      	mov	r7, r0
 800a8a6:	460d      	mov	r5, r1
 800a8a8:	4614      	mov	r4, r2
 800a8aa:	d50e      	bpl.n	800a8ca <_svfiprintf_r+0x32>
 800a8ac:	690b      	ldr	r3, [r1, #16]
 800a8ae:	b963      	cbnz	r3, 800a8ca <_svfiprintf_r+0x32>
 800a8b0:	2140      	movs	r1, #64	; 0x40
 800a8b2:	f7ff ff21 	bl	800a6f8 <_malloc_r>
 800a8b6:	6028      	str	r0, [r5, #0]
 800a8b8:	6128      	str	r0, [r5, #16]
 800a8ba:	b920      	cbnz	r0, 800a8c6 <_svfiprintf_r+0x2e>
 800a8bc:	230c      	movs	r3, #12
 800a8be:	603b      	str	r3, [r7, #0]
 800a8c0:	f04f 30ff 	mov.w	r0, #4294967295
 800a8c4:	e0d1      	b.n	800aa6a <_svfiprintf_r+0x1d2>
 800a8c6:	2340      	movs	r3, #64	; 0x40
 800a8c8:	616b      	str	r3, [r5, #20]
 800a8ca:	2300      	movs	r3, #0
 800a8cc:	9309      	str	r3, [sp, #36]	; 0x24
 800a8ce:	2320      	movs	r3, #32
 800a8d0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a8d4:	f8cd 800c 	str.w	r8, [sp, #12]
 800a8d8:	2330      	movs	r3, #48	; 0x30
 800a8da:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800aa84 <_svfiprintf_r+0x1ec>
 800a8de:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a8e2:	f04f 0901 	mov.w	r9, #1
 800a8e6:	4623      	mov	r3, r4
 800a8e8:	469a      	mov	sl, r3
 800a8ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a8ee:	b10a      	cbz	r2, 800a8f4 <_svfiprintf_r+0x5c>
 800a8f0:	2a25      	cmp	r2, #37	; 0x25
 800a8f2:	d1f9      	bne.n	800a8e8 <_svfiprintf_r+0x50>
 800a8f4:	ebba 0b04 	subs.w	fp, sl, r4
 800a8f8:	d00b      	beq.n	800a912 <_svfiprintf_r+0x7a>
 800a8fa:	465b      	mov	r3, fp
 800a8fc:	4622      	mov	r2, r4
 800a8fe:	4629      	mov	r1, r5
 800a900:	4638      	mov	r0, r7
 800a902:	f7ff ff6d 	bl	800a7e0 <__ssputs_r>
 800a906:	3001      	adds	r0, #1
 800a908:	f000 80aa 	beq.w	800aa60 <_svfiprintf_r+0x1c8>
 800a90c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a90e:	445a      	add	r2, fp
 800a910:	9209      	str	r2, [sp, #36]	; 0x24
 800a912:	f89a 3000 	ldrb.w	r3, [sl]
 800a916:	2b00      	cmp	r3, #0
 800a918:	f000 80a2 	beq.w	800aa60 <_svfiprintf_r+0x1c8>
 800a91c:	2300      	movs	r3, #0
 800a91e:	f04f 32ff 	mov.w	r2, #4294967295
 800a922:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a926:	f10a 0a01 	add.w	sl, sl, #1
 800a92a:	9304      	str	r3, [sp, #16]
 800a92c:	9307      	str	r3, [sp, #28]
 800a92e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a932:	931a      	str	r3, [sp, #104]	; 0x68
 800a934:	4654      	mov	r4, sl
 800a936:	2205      	movs	r2, #5
 800a938:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a93c:	4851      	ldr	r0, [pc, #324]	; (800aa84 <_svfiprintf_r+0x1ec>)
 800a93e:	f7f5 fc67 	bl	8000210 <memchr>
 800a942:	9a04      	ldr	r2, [sp, #16]
 800a944:	b9d8      	cbnz	r0, 800a97e <_svfiprintf_r+0xe6>
 800a946:	06d0      	lsls	r0, r2, #27
 800a948:	bf44      	itt	mi
 800a94a:	2320      	movmi	r3, #32
 800a94c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a950:	0711      	lsls	r1, r2, #28
 800a952:	bf44      	itt	mi
 800a954:	232b      	movmi	r3, #43	; 0x2b
 800a956:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a95a:	f89a 3000 	ldrb.w	r3, [sl]
 800a95e:	2b2a      	cmp	r3, #42	; 0x2a
 800a960:	d015      	beq.n	800a98e <_svfiprintf_r+0xf6>
 800a962:	9a07      	ldr	r2, [sp, #28]
 800a964:	4654      	mov	r4, sl
 800a966:	2000      	movs	r0, #0
 800a968:	f04f 0c0a 	mov.w	ip, #10
 800a96c:	4621      	mov	r1, r4
 800a96e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a972:	3b30      	subs	r3, #48	; 0x30
 800a974:	2b09      	cmp	r3, #9
 800a976:	d94e      	bls.n	800aa16 <_svfiprintf_r+0x17e>
 800a978:	b1b0      	cbz	r0, 800a9a8 <_svfiprintf_r+0x110>
 800a97a:	9207      	str	r2, [sp, #28]
 800a97c:	e014      	b.n	800a9a8 <_svfiprintf_r+0x110>
 800a97e:	eba0 0308 	sub.w	r3, r0, r8
 800a982:	fa09 f303 	lsl.w	r3, r9, r3
 800a986:	4313      	orrs	r3, r2
 800a988:	9304      	str	r3, [sp, #16]
 800a98a:	46a2      	mov	sl, r4
 800a98c:	e7d2      	b.n	800a934 <_svfiprintf_r+0x9c>
 800a98e:	9b03      	ldr	r3, [sp, #12]
 800a990:	1d19      	adds	r1, r3, #4
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	9103      	str	r1, [sp, #12]
 800a996:	2b00      	cmp	r3, #0
 800a998:	bfbb      	ittet	lt
 800a99a:	425b      	neglt	r3, r3
 800a99c:	f042 0202 	orrlt.w	r2, r2, #2
 800a9a0:	9307      	strge	r3, [sp, #28]
 800a9a2:	9307      	strlt	r3, [sp, #28]
 800a9a4:	bfb8      	it	lt
 800a9a6:	9204      	strlt	r2, [sp, #16]
 800a9a8:	7823      	ldrb	r3, [r4, #0]
 800a9aa:	2b2e      	cmp	r3, #46	; 0x2e
 800a9ac:	d10c      	bne.n	800a9c8 <_svfiprintf_r+0x130>
 800a9ae:	7863      	ldrb	r3, [r4, #1]
 800a9b0:	2b2a      	cmp	r3, #42	; 0x2a
 800a9b2:	d135      	bne.n	800aa20 <_svfiprintf_r+0x188>
 800a9b4:	9b03      	ldr	r3, [sp, #12]
 800a9b6:	1d1a      	adds	r2, r3, #4
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	9203      	str	r2, [sp, #12]
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	bfb8      	it	lt
 800a9c0:	f04f 33ff 	movlt.w	r3, #4294967295
 800a9c4:	3402      	adds	r4, #2
 800a9c6:	9305      	str	r3, [sp, #20]
 800a9c8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800aa94 <_svfiprintf_r+0x1fc>
 800a9cc:	7821      	ldrb	r1, [r4, #0]
 800a9ce:	2203      	movs	r2, #3
 800a9d0:	4650      	mov	r0, sl
 800a9d2:	f7f5 fc1d 	bl	8000210 <memchr>
 800a9d6:	b140      	cbz	r0, 800a9ea <_svfiprintf_r+0x152>
 800a9d8:	2340      	movs	r3, #64	; 0x40
 800a9da:	eba0 000a 	sub.w	r0, r0, sl
 800a9de:	fa03 f000 	lsl.w	r0, r3, r0
 800a9e2:	9b04      	ldr	r3, [sp, #16]
 800a9e4:	4303      	orrs	r3, r0
 800a9e6:	3401      	adds	r4, #1
 800a9e8:	9304      	str	r3, [sp, #16]
 800a9ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9ee:	4826      	ldr	r0, [pc, #152]	; (800aa88 <_svfiprintf_r+0x1f0>)
 800a9f0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a9f4:	2206      	movs	r2, #6
 800a9f6:	f7f5 fc0b 	bl	8000210 <memchr>
 800a9fa:	2800      	cmp	r0, #0
 800a9fc:	d038      	beq.n	800aa70 <_svfiprintf_r+0x1d8>
 800a9fe:	4b23      	ldr	r3, [pc, #140]	; (800aa8c <_svfiprintf_r+0x1f4>)
 800aa00:	bb1b      	cbnz	r3, 800aa4a <_svfiprintf_r+0x1b2>
 800aa02:	9b03      	ldr	r3, [sp, #12]
 800aa04:	3307      	adds	r3, #7
 800aa06:	f023 0307 	bic.w	r3, r3, #7
 800aa0a:	3308      	adds	r3, #8
 800aa0c:	9303      	str	r3, [sp, #12]
 800aa0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa10:	4433      	add	r3, r6
 800aa12:	9309      	str	r3, [sp, #36]	; 0x24
 800aa14:	e767      	b.n	800a8e6 <_svfiprintf_r+0x4e>
 800aa16:	fb0c 3202 	mla	r2, ip, r2, r3
 800aa1a:	460c      	mov	r4, r1
 800aa1c:	2001      	movs	r0, #1
 800aa1e:	e7a5      	b.n	800a96c <_svfiprintf_r+0xd4>
 800aa20:	2300      	movs	r3, #0
 800aa22:	3401      	adds	r4, #1
 800aa24:	9305      	str	r3, [sp, #20]
 800aa26:	4619      	mov	r1, r3
 800aa28:	f04f 0c0a 	mov.w	ip, #10
 800aa2c:	4620      	mov	r0, r4
 800aa2e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aa32:	3a30      	subs	r2, #48	; 0x30
 800aa34:	2a09      	cmp	r2, #9
 800aa36:	d903      	bls.n	800aa40 <_svfiprintf_r+0x1a8>
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d0c5      	beq.n	800a9c8 <_svfiprintf_r+0x130>
 800aa3c:	9105      	str	r1, [sp, #20]
 800aa3e:	e7c3      	b.n	800a9c8 <_svfiprintf_r+0x130>
 800aa40:	fb0c 2101 	mla	r1, ip, r1, r2
 800aa44:	4604      	mov	r4, r0
 800aa46:	2301      	movs	r3, #1
 800aa48:	e7f0      	b.n	800aa2c <_svfiprintf_r+0x194>
 800aa4a:	ab03      	add	r3, sp, #12
 800aa4c:	9300      	str	r3, [sp, #0]
 800aa4e:	462a      	mov	r2, r5
 800aa50:	4b0f      	ldr	r3, [pc, #60]	; (800aa90 <_svfiprintf_r+0x1f8>)
 800aa52:	a904      	add	r1, sp, #16
 800aa54:	4638      	mov	r0, r7
 800aa56:	f7fd ffd9 	bl	8008a0c <_printf_float>
 800aa5a:	1c42      	adds	r2, r0, #1
 800aa5c:	4606      	mov	r6, r0
 800aa5e:	d1d6      	bne.n	800aa0e <_svfiprintf_r+0x176>
 800aa60:	89ab      	ldrh	r3, [r5, #12]
 800aa62:	065b      	lsls	r3, r3, #25
 800aa64:	f53f af2c 	bmi.w	800a8c0 <_svfiprintf_r+0x28>
 800aa68:	9809      	ldr	r0, [sp, #36]	; 0x24
 800aa6a:	b01d      	add	sp, #116	; 0x74
 800aa6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa70:	ab03      	add	r3, sp, #12
 800aa72:	9300      	str	r3, [sp, #0]
 800aa74:	462a      	mov	r2, r5
 800aa76:	4b06      	ldr	r3, [pc, #24]	; (800aa90 <_svfiprintf_r+0x1f8>)
 800aa78:	a904      	add	r1, sp, #16
 800aa7a:	4638      	mov	r0, r7
 800aa7c:	f7fe fa6a 	bl	8008f54 <_printf_i>
 800aa80:	e7eb      	b.n	800aa5a <_svfiprintf_r+0x1c2>
 800aa82:	bf00      	nop
 800aa84:	0800bbc4 	.word	0x0800bbc4
 800aa88:	0800bbce 	.word	0x0800bbce
 800aa8c:	08008a0d 	.word	0x08008a0d
 800aa90:	0800a7e1 	.word	0x0800a7e1
 800aa94:	0800bbca 	.word	0x0800bbca

0800aa98 <_sbrk_r>:
 800aa98:	b538      	push	{r3, r4, r5, lr}
 800aa9a:	4d06      	ldr	r5, [pc, #24]	; (800aab4 <_sbrk_r+0x1c>)
 800aa9c:	2300      	movs	r3, #0
 800aa9e:	4604      	mov	r4, r0
 800aaa0:	4608      	mov	r0, r1
 800aaa2:	602b      	str	r3, [r5, #0]
 800aaa4:	f7f7 fd10 	bl	80024c8 <_sbrk>
 800aaa8:	1c43      	adds	r3, r0, #1
 800aaaa:	d102      	bne.n	800aab2 <_sbrk_r+0x1a>
 800aaac:	682b      	ldr	r3, [r5, #0]
 800aaae:	b103      	cbz	r3, 800aab2 <_sbrk_r+0x1a>
 800aab0:	6023      	str	r3, [r4, #0]
 800aab2:	bd38      	pop	{r3, r4, r5, pc}
 800aab4:	20004368 	.word	0x20004368

0800aab8 <__assert_func>:
 800aab8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800aaba:	4614      	mov	r4, r2
 800aabc:	461a      	mov	r2, r3
 800aabe:	4b09      	ldr	r3, [pc, #36]	; (800aae4 <__assert_func+0x2c>)
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	4605      	mov	r5, r0
 800aac4:	68d8      	ldr	r0, [r3, #12]
 800aac6:	b14c      	cbz	r4, 800aadc <__assert_func+0x24>
 800aac8:	4b07      	ldr	r3, [pc, #28]	; (800aae8 <__assert_func+0x30>)
 800aaca:	9100      	str	r1, [sp, #0]
 800aacc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800aad0:	4906      	ldr	r1, [pc, #24]	; (800aaec <__assert_func+0x34>)
 800aad2:	462b      	mov	r3, r5
 800aad4:	f000 f80e 	bl	800aaf4 <fiprintf>
 800aad8:	f000 faac 	bl	800b034 <abort>
 800aadc:	4b04      	ldr	r3, [pc, #16]	; (800aaf0 <__assert_func+0x38>)
 800aade:	461c      	mov	r4, r3
 800aae0:	e7f3      	b.n	800aaca <__assert_func+0x12>
 800aae2:	bf00      	nop
 800aae4:	20000010 	.word	0x20000010
 800aae8:	0800bbd5 	.word	0x0800bbd5
 800aaec:	0800bbe2 	.word	0x0800bbe2
 800aaf0:	0800bc10 	.word	0x0800bc10

0800aaf4 <fiprintf>:
 800aaf4:	b40e      	push	{r1, r2, r3}
 800aaf6:	b503      	push	{r0, r1, lr}
 800aaf8:	4601      	mov	r1, r0
 800aafa:	ab03      	add	r3, sp, #12
 800aafc:	4805      	ldr	r0, [pc, #20]	; (800ab14 <fiprintf+0x20>)
 800aafe:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab02:	6800      	ldr	r0, [r0, #0]
 800ab04:	9301      	str	r3, [sp, #4]
 800ab06:	f000 f897 	bl	800ac38 <_vfiprintf_r>
 800ab0a:	b002      	add	sp, #8
 800ab0c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ab10:	b003      	add	sp, #12
 800ab12:	4770      	bx	lr
 800ab14:	20000010 	.word	0x20000010

0800ab18 <__ascii_mbtowc>:
 800ab18:	b082      	sub	sp, #8
 800ab1a:	b901      	cbnz	r1, 800ab1e <__ascii_mbtowc+0x6>
 800ab1c:	a901      	add	r1, sp, #4
 800ab1e:	b142      	cbz	r2, 800ab32 <__ascii_mbtowc+0x1a>
 800ab20:	b14b      	cbz	r3, 800ab36 <__ascii_mbtowc+0x1e>
 800ab22:	7813      	ldrb	r3, [r2, #0]
 800ab24:	600b      	str	r3, [r1, #0]
 800ab26:	7812      	ldrb	r2, [r2, #0]
 800ab28:	1e10      	subs	r0, r2, #0
 800ab2a:	bf18      	it	ne
 800ab2c:	2001      	movne	r0, #1
 800ab2e:	b002      	add	sp, #8
 800ab30:	4770      	bx	lr
 800ab32:	4610      	mov	r0, r2
 800ab34:	e7fb      	b.n	800ab2e <__ascii_mbtowc+0x16>
 800ab36:	f06f 0001 	mvn.w	r0, #1
 800ab3a:	e7f8      	b.n	800ab2e <__ascii_mbtowc+0x16>

0800ab3c <memmove>:
 800ab3c:	4288      	cmp	r0, r1
 800ab3e:	b510      	push	{r4, lr}
 800ab40:	eb01 0402 	add.w	r4, r1, r2
 800ab44:	d902      	bls.n	800ab4c <memmove+0x10>
 800ab46:	4284      	cmp	r4, r0
 800ab48:	4623      	mov	r3, r4
 800ab4a:	d807      	bhi.n	800ab5c <memmove+0x20>
 800ab4c:	1e43      	subs	r3, r0, #1
 800ab4e:	42a1      	cmp	r1, r4
 800ab50:	d008      	beq.n	800ab64 <memmove+0x28>
 800ab52:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ab56:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ab5a:	e7f8      	b.n	800ab4e <memmove+0x12>
 800ab5c:	4402      	add	r2, r0
 800ab5e:	4601      	mov	r1, r0
 800ab60:	428a      	cmp	r2, r1
 800ab62:	d100      	bne.n	800ab66 <memmove+0x2a>
 800ab64:	bd10      	pop	{r4, pc}
 800ab66:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ab6a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ab6e:	e7f7      	b.n	800ab60 <memmove+0x24>

0800ab70 <__malloc_lock>:
 800ab70:	4801      	ldr	r0, [pc, #4]	; (800ab78 <__malloc_lock+0x8>)
 800ab72:	f000 bc1f 	b.w	800b3b4 <__retarget_lock_acquire_recursive>
 800ab76:	bf00      	nop
 800ab78:	2000436c 	.word	0x2000436c

0800ab7c <__malloc_unlock>:
 800ab7c:	4801      	ldr	r0, [pc, #4]	; (800ab84 <__malloc_unlock+0x8>)
 800ab7e:	f000 bc1a 	b.w	800b3b6 <__retarget_lock_release_recursive>
 800ab82:	bf00      	nop
 800ab84:	2000436c 	.word	0x2000436c

0800ab88 <_realloc_r>:
 800ab88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab8c:	4680      	mov	r8, r0
 800ab8e:	4614      	mov	r4, r2
 800ab90:	460e      	mov	r6, r1
 800ab92:	b921      	cbnz	r1, 800ab9e <_realloc_r+0x16>
 800ab94:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ab98:	4611      	mov	r1, r2
 800ab9a:	f7ff bdad 	b.w	800a6f8 <_malloc_r>
 800ab9e:	b92a      	cbnz	r2, 800abac <_realloc_r+0x24>
 800aba0:	f7ff fd3e 	bl	800a620 <_free_r>
 800aba4:	4625      	mov	r5, r4
 800aba6:	4628      	mov	r0, r5
 800aba8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800abac:	f000 fc6a 	bl	800b484 <_malloc_usable_size_r>
 800abb0:	4284      	cmp	r4, r0
 800abb2:	4607      	mov	r7, r0
 800abb4:	d802      	bhi.n	800abbc <_realloc_r+0x34>
 800abb6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800abba:	d812      	bhi.n	800abe2 <_realloc_r+0x5a>
 800abbc:	4621      	mov	r1, r4
 800abbe:	4640      	mov	r0, r8
 800abc0:	f7ff fd9a 	bl	800a6f8 <_malloc_r>
 800abc4:	4605      	mov	r5, r0
 800abc6:	2800      	cmp	r0, #0
 800abc8:	d0ed      	beq.n	800aba6 <_realloc_r+0x1e>
 800abca:	42bc      	cmp	r4, r7
 800abcc:	4622      	mov	r2, r4
 800abce:	4631      	mov	r1, r6
 800abd0:	bf28      	it	cs
 800abd2:	463a      	movcs	r2, r7
 800abd4:	f7fd fe64 	bl	80088a0 <memcpy>
 800abd8:	4631      	mov	r1, r6
 800abda:	4640      	mov	r0, r8
 800abdc:	f7ff fd20 	bl	800a620 <_free_r>
 800abe0:	e7e1      	b.n	800aba6 <_realloc_r+0x1e>
 800abe2:	4635      	mov	r5, r6
 800abe4:	e7df      	b.n	800aba6 <_realloc_r+0x1e>

0800abe6 <__sfputc_r>:
 800abe6:	6893      	ldr	r3, [r2, #8]
 800abe8:	3b01      	subs	r3, #1
 800abea:	2b00      	cmp	r3, #0
 800abec:	b410      	push	{r4}
 800abee:	6093      	str	r3, [r2, #8]
 800abf0:	da08      	bge.n	800ac04 <__sfputc_r+0x1e>
 800abf2:	6994      	ldr	r4, [r2, #24]
 800abf4:	42a3      	cmp	r3, r4
 800abf6:	db01      	blt.n	800abfc <__sfputc_r+0x16>
 800abf8:	290a      	cmp	r1, #10
 800abfa:	d103      	bne.n	800ac04 <__sfputc_r+0x1e>
 800abfc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ac00:	f000 b94a 	b.w	800ae98 <__swbuf_r>
 800ac04:	6813      	ldr	r3, [r2, #0]
 800ac06:	1c58      	adds	r0, r3, #1
 800ac08:	6010      	str	r0, [r2, #0]
 800ac0a:	7019      	strb	r1, [r3, #0]
 800ac0c:	4608      	mov	r0, r1
 800ac0e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ac12:	4770      	bx	lr

0800ac14 <__sfputs_r>:
 800ac14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac16:	4606      	mov	r6, r0
 800ac18:	460f      	mov	r7, r1
 800ac1a:	4614      	mov	r4, r2
 800ac1c:	18d5      	adds	r5, r2, r3
 800ac1e:	42ac      	cmp	r4, r5
 800ac20:	d101      	bne.n	800ac26 <__sfputs_r+0x12>
 800ac22:	2000      	movs	r0, #0
 800ac24:	e007      	b.n	800ac36 <__sfputs_r+0x22>
 800ac26:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac2a:	463a      	mov	r2, r7
 800ac2c:	4630      	mov	r0, r6
 800ac2e:	f7ff ffda 	bl	800abe6 <__sfputc_r>
 800ac32:	1c43      	adds	r3, r0, #1
 800ac34:	d1f3      	bne.n	800ac1e <__sfputs_r+0xa>
 800ac36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ac38 <_vfiprintf_r>:
 800ac38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac3c:	460d      	mov	r5, r1
 800ac3e:	b09d      	sub	sp, #116	; 0x74
 800ac40:	4614      	mov	r4, r2
 800ac42:	4698      	mov	r8, r3
 800ac44:	4606      	mov	r6, r0
 800ac46:	b118      	cbz	r0, 800ac50 <_vfiprintf_r+0x18>
 800ac48:	6983      	ldr	r3, [r0, #24]
 800ac4a:	b90b      	cbnz	r3, 800ac50 <_vfiprintf_r+0x18>
 800ac4c:	f000 fb14 	bl	800b278 <__sinit>
 800ac50:	4b89      	ldr	r3, [pc, #548]	; (800ae78 <_vfiprintf_r+0x240>)
 800ac52:	429d      	cmp	r5, r3
 800ac54:	d11b      	bne.n	800ac8e <_vfiprintf_r+0x56>
 800ac56:	6875      	ldr	r5, [r6, #4]
 800ac58:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ac5a:	07d9      	lsls	r1, r3, #31
 800ac5c:	d405      	bmi.n	800ac6a <_vfiprintf_r+0x32>
 800ac5e:	89ab      	ldrh	r3, [r5, #12]
 800ac60:	059a      	lsls	r2, r3, #22
 800ac62:	d402      	bmi.n	800ac6a <_vfiprintf_r+0x32>
 800ac64:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ac66:	f000 fba5 	bl	800b3b4 <__retarget_lock_acquire_recursive>
 800ac6a:	89ab      	ldrh	r3, [r5, #12]
 800ac6c:	071b      	lsls	r3, r3, #28
 800ac6e:	d501      	bpl.n	800ac74 <_vfiprintf_r+0x3c>
 800ac70:	692b      	ldr	r3, [r5, #16]
 800ac72:	b9eb      	cbnz	r3, 800acb0 <_vfiprintf_r+0x78>
 800ac74:	4629      	mov	r1, r5
 800ac76:	4630      	mov	r0, r6
 800ac78:	f000 f96e 	bl	800af58 <__swsetup_r>
 800ac7c:	b1c0      	cbz	r0, 800acb0 <_vfiprintf_r+0x78>
 800ac7e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ac80:	07dc      	lsls	r4, r3, #31
 800ac82:	d50e      	bpl.n	800aca2 <_vfiprintf_r+0x6a>
 800ac84:	f04f 30ff 	mov.w	r0, #4294967295
 800ac88:	b01d      	add	sp, #116	; 0x74
 800ac8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac8e:	4b7b      	ldr	r3, [pc, #492]	; (800ae7c <_vfiprintf_r+0x244>)
 800ac90:	429d      	cmp	r5, r3
 800ac92:	d101      	bne.n	800ac98 <_vfiprintf_r+0x60>
 800ac94:	68b5      	ldr	r5, [r6, #8]
 800ac96:	e7df      	b.n	800ac58 <_vfiprintf_r+0x20>
 800ac98:	4b79      	ldr	r3, [pc, #484]	; (800ae80 <_vfiprintf_r+0x248>)
 800ac9a:	429d      	cmp	r5, r3
 800ac9c:	bf08      	it	eq
 800ac9e:	68f5      	ldreq	r5, [r6, #12]
 800aca0:	e7da      	b.n	800ac58 <_vfiprintf_r+0x20>
 800aca2:	89ab      	ldrh	r3, [r5, #12]
 800aca4:	0598      	lsls	r0, r3, #22
 800aca6:	d4ed      	bmi.n	800ac84 <_vfiprintf_r+0x4c>
 800aca8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800acaa:	f000 fb84 	bl	800b3b6 <__retarget_lock_release_recursive>
 800acae:	e7e9      	b.n	800ac84 <_vfiprintf_r+0x4c>
 800acb0:	2300      	movs	r3, #0
 800acb2:	9309      	str	r3, [sp, #36]	; 0x24
 800acb4:	2320      	movs	r3, #32
 800acb6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800acba:	f8cd 800c 	str.w	r8, [sp, #12]
 800acbe:	2330      	movs	r3, #48	; 0x30
 800acc0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ae84 <_vfiprintf_r+0x24c>
 800acc4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800acc8:	f04f 0901 	mov.w	r9, #1
 800accc:	4623      	mov	r3, r4
 800acce:	469a      	mov	sl, r3
 800acd0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800acd4:	b10a      	cbz	r2, 800acda <_vfiprintf_r+0xa2>
 800acd6:	2a25      	cmp	r2, #37	; 0x25
 800acd8:	d1f9      	bne.n	800acce <_vfiprintf_r+0x96>
 800acda:	ebba 0b04 	subs.w	fp, sl, r4
 800acde:	d00b      	beq.n	800acf8 <_vfiprintf_r+0xc0>
 800ace0:	465b      	mov	r3, fp
 800ace2:	4622      	mov	r2, r4
 800ace4:	4629      	mov	r1, r5
 800ace6:	4630      	mov	r0, r6
 800ace8:	f7ff ff94 	bl	800ac14 <__sfputs_r>
 800acec:	3001      	adds	r0, #1
 800acee:	f000 80aa 	beq.w	800ae46 <_vfiprintf_r+0x20e>
 800acf2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800acf4:	445a      	add	r2, fp
 800acf6:	9209      	str	r2, [sp, #36]	; 0x24
 800acf8:	f89a 3000 	ldrb.w	r3, [sl]
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	f000 80a2 	beq.w	800ae46 <_vfiprintf_r+0x20e>
 800ad02:	2300      	movs	r3, #0
 800ad04:	f04f 32ff 	mov.w	r2, #4294967295
 800ad08:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ad0c:	f10a 0a01 	add.w	sl, sl, #1
 800ad10:	9304      	str	r3, [sp, #16]
 800ad12:	9307      	str	r3, [sp, #28]
 800ad14:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ad18:	931a      	str	r3, [sp, #104]	; 0x68
 800ad1a:	4654      	mov	r4, sl
 800ad1c:	2205      	movs	r2, #5
 800ad1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad22:	4858      	ldr	r0, [pc, #352]	; (800ae84 <_vfiprintf_r+0x24c>)
 800ad24:	f7f5 fa74 	bl	8000210 <memchr>
 800ad28:	9a04      	ldr	r2, [sp, #16]
 800ad2a:	b9d8      	cbnz	r0, 800ad64 <_vfiprintf_r+0x12c>
 800ad2c:	06d1      	lsls	r1, r2, #27
 800ad2e:	bf44      	itt	mi
 800ad30:	2320      	movmi	r3, #32
 800ad32:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ad36:	0713      	lsls	r3, r2, #28
 800ad38:	bf44      	itt	mi
 800ad3a:	232b      	movmi	r3, #43	; 0x2b
 800ad3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ad40:	f89a 3000 	ldrb.w	r3, [sl]
 800ad44:	2b2a      	cmp	r3, #42	; 0x2a
 800ad46:	d015      	beq.n	800ad74 <_vfiprintf_r+0x13c>
 800ad48:	9a07      	ldr	r2, [sp, #28]
 800ad4a:	4654      	mov	r4, sl
 800ad4c:	2000      	movs	r0, #0
 800ad4e:	f04f 0c0a 	mov.w	ip, #10
 800ad52:	4621      	mov	r1, r4
 800ad54:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ad58:	3b30      	subs	r3, #48	; 0x30
 800ad5a:	2b09      	cmp	r3, #9
 800ad5c:	d94e      	bls.n	800adfc <_vfiprintf_r+0x1c4>
 800ad5e:	b1b0      	cbz	r0, 800ad8e <_vfiprintf_r+0x156>
 800ad60:	9207      	str	r2, [sp, #28]
 800ad62:	e014      	b.n	800ad8e <_vfiprintf_r+0x156>
 800ad64:	eba0 0308 	sub.w	r3, r0, r8
 800ad68:	fa09 f303 	lsl.w	r3, r9, r3
 800ad6c:	4313      	orrs	r3, r2
 800ad6e:	9304      	str	r3, [sp, #16]
 800ad70:	46a2      	mov	sl, r4
 800ad72:	e7d2      	b.n	800ad1a <_vfiprintf_r+0xe2>
 800ad74:	9b03      	ldr	r3, [sp, #12]
 800ad76:	1d19      	adds	r1, r3, #4
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	9103      	str	r1, [sp, #12]
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	bfbb      	ittet	lt
 800ad80:	425b      	neglt	r3, r3
 800ad82:	f042 0202 	orrlt.w	r2, r2, #2
 800ad86:	9307      	strge	r3, [sp, #28]
 800ad88:	9307      	strlt	r3, [sp, #28]
 800ad8a:	bfb8      	it	lt
 800ad8c:	9204      	strlt	r2, [sp, #16]
 800ad8e:	7823      	ldrb	r3, [r4, #0]
 800ad90:	2b2e      	cmp	r3, #46	; 0x2e
 800ad92:	d10c      	bne.n	800adae <_vfiprintf_r+0x176>
 800ad94:	7863      	ldrb	r3, [r4, #1]
 800ad96:	2b2a      	cmp	r3, #42	; 0x2a
 800ad98:	d135      	bne.n	800ae06 <_vfiprintf_r+0x1ce>
 800ad9a:	9b03      	ldr	r3, [sp, #12]
 800ad9c:	1d1a      	adds	r2, r3, #4
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	9203      	str	r2, [sp, #12]
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	bfb8      	it	lt
 800ada6:	f04f 33ff 	movlt.w	r3, #4294967295
 800adaa:	3402      	adds	r4, #2
 800adac:	9305      	str	r3, [sp, #20]
 800adae:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ae94 <_vfiprintf_r+0x25c>
 800adb2:	7821      	ldrb	r1, [r4, #0]
 800adb4:	2203      	movs	r2, #3
 800adb6:	4650      	mov	r0, sl
 800adb8:	f7f5 fa2a 	bl	8000210 <memchr>
 800adbc:	b140      	cbz	r0, 800add0 <_vfiprintf_r+0x198>
 800adbe:	2340      	movs	r3, #64	; 0x40
 800adc0:	eba0 000a 	sub.w	r0, r0, sl
 800adc4:	fa03 f000 	lsl.w	r0, r3, r0
 800adc8:	9b04      	ldr	r3, [sp, #16]
 800adca:	4303      	orrs	r3, r0
 800adcc:	3401      	adds	r4, #1
 800adce:	9304      	str	r3, [sp, #16]
 800add0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800add4:	482c      	ldr	r0, [pc, #176]	; (800ae88 <_vfiprintf_r+0x250>)
 800add6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800adda:	2206      	movs	r2, #6
 800addc:	f7f5 fa18 	bl	8000210 <memchr>
 800ade0:	2800      	cmp	r0, #0
 800ade2:	d03f      	beq.n	800ae64 <_vfiprintf_r+0x22c>
 800ade4:	4b29      	ldr	r3, [pc, #164]	; (800ae8c <_vfiprintf_r+0x254>)
 800ade6:	bb1b      	cbnz	r3, 800ae30 <_vfiprintf_r+0x1f8>
 800ade8:	9b03      	ldr	r3, [sp, #12]
 800adea:	3307      	adds	r3, #7
 800adec:	f023 0307 	bic.w	r3, r3, #7
 800adf0:	3308      	adds	r3, #8
 800adf2:	9303      	str	r3, [sp, #12]
 800adf4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800adf6:	443b      	add	r3, r7
 800adf8:	9309      	str	r3, [sp, #36]	; 0x24
 800adfa:	e767      	b.n	800accc <_vfiprintf_r+0x94>
 800adfc:	fb0c 3202 	mla	r2, ip, r2, r3
 800ae00:	460c      	mov	r4, r1
 800ae02:	2001      	movs	r0, #1
 800ae04:	e7a5      	b.n	800ad52 <_vfiprintf_r+0x11a>
 800ae06:	2300      	movs	r3, #0
 800ae08:	3401      	adds	r4, #1
 800ae0a:	9305      	str	r3, [sp, #20]
 800ae0c:	4619      	mov	r1, r3
 800ae0e:	f04f 0c0a 	mov.w	ip, #10
 800ae12:	4620      	mov	r0, r4
 800ae14:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ae18:	3a30      	subs	r2, #48	; 0x30
 800ae1a:	2a09      	cmp	r2, #9
 800ae1c:	d903      	bls.n	800ae26 <_vfiprintf_r+0x1ee>
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d0c5      	beq.n	800adae <_vfiprintf_r+0x176>
 800ae22:	9105      	str	r1, [sp, #20]
 800ae24:	e7c3      	b.n	800adae <_vfiprintf_r+0x176>
 800ae26:	fb0c 2101 	mla	r1, ip, r1, r2
 800ae2a:	4604      	mov	r4, r0
 800ae2c:	2301      	movs	r3, #1
 800ae2e:	e7f0      	b.n	800ae12 <_vfiprintf_r+0x1da>
 800ae30:	ab03      	add	r3, sp, #12
 800ae32:	9300      	str	r3, [sp, #0]
 800ae34:	462a      	mov	r2, r5
 800ae36:	4b16      	ldr	r3, [pc, #88]	; (800ae90 <_vfiprintf_r+0x258>)
 800ae38:	a904      	add	r1, sp, #16
 800ae3a:	4630      	mov	r0, r6
 800ae3c:	f7fd fde6 	bl	8008a0c <_printf_float>
 800ae40:	4607      	mov	r7, r0
 800ae42:	1c78      	adds	r0, r7, #1
 800ae44:	d1d6      	bne.n	800adf4 <_vfiprintf_r+0x1bc>
 800ae46:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ae48:	07d9      	lsls	r1, r3, #31
 800ae4a:	d405      	bmi.n	800ae58 <_vfiprintf_r+0x220>
 800ae4c:	89ab      	ldrh	r3, [r5, #12]
 800ae4e:	059a      	lsls	r2, r3, #22
 800ae50:	d402      	bmi.n	800ae58 <_vfiprintf_r+0x220>
 800ae52:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ae54:	f000 faaf 	bl	800b3b6 <__retarget_lock_release_recursive>
 800ae58:	89ab      	ldrh	r3, [r5, #12]
 800ae5a:	065b      	lsls	r3, r3, #25
 800ae5c:	f53f af12 	bmi.w	800ac84 <_vfiprintf_r+0x4c>
 800ae60:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ae62:	e711      	b.n	800ac88 <_vfiprintf_r+0x50>
 800ae64:	ab03      	add	r3, sp, #12
 800ae66:	9300      	str	r3, [sp, #0]
 800ae68:	462a      	mov	r2, r5
 800ae6a:	4b09      	ldr	r3, [pc, #36]	; (800ae90 <_vfiprintf_r+0x258>)
 800ae6c:	a904      	add	r1, sp, #16
 800ae6e:	4630      	mov	r0, r6
 800ae70:	f7fe f870 	bl	8008f54 <_printf_i>
 800ae74:	e7e4      	b.n	800ae40 <_vfiprintf_r+0x208>
 800ae76:	bf00      	nop
 800ae78:	0800bd3c 	.word	0x0800bd3c
 800ae7c:	0800bd5c 	.word	0x0800bd5c
 800ae80:	0800bd1c 	.word	0x0800bd1c
 800ae84:	0800bbc4 	.word	0x0800bbc4
 800ae88:	0800bbce 	.word	0x0800bbce
 800ae8c:	08008a0d 	.word	0x08008a0d
 800ae90:	0800ac15 	.word	0x0800ac15
 800ae94:	0800bbca 	.word	0x0800bbca

0800ae98 <__swbuf_r>:
 800ae98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae9a:	460e      	mov	r6, r1
 800ae9c:	4614      	mov	r4, r2
 800ae9e:	4605      	mov	r5, r0
 800aea0:	b118      	cbz	r0, 800aeaa <__swbuf_r+0x12>
 800aea2:	6983      	ldr	r3, [r0, #24]
 800aea4:	b90b      	cbnz	r3, 800aeaa <__swbuf_r+0x12>
 800aea6:	f000 f9e7 	bl	800b278 <__sinit>
 800aeaa:	4b21      	ldr	r3, [pc, #132]	; (800af30 <__swbuf_r+0x98>)
 800aeac:	429c      	cmp	r4, r3
 800aeae:	d12b      	bne.n	800af08 <__swbuf_r+0x70>
 800aeb0:	686c      	ldr	r4, [r5, #4]
 800aeb2:	69a3      	ldr	r3, [r4, #24]
 800aeb4:	60a3      	str	r3, [r4, #8]
 800aeb6:	89a3      	ldrh	r3, [r4, #12]
 800aeb8:	071a      	lsls	r2, r3, #28
 800aeba:	d52f      	bpl.n	800af1c <__swbuf_r+0x84>
 800aebc:	6923      	ldr	r3, [r4, #16]
 800aebe:	b36b      	cbz	r3, 800af1c <__swbuf_r+0x84>
 800aec0:	6923      	ldr	r3, [r4, #16]
 800aec2:	6820      	ldr	r0, [r4, #0]
 800aec4:	1ac0      	subs	r0, r0, r3
 800aec6:	6963      	ldr	r3, [r4, #20]
 800aec8:	b2f6      	uxtb	r6, r6
 800aeca:	4283      	cmp	r3, r0
 800aecc:	4637      	mov	r7, r6
 800aece:	dc04      	bgt.n	800aeda <__swbuf_r+0x42>
 800aed0:	4621      	mov	r1, r4
 800aed2:	4628      	mov	r0, r5
 800aed4:	f000 f93c 	bl	800b150 <_fflush_r>
 800aed8:	bb30      	cbnz	r0, 800af28 <__swbuf_r+0x90>
 800aeda:	68a3      	ldr	r3, [r4, #8]
 800aedc:	3b01      	subs	r3, #1
 800aede:	60a3      	str	r3, [r4, #8]
 800aee0:	6823      	ldr	r3, [r4, #0]
 800aee2:	1c5a      	adds	r2, r3, #1
 800aee4:	6022      	str	r2, [r4, #0]
 800aee6:	701e      	strb	r6, [r3, #0]
 800aee8:	6963      	ldr	r3, [r4, #20]
 800aeea:	3001      	adds	r0, #1
 800aeec:	4283      	cmp	r3, r0
 800aeee:	d004      	beq.n	800aefa <__swbuf_r+0x62>
 800aef0:	89a3      	ldrh	r3, [r4, #12]
 800aef2:	07db      	lsls	r3, r3, #31
 800aef4:	d506      	bpl.n	800af04 <__swbuf_r+0x6c>
 800aef6:	2e0a      	cmp	r6, #10
 800aef8:	d104      	bne.n	800af04 <__swbuf_r+0x6c>
 800aefa:	4621      	mov	r1, r4
 800aefc:	4628      	mov	r0, r5
 800aefe:	f000 f927 	bl	800b150 <_fflush_r>
 800af02:	b988      	cbnz	r0, 800af28 <__swbuf_r+0x90>
 800af04:	4638      	mov	r0, r7
 800af06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af08:	4b0a      	ldr	r3, [pc, #40]	; (800af34 <__swbuf_r+0x9c>)
 800af0a:	429c      	cmp	r4, r3
 800af0c:	d101      	bne.n	800af12 <__swbuf_r+0x7a>
 800af0e:	68ac      	ldr	r4, [r5, #8]
 800af10:	e7cf      	b.n	800aeb2 <__swbuf_r+0x1a>
 800af12:	4b09      	ldr	r3, [pc, #36]	; (800af38 <__swbuf_r+0xa0>)
 800af14:	429c      	cmp	r4, r3
 800af16:	bf08      	it	eq
 800af18:	68ec      	ldreq	r4, [r5, #12]
 800af1a:	e7ca      	b.n	800aeb2 <__swbuf_r+0x1a>
 800af1c:	4621      	mov	r1, r4
 800af1e:	4628      	mov	r0, r5
 800af20:	f000 f81a 	bl	800af58 <__swsetup_r>
 800af24:	2800      	cmp	r0, #0
 800af26:	d0cb      	beq.n	800aec0 <__swbuf_r+0x28>
 800af28:	f04f 37ff 	mov.w	r7, #4294967295
 800af2c:	e7ea      	b.n	800af04 <__swbuf_r+0x6c>
 800af2e:	bf00      	nop
 800af30:	0800bd3c 	.word	0x0800bd3c
 800af34:	0800bd5c 	.word	0x0800bd5c
 800af38:	0800bd1c 	.word	0x0800bd1c

0800af3c <__ascii_wctomb>:
 800af3c:	b149      	cbz	r1, 800af52 <__ascii_wctomb+0x16>
 800af3e:	2aff      	cmp	r2, #255	; 0xff
 800af40:	bf85      	ittet	hi
 800af42:	238a      	movhi	r3, #138	; 0x8a
 800af44:	6003      	strhi	r3, [r0, #0]
 800af46:	700a      	strbls	r2, [r1, #0]
 800af48:	f04f 30ff 	movhi.w	r0, #4294967295
 800af4c:	bf98      	it	ls
 800af4e:	2001      	movls	r0, #1
 800af50:	4770      	bx	lr
 800af52:	4608      	mov	r0, r1
 800af54:	4770      	bx	lr
	...

0800af58 <__swsetup_r>:
 800af58:	4b32      	ldr	r3, [pc, #200]	; (800b024 <__swsetup_r+0xcc>)
 800af5a:	b570      	push	{r4, r5, r6, lr}
 800af5c:	681d      	ldr	r5, [r3, #0]
 800af5e:	4606      	mov	r6, r0
 800af60:	460c      	mov	r4, r1
 800af62:	b125      	cbz	r5, 800af6e <__swsetup_r+0x16>
 800af64:	69ab      	ldr	r3, [r5, #24]
 800af66:	b913      	cbnz	r3, 800af6e <__swsetup_r+0x16>
 800af68:	4628      	mov	r0, r5
 800af6a:	f000 f985 	bl	800b278 <__sinit>
 800af6e:	4b2e      	ldr	r3, [pc, #184]	; (800b028 <__swsetup_r+0xd0>)
 800af70:	429c      	cmp	r4, r3
 800af72:	d10f      	bne.n	800af94 <__swsetup_r+0x3c>
 800af74:	686c      	ldr	r4, [r5, #4]
 800af76:	89a3      	ldrh	r3, [r4, #12]
 800af78:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800af7c:	0719      	lsls	r1, r3, #28
 800af7e:	d42c      	bmi.n	800afda <__swsetup_r+0x82>
 800af80:	06dd      	lsls	r5, r3, #27
 800af82:	d411      	bmi.n	800afa8 <__swsetup_r+0x50>
 800af84:	2309      	movs	r3, #9
 800af86:	6033      	str	r3, [r6, #0]
 800af88:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800af8c:	81a3      	strh	r3, [r4, #12]
 800af8e:	f04f 30ff 	mov.w	r0, #4294967295
 800af92:	e03e      	b.n	800b012 <__swsetup_r+0xba>
 800af94:	4b25      	ldr	r3, [pc, #148]	; (800b02c <__swsetup_r+0xd4>)
 800af96:	429c      	cmp	r4, r3
 800af98:	d101      	bne.n	800af9e <__swsetup_r+0x46>
 800af9a:	68ac      	ldr	r4, [r5, #8]
 800af9c:	e7eb      	b.n	800af76 <__swsetup_r+0x1e>
 800af9e:	4b24      	ldr	r3, [pc, #144]	; (800b030 <__swsetup_r+0xd8>)
 800afa0:	429c      	cmp	r4, r3
 800afa2:	bf08      	it	eq
 800afa4:	68ec      	ldreq	r4, [r5, #12]
 800afa6:	e7e6      	b.n	800af76 <__swsetup_r+0x1e>
 800afa8:	0758      	lsls	r0, r3, #29
 800afaa:	d512      	bpl.n	800afd2 <__swsetup_r+0x7a>
 800afac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800afae:	b141      	cbz	r1, 800afc2 <__swsetup_r+0x6a>
 800afb0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800afb4:	4299      	cmp	r1, r3
 800afb6:	d002      	beq.n	800afbe <__swsetup_r+0x66>
 800afb8:	4630      	mov	r0, r6
 800afba:	f7ff fb31 	bl	800a620 <_free_r>
 800afbe:	2300      	movs	r3, #0
 800afc0:	6363      	str	r3, [r4, #52]	; 0x34
 800afc2:	89a3      	ldrh	r3, [r4, #12]
 800afc4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800afc8:	81a3      	strh	r3, [r4, #12]
 800afca:	2300      	movs	r3, #0
 800afcc:	6063      	str	r3, [r4, #4]
 800afce:	6923      	ldr	r3, [r4, #16]
 800afd0:	6023      	str	r3, [r4, #0]
 800afd2:	89a3      	ldrh	r3, [r4, #12]
 800afd4:	f043 0308 	orr.w	r3, r3, #8
 800afd8:	81a3      	strh	r3, [r4, #12]
 800afda:	6923      	ldr	r3, [r4, #16]
 800afdc:	b94b      	cbnz	r3, 800aff2 <__swsetup_r+0x9a>
 800afde:	89a3      	ldrh	r3, [r4, #12]
 800afe0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800afe4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800afe8:	d003      	beq.n	800aff2 <__swsetup_r+0x9a>
 800afea:	4621      	mov	r1, r4
 800afec:	4630      	mov	r0, r6
 800afee:	f000 fa09 	bl	800b404 <__smakebuf_r>
 800aff2:	89a0      	ldrh	r0, [r4, #12]
 800aff4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800aff8:	f010 0301 	ands.w	r3, r0, #1
 800affc:	d00a      	beq.n	800b014 <__swsetup_r+0xbc>
 800affe:	2300      	movs	r3, #0
 800b000:	60a3      	str	r3, [r4, #8]
 800b002:	6963      	ldr	r3, [r4, #20]
 800b004:	425b      	negs	r3, r3
 800b006:	61a3      	str	r3, [r4, #24]
 800b008:	6923      	ldr	r3, [r4, #16]
 800b00a:	b943      	cbnz	r3, 800b01e <__swsetup_r+0xc6>
 800b00c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b010:	d1ba      	bne.n	800af88 <__swsetup_r+0x30>
 800b012:	bd70      	pop	{r4, r5, r6, pc}
 800b014:	0781      	lsls	r1, r0, #30
 800b016:	bf58      	it	pl
 800b018:	6963      	ldrpl	r3, [r4, #20]
 800b01a:	60a3      	str	r3, [r4, #8]
 800b01c:	e7f4      	b.n	800b008 <__swsetup_r+0xb0>
 800b01e:	2000      	movs	r0, #0
 800b020:	e7f7      	b.n	800b012 <__swsetup_r+0xba>
 800b022:	bf00      	nop
 800b024:	20000010 	.word	0x20000010
 800b028:	0800bd3c 	.word	0x0800bd3c
 800b02c:	0800bd5c 	.word	0x0800bd5c
 800b030:	0800bd1c 	.word	0x0800bd1c

0800b034 <abort>:
 800b034:	b508      	push	{r3, lr}
 800b036:	2006      	movs	r0, #6
 800b038:	f000 fa54 	bl	800b4e4 <raise>
 800b03c:	2001      	movs	r0, #1
 800b03e:	f7f7 f9cb 	bl	80023d8 <_exit>
	...

0800b044 <__sflush_r>:
 800b044:	898a      	ldrh	r2, [r1, #12]
 800b046:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b04a:	4605      	mov	r5, r0
 800b04c:	0710      	lsls	r0, r2, #28
 800b04e:	460c      	mov	r4, r1
 800b050:	d458      	bmi.n	800b104 <__sflush_r+0xc0>
 800b052:	684b      	ldr	r3, [r1, #4]
 800b054:	2b00      	cmp	r3, #0
 800b056:	dc05      	bgt.n	800b064 <__sflush_r+0x20>
 800b058:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	dc02      	bgt.n	800b064 <__sflush_r+0x20>
 800b05e:	2000      	movs	r0, #0
 800b060:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b064:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b066:	2e00      	cmp	r6, #0
 800b068:	d0f9      	beq.n	800b05e <__sflush_r+0x1a>
 800b06a:	2300      	movs	r3, #0
 800b06c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b070:	682f      	ldr	r7, [r5, #0]
 800b072:	602b      	str	r3, [r5, #0]
 800b074:	d032      	beq.n	800b0dc <__sflush_r+0x98>
 800b076:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b078:	89a3      	ldrh	r3, [r4, #12]
 800b07a:	075a      	lsls	r2, r3, #29
 800b07c:	d505      	bpl.n	800b08a <__sflush_r+0x46>
 800b07e:	6863      	ldr	r3, [r4, #4]
 800b080:	1ac0      	subs	r0, r0, r3
 800b082:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b084:	b10b      	cbz	r3, 800b08a <__sflush_r+0x46>
 800b086:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b088:	1ac0      	subs	r0, r0, r3
 800b08a:	2300      	movs	r3, #0
 800b08c:	4602      	mov	r2, r0
 800b08e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b090:	6a21      	ldr	r1, [r4, #32]
 800b092:	4628      	mov	r0, r5
 800b094:	47b0      	blx	r6
 800b096:	1c43      	adds	r3, r0, #1
 800b098:	89a3      	ldrh	r3, [r4, #12]
 800b09a:	d106      	bne.n	800b0aa <__sflush_r+0x66>
 800b09c:	6829      	ldr	r1, [r5, #0]
 800b09e:	291d      	cmp	r1, #29
 800b0a0:	d82c      	bhi.n	800b0fc <__sflush_r+0xb8>
 800b0a2:	4a2a      	ldr	r2, [pc, #168]	; (800b14c <__sflush_r+0x108>)
 800b0a4:	40ca      	lsrs	r2, r1
 800b0a6:	07d6      	lsls	r6, r2, #31
 800b0a8:	d528      	bpl.n	800b0fc <__sflush_r+0xb8>
 800b0aa:	2200      	movs	r2, #0
 800b0ac:	6062      	str	r2, [r4, #4]
 800b0ae:	04d9      	lsls	r1, r3, #19
 800b0b0:	6922      	ldr	r2, [r4, #16]
 800b0b2:	6022      	str	r2, [r4, #0]
 800b0b4:	d504      	bpl.n	800b0c0 <__sflush_r+0x7c>
 800b0b6:	1c42      	adds	r2, r0, #1
 800b0b8:	d101      	bne.n	800b0be <__sflush_r+0x7a>
 800b0ba:	682b      	ldr	r3, [r5, #0]
 800b0bc:	b903      	cbnz	r3, 800b0c0 <__sflush_r+0x7c>
 800b0be:	6560      	str	r0, [r4, #84]	; 0x54
 800b0c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b0c2:	602f      	str	r7, [r5, #0]
 800b0c4:	2900      	cmp	r1, #0
 800b0c6:	d0ca      	beq.n	800b05e <__sflush_r+0x1a>
 800b0c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b0cc:	4299      	cmp	r1, r3
 800b0ce:	d002      	beq.n	800b0d6 <__sflush_r+0x92>
 800b0d0:	4628      	mov	r0, r5
 800b0d2:	f7ff faa5 	bl	800a620 <_free_r>
 800b0d6:	2000      	movs	r0, #0
 800b0d8:	6360      	str	r0, [r4, #52]	; 0x34
 800b0da:	e7c1      	b.n	800b060 <__sflush_r+0x1c>
 800b0dc:	6a21      	ldr	r1, [r4, #32]
 800b0de:	2301      	movs	r3, #1
 800b0e0:	4628      	mov	r0, r5
 800b0e2:	47b0      	blx	r6
 800b0e4:	1c41      	adds	r1, r0, #1
 800b0e6:	d1c7      	bne.n	800b078 <__sflush_r+0x34>
 800b0e8:	682b      	ldr	r3, [r5, #0]
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d0c4      	beq.n	800b078 <__sflush_r+0x34>
 800b0ee:	2b1d      	cmp	r3, #29
 800b0f0:	d001      	beq.n	800b0f6 <__sflush_r+0xb2>
 800b0f2:	2b16      	cmp	r3, #22
 800b0f4:	d101      	bne.n	800b0fa <__sflush_r+0xb6>
 800b0f6:	602f      	str	r7, [r5, #0]
 800b0f8:	e7b1      	b.n	800b05e <__sflush_r+0x1a>
 800b0fa:	89a3      	ldrh	r3, [r4, #12]
 800b0fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b100:	81a3      	strh	r3, [r4, #12]
 800b102:	e7ad      	b.n	800b060 <__sflush_r+0x1c>
 800b104:	690f      	ldr	r7, [r1, #16]
 800b106:	2f00      	cmp	r7, #0
 800b108:	d0a9      	beq.n	800b05e <__sflush_r+0x1a>
 800b10a:	0793      	lsls	r3, r2, #30
 800b10c:	680e      	ldr	r6, [r1, #0]
 800b10e:	bf08      	it	eq
 800b110:	694b      	ldreq	r3, [r1, #20]
 800b112:	600f      	str	r7, [r1, #0]
 800b114:	bf18      	it	ne
 800b116:	2300      	movne	r3, #0
 800b118:	eba6 0807 	sub.w	r8, r6, r7
 800b11c:	608b      	str	r3, [r1, #8]
 800b11e:	f1b8 0f00 	cmp.w	r8, #0
 800b122:	dd9c      	ble.n	800b05e <__sflush_r+0x1a>
 800b124:	6a21      	ldr	r1, [r4, #32]
 800b126:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b128:	4643      	mov	r3, r8
 800b12a:	463a      	mov	r2, r7
 800b12c:	4628      	mov	r0, r5
 800b12e:	47b0      	blx	r6
 800b130:	2800      	cmp	r0, #0
 800b132:	dc06      	bgt.n	800b142 <__sflush_r+0xfe>
 800b134:	89a3      	ldrh	r3, [r4, #12]
 800b136:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b13a:	81a3      	strh	r3, [r4, #12]
 800b13c:	f04f 30ff 	mov.w	r0, #4294967295
 800b140:	e78e      	b.n	800b060 <__sflush_r+0x1c>
 800b142:	4407      	add	r7, r0
 800b144:	eba8 0800 	sub.w	r8, r8, r0
 800b148:	e7e9      	b.n	800b11e <__sflush_r+0xda>
 800b14a:	bf00      	nop
 800b14c:	20400001 	.word	0x20400001

0800b150 <_fflush_r>:
 800b150:	b538      	push	{r3, r4, r5, lr}
 800b152:	690b      	ldr	r3, [r1, #16]
 800b154:	4605      	mov	r5, r0
 800b156:	460c      	mov	r4, r1
 800b158:	b913      	cbnz	r3, 800b160 <_fflush_r+0x10>
 800b15a:	2500      	movs	r5, #0
 800b15c:	4628      	mov	r0, r5
 800b15e:	bd38      	pop	{r3, r4, r5, pc}
 800b160:	b118      	cbz	r0, 800b16a <_fflush_r+0x1a>
 800b162:	6983      	ldr	r3, [r0, #24]
 800b164:	b90b      	cbnz	r3, 800b16a <_fflush_r+0x1a>
 800b166:	f000 f887 	bl	800b278 <__sinit>
 800b16a:	4b14      	ldr	r3, [pc, #80]	; (800b1bc <_fflush_r+0x6c>)
 800b16c:	429c      	cmp	r4, r3
 800b16e:	d11b      	bne.n	800b1a8 <_fflush_r+0x58>
 800b170:	686c      	ldr	r4, [r5, #4]
 800b172:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b176:	2b00      	cmp	r3, #0
 800b178:	d0ef      	beq.n	800b15a <_fflush_r+0xa>
 800b17a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b17c:	07d0      	lsls	r0, r2, #31
 800b17e:	d404      	bmi.n	800b18a <_fflush_r+0x3a>
 800b180:	0599      	lsls	r1, r3, #22
 800b182:	d402      	bmi.n	800b18a <_fflush_r+0x3a>
 800b184:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b186:	f000 f915 	bl	800b3b4 <__retarget_lock_acquire_recursive>
 800b18a:	4628      	mov	r0, r5
 800b18c:	4621      	mov	r1, r4
 800b18e:	f7ff ff59 	bl	800b044 <__sflush_r>
 800b192:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b194:	07da      	lsls	r2, r3, #31
 800b196:	4605      	mov	r5, r0
 800b198:	d4e0      	bmi.n	800b15c <_fflush_r+0xc>
 800b19a:	89a3      	ldrh	r3, [r4, #12]
 800b19c:	059b      	lsls	r3, r3, #22
 800b19e:	d4dd      	bmi.n	800b15c <_fflush_r+0xc>
 800b1a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b1a2:	f000 f908 	bl	800b3b6 <__retarget_lock_release_recursive>
 800b1a6:	e7d9      	b.n	800b15c <_fflush_r+0xc>
 800b1a8:	4b05      	ldr	r3, [pc, #20]	; (800b1c0 <_fflush_r+0x70>)
 800b1aa:	429c      	cmp	r4, r3
 800b1ac:	d101      	bne.n	800b1b2 <_fflush_r+0x62>
 800b1ae:	68ac      	ldr	r4, [r5, #8]
 800b1b0:	e7df      	b.n	800b172 <_fflush_r+0x22>
 800b1b2:	4b04      	ldr	r3, [pc, #16]	; (800b1c4 <_fflush_r+0x74>)
 800b1b4:	429c      	cmp	r4, r3
 800b1b6:	bf08      	it	eq
 800b1b8:	68ec      	ldreq	r4, [r5, #12]
 800b1ba:	e7da      	b.n	800b172 <_fflush_r+0x22>
 800b1bc:	0800bd3c 	.word	0x0800bd3c
 800b1c0:	0800bd5c 	.word	0x0800bd5c
 800b1c4:	0800bd1c 	.word	0x0800bd1c

0800b1c8 <std>:
 800b1c8:	2300      	movs	r3, #0
 800b1ca:	b510      	push	{r4, lr}
 800b1cc:	4604      	mov	r4, r0
 800b1ce:	e9c0 3300 	strd	r3, r3, [r0]
 800b1d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b1d6:	6083      	str	r3, [r0, #8]
 800b1d8:	8181      	strh	r1, [r0, #12]
 800b1da:	6643      	str	r3, [r0, #100]	; 0x64
 800b1dc:	81c2      	strh	r2, [r0, #14]
 800b1de:	6183      	str	r3, [r0, #24]
 800b1e0:	4619      	mov	r1, r3
 800b1e2:	2208      	movs	r2, #8
 800b1e4:	305c      	adds	r0, #92	; 0x5c
 800b1e6:	f7fd fb69 	bl	80088bc <memset>
 800b1ea:	4b05      	ldr	r3, [pc, #20]	; (800b200 <std+0x38>)
 800b1ec:	6263      	str	r3, [r4, #36]	; 0x24
 800b1ee:	4b05      	ldr	r3, [pc, #20]	; (800b204 <std+0x3c>)
 800b1f0:	62a3      	str	r3, [r4, #40]	; 0x28
 800b1f2:	4b05      	ldr	r3, [pc, #20]	; (800b208 <std+0x40>)
 800b1f4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b1f6:	4b05      	ldr	r3, [pc, #20]	; (800b20c <std+0x44>)
 800b1f8:	6224      	str	r4, [r4, #32]
 800b1fa:	6323      	str	r3, [r4, #48]	; 0x30
 800b1fc:	bd10      	pop	{r4, pc}
 800b1fe:	bf00      	nop
 800b200:	0800b51d 	.word	0x0800b51d
 800b204:	0800b53f 	.word	0x0800b53f
 800b208:	0800b577 	.word	0x0800b577
 800b20c:	0800b59b 	.word	0x0800b59b

0800b210 <_cleanup_r>:
 800b210:	4901      	ldr	r1, [pc, #4]	; (800b218 <_cleanup_r+0x8>)
 800b212:	f000 b8af 	b.w	800b374 <_fwalk_reent>
 800b216:	bf00      	nop
 800b218:	0800b151 	.word	0x0800b151

0800b21c <__sfmoreglue>:
 800b21c:	b570      	push	{r4, r5, r6, lr}
 800b21e:	2268      	movs	r2, #104	; 0x68
 800b220:	1e4d      	subs	r5, r1, #1
 800b222:	4355      	muls	r5, r2
 800b224:	460e      	mov	r6, r1
 800b226:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b22a:	f7ff fa65 	bl	800a6f8 <_malloc_r>
 800b22e:	4604      	mov	r4, r0
 800b230:	b140      	cbz	r0, 800b244 <__sfmoreglue+0x28>
 800b232:	2100      	movs	r1, #0
 800b234:	e9c0 1600 	strd	r1, r6, [r0]
 800b238:	300c      	adds	r0, #12
 800b23a:	60a0      	str	r0, [r4, #8]
 800b23c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b240:	f7fd fb3c 	bl	80088bc <memset>
 800b244:	4620      	mov	r0, r4
 800b246:	bd70      	pop	{r4, r5, r6, pc}

0800b248 <__sfp_lock_acquire>:
 800b248:	4801      	ldr	r0, [pc, #4]	; (800b250 <__sfp_lock_acquire+0x8>)
 800b24a:	f000 b8b3 	b.w	800b3b4 <__retarget_lock_acquire_recursive>
 800b24e:	bf00      	nop
 800b250:	2000436d 	.word	0x2000436d

0800b254 <__sfp_lock_release>:
 800b254:	4801      	ldr	r0, [pc, #4]	; (800b25c <__sfp_lock_release+0x8>)
 800b256:	f000 b8ae 	b.w	800b3b6 <__retarget_lock_release_recursive>
 800b25a:	bf00      	nop
 800b25c:	2000436d 	.word	0x2000436d

0800b260 <__sinit_lock_acquire>:
 800b260:	4801      	ldr	r0, [pc, #4]	; (800b268 <__sinit_lock_acquire+0x8>)
 800b262:	f000 b8a7 	b.w	800b3b4 <__retarget_lock_acquire_recursive>
 800b266:	bf00      	nop
 800b268:	2000436e 	.word	0x2000436e

0800b26c <__sinit_lock_release>:
 800b26c:	4801      	ldr	r0, [pc, #4]	; (800b274 <__sinit_lock_release+0x8>)
 800b26e:	f000 b8a2 	b.w	800b3b6 <__retarget_lock_release_recursive>
 800b272:	bf00      	nop
 800b274:	2000436e 	.word	0x2000436e

0800b278 <__sinit>:
 800b278:	b510      	push	{r4, lr}
 800b27a:	4604      	mov	r4, r0
 800b27c:	f7ff fff0 	bl	800b260 <__sinit_lock_acquire>
 800b280:	69a3      	ldr	r3, [r4, #24]
 800b282:	b11b      	cbz	r3, 800b28c <__sinit+0x14>
 800b284:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b288:	f7ff bff0 	b.w	800b26c <__sinit_lock_release>
 800b28c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b290:	6523      	str	r3, [r4, #80]	; 0x50
 800b292:	4b13      	ldr	r3, [pc, #76]	; (800b2e0 <__sinit+0x68>)
 800b294:	4a13      	ldr	r2, [pc, #76]	; (800b2e4 <__sinit+0x6c>)
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	62a2      	str	r2, [r4, #40]	; 0x28
 800b29a:	42a3      	cmp	r3, r4
 800b29c:	bf04      	itt	eq
 800b29e:	2301      	moveq	r3, #1
 800b2a0:	61a3      	streq	r3, [r4, #24]
 800b2a2:	4620      	mov	r0, r4
 800b2a4:	f000 f820 	bl	800b2e8 <__sfp>
 800b2a8:	6060      	str	r0, [r4, #4]
 800b2aa:	4620      	mov	r0, r4
 800b2ac:	f000 f81c 	bl	800b2e8 <__sfp>
 800b2b0:	60a0      	str	r0, [r4, #8]
 800b2b2:	4620      	mov	r0, r4
 800b2b4:	f000 f818 	bl	800b2e8 <__sfp>
 800b2b8:	2200      	movs	r2, #0
 800b2ba:	60e0      	str	r0, [r4, #12]
 800b2bc:	2104      	movs	r1, #4
 800b2be:	6860      	ldr	r0, [r4, #4]
 800b2c0:	f7ff ff82 	bl	800b1c8 <std>
 800b2c4:	68a0      	ldr	r0, [r4, #8]
 800b2c6:	2201      	movs	r2, #1
 800b2c8:	2109      	movs	r1, #9
 800b2ca:	f7ff ff7d 	bl	800b1c8 <std>
 800b2ce:	68e0      	ldr	r0, [r4, #12]
 800b2d0:	2202      	movs	r2, #2
 800b2d2:	2112      	movs	r1, #18
 800b2d4:	f7ff ff78 	bl	800b1c8 <std>
 800b2d8:	2301      	movs	r3, #1
 800b2da:	61a3      	str	r3, [r4, #24]
 800b2dc:	e7d2      	b.n	800b284 <__sinit+0xc>
 800b2de:	bf00      	nop
 800b2e0:	0800b9a4 	.word	0x0800b9a4
 800b2e4:	0800b211 	.word	0x0800b211

0800b2e8 <__sfp>:
 800b2e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2ea:	4607      	mov	r7, r0
 800b2ec:	f7ff ffac 	bl	800b248 <__sfp_lock_acquire>
 800b2f0:	4b1e      	ldr	r3, [pc, #120]	; (800b36c <__sfp+0x84>)
 800b2f2:	681e      	ldr	r6, [r3, #0]
 800b2f4:	69b3      	ldr	r3, [r6, #24]
 800b2f6:	b913      	cbnz	r3, 800b2fe <__sfp+0x16>
 800b2f8:	4630      	mov	r0, r6
 800b2fa:	f7ff ffbd 	bl	800b278 <__sinit>
 800b2fe:	3648      	adds	r6, #72	; 0x48
 800b300:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b304:	3b01      	subs	r3, #1
 800b306:	d503      	bpl.n	800b310 <__sfp+0x28>
 800b308:	6833      	ldr	r3, [r6, #0]
 800b30a:	b30b      	cbz	r3, 800b350 <__sfp+0x68>
 800b30c:	6836      	ldr	r6, [r6, #0]
 800b30e:	e7f7      	b.n	800b300 <__sfp+0x18>
 800b310:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b314:	b9d5      	cbnz	r5, 800b34c <__sfp+0x64>
 800b316:	4b16      	ldr	r3, [pc, #88]	; (800b370 <__sfp+0x88>)
 800b318:	60e3      	str	r3, [r4, #12]
 800b31a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b31e:	6665      	str	r5, [r4, #100]	; 0x64
 800b320:	f000 f847 	bl	800b3b2 <__retarget_lock_init_recursive>
 800b324:	f7ff ff96 	bl	800b254 <__sfp_lock_release>
 800b328:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b32c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b330:	6025      	str	r5, [r4, #0]
 800b332:	61a5      	str	r5, [r4, #24]
 800b334:	2208      	movs	r2, #8
 800b336:	4629      	mov	r1, r5
 800b338:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b33c:	f7fd fabe 	bl	80088bc <memset>
 800b340:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b344:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b348:	4620      	mov	r0, r4
 800b34a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b34c:	3468      	adds	r4, #104	; 0x68
 800b34e:	e7d9      	b.n	800b304 <__sfp+0x1c>
 800b350:	2104      	movs	r1, #4
 800b352:	4638      	mov	r0, r7
 800b354:	f7ff ff62 	bl	800b21c <__sfmoreglue>
 800b358:	4604      	mov	r4, r0
 800b35a:	6030      	str	r0, [r6, #0]
 800b35c:	2800      	cmp	r0, #0
 800b35e:	d1d5      	bne.n	800b30c <__sfp+0x24>
 800b360:	f7ff ff78 	bl	800b254 <__sfp_lock_release>
 800b364:	230c      	movs	r3, #12
 800b366:	603b      	str	r3, [r7, #0]
 800b368:	e7ee      	b.n	800b348 <__sfp+0x60>
 800b36a:	bf00      	nop
 800b36c:	0800b9a4 	.word	0x0800b9a4
 800b370:	ffff0001 	.word	0xffff0001

0800b374 <_fwalk_reent>:
 800b374:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b378:	4606      	mov	r6, r0
 800b37a:	4688      	mov	r8, r1
 800b37c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b380:	2700      	movs	r7, #0
 800b382:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b386:	f1b9 0901 	subs.w	r9, r9, #1
 800b38a:	d505      	bpl.n	800b398 <_fwalk_reent+0x24>
 800b38c:	6824      	ldr	r4, [r4, #0]
 800b38e:	2c00      	cmp	r4, #0
 800b390:	d1f7      	bne.n	800b382 <_fwalk_reent+0xe>
 800b392:	4638      	mov	r0, r7
 800b394:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b398:	89ab      	ldrh	r3, [r5, #12]
 800b39a:	2b01      	cmp	r3, #1
 800b39c:	d907      	bls.n	800b3ae <_fwalk_reent+0x3a>
 800b39e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b3a2:	3301      	adds	r3, #1
 800b3a4:	d003      	beq.n	800b3ae <_fwalk_reent+0x3a>
 800b3a6:	4629      	mov	r1, r5
 800b3a8:	4630      	mov	r0, r6
 800b3aa:	47c0      	blx	r8
 800b3ac:	4307      	orrs	r7, r0
 800b3ae:	3568      	adds	r5, #104	; 0x68
 800b3b0:	e7e9      	b.n	800b386 <_fwalk_reent+0x12>

0800b3b2 <__retarget_lock_init_recursive>:
 800b3b2:	4770      	bx	lr

0800b3b4 <__retarget_lock_acquire_recursive>:
 800b3b4:	4770      	bx	lr

0800b3b6 <__retarget_lock_release_recursive>:
 800b3b6:	4770      	bx	lr

0800b3b8 <__swhatbuf_r>:
 800b3b8:	b570      	push	{r4, r5, r6, lr}
 800b3ba:	460e      	mov	r6, r1
 800b3bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b3c0:	2900      	cmp	r1, #0
 800b3c2:	b096      	sub	sp, #88	; 0x58
 800b3c4:	4614      	mov	r4, r2
 800b3c6:	461d      	mov	r5, r3
 800b3c8:	da08      	bge.n	800b3dc <__swhatbuf_r+0x24>
 800b3ca:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b3ce:	2200      	movs	r2, #0
 800b3d0:	602a      	str	r2, [r5, #0]
 800b3d2:	061a      	lsls	r2, r3, #24
 800b3d4:	d410      	bmi.n	800b3f8 <__swhatbuf_r+0x40>
 800b3d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b3da:	e00e      	b.n	800b3fa <__swhatbuf_r+0x42>
 800b3dc:	466a      	mov	r2, sp
 800b3de:	f000 f903 	bl	800b5e8 <_fstat_r>
 800b3e2:	2800      	cmp	r0, #0
 800b3e4:	dbf1      	blt.n	800b3ca <__swhatbuf_r+0x12>
 800b3e6:	9a01      	ldr	r2, [sp, #4]
 800b3e8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b3ec:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b3f0:	425a      	negs	r2, r3
 800b3f2:	415a      	adcs	r2, r3
 800b3f4:	602a      	str	r2, [r5, #0]
 800b3f6:	e7ee      	b.n	800b3d6 <__swhatbuf_r+0x1e>
 800b3f8:	2340      	movs	r3, #64	; 0x40
 800b3fa:	2000      	movs	r0, #0
 800b3fc:	6023      	str	r3, [r4, #0]
 800b3fe:	b016      	add	sp, #88	; 0x58
 800b400:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b404 <__smakebuf_r>:
 800b404:	898b      	ldrh	r3, [r1, #12]
 800b406:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b408:	079d      	lsls	r5, r3, #30
 800b40a:	4606      	mov	r6, r0
 800b40c:	460c      	mov	r4, r1
 800b40e:	d507      	bpl.n	800b420 <__smakebuf_r+0x1c>
 800b410:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b414:	6023      	str	r3, [r4, #0]
 800b416:	6123      	str	r3, [r4, #16]
 800b418:	2301      	movs	r3, #1
 800b41a:	6163      	str	r3, [r4, #20]
 800b41c:	b002      	add	sp, #8
 800b41e:	bd70      	pop	{r4, r5, r6, pc}
 800b420:	ab01      	add	r3, sp, #4
 800b422:	466a      	mov	r2, sp
 800b424:	f7ff ffc8 	bl	800b3b8 <__swhatbuf_r>
 800b428:	9900      	ldr	r1, [sp, #0]
 800b42a:	4605      	mov	r5, r0
 800b42c:	4630      	mov	r0, r6
 800b42e:	f7ff f963 	bl	800a6f8 <_malloc_r>
 800b432:	b948      	cbnz	r0, 800b448 <__smakebuf_r+0x44>
 800b434:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b438:	059a      	lsls	r2, r3, #22
 800b43a:	d4ef      	bmi.n	800b41c <__smakebuf_r+0x18>
 800b43c:	f023 0303 	bic.w	r3, r3, #3
 800b440:	f043 0302 	orr.w	r3, r3, #2
 800b444:	81a3      	strh	r3, [r4, #12]
 800b446:	e7e3      	b.n	800b410 <__smakebuf_r+0xc>
 800b448:	4b0d      	ldr	r3, [pc, #52]	; (800b480 <__smakebuf_r+0x7c>)
 800b44a:	62b3      	str	r3, [r6, #40]	; 0x28
 800b44c:	89a3      	ldrh	r3, [r4, #12]
 800b44e:	6020      	str	r0, [r4, #0]
 800b450:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b454:	81a3      	strh	r3, [r4, #12]
 800b456:	9b00      	ldr	r3, [sp, #0]
 800b458:	6163      	str	r3, [r4, #20]
 800b45a:	9b01      	ldr	r3, [sp, #4]
 800b45c:	6120      	str	r0, [r4, #16]
 800b45e:	b15b      	cbz	r3, 800b478 <__smakebuf_r+0x74>
 800b460:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b464:	4630      	mov	r0, r6
 800b466:	f000 f8d1 	bl	800b60c <_isatty_r>
 800b46a:	b128      	cbz	r0, 800b478 <__smakebuf_r+0x74>
 800b46c:	89a3      	ldrh	r3, [r4, #12]
 800b46e:	f023 0303 	bic.w	r3, r3, #3
 800b472:	f043 0301 	orr.w	r3, r3, #1
 800b476:	81a3      	strh	r3, [r4, #12]
 800b478:	89a0      	ldrh	r0, [r4, #12]
 800b47a:	4305      	orrs	r5, r0
 800b47c:	81a5      	strh	r5, [r4, #12]
 800b47e:	e7cd      	b.n	800b41c <__smakebuf_r+0x18>
 800b480:	0800b211 	.word	0x0800b211

0800b484 <_malloc_usable_size_r>:
 800b484:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b488:	1f18      	subs	r0, r3, #4
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	bfbc      	itt	lt
 800b48e:	580b      	ldrlt	r3, [r1, r0]
 800b490:	18c0      	addlt	r0, r0, r3
 800b492:	4770      	bx	lr

0800b494 <_raise_r>:
 800b494:	291f      	cmp	r1, #31
 800b496:	b538      	push	{r3, r4, r5, lr}
 800b498:	4604      	mov	r4, r0
 800b49a:	460d      	mov	r5, r1
 800b49c:	d904      	bls.n	800b4a8 <_raise_r+0x14>
 800b49e:	2316      	movs	r3, #22
 800b4a0:	6003      	str	r3, [r0, #0]
 800b4a2:	f04f 30ff 	mov.w	r0, #4294967295
 800b4a6:	bd38      	pop	{r3, r4, r5, pc}
 800b4a8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b4aa:	b112      	cbz	r2, 800b4b2 <_raise_r+0x1e>
 800b4ac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b4b0:	b94b      	cbnz	r3, 800b4c6 <_raise_r+0x32>
 800b4b2:	4620      	mov	r0, r4
 800b4b4:	f000 f830 	bl	800b518 <_getpid_r>
 800b4b8:	462a      	mov	r2, r5
 800b4ba:	4601      	mov	r1, r0
 800b4bc:	4620      	mov	r0, r4
 800b4be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b4c2:	f000 b817 	b.w	800b4f4 <_kill_r>
 800b4c6:	2b01      	cmp	r3, #1
 800b4c8:	d00a      	beq.n	800b4e0 <_raise_r+0x4c>
 800b4ca:	1c59      	adds	r1, r3, #1
 800b4cc:	d103      	bne.n	800b4d6 <_raise_r+0x42>
 800b4ce:	2316      	movs	r3, #22
 800b4d0:	6003      	str	r3, [r0, #0]
 800b4d2:	2001      	movs	r0, #1
 800b4d4:	e7e7      	b.n	800b4a6 <_raise_r+0x12>
 800b4d6:	2400      	movs	r4, #0
 800b4d8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b4dc:	4628      	mov	r0, r5
 800b4de:	4798      	blx	r3
 800b4e0:	2000      	movs	r0, #0
 800b4e2:	e7e0      	b.n	800b4a6 <_raise_r+0x12>

0800b4e4 <raise>:
 800b4e4:	4b02      	ldr	r3, [pc, #8]	; (800b4f0 <raise+0xc>)
 800b4e6:	4601      	mov	r1, r0
 800b4e8:	6818      	ldr	r0, [r3, #0]
 800b4ea:	f7ff bfd3 	b.w	800b494 <_raise_r>
 800b4ee:	bf00      	nop
 800b4f0:	20000010 	.word	0x20000010

0800b4f4 <_kill_r>:
 800b4f4:	b538      	push	{r3, r4, r5, lr}
 800b4f6:	4d07      	ldr	r5, [pc, #28]	; (800b514 <_kill_r+0x20>)
 800b4f8:	2300      	movs	r3, #0
 800b4fa:	4604      	mov	r4, r0
 800b4fc:	4608      	mov	r0, r1
 800b4fe:	4611      	mov	r1, r2
 800b500:	602b      	str	r3, [r5, #0]
 800b502:	f7f6 ff59 	bl	80023b8 <_kill>
 800b506:	1c43      	adds	r3, r0, #1
 800b508:	d102      	bne.n	800b510 <_kill_r+0x1c>
 800b50a:	682b      	ldr	r3, [r5, #0]
 800b50c:	b103      	cbz	r3, 800b510 <_kill_r+0x1c>
 800b50e:	6023      	str	r3, [r4, #0]
 800b510:	bd38      	pop	{r3, r4, r5, pc}
 800b512:	bf00      	nop
 800b514:	20004368 	.word	0x20004368

0800b518 <_getpid_r>:
 800b518:	f7f6 bf46 	b.w	80023a8 <_getpid>

0800b51c <__sread>:
 800b51c:	b510      	push	{r4, lr}
 800b51e:	460c      	mov	r4, r1
 800b520:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b524:	f000 f894 	bl	800b650 <_read_r>
 800b528:	2800      	cmp	r0, #0
 800b52a:	bfab      	itete	ge
 800b52c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b52e:	89a3      	ldrhlt	r3, [r4, #12]
 800b530:	181b      	addge	r3, r3, r0
 800b532:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b536:	bfac      	ite	ge
 800b538:	6563      	strge	r3, [r4, #84]	; 0x54
 800b53a:	81a3      	strhlt	r3, [r4, #12]
 800b53c:	bd10      	pop	{r4, pc}

0800b53e <__swrite>:
 800b53e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b542:	461f      	mov	r7, r3
 800b544:	898b      	ldrh	r3, [r1, #12]
 800b546:	05db      	lsls	r3, r3, #23
 800b548:	4605      	mov	r5, r0
 800b54a:	460c      	mov	r4, r1
 800b54c:	4616      	mov	r6, r2
 800b54e:	d505      	bpl.n	800b55c <__swrite+0x1e>
 800b550:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b554:	2302      	movs	r3, #2
 800b556:	2200      	movs	r2, #0
 800b558:	f000 f868 	bl	800b62c <_lseek_r>
 800b55c:	89a3      	ldrh	r3, [r4, #12]
 800b55e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b562:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b566:	81a3      	strh	r3, [r4, #12]
 800b568:	4632      	mov	r2, r6
 800b56a:	463b      	mov	r3, r7
 800b56c:	4628      	mov	r0, r5
 800b56e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b572:	f000 b817 	b.w	800b5a4 <_write_r>

0800b576 <__sseek>:
 800b576:	b510      	push	{r4, lr}
 800b578:	460c      	mov	r4, r1
 800b57a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b57e:	f000 f855 	bl	800b62c <_lseek_r>
 800b582:	1c43      	adds	r3, r0, #1
 800b584:	89a3      	ldrh	r3, [r4, #12]
 800b586:	bf15      	itete	ne
 800b588:	6560      	strne	r0, [r4, #84]	; 0x54
 800b58a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b58e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b592:	81a3      	strheq	r3, [r4, #12]
 800b594:	bf18      	it	ne
 800b596:	81a3      	strhne	r3, [r4, #12]
 800b598:	bd10      	pop	{r4, pc}

0800b59a <__sclose>:
 800b59a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b59e:	f000 b813 	b.w	800b5c8 <_close_r>
	...

0800b5a4 <_write_r>:
 800b5a4:	b538      	push	{r3, r4, r5, lr}
 800b5a6:	4d07      	ldr	r5, [pc, #28]	; (800b5c4 <_write_r+0x20>)
 800b5a8:	4604      	mov	r4, r0
 800b5aa:	4608      	mov	r0, r1
 800b5ac:	4611      	mov	r1, r2
 800b5ae:	2200      	movs	r2, #0
 800b5b0:	602a      	str	r2, [r5, #0]
 800b5b2:	461a      	mov	r2, r3
 800b5b4:	f7f6 ff37 	bl	8002426 <_write>
 800b5b8:	1c43      	adds	r3, r0, #1
 800b5ba:	d102      	bne.n	800b5c2 <_write_r+0x1e>
 800b5bc:	682b      	ldr	r3, [r5, #0]
 800b5be:	b103      	cbz	r3, 800b5c2 <_write_r+0x1e>
 800b5c0:	6023      	str	r3, [r4, #0]
 800b5c2:	bd38      	pop	{r3, r4, r5, pc}
 800b5c4:	20004368 	.word	0x20004368

0800b5c8 <_close_r>:
 800b5c8:	b538      	push	{r3, r4, r5, lr}
 800b5ca:	4d06      	ldr	r5, [pc, #24]	; (800b5e4 <_close_r+0x1c>)
 800b5cc:	2300      	movs	r3, #0
 800b5ce:	4604      	mov	r4, r0
 800b5d0:	4608      	mov	r0, r1
 800b5d2:	602b      	str	r3, [r5, #0]
 800b5d4:	f7f6 ff43 	bl	800245e <_close>
 800b5d8:	1c43      	adds	r3, r0, #1
 800b5da:	d102      	bne.n	800b5e2 <_close_r+0x1a>
 800b5dc:	682b      	ldr	r3, [r5, #0]
 800b5de:	b103      	cbz	r3, 800b5e2 <_close_r+0x1a>
 800b5e0:	6023      	str	r3, [r4, #0]
 800b5e2:	bd38      	pop	{r3, r4, r5, pc}
 800b5e4:	20004368 	.word	0x20004368

0800b5e8 <_fstat_r>:
 800b5e8:	b538      	push	{r3, r4, r5, lr}
 800b5ea:	4d07      	ldr	r5, [pc, #28]	; (800b608 <_fstat_r+0x20>)
 800b5ec:	2300      	movs	r3, #0
 800b5ee:	4604      	mov	r4, r0
 800b5f0:	4608      	mov	r0, r1
 800b5f2:	4611      	mov	r1, r2
 800b5f4:	602b      	str	r3, [r5, #0]
 800b5f6:	f7f6 ff3e 	bl	8002476 <_fstat>
 800b5fa:	1c43      	adds	r3, r0, #1
 800b5fc:	d102      	bne.n	800b604 <_fstat_r+0x1c>
 800b5fe:	682b      	ldr	r3, [r5, #0]
 800b600:	b103      	cbz	r3, 800b604 <_fstat_r+0x1c>
 800b602:	6023      	str	r3, [r4, #0]
 800b604:	bd38      	pop	{r3, r4, r5, pc}
 800b606:	bf00      	nop
 800b608:	20004368 	.word	0x20004368

0800b60c <_isatty_r>:
 800b60c:	b538      	push	{r3, r4, r5, lr}
 800b60e:	4d06      	ldr	r5, [pc, #24]	; (800b628 <_isatty_r+0x1c>)
 800b610:	2300      	movs	r3, #0
 800b612:	4604      	mov	r4, r0
 800b614:	4608      	mov	r0, r1
 800b616:	602b      	str	r3, [r5, #0]
 800b618:	f7f6 ff3d 	bl	8002496 <_isatty>
 800b61c:	1c43      	adds	r3, r0, #1
 800b61e:	d102      	bne.n	800b626 <_isatty_r+0x1a>
 800b620:	682b      	ldr	r3, [r5, #0]
 800b622:	b103      	cbz	r3, 800b626 <_isatty_r+0x1a>
 800b624:	6023      	str	r3, [r4, #0]
 800b626:	bd38      	pop	{r3, r4, r5, pc}
 800b628:	20004368 	.word	0x20004368

0800b62c <_lseek_r>:
 800b62c:	b538      	push	{r3, r4, r5, lr}
 800b62e:	4d07      	ldr	r5, [pc, #28]	; (800b64c <_lseek_r+0x20>)
 800b630:	4604      	mov	r4, r0
 800b632:	4608      	mov	r0, r1
 800b634:	4611      	mov	r1, r2
 800b636:	2200      	movs	r2, #0
 800b638:	602a      	str	r2, [r5, #0]
 800b63a:	461a      	mov	r2, r3
 800b63c:	f7f6 ff36 	bl	80024ac <_lseek>
 800b640:	1c43      	adds	r3, r0, #1
 800b642:	d102      	bne.n	800b64a <_lseek_r+0x1e>
 800b644:	682b      	ldr	r3, [r5, #0]
 800b646:	b103      	cbz	r3, 800b64a <_lseek_r+0x1e>
 800b648:	6023      	str	r3, [r4, #0]
 800b64a:	bd38      	pop	{r3, r4, r5, pc}
 800b64c:	20004368 	.word	0x20004368

0800b650 <_read_r>:
 800b650:	b538      	push	{r3, r4, r5, lr}
 800b652:	4d07      	ldr	r5, [pc, #28]	; (800b670 <_read_r+0x20>)
 800b654:	4604      	mov	r4, r0
 800b656:	4608      	mov	r0, r1
 800b658:	4611      	mov	r1, r2
 800b65a:	2200      	movs	r2, #0
 800b65c:	602a      	str	r2, [r5, #0]
 800b65e:	461a      	mov	r2, r3
 800b660:	f7f6 fec4 	bl	80023ec <_read>
 800b664:	1c43      	adds	r3, r0, #1
 800b666:	d102      	bne.n	800b66e <_read_r+0x1e>
 800b668:	682b      	ldr	r3, [r5, #0]
 800b66a:	b103      	cbz	r3, 800b66e <_read_r+0x1e>
 800b66c:	6023      	str	r3, [r4, #0]
 800b66e:	bd38      	pop	{r3, r4, r5, pc}
 800b670:	20004368 	.word	0x20004368

0800b674 <_init>:
 800b674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b676:	bf00      	nop
 800b678:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b67a:	bc08      	pop	{r3}
 800b67c:	469e      	mov	lr, r3
 800b67e:	4770      	bx	lr

0800b680 <_fini>:
 800b680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b682:	bf00      	nop
 800b684:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b686:	bc08      	pop	{r3}
 800b688:	469e      	mov	lr, r3
 800b68a:	4770      	bx	lr
