# system info nios2_agx2_ddr3 on 2011.11.04.17:24:53
system_info:
name,value
DEVICE,
DEVICE_FAMILY,Arria II GX
GENERATION_ID,1320420201
#
#
# Files generated for nios2_agx2_ddr3 on 2011.11.04.17:24:53
files:
filepath,kind,attributes,module,is_top
nios2_agx2_ddr3/simulation/nios2_agx2_ddr3.v,VERILOG,,nios2_agx2_ddr3,true
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu.do,OTHER,,nios2_agx2_ddr3_cpu,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu.ocp,OTHER,,nios2_agx2_ddr3_cpu,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu.sdc,SDC,,nios2_agx2_ddr3_cpu,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu.vo,VERILOG,,nios2_agx2_ddr3_cpu,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_bht_ram.dat,DAT,,nios2_agx2_ddr3_cpu,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_bht_ram.hex,HEX,,nios2_agx2_ddr3_cpu,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_bht_ram.mif,MIF,,nios2_agx2_ddr3_cpu,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_dc_tag_ram.dat,DAT,,nios2_agx2_ddr3_cpu,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_dc_tag_ram.hex,HEX,,nios2_agx2_ddr3_cpu,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_dc_tag_ram.mif,MIF,,nios2_agx2_ddr3_cpu,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_ic_tag_ram.dat,DAT,,nios2_agx2_ddr3_cpu,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_ic_tag_ram.hex,HEX,,nios2_agx2_ddr3_cpu,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_ic_tag_ram.mif,MIF,,nios2_agx2_ddr3_cpu,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_jtag_debug_module_sysclk.v,VERILOG,,nios2_agx2_ddr3_cpu,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_jtag_debug_module_tck.v,VERILOG,,nios2_agx2_ddr3_cpu,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_jtag_debug_module_wrapper.v,VERILOG,,nios2_agx2_ddr3_cpu,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_mult_cell.v,VERILOG,,nios2_agx2_ddr3_cpu,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_ociram_default_contents.dat,DAT,,nios2_agx2_ddr3_cpu,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_ociram_default_contents.hex,HEX,,nios2_agx2_ddr3_cpu,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_ociram_default_contents.mif,MIF,,nios2_agx2_ddr3_cpu,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_oci_test_bench.v,VERILOG,,nios2_agx2_ddr3_cpu,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_rf_ram_a.dat,DAT,,nios2_agx2_ddr3_cpu,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_rf_ram_a.hex,HEX,,nios2_agx2_ddr3_cpu,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_rf_ram_a.mif,MIF,,nios2_agx2_ddr3_cpu,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_rf_ram_b.dat,DAT,,nios2_agx2_ddr3_cpu,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_rf_ram_b.hex,HEX,,nios2_agx2_ddr3_cpu,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_rf_ram_b.mif,MIF,,nios2_agx2_ddr3_cpu,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cpu_test_bench.v,VERILOG,,nios2_agx2_ddr3_cpu,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_ddr3_128MB_phy_alt_mem_phy_seq_wrapper.vo,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_addr_cmd.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_addr_cmd_wrap.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_arbiter.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_buffer.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_buffer_manager.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_burst_gen.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_burst_tracking.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_cmd_gen.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_controller.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_controller_st_top.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_csr.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_dataid_manager.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_ddr2_odt_gen.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_ddr3_odt_gen.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_define.iv,VERILOG_INCLUDE,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_ecc_decoder.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_ecc_encoder.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_fifo.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_input_if.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_list.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_mm_st_converter.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_odt_gen.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_rank_timer.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_rdata_path.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_rdwr_data_tmg.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_sideband.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_tbp.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_timing_param.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/alt_mem_ddrx_wdata_path.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/alt_mem_phy_defines.v,VERILOG_INCLUDE,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_ddr3_128MB.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_ddr3_128MB_alt_mem_ddrx_controller_top.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_ddr3_128MB_controller_phy.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_ddr3_128MB_example_driver.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_ddr3_128MB_example_top.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_ddr3_128MB_ex_lfsr8.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_ddr3_128MB_full_mem_model.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_ddr3_128MB_mem_model.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_ddr3_128MB_phy.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_ddr3_128MB_phy_alt_mem_phy.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_ddr3_128MB_phy_alt_mem_phy_dq_dqs.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_ddr3_128MB_phy_alt_mem_phy_pll.v,VERILOG,,nios2_agx2_ddr3_ddr3_128MB,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_timer.v,VERILOG,,nios2_agx2_ddr3_timer,false
nios2_agx2_ddr3/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
nios2_agx2_ddr3/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
nios2_agx2_ddr3/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
nios2_agx2_ddr3/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
nios2_agx2_ddr3/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
nios2_agx2_ddr3/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_addr_router.sv,SYSTEM_VERILOG,,nios2_agx2_ddr3_addr_router,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_addr_router_001.sv,SYSTEM_VERILOG,,nios2_agx2_ddr3_addr_router_001,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_id_router.sv,SYSTEM_VERILOG,,nios2_agx2_ddr3_id_router,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_id_router_001.sv,SYSTEM_VERILOG,,nios2_agx2_ddr3_id_router_001,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_id_router_002.sv,SYSTEM_VERILOG,,nios2_agx2_ddr3_id_router_002,false
nios2_agx2_ddr3/simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
nios2_agx2_ddr3/simulation/submodules/altera_avalon_st_pipeline_base.v,VERILOG,,altera_merlin_traffic_limiter,false
nios2_agx2_ddr3/simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
nios2_agx2_ddr3/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
nios2_agx2_ddr3/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cmd_xbar_demux.sv,SYSTEM_VERILOG,,nios2_agx2_ddr3_cmd_xbar_demux,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cmd_xbar_demux_001.sv,SYSTEM_VERILOG,,nios2_agx2_ddr3_cmd_xbar_demux_001,false
nios2_agx2_ddr3/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios2_agx2_ddr3_cmd_xbar_mux,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_cmd_xbar_mux.sv,SYSTEM_VERILOG,,nios2_agx2_ddr3_cmd_xbar_mux,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_rsp_xbar_demux.sv,SYSTEM_VERILOG,,nios2_agx2_ddr3_rsp_xbar_demux,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_rsp_xbar_demux_002.sv,SYSTEM_VERILOG,,nios2_agx2_ddr3_rsp_xbar_demux_002,false
nios2_agx2_ddr3/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios2_agx2_ddr3_rsp_xbar_mux,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_rsp_xbar_mux.sv,SYSTEM_VERILOG,,nios2_agx2_ddr3_rsp_xbar_mux,false
nios2_agx2_ddr3/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios2_agx2_ddr3_rsp_xbar_mux_001,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_rsp_xbar_mux_001.sv,SYSTEM_VERILOG,,nios2_agx2_ddr3_rsp_xbar_mux_001,false
nios2_agx2_ddr3/simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
nios2_agx2_ddr3/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
nios2_agx2_ddr3/simulation/submodules/nios2_agx2_ddr3_irq_mapper.sv,SYSTEM_VERILOG,,nios2_agx2_ddr3_irq_mapper,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
nios2_agx2_ddr3.cpu,nios2_agx2_ddr3_cpu
nios2_agx2_ddr3.ddr3_128MB,nios2_agx2_ddr3_ddr3_128MB
nios2_agx2_ddr3.timer,nios2_agx2_ddr3_timer
nios2_agx2_ddr3.cpu_instruction_master_translator,altera_merlin_master_translator
nios2_agx2_ddr3.cpu_data_master_translator,altera_merlin_master_translator
nios2_agx2_ddr3.cpu_jtag_debug_module_translator,altera_merlin_slave_translator
nios2_agx2_ddr3.ddr3_128MB_s1_translator,altera_merlin_slave_translator
nios2_agx2_ddr3.timer_s1_translator,altera_merlin_slave_translator
nios2_agx2_ddr3.cpu_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
nios2_agx2_ddr3.cpu_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
nios2_agx2_ddr3.cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
nios2_agx2_ddr3.ddr3_128MB_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
nios2_agx2_ddr3.timer_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
nios2_agx2_ddr3.cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
nios2_agx2_ddr3.ddr3_128MB_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
nios2_agx2_ddr3.ddr3_128MB_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
nios2_agx2_ddr3.timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
nios2_agx2_ddr3.addr_router,nios2_agx2_ddr3_addr_router
nios2_agx2_ddr3.addr_router_001,nios2_agx2_ddr3_addr_router_001
nios2_agx2_ddr3.id_router,nios2_agx2_ddr3_id_router
nios2_agx2_ddr3.id_router_001,nios2_agx2_ddr3_id_router_001
nios2_agx2_ddr3.id_router_002,nios2_agx2_ddr3_id_router_002
nios2_agx2_ddr3.limiter,altera_merlin_traffic_limiter
nios2_agx2_ddr3.limiter_001,altera_merlin_traffic_limiter
nios2_agx2_ddr3.burst_adapter,altera_merlin_burst_adapter
nios2_agx2_ddr3.burst_adapter_001,altera_merlin_burst_adapter
nios2_agx2_ddr3.burst_adapter_002,altera_merlin_burst_adapter
nios2_agx2_ddr3.rst_controller,altera_reset_controller
nios2_agx2_ddr3.rst_controller_001,altera_reset_controller
nios2_agx2_ddr3.cmd_xbar_demux,nios2_agx2_ddr3_cmd_xbar_demux
nios2_agx2_ddr3.cmd_xbar_demux_001,nios2_agx2_ddr3_cmd_xbar_demux_001
nios2_agx2_ddr3.cmd_xbar_mux,nios2_agx2_ddr3_cmd_xbar_mux
nios2_agx2_ddr3.cmd_xbar_mux_001,nios2_agx2_ddr3_cmd_xbar_mux
nios2_agx2_ddr3.rsp_xbar_demux,nios2_agx2_ddr3_rsp_xbar_demux
nios2_agx2_ddr3.rsp_xbar_demux_001,nios2_agx2_ddr3_rsp_xbar_demux
nios2_agx2_ddr3.rsp_xbar_demux_002,nios2_agx2_ddr3_rsp_xbar_demux_002
nios2_agx2_ddr3.rsp_xbar_mux,nios2_agx2_ddr3_rsp_xbar_mux
nios2_agx2_ddr3.rsp_xbar_mux_001,nios2_agx2_ddr3_rsp_xbar_mux_001
nios2_agx2_ddr3.width_adapter,altera_merlin_width_adapter
nios2_agx2_ddr3.width_adapter_001,altera_merlin_width_adapter
nios2_agx2_ddr3.irq_mapper,nios2_agx2_ddr3_irq_mapper
