Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Jan 26 17:01:10 2023
| Host         : AHWV-AC3E-UTFSM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pwm_16bits_control_sets_placed.rpt
| Design       : pwm_16bits
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              17 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            4 |
| Yes          | No                    | Yes                    |              80 |           29 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------+------------------+------------------+----------------+--------------+
|  DTCLK/CLK     |                            | reset_IBUF       |                2 |              2 |         1.00 |
|  pwm_clk_BUFG  |                            | reset_IBUF       |                2 |              3 |         1.50 |
|  DTCLK/CLK     | CARR1/pwmaux_A_reg[0]      | reset_IBUF       |                3 |              8 |         2.67 |
|  DTCLK/CLK     | DT1/dtcounter_B[7]_i_1_n_0 | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG |                            | reset_IBUF       |                4 |             12 |         3.00 |
|  pwm_clk_BUFG  | CARR1/init_carr_buff       |                  |                4 |             16 |         4.00 |
|  pwm_clk_BUFG  | CARR1/carrier[15]_i_1_n_0  | reset_IBUF       |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | CARR1/E[0]                 | reset_IBUF       |               14 |             48 |         3.43 |
+----------------+----------------------------+------------------+------------------+----------------+--------------+


