\doxysubsubsubsection{TIM Peripheral Control functions}
\label{group___t_i_m___exported___functions___group8}\index{TIM Peripheral Control functions@{TIM Peripheral Control functions}}


Peripheral Control functions.  


\doxysubsubsubsubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Config\+Channel} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, const \textbf{ TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def} $\ast$s\+Config, uint32\+\_\+t Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Config\+Channel} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, const \textbf{ TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def} $\ast$s\+Config, uint32\+\_\+t Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Config\+Channel} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, const \textbf{ TIM\+\_\+\+IC\+\_\+\+Init\+Type\+Def} $\ast$s\+Config, uint32\+\_\+t Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Config\+Channel} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, \textbf{ TIM\+\_\+\+One\+Pulse\+\_\+\+Init\+Type\+Def} $\ast$s\+Config, uint32\+\_\+t Output\+Channel, uint32\+\_\+t Input\+Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+Config\+OCref\+Clear} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, const \textbf{ TIM\+\_\+\+Clear\+Input\+Config\+Type\+Def} $\ast$s\+Clear\+Input\+Config, uint32\+\_\+t Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+Config\+Clock\+Source} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, const \textbf{ TIM\+\_\+\+Clock\+Config\+Type\+Def} $\ast$s\+Clock\+Source\+Config)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+Config\+TI1\+Input} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t TI1\+\_\+\+Selection)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+Slave\+Config\+Synchro} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, const \textbf{ TIM\+\_\+\+Slave\+Config\+Type\+Def} $\ast$s\+Slave\+Config)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+Slave\+Config\+Synchro\+\_\+\+IT} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, const \textbf{ TIM\+\_\+\+Slave\+Config\+Type\+Def} $\ast$s\+Slave\+Config)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Write\+Start} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Burst\+Base\+Address, uint32\+\_\+t Burst\+Request\+Src, const uint32\+\_\+t $\ast$Burst\+Buffer, uint32\+\_\+t Burst\+Length)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Multi\+Write\+Start} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Burst\+Base\+Address, uint32\+\_\+t Burst\+Request\+Src, const uint32\+\_\+t $\ast$Burst\+Buffer, uint32\+\_\+t Burst\+Length, uint32\+\_\+t Data\+Length)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Write\+Stop} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Burst\+Request\+Src)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Read\+Start} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Burst\+Base\+Address, uint32\+\_\+t Burst\+Request\+Src, uint32\+\_\+t $\ast$Burst\+Buffer, uint32\+\_\+t Burst\+Length)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Multi\+Read\+Start} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Burst\+Base\+Address, uint32\+\_\+t Burst\+Request\+Src, uint32\+\_\+t $\ast$Burst\+Buffer, uint32\+\_\+t Burst\+Length, uint32\+\_\+t Data\+Length)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Read\+Stop} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Burst\+Request\+Src)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+Generate\+Event} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Event\+Source)
\item 
uint32\+\_\+t \textbf{ HAL\+\_\+\+TIM\+\_\+\+Read\+Captured\+Value} (const \textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
Peripheral Control functions. 



\doxysubsubsubsubsection{Function Documentation}
\label{group___t_i_m___exported___functions___group8_gaa29ed013caefca2a181a1cabac66d521} 
\index{TIM Peripheral Control functions@{TIM Peripheral Control functions}!HAL\_TIM\_ConfigClockSource@{HAL\_TIM\_ConfigClockSource}}
\index{HAL\_TIM\_ConfigClockSource@{HAL\_TIM\_ConfigClockSource}!TIM Peripheral Control functions@{TIM Peripheral Control functions}}
\doxysubsubsubsubsubsection{HAL\_TIM\_ConfigClockSource()}
{\footnotesize\ttfamily \textbf{ HAL\+\_\+\+Status\+Type\+Def} HAL\+\_\+\+TIM\+\_\+\+Config\+Clock\+Source (\begin{DoxyParamCaption}\item[{\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$}]{htim,  }\item[{const \textbf{ TIM\+\_\+\+Clock\+Config\+Type\+Def} $\ast$}]{s\+Clock\+Source\+Config }\end{DoxyParamCaption})}

\label{group___t_i_m___exported___functions___group8_gae194787f5481c163b6eec962ed7ff205} 
\index{TIM Peripheral Control functions@{TIM Peripheral Control functions}!HAL\_TIM\_ConfigOCrefClear@{HAL\_TIM\_ConfigOCrefClear}}
\index{HAL\_TIM\_ConfigOCrefClear@{HAL\_TIM\_ConfigOCrefClear}!TIM Peripheral Control functions@{TIM Peripheral Control functions}}
\doxysubsubsubsubsubsection{HAL\_TIM\_ConfigOCrefClear()}
{\footnotesize\ttfamily \textbf{ HAL\+\_\+\+Status\+Type\+Def} HAL\+\_\+\+TIM\+\_\+\+Config\+OCref\+Clear (\begin{DoxyParamCaption}\item[{\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$}]{htim,  }\item[{const \textbf{ TIM\+\_\+\+Clear\+Input\+Config\+Type\+Def} $\ast$}]{s\+Clear\+Input\+Config,  }\item[{uint32\+\_\+t}]{Channel }\end{DoxyParamCaption})}

\label{group___t_i_m___exported___functions___group8_ga7dfab2adafd2f2e315a9531f1150c201} 
\index{TIM Peripheral Control functions@{TIM Peripheral Control functions}!HAL\_TIM\_ConfigTI1Input@{HAL\_TIM\_ConfigTI1Input}}
\index{HAL\_TIM\_ConfigTI1Input@{HAL\_TIM\_ConfigTI1Input}!TIM Peripheral Control functions@{TIM Peripheral Control functions}}
\doxysubsubsubsubsubsection{HAL\_TIM\_ConfigTI1Input()}
{\footnotesize\ttfamily \textbf{ HAL\+\_\+\+Status\+Type\+Def} HAL\+\_\+\+TIM\+\_\+\+Config\+TI1\+Input (\begin{DoxyParamCaption}\item[{\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{TI1\+\_\+\+Selection }\end{DoxyParamCaption})}

\label{group___t_i_m___exported___functions___group8_ga741807469bb3349d9a63fb492d277b41} 
\index{TIM Peripheral Control functions@{TIM Peripheral Control functions}!HAL\_TIM\_DMABurst\_MultiReadStart@{HAL\_TIM\_DMABurst\_MultiReadStart}}
\index{HAL\_TIM\_DMABurst\_MultiReadStart@{HAL\_TIM\_DMABurst\_MultiReadStart}!TIM Peripheral Control functions@{TIM Peripheral Control functions}}
\doxysubsubsubsubsubsection{HAL\_TIM\_DMABurst\_MultiReadStart()}
{\footnotesize\ttfamily \textbf{ HAL\+\_\+\+Status\+Type\+Def} HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Multi\+Read\+Start (\begin{DoxyParamCaption}\item[{\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Burst\+Base\+Address,  }\item[{uint32\+\_\+t}]{Burst\+Request\+Src,  }\item[{uint32\+\_\+t $\ast$}]{Burst\+Buffer,  }\item[{uint32\+\_\+t}]{Burst\+Length,  }\item[{uint32\+\_\+t}]{Data\+Length }\end{DoxyParamCaption})}

\label{group___t_i_m___exported___functions___group8_ga0c198603c11b2e0140dabd8dcdb5a0ff} 
\index{TIM Peripheral Control functions@{TIM Peripheral Control functions}!HAL\_TIM\_DMABurst\_MultiWriteStart@{HAL\_TIM\_DMABurst\_MultiWriteStart}}
\index{HAL\_TIM\_DMABurst\_MultiWriteStart@{HAL\_TIM\_DMABurst\_MultiWriteStart}!TIM Peripheral Control functions@{TIM Peripheral Control functions}}
\doxysubsubsubsubsubsection{HAL\_TIM\_DMABurst\_MultiWriteStart()}
{\footnotesize\ttfamily \textbf{ HAL\+\_\+\+Status\+Type\+Def} HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Multi\+Write\+Start (\begin{DoxyParamCaption}\item[{\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Burst\+Base\+Address,  }\item[{uint32\+\_\+t}]{Burst\+Request\+Src,  }\item[{const uint32\+\_\+t $\ast$}]{Burst\+Buffer,  }\item[{uint32\+\_\+t}]{Burst\+Length,  }\item[{uint32\+\_\+t}]{Data\+Length }\end{DoxyParamCaption})}

\label{group___t_i_m___exported___functions___group8_ga39c612c473747448615e2e3cb2668224} 
\index{TIM Peripheral Control functions@{TIM Peripheral Control functions}!HAL\_TIM\_DMABurst\_ReadStart@{HAL\_TIM\_DMABurst\_ReadStart}}
\index{HAL\_TIM\_DMABurst\_ReadStart@{HAL\_TIM\_DMABurst\_ReadStart}!TIM Peripheral Control functions@{TIM Peripheral Control functions}}
\doxysubsubsubsubsubsection{HAL\_TIM\_DMABurst\_ReadStart()}
{\footnotesize\ttfamily \textbf{ HAL\+\_\+\+Status\+Type\+Def} HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Read\+Start (\begin{DoxyParamCaption}\item[{\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Burst\+Base\+Address,  }\item[{uint32\+\_\+t}]{Burst\+Request\+Src,  }\item[{uint32\+\_\+t $\ast$}]{Burst\+Buffer,  }\item[{uint32\+\_\+t}]{Burst\+Length }\end{DoxyParamCaption})}

\label{group___t_i_m___exported___functions___group8_ga41cfa290ee87229cba1962e78e2a9d01} 
\index{TIM Peripheral Control functions@{TIM Peripheral Control functions}!HAL\_TIM\_DMABurst\_ReadStop@{HAL\_TIM\_DMABurst\_ReadStop}}
\index{HAL\_TIM\_DMABurst\_ReadStop@{HAL\_TIM\_DMABurst\_ReadStop}!TIM Peripheral Control functions@{TIM Peripheral Control functions}}
\doxysubsubsubsubsubsection{HAL\_TIM\_DMABurst\_ReadStop()}
{\footnotesize\ttfamily \textbf{ HAL\+\_\+\+Status\+Type\+Def} HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Read\+Stop (\begin{DoxyParamCaption}\item[{\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Burst\+Request\+Src }\end{DoxyParamCaption})}

\label{group___t_i_m___exported___functions___group8_ga35788d18e435d06a76a40fda5d6c13e7} 
\index{TIM Peripheral Control functions@{TIM Peripheral Control functions}!HAL\_TIM\_DMABurst\_WriteStart@{HAL\_TIM\_DMABurst\_WriteStart}}
\index{HAL\_TIM\_DMABurst\_WriteStart@{HAL\_TIM\_DMABurst\_WriteStart}!TIM Peripheral Control functions@{TIM Peripheral Control functions}}
\doxysubsubsubsubsubsection{HAL\_TIM\_DMABurst\_WriteStart()}
{\footnotesize\ttfamily \textbf{ HAL\+\_\+\+Status\+Type\+Def} HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Write\+Start (\begin{DoxyParamCaption}\item[{\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Burst\+Base\+Address,  }\item[{uint32\+\_\+t}]{Burst\+Request\+Src,  }\item[{const uint32\+\_\+t $\ast$}]{Burst\+Buffer,  }\item[{uint32\+\_\+t}]{Burst\+Length }\end{DoxyParamCaption})}

\label{group___t_i_m___exported___functions___group8_ga8f5649baaf219f2559bbe9e8e2c3658e} 
\index{TIM Peripheral Control functions@{TIM Peripheral Control functions}!HAL\_TIM\_DMABurst\_WriteStop@{HAL\_TIM\_DMABurst\_WriteStop}}
\index{HAL\_TIM\_DMABurst\_WriteStop@{HAL\_TIM\_DMABurst\_WriteStop}!TIM Peripheral Control functions@{TIM Peripheral Control functions}}
\doxysubsubsubsubsubsection{HAL\_TIM\_DMABurst\_WriteStop()}
{\footnotesize\ttfamily \textbf{ HAL\+\_\+\+Status\+Type\+Def} HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Write\+Stop (\begin{DoxyParamCaption}\item[{\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Burst\+Request\+Src }\end{DoxyParamCaption})}

\label{group___t_i_m___exported___functions___group8_gab4a60fe7cbb64a321bdce2ee1b9c8730} 
\index{TIM Peripheral Control functions@{TIM Peripheral Control functions}!HAL\_TIM\_GenerateEvent@{HAL\_TIM\_GenerateEvent}}
\index{HAL\_TIM\_GenerateEvent@{HAL\_TIM\_GenerateEvent}!TIM Peripheral Control functions@{TIM Peripheral Control functions}}
\doxysubsubsubsubsubsection{HAL\_TIM\_GenerateEvent()}
{\footnotesize\ttfamily \textbf{ HAL\+\_\+\+Status\+Type\+Def} HAL\+\_\+\+TIM\+\_\+\+Generate\+Event (\begin{DoxyParamCaption}\item[{\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Event\+Source }\end{DoxyParamCaption})}

\label{group___t_i_m___exported___functions___group8_ga031c508e41997d53c059665ebd3638a3} 
\index{TIM Peripheral Control functions@{TIM Peripheral Control functions}!HAL\_TIM\_IC\_ConfigChannel@{HAL\_TIM\_IC\_ConfigChannel}}
\index{HAL\_TIM\_IC\_ConfigChannel@{HAL\_TIM\_IC\_ConfigChannel}!TIM Peripheral Control functions@{TIM Peripheral Control functions}}
\doxysubsubsubsubsubsection{HAL\_TIM\_IC\_ConfigChannel()}
{\footnotesize\ttfamily \textbf{ HAL\+\_\+\+Status\+Type\+Def} HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Config\+Channel (\begin{DoxyParamCaption}\item[{\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$}]{htim,  }\item[{const \textbf{ TIM\+\_\+\+IC\+\_\+\+Init\+Type\+Def} $\ast$}]{s\+Config,  }\item[{uint32\+\_\+t}]{Channel }\end{DoxyParamCaption})}

\label{group___t_i_m___exported___functions___group8_ga8fb64ba07b18cc24f8f9191369ed2d02} 
\index{TIM Peripheral Control functions@{TIM Peripheral Control functions}!HAL\_TIM\_OC\_ConfigChannel@{HAL\_TIM\_OC\_ConfigChannel}}
\index{HAL\_TIM\_OC\_ConfigChannel@{HAL\_TIM\_OC\_ConfigChannel}!TIM Peripheral Control functions@{TIM Peripheral Control functions}}
\doxysubsubsubsubsubsection{HAL\_TIM\_OC\_ConfigChannel()}
{\footnotesize\ttfamily \textbf{ HAL\+\_\+\+Status\+Type\+Def} HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Config\+Channel (\begin{DoxyParamCaption}\item[{\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$}]{htim,  }\item[{const \textbf{ TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def} $\ast$}]{s\+Config,  }\item[{uint32\+\_\+t}]{Channel }\end{DoxyParamCaption})}

\label{group___t_i_m___exported___functions___group8_gaefb1913440053c45a4f9a50a8c05c6be} 
\index{TIM Peripheral Control functions@{TIM Peripheral Control functions}!HAL\_TIM\_OnePulse\_ConfigChannel@{HAL\_TIM\_OnePulse\_ConfigChannel}}
\index{HAL\_TIM\_OnePulse\_ConfigChannel@{HAL\_TIM\_OnePulse\_ConfigChannel}!TIM Peripheral Control functions@{TIM Peripheral Control functions}}
\doxysubsubsubsubsubsection{HAL\_TIM\_OnePulse\_ConfigChannel()}
{\footnotesize\ttfamily \textbf{ HAL\+\_\+\+Status\+Type\+Def} HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Config\+Channel (\begin{DoxyParamCaption}\item[{\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$}]{htim,  }\item[{\textbf{ TIM\+\_\+\+One\+Pulse\+\_\+\+Init\+Type\+Def} $\ast$}]{s\+Config,  }\item[{uint32\+\_\+t}]{Output\+Channel,  }\item[{uint32\+\_\+t}]{Input\+Channel }\end{DoxyParamCaption})}

\label{group___t_i_m___exported___functions___group8_ga258d2356d817adaa3d39d2d0b6de9223} 
\index{TIM Peripheral Control functions@{TIM Peripheral Control functions}!HAL\_TIM\_PWM\_ConfigChannel@{HAL\_TIM\_PWM\_ConfigChannel}}
\index{HAL\_TIM\_PWM\_ConfigChannel@{HAL\_TIM\_PWM\_ConfigChannel}!TIM Peripheral Control functions@{TIM Peripheral Control functions}}
\doxysubsubsubsubsubsection{HAL\_TIM\_PWM\_ConfigChannel()}
{\footnotesize\ttfamily \textbf{ HAL\+\_\+\+Status\+Type\+Def} HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Config\+Channel (\begin{DoxyParamCaption}\item[{\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$}]{htim,  }\item[{const \textbf{ TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def} $\ast$}]{s\+Config,  }\item[{uint32\+\_\+t}]{Channel }\end{DoxyParamCaption})}

\label{group___t_i_m___exported___functions___group8_ga726cf270b20654c4094da3eca1648f92} 
\index{TIM Peripheral Control functions@{TIM Peripheral Control functions}!HAL\_TIM\_ReadCapturedValue@{HAL\_TIM\_ReadCapturedValue}}
\index{HAL\_TIM\_ReadCapturedValue@{HAL\_TIM\_ReadCapturedValue}!TIM Peripheral Control functions@{TIM Peripheral Control functions}}
\doxysubsubsubsubsubsection{HAL\_TIM\_ReadCapturedValue()}
{\footnotesize\ttfamily uint32\+\_\+t HAL\+\_\+\+TIM\+\_\+\+Read\+Captured\+Value (\begin{DoxyParamCaption}\item[{const \textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Channel }\end{DoxyParamCaption})}

\label{group___t_i_m___exported___functions___group8_ga50ddcf971c747fa974c7b89ff5d3fe18} 
\index{TIM Peripheral Control functions@{TIM Peripheral Control functions}!HAL\_TIM\_SlaveConfigSynchro@{HAL\_TIM\_SlaveConfigSynchro}}
\index{HAL\_TIM\_SlaveConfigSynchro@{HAL\_TIM\_SlaveConfigSynchro}!TIM Peripheral Control functions@{TIM Peripheral Control functions}}
\doxysubsubsubsubsubsection{HAL\_TIM\_SlaveConfigSynchro()}
{\footnotesize\ttfamily \textbf{ HAL\+\_\+\+Status\+Type\+Def} HAL\+\_\+\+TIM\+\_\+\+Slave\+Config\+Synchro (\begin{DoxyParamCaption}\item[{\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$}]{htim,  }\item[{const \textbf{ TIM\+\_\+\+Slave\+Config\+Type\+Def} $\ast$}]{s\+Slave\+Config }\end{DoxyParamCaption})}

\label{group___t_i_m___exported___functions___group8_ga5ac6bc06273d5b5b848eda023a32fe2f} 
\index{TIM Peripheral Control functions@{TIM Peripheral Control functions}!HAL\_TIM\_SlaveConfigSynchro\_IT@{HAL\_TIM\_SlaveConfigSynchro\_IT}}
\index{HAL\_TIM\_SlaveConfigSynchro\_IT@{HAL\_TIM\_SlaveConfigSynchro\_IT}!TIM Peripheral Control functions@{TIM Peripheral Control functions}}
\doxysubsubsubsubsubsection{HAL\_TIM\_SlaveConfigSynchro\_IT()}
{\footnotesize\ttfamily \textbf{ HAL\+\_\+\+Status\+Type\+Def} HAL\+\_\+\+TIM\+\_\+\+Slave\+Config\+Synchro\+\_\+\+IT (\begin{DoxyParamCaption}\item[{\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$}]{htim,  }\item[{const \textbf{ TIM\+\_\+\+Slave\+Config\+Type\+Def} $\ast$}]{s\+Slave\+Config }\end{DoxyParamCaption})}

