PPA Report for jittered_clock_rng_valid_ready.v (Module: jittered_clock_rng_valid_ready)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 24
FF Count: 44
IO Count: 28
Cell Count: 130

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 558.35 MHz
Reg-to-Reg Critical Path Delay: 1.576 ns

POWER METRICS:
-------------
Total Power Consumption: 0.454 W
