#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Mar 27 09:15:57 2018
# Process ID: 9332
# Current directory: U:/Computer Arch/VHDL_assignment/VHDL_assignment.runs/synth_1
# Command line: vivado.exe -log datapath.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source datapath.tcl
# Log file: U:/Computer Arch/VHDL_assignment/VHDL_assignment.runs/synth_1/datapath.vds
# Journal file: U:/Computer Arch/VHDL_assignment/VHDL_assignment.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source datapath.tcl -notrace
Command: synth_design -top datapath -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7984 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 389.520 ; gain = 99.332
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'datapath' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:40]
INFO: [Synth 8-3491] module 'reg_file' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:37' bound to instance 'register_file' of component 'reg_file' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:80]
INFO: [Synth 8-638] synthesizing module 'reg_file' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:47]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg00' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:97]
INFO: [Synth 8-638] synthesizing module '\reg ' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module '\reg ' (1#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:42]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg01' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:104]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg02' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:111]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg03' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:118]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg04' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:125]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg05' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:132]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg06' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:139]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg07' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:146]
INFO: [Synth 8-3491] module 'decoder_3to8' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/decoder_3to8.vhd:36' bound to instance 'des_decoder_2to8' of component 'decoder_3to8' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:153]
INFO: [Synth 8-638] synthesizing module 'decoder_3to8' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/decoder_3to8.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'decoder_3to8' (2#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/decoder_3to8.vhd:50]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit.vhd:36' bound to instance 'b_select_mux' of component 'mux8_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:177]
INFO: [Synth 8-638] synthesizing module 'mux8_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'mux8_16bit' (3#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit.vhd:42]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit.vhd:36' bound to instance 'a_select_mux' of component 'mux8_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:190]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:36' bound to instance 'mux_B' of component 'mux2_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:204]
INFO: [Synth 8-638] synthesizing module 'mux2_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'mux2_16bit' (4#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (5#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:47]
WARNING: [Synth 8-5640] Port 'v' is missing in component declaration [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:51]
WARNING: [Synth 8-5640] Port 'c' is missing in component declaration [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:51]
WARNING: [Synth 8-5640] Port 'n' is missing in component declaration [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:51]
WARNING: [Synth 8-5640] Port 'z_flag' is missing in component declaration [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:51]
INFO: [Synth 8-3491] module 'function_unit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:34' bound to instance 'fu' of component 'function_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:101]
INFO: [Synth 8-638] synthesizing module 'function_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:45]
INFO: [Synth 8-3491] module 'arithmetic_logic_unit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:34' bound to instance 'alu' of component 'arithmetic_logic_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:83]
INFO: [Synth 8-638] synthesizing module 'arithmetic_logic_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:43]
INFO: [Synth 8-3491] module 'arithmetic_circuit_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:34' bound to instance 'ac' of component 'arithmetic_circuit_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:72]
INFO: [Synth 8-638] synthesizing module 'arithmetic_circuit_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:42]
INFO: [Synth 8-3491] module 'arithmetic_circuit_mux' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_mux.vhd:36' bound to instance 'mux' of component 'arithmetic_circuit_mux' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'arithmetic_circuit_mux' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_mux.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'arithmetic_circuit_mux' (6#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_mux.vhd:42]
INFO: [Synth 8-3491] module 'ripple_carry_adder_16' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:34' bound to instance 'rca' of component 'ripple_carry_adder_16' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:71]
INFO: [Synth 8-638] synthesizing module 'ripple_carry_adder_16' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:41]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit0' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:50]
INFO: [Synth 8-638] synthesizing module 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (7#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:40]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit1' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:56]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit2' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:62]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit3' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:68]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit4' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:75]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit5' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:81]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit6' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:87]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit7' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:93]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit8' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:100]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit9' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:106]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit10' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:112]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit11' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:118]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit12' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:125]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit13' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:131]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit14' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:137]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit15' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'ripple_carry_adder_16' (8#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'arithmetic_circuit_16bit' (9#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:42]
INFO: [Synth 8-3491] module 'logic_unit_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/logic_unit_16bit.vhd:34' bound to instance 'lu' of component 'logic_unit_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'logic_unit_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/logic_unit_16bit.vhd:40]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mux' of component 'mux4_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/logic_unit_16bit.vhd:60]
INFO: [Synth 8-638] synthesizing module 'mux4_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux4_16bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mux4_16bit' (10#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux4_16bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'logic_unit_16bit' (11#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/logic_unit_16bit.vhd:40]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:36' bound to instance 'mux' of component 'mux2_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'arithmetic_logic_unit' (12#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:43]
INFO: [Synth 8-3491] module 'shifter_unit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:34' bound to instance 'shifter' of component 'shifter_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:94]
INFO: [Synth 8-638] synthesizing module 'shifter_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:42]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux0' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:50]
INFO: [Synth 8-638] synthesizing module 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mux3_1bit' (13#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:40]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux1' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:58]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux2' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:66]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux3' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:74]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux4' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:82]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux5' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:90]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux6' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:98]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux7' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:106]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux8' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:114]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux9' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:122]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux10' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:130]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux11' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:138]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux12' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:146]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux13' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:154]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux14' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:162]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux15' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'shifter_unit' (14#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:42]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:36' bound to instance 'mux' of component 'mux2_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:104]
INFO: [Synth 8-3491] module 'flags' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/flags.vhd:34' bound to instance 'fl' of component 'flags' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:111]
INFO: [Synth 8-638] synthesizing module 'flags' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/flags.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'flags' (15#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/flags.vhd:41]
WARNING: [Synth 8-3848] Net cin in module/entity function_unit does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'function_unit' (16#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:45]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:36' bound to instance 'mux_d' of component 'mux2_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:114]
WARNING: [Synth 8-3848] Net reg0 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:37]
WARNING: [Synth 8-3848] Net reg1 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:37]
WARNING: [Synth 8-3848] Net reg2 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:37]
WARNING: [Synth 8-3848] Net reg3 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:37]
WARNING: [Synth 8-3848] Net reg4 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:37]
WARNING: [Synth 8-3848] Net reg5 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:37]
WARNING: [Synth 8-3848] Net reg6 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:37]
WARNING: [Synth 8-3848] Net reg7 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:40]
WARNING: [Synth 8-3331] design function_unit has unconnected port i_r
WARNING: [Synth 8-3331] design function_unit has unconnected port i_l
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[15]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[14]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[13]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[12]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[11]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[10]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[9]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[8]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[7]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[6]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[5]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[4]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[3]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[2]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[1]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[0]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[15]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[14]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[13]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[12]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[11]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[10]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[9]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[8]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[7]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[6]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[5]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[4]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[3]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[2]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[1]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[0]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[15]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[14]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[13]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[12]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[11]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[10]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[9]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[8]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[7]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[6]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[5]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[4]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[3]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[2]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[1]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[0]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[15]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[14]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[13]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[12]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[11]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[10]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[9]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[8]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[7]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[6]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[5]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[4]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[3]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[2]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[1]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[0]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[15]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[14]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[13]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[12]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[11]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[10]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[9]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[8]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[7]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[6]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[5]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[4]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[3]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[2]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[1]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[0]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[15]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[14]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[13]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[12]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[11]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[10]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[9]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[8]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[7]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[6]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[5]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[4]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[3]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[2]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[1]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[0]
WARNING: [Synth 8-3331] design datapath has unconnected port reg6[15]
WARNING: [Synth 8-3331] design datapath has unconnected port reg6[14]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 442.109 ; gain = 151.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 442.109 ; gain = 151.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 442.109 ; gain = 151.922
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "z" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 442.109 ; gain = 151.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 16    
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   5 Input     16 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module reg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module mux2_16bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module full_adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module mux4_16bit 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
Module logic_unit_16bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
Module mux3_1bit 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module flags 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (register_file/reg00/Q_reg[15]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg00/Q_reg[14]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg00/Q_reg[13]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg00/Q_reg[12]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg00/Q_reg[11]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg00/Q_reg[10]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg00/Q_reg[9]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg00/Q_reg[8]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg00/Q_reg[7]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg00/Q_reg[6]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg00/Q_reg[5]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg00/Q_reg[4]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg00/Q_reg[3]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg00/Q_reg[2]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg00/Q_reg[1]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg00/Q_reg[0]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg01/Q_reg[15]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg01/Q_reg[14]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg01/Q_reg[13]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg01/Q_reg[12]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg01/Q_reg[11]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg01/Q_reg[10]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg01/Q_reg[9]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg01/Q_reg[8]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg01/Q_reg[7]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg01/Q_reg[6]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg01/Q_reg[5]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg01/Q_reg[4]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg01/Q_reg[3]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg01/Q_reg[2]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg01/Q_reg[1]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg01/Q_reg[0]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg02/Q_reg[15]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg02/Q_reg[14]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg02/Q_reg[13]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg02/Q_reg[12]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg02/Q_reg[11]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg02/Q_reg[10]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg02/Q_reg[9]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg02/Q_reg[8]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg02/Q_reg[7]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg02/Q_reg[6]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg02/Q_reg[5]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg02/Q_reg[4]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg02/Q_reg[3]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg02/Q_reg[2]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg02/Q_reg[1]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg02/Q_reg[0]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg03/Q_reg[15]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg03/Q_reg[14]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg03/Q_reg[13]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg03/Q_reg[12]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg03/Q_reg[11]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg03/Q_reg[10]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg03/Q_reg[9]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg03/Q_reg[8]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg03/Q_reg[7]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg03/Q_reg[6]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg03/Q_reg[5]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg03/Q_reg[4]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg03/Q_reg[3]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg03/Q_reg[2]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg03/Q_reg[1]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg03/Q_reg[0]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg04/Q_reg[15]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg04/Q_reg[14]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg04/Q_reg[13]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg04/Q_reg[12]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg04/Q_reg[11]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg04/Q_reg[10]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg04/Q_reg[9]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg04/Q_reg[8]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg04/Q_reg[7]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg04/Q_reg[6]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg04/Q_reg[5]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg04/Q_reg[4]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg04/Q_reg[3]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg04/Q_reg[2]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg04/Q_reg[1]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg04/Q_reg[0]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg05/Q_reg[15]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg05/Q_reg[14]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg05/Q_reg[13]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg05/Q_reg[12]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg05/Q_reg[11]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg05/Q_reg[10]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg05/Q_reg[9]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg05/Q_reg[8]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg05/Q_reg[7]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg05/Q_reg[6]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg05/Q_reg[5]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg05/Q_reg[4]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg05/Q_reg[3]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg05/Q_reg[2]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg05/Q_reg[1]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg05/Q_reg[0]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg06/Q_reg[15]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg06/Q_reg[14]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg06/Q_reg[13]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (register_file/reg06/Q_reg[12]) is unused and will be removed from module datapath.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 565.543 ; gain = 275.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 565.543 ; gain = 275.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 565.543 ; gain = 275.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 565.543 ; gain = 275.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 565.543 ; gain = 275.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 565.543 ; gain = 275.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 565.543 ; gain = 275.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 565.543 ; gain = 275.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 565.543 ; gain = 275.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |   128|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   128|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 565.543 ; gain = 275.355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 399 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 565.543 ; gain = 275.355
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 565.543 ; gain = 275.355
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
101 Infos, 213 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 669.293 ; gain = 392.059
INFO: [Common 17-1381] The checkpoint 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.runs/synth_1/datapath.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file datapath_utilization_synth.rpt -pb datapath_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 669.293 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar 27 09:16:25 2018...
