./plot1


        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
e663103807e657300a2230ea28495bd1  /media/sf_code/csc-506-program1/plot1/plot1
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=plot1.cu
self exe links to: /media/sf_code/csc-506-program1/plot1/plot1
Running md5sum using "md5sum /media/sf_code/csc-506-program1/plot1/plot1 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /media/sf_code/csc-506-program1/plot1/plot1 > _cuobjdump_complete_output_9jbYzZ"
Parsing file _cuobjdump_complete_output_9jbYzZ
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: plot1.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: plot1.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z5plot1PKfS0_PfS1_i : hostFun 0x0x4016a3, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z5plot1PKfS0_PfS1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z5plot1PKfS0_PfS1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z5plot1PKfS0_PfS1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z5plot1PKfS0_PfS1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z5plot1PKfS0_PfS1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z5plot1PKfS0_PfS1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z5plot1PKfS0_PfS1_i'...
GPGPU-Sim PTX: reconvergence points for _Z5plot1PKfS0_PfS1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x038 (_1.ptx:70) @%p1 bra $Lt_0_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x158 (_1.ptx:111) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z5plot1PKfS0_PfS1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z5plot1PKfS0_PfS1_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_juRZGY"
Running: cat _ptx_juRZGY | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_gAavOX
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_gAavOX --output-file  /dev/null 2> _ptx_juRZGYinfo"
GPGPU-Sim PTX: Kernel '_Z5plot1PKfS0_PfS1_i' : regs=12, lmem=0, smem=0, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_juRZGY _ptx2_gAavOX _ptx_juRZGYinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
[Plot 1 Vector Addition calculation for 50000 elements]
Copy input data from the host memory to the CUDA device
CUDA kernel launch with 196 blocks of 256 threads

GPGPU-Sim PTX: cudaLaunch for 0x0x4016a3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z5plot1PKfS0_PfS1_i' to stream 0, gridDim= (196,1,1) blockDim = (256,1,1) 
kernel '_Z5plot1PKfS0_PfS1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z5plot1PKfS0_PfS1_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z5plot1PKfS0_PfS1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z5plot1PKfS0_PfS1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z5plot1PKfS0_PfS1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z5plot1PKfS0_PfS1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z5plot1PKfS0_PfS1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z5plot1PKfS0_PfS1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z5plot1PKfS0_PfS1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z5plot1PKfS0_PfS1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z5plot1PKfS0_PfS1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z5plot1PKfS0_PfS1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z5plot1PKfS0_PfS1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z5plot1PKfS0_PfS1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z5plot1PKfS0_PfS1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z5plot1PKfS0_PfS1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(58,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 112352 (ipc=224.7) sim_rate=112352 (inst/sec) elapsed = 0:0:00:01 / Tue Jan 23 15:01:55 2024
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(35,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 241792 (ipc=241.8) sim_rate=120896 (inst/sec) elapsed = 0:0:00:02 / Tue Jan 23 15:01:56 2024
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(75,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 332192 (ipc=221.5) sim_rate=110730 (inst/sec) elapsed = 0:0:00:03 / Tue Jan 23 15:01:57 2024
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(61,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 442592 (ipc=221.3) sim_rate=110648 (inst/sec) elapsed = 0:0:00:04 / Tue Jan 23 15:01:58 2024
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(28,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(85,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 644320 (ipc=257.7) sim_rate=128864 (inst/sec) elapsed = 0:0:00:05 / Tue Jan 23 15:01:59 2024
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(18,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(60,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(73,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2887,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2888,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2912,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2913,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2923,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2924,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2924,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2925,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2933,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2934,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2938,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2939,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2964,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2965,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 965216 (ipc=321.7) sim_rate=160869 (inst/sec) elapsed = 0:0:00:06 / Tue Jan 23 15:02:00 2024
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3022,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3023,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(97,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3031,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3032,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3037,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3038,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3063,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3064,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3142,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3143,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3168,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3169,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3178,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3179,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3181,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3182,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3240,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3241,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3252,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3253,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3310,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3311,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3317,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3318,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3322,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3323,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3334,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3335,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3347,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3348,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3363,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3364,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3385,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3386,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3449,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3450,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3480,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3481,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3489,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3490,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 1027712 (ipc=293.6) sim_rate=146816 (inst/sec) elapsed = 0:0:00:07 / Tue Jan 23 15:02:01 2024
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3521,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3522,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3538,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3539,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3552,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3553,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3582,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3583,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3591,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3592,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (3604,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(3605,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (3628,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(3629,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3631,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3632,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(122,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3704,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(3705,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3716,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(3717,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3750,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3751,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3794,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3795,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3797,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3798,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3810,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3811,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3821,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3822,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3835,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3836,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3850,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3851,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3889,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3890,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3913,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3914,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3929,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3930,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3960,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(3961,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (3968,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(3969,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1112288 (ipc=278.1) sim_rate=139036 (inst/sec) elapsed = 0:0:00:08 / Tue Jan 23 15:02:02 2024
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4004,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4005,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4005,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4006,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4006,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4006,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4007,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4007,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4010,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4011,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4018,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4019,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (4035,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4036,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4040,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4041,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4052,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4053,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(147,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4115,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(4116,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4147,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(4148,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4274,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(4275,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4282,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(4283,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4345,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(4346,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4391,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4392,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4412,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(4413,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4424,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4425,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4438,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(4439,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (4502,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(4503,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (4520,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(4521,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(104,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (4662,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(4663,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (4827,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(4828,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (4933,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(4934,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(135,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1363680 (ipc=272.7) sim_rate=151520 (inst/sec) elapsed = 0:0:00:09 / Tue Jan 23 15:02:03 2024
GPGPU-Sim uArch: Shader 4 finished CTA #5 (5028,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(5029,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5034,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5035,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (5040,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5041,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (5042,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5043,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (5074,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(5075,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5094,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5095,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5100,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(5101,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5102,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(5103,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (5116,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5117,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(95,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5143,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(5144,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (5157,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(5158,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5161,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(5162,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (5164,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(5165,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(109,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (5335,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5336,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(105,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (5471,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(5472,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1657728 (ipc=301.4) sim_rate=150702 (inst/sec) elapsed = 0:0:00:11 / Tue Jan 23 15:02:05 2024
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5510,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(5511,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (5557,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(5558,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (5570,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(5571,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5613,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5614,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5685,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5686,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(150,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5806,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5807,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5807,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5808,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5837,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5838,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5844,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5845,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5869,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5870,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5894,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5895,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5932,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5933,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5934,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5935,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5968,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(5969,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6017,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(6018,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6047,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(6048,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6051,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6052,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6066,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6067,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6091,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(6092,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6099,0), 5 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(194,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6159,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6193,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6198,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6255,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (6292,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (6299,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6337,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6347,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (6356,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6392,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6413,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (6468,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 1876784 (ipc=288.7) sim_rate=156398 (inst/sec) elapsed = 0:0:00:12 / Tue Jan 23 15:02:06 2024
GPGPU-Sim uArch: Shader 3 finished CTA #3 (6506,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (6516,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6516,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6526,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (6560,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6608,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6615,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (6619,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6647,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6659,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6696,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6715,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (6756,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (6827,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6873,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (6880,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6895,0), 3 CTAs running
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(158,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (6901,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6940,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6978,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 1963120 (ipc=280.4) sim_rate=151009 (inst/sec) elapsed = 0:0:00:13 / Tue Jan 23 15:02:07 2024
GPGPU-Sim uArch: Shader 14 finished CTA #3 (7005,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (7051,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7052,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (7101,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7111,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (7120,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (7153,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (7184,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7199,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (7200,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (7227,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (7231,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (7238,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7250,0), 2 CTAs running
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(167,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (7297,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7323,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (7386,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (7394,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (7402,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (7454,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (7454,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (7514,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7542,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (7569,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (7588,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (7622,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (7629,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (7652,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (7689,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z5plot1PKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (7703,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (7755,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (7755,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (7774,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (7805,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z5plot1PKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (7813,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (7822,0), 2 CTAs running
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(193,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (7836,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7850,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (7910,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z5plot1PKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (7923,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z5plot1PKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7929,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (7941,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7951,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z5plot1PKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (7989,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z5plot1PKfS0_PfS1_i').
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 2151040 (ipc=268.9) sim_rate=153645 (inst/sec) elapsed = 0:0:00:14 / Tue Jan 23 15:02:08 2024
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8003,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (8042,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (8063,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z5plot1PKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8066,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (8097,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z5plot1PKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (8128,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z5plot1PKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8156,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8157,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z5plot1PKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8179,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z5plot1PKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8181,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z5plot1PKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8182,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z5plot1PKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8201,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z5plot1PKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (8511,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z5plot1PKfS0_PfS1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z5plot1PKfS0_PfS1_i' finished on shader 7.
kernel_name = _Z5plot1PKfS0_PfS1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 8512
gpu_sim_insn = 2151584
gpu_ipc =     252.7707
gpu_tot_sim_cycle = 8512
gpu_tot_sim_insn = 2151584
gpu_tot_ipc =     252.7707
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 18248
gpu_stall_icnt2sh    = 18846
gpu_total_sim_rate=153684

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 35721
	L1I_total_cache_misses = 1305
	L1I_total_cache_miss_rate = 0.0365
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4789
L1D_cache:
	L1D_cache_core[0]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2493
	L1D_cache_core[1]: Access = 448, Miss = 448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1891
	L1D_cache_core[2]: Access = 448, Miss = 448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1487
	L1D_cache_core[3]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1911
	L1D_cache_core[4]: Access = 448, Miss = 448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1699
	L1D_cache_core[5]: Access = 448, Miss = 448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1510
	L1D_cache_core[6]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1761
	L1D_cache_core[7]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1288
	L1D_cache_core[8]: Access = 448, Miss = 448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1566
	L1D_cache_core[9]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3212
	L1D_cache_core[10]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1747
	L1D_cache_core[11]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2471
	L1D_cache_core[12]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2693
	L1D_cache_core[13]: Access = 428, Miss = 428, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1520
	L1D_cache_core[14]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1750
	L1D_total_cache_accesses = 6252
	L1D_total_cache_misses = 6252
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 28999
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.039
L1C_cache:
	L1C_total_cache_accesses = 7820
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0614
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3241
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4689
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 26814
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7340
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3241
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2185
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 34416
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1305
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
132, 132, 132, 132, 132, 132, 132, 132, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 
gpgpu_n_tot_thrd_icount = 2202144
gpgpu_n_tot_w_icount = 68817
gpgpu_n_stall_shd_mem = 32240
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4689
gpgpu_n_mem_write_global = 1563
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 150000
gpgpu_n_store_insn = 50000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 250176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3241
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3241
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 28999
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:42174	W0_Idle:24056	W0_Scoreboard:106915	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:35	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:68782
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 37512 {8:4689,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 212504 {72:1,136:1562,}
traffic_breakdown_coretomem[INST_ACC_R] = 360 {8:45,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 637704 {136:4689,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12504 {8:1563,}
traffic_breakdown_memtocore[INST_ACC_R] = 6120 {136:45,}
maxmrqlatency = 1245 
maxdqlatency = 0 
maxmflatency = 2300 
averagemflatency = 529 
max_icnt2mem_latency = 856 
max_icnt2sh_latency = 8511 
mrq_lat_table:1864 	173 	421 	577 	905 	1047 	1282 	1294 	194 	48 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13 	4035 	1812 	397 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3579 	646 	658 	683 	317 	375 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1168 	2549 	957 	30 	0 	0 	0 	0 	608 	950 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	11 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        17        14        26        13        13        32        32        34        26        32        32        20        16        29        32 
dram[1]:        12        11        25        19        14        13        32        32        36        18        32        32        24        22        30        31 
dram[2]:        14         8        28        27        15        13        32        32        30        36        32        32        22        22        28        31 
dram[3]:        15        15        27        29        16        13        32        32        26        38        32        32        22        18        29        32 
dram[4]:        13        14        26        22        14        15        32        32        22        34        31        52        24        20        31        29 
dram[5]:        12        14        25        13        14        13        32        32        24        28        31        32        16        22        31        28 
maximum service time to same row:
dram[0]:      1196      1609      4617      4716      2591      2941      1824      1852      1870      1994      4020      4188      3164      3562      1619      1597 
dram[1]:      1610      1914      4635      4639      2861      2841      1819      1869      2006      2203      4143      4059      3144      3444      1607      1604 
dram[2]:      1808      1757      4464      4564      2815      3193      1847      1849      2132      1821      4187      4263      3154      3397      1629      1601 
dram[3]:      1881      1901      4560      4701      3098      2958      1857      1846      2219      1931      4161      4366      3130      3436      1634      1625 
dram[4]:      1813      1687      4767      4702      2991      3386      1874      1853      2227      1919      4335      4253      3382      4325      1638      1604 
dram[5]:      1669      1591      4700      4760      2887      2960      1853      1866      2060      1911      4231      4204      3426      3546      1642      1606 
average row accesses per activate:
dram[0]:  3.526316  5.818182  5.333333  9.142858  5.333333  4.588235 48.000000 48.000000 24.000000 16.000000 48.000000 48.000000 11.750000 11.500000 10.666667 32.000000 
dram[1]:  4.642857  4.266667  6.400000  7.111111  3.809524  5.200000 48.000000 48.000000 24.000000 12.000000 48.000000 48.000000 23.000000 15.333333 16.000000 16.000000 
dram[2]:  5.333333  4.266667  8.000000 10.666667  3.809524  5.000000 48.000000 48.000000 24.000000 24.000000 48.000000 48.000000 15.333333 15.333333 16.000000 16.000000 
dram[3]:  5.333333  5.333333  6.400000 16.000000  4.647059  4.210526 48.000000 48.000000 16.000000 24.000000 48.000000 48.000000 15.333333 15.166667 10.666667 32.000000 
dram[4]:  6.400000  4.000000  6.400000  8.000000  4.105263  5.333333 48.000000 48.000000 12.000000 24.000000 24.000000 24.000000 23.000000 15.333333 16.000000 10.666667 
dram[5]:  4.571429  6.400000  5.333333  8.000000  4.105263  7.181818 48.000000 48.000000 16.000000 24.000000 24.000000 48.000000 15.333333 23.000000 16.000000 16.000000 
average row locality = 7819/705 = 11.090780
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        67        64        64        64        74        72        64        64        64        64        64        64        64        64        64        64 
dram[1]:        65        64        64        64        74        72        64        64        64        64        64        64        63        64        64        64 
dram[2]:        64        64        64        64        74        74        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        73        74        64        64        64        64        64        64        64        63        64        64 
dram[4]:        64        64        64        64        72        74        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        72        73        64        64        64        64        64        64        64        64        64        64 
total reads: 6256
bank skew: 74/63 = 1.17
chip skew: 1045/1041 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         6         6        32        32        32        32        32        32        30        28         0         0 
dram[1]:         0         0         0         0         6         6        32        32        32        32        32        32        29        28         0         0 
dram[2]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
dram[3]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
dram[4]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
dram[5]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
total reads: 1563
min_bank_accesses = 0!
chip skew: 262/260 = 1.01
average mf latency per bank:
dram[0]:        402       440       371       453       444       533       381       405       455       553       409       453       361       388       329       460
dram[1]:        437       407       369       374       431       452       381       399       492       463       419       463       330       345       399       413
dram[2]:        382       427       430       361       357       336       385       399       491       515       455       346       303       265       372       375
dram[3]:        377       538       335       478       443       369       379       417       473       558       480       425       332       281       433       412
dram[4]:        497       416       484       442       466       417       381       433       617       527       558       452       365       322       517       477
dram[5]:        492       381       464       411       428       423       370       411       602       484       520       432       381       309       410       417
maximum mf latency per bank:
dram[0]:       1035      1211       852      1117       922      1112      1115      1148      1130      2167      1460      1381      1092      1448       447       596
dram[1]:       1085       964       446      1064       932      1032      1139      1114      1288      1272      1023      1422       759      1031       488       545
dram[2]:       1003      1295       531       698       837       835      1107      1165      1248      1564      1165       863       727       723       519       525
dram[3]:        984      1252       536       745      1036       905      1063      1188      1165      1546      1345       999      1036       822       540       507
dram[4]:       1166      1035       656       835      1017       894      1434      1252      2233      1305      1488      1515       984       728       601       679
dram[5]:       1110       859       557       563      1079       974      1150      1137      2300      1223      1395      1177      1097       784       527       513
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11235 n_nop=8391 n_act=123 n_pre=107 n_req=1307 n_rd=2090 n_write=524 bw_util=0.4653
n_activity=9488 dram_eff=0.551
bk0: 134a 10269i bk1: 128a 10482i bk2: 128a 10311i bk3: 128a 10305i bk4: 148a 9737i bk5: 144a 9500i bk6: 128a 9264i bk7: 128a 9087i bk8: 128a 9135i bk9: 128a 8325i bk10: 128a 8713i bk11: 128a 8661i bk12: 128a 9040i bk13: 128a 9123i bk14: 128a 10630i bk15: 128a 10354i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7769
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11235 n_nop=8402 n_act=122 n_pre=106 n_req=1303 n_rd=2084 n_write=521 bw_util=0.4637
n_activity=9339 dram_eff=0.5579
bk0: 130a 10414i bk1: 128a 10222i bk2: 128a 10466i bk3: 128a 10127i bk4: 148a 9514i bk5: 144a 9523i bk6: 128a 9253i bk7: 128a 9139i bk8: 128a 8768i bk9: 128a 7734i bk10: 128a 8856i bk11: 128a 8630i bk12: 126a 9075i bk13: 128a 9058i bk14: 128a 10631i bk15: 128a 10392i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8807
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11235 n_nop=8415 n_act=114 n_pre=98 n_req=1304 n_rd=2088 n_write=520 bw_util=0.4643
n_activity=9448 dram_eff=0.5521
bk0: 128a 10439i bk1: 128a 10246i bk2: 128a 10542i bk3: 128a 10165i bk4: 148a 9746i bk5: 148a 9665i bk6: 128a 9269i bk7: 128a 9118i bk8: 128a 8477i bk9: 128a 8574i bk10: 128a 8788i bk11: 128a 8917i bk12: 128a 9355i bk13: 128a 9402i bk14: 128a 10635i bk15: 128a 10343i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.34295
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11235 n_nop=8423 n_act=112 n_pre=96 n_req=1302 n_rd=2084 n_write=520 bw_util=0.4636
n_activity=9308 dram_eff=0.5595
bk0: 128a 10454i bk1: 128a 10414i bk2: 128a 10413i bk3: 128a 10306i bk4: 146a 9802i bk5: 148a 9649i bk6: 128a 9309i bk7: 128a 9085i bk8: 128a 8435i bk9: 128a 8325i bk10: 128a 8787i bk11: 128a 8871i bk12: 128a 9353i bk13: 126a 9317i bk14: 128a 10589i bk15: 128a 10411i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.0284
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80091a80, atomic=0 1 entries : 0x2ab94e721210 :  mf: uid= 88385, sid07:w13, part=4, addr=0x80091a80, load , size=128, unknown  status = IN_PARTITION_DRAM (8509), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11235 n_nop=8403 n_act=122 n_pre=106 n_req=1302 n_rd=2084 n_write=520 bw_util=0.4636
n_activity=9256 dram_eff=0.5627
bk0: 128a 10470i bk1: 128a 10282i bk2: 128a 10387i bk3: 128a 9980i bk4: 144a 9625i bk5: 148a 9679i bk6: 128a 9142i bk7: 128a 9055i bk8: 128a 8214i bk9: 128a 8710i bk10: 128a 8835i bk11: 128a 8487i bk12: 128a 9154i bk13: 128a 9337i bk14: 128a 10604i bk15: 128a 10228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.3231
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11235 n_nop=8425 n_act=112 n_pre=96 n_req=1301 n_rd=2082 n_write=520 bw_util=0.4632
n_activity=9346 dram_eff=0.5568
bk0: 128a 10368i bk1: 128a 10424i bk2: 128a 10291i bk3: 128a 10052i bk4: 144a 9697i bk5: 146a 9770i bk6: 128a 9300i bk7: 128a 9072i bk8: 128a 7984i bk9: 128a 8325i bk10: 128a 8529i bk11: 128a 8600i bk12: 128a 9217i bk13: 128a 8948i bk14: 128a 10669i bk15: 128a 10356i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.6179

========= L2 cache stats =========
L2_cache_bank[0]: Access = 567, Miss = 525, Miss_rate = 0.926, Pending_hits = 9, Reservation_fails = 533
L2_cache_bank[1]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 585
L2_cache_bank[2]: Access = 536, Miss = 522, Miss_rate = 0.974, Pending_hits = 3, Reservation_fails = 438
L2_cache_bank[3]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 246
L2_cache_bank[4]: Access = 522, Miss = 522, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89
L2_cache_bank[5]: Access = 522, Miss = 522, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 210
L2_cache_bank[6]: Access = 521, Miss = 521, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 339
L2_cache_bank[7]: Access = 521, Miss = 521, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 588
L2_cache_bank[8]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 970
L2_cache_bank[9]: Access = 522, Miss = 522, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 648
L2_cache_bank[10]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 710
L2_cache_bank[11]: Access = 521, Miss = 521, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 333
L2_total_cache_accesses = 6312
L2_total_cache_misses = 6256
L2_total_cache_miss_rate = 0.9911
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 5689
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4689
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4828
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 497
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 255
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.245

icnt_total_pkts_mem_to_simt=25278
icnt_total_pkts_simt_to_mem=12562
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.5715
	minimum = 6
	maximum = 514
Network latency average = 18.9204
	minimum = 6
	maximum = 488
Slowest packet = 10047
Flit latency average = 15.5116
	minimum = 6
	maximum = 488
Slowest flit = 30165
Fragmentation average = 0.190431
	minimum = 0
	maximum = 422
Injected packet rate average = 0.054929
	minimum = 0.0455827 (at node 9)
	maximum = 0.0666118 (at node 15)
Accepted packet rate average = 0.054929
	minimum = 0.0455827 (at node 9)
	maximum = 0.0666118 (at node 15)
Injected flit rate average = 0.164648
	minimum = 0.0906955 (at node 9)
	maximum = 0.267505 (at node 15)
Accepted flit rate average= 0.164648
	minimum = 0.12218 (at node 16)
	maximum = 0.212641 (at node 1)
Injected packet length average = 2.99747
Accepted packet length average = 2.99747
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.5715 (1 samples)
	minimum = 6 (1 samples)
	maximum = 514 (1 samples)
Network latency average = 18.9204 (1 samples)
	minimum = 6 (1 samples)
	maximum = 488 (1 samples)
Flit latency average = 15.5116 (1 samples)
	minimum = 6 (1 samples)
	maximum = 488 (1 samples)
Fragmentation average = 0.190431 (1 samples)
	minimum = 0 (1 samples)
	maximum = 422 (1 samples)
Injected packet rate average = 0.054929 (1 samples)
	minimum = 0.0455827 (1 samples)
	maximum = 0.0666118 (1 samples)
Accepted packet rate average = 0.054929 (1 samples)
	minimum = 0.0455827 (1 samples)
	maximum = 0.0666118 (1 samples)
Injected flit rate average = 0.164648 (1 samples)
	minimum = 0.0906955 (1 samples)
	maximum = 0.267505 (1 samples)
Accepted flit rate average = 0.164648 (1 samples)
	minimum = 0.12218 (1 samples)
	maximum = 0.212641 (1 samples)
Injected packet size average = 2.99747 (1 samples)
Accepted packet size average = 2.99747 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 153684 (inst/sec)
gpgpu_simulation_rate = 608 (cycle/sec)
Copy output data from the CUDA device to the host memory
Test PASSED
Done
