

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2'
================================================================
* Date:           Fri Mar 10 17:23:23 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  6.620 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        4|  0.100 us|  0.200 us|    2|    4|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_379_2  |        0|        2|         2|          1|          1|  0 ~ 2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      74|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      54|    -|
|Register         |        -|    -|      91|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      91|     128|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln379_fu_114_p2   |         +|   0|  0|  10|           2|           1|
    |add_ln380_fu_132_p2   |         +|   0|  0|  17|          10|          10|
    |addr_cmp_fu_145_p2    |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln379_fu_109_p2  |      icmp|   0|  0|   8|           2|           2|
    |buf_r_d0              |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  74|          80|          87|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_46                  |   9|          2|    2|          4|
    |reuse_addr_reg_fu_38     |   9|          2|   64|        128|
    |reuse_reg_fu_42          |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   77|        154|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |addr_cmp_reg_221         |   1|   0|    1|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |i_66_cast_reg_211        |   2|   0|   64|         62|
    |i_fu_46                  |   2|   0|    2|          0|
    |reuse_addr_reg_fu_38     |  64|   0|   64|          0|
    |reuse_reg_fu_42          |   8|   0|    8|          0|
    |sext_ln379_cast_reg_203  |  10|   0|   10|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  91|   0|  153|         62|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                           Source Object                          |    C Type    |
+----------------+-----+-----+------------+------------------------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2|  return value|
|trunc_ln367_1   |   in|    2|     ap_none|                                                     trunc_ln367_1|        scalar|
|sext_ln379      |   in|    9|     ap_none|                                                        sext_ln379|        scalar|
|buf_r_address0  |  out|   10|   ap_memory|                                                             buf_r|         array|
|buf_r_ce0       |  out|    1|   ap_memory|                                                             buf_r|         array|
|buf_r_we0       |  out|    1|   ap_memory|                                                             buf_r|         array|
|buf_r_d0        |  out|    8|   ap_memory|                                                             buf_r|         array|
|buf_r_address1  |  out|   10|   ap_memory|                                                             buf_r|         array|
|buf_r_ce1       |  out|    1|   ap_memory|                                                             buf_r|         array|
|buf_r_q1        |   in|    8|   ap_memory|                                                             buf_r|         array|
+----------------+-----+-----+------------+------------------------------------------------------------------+--------------+

