Using mult_X=1, mult_Y=1, mult_Z=1, DEBUG_PRINTS=0
mkdir -p data
g++ -o generate_golden_int8.exe generate_golden_int8.cpp
./generate_golden_int8.exe
gen_golden :i =0i mult_X=1 mult_Y=1gene_golden_data : returning upon successfully executingv++ -c --mode hls --platform /tools/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm --config pl_kernels/s2mm.cfg
v++ -c --mode hls --platform /tools/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm --config pl_kernels/mm2s.cfg 

****** v++ v2024.1 (64-bit)
  **** SW Build 5074859 on 2024-05-20-23:21:20
  **** Start of session at: Sun May 11 17:11:32 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

Running Dispatch Server on port: 42349
INFO: [v++ 60-1548] Creating build summary session with primary output /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/s2mm.hlscompile_summary, at Sun May 11 17:11:34 2025
INFO: [v++ 82-10520] No user clocking directives found, hence PL frequency is being inferred from the platform. 312.500000Mhz will be used as PL frequency
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm -config /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/s2mm.cfg -cmdlineconfig /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun May 11 17:11:35 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'wes_2025_r_verma' on host 'waiter' (Linux_x86_64 version 5.15.0-138-generic) on Sun May 11 17:11:36 PDT 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr'
INFO: [HLS 200-2005] Using work_dir /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=s2mm.cpp' from /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/s2mm.cfg(3)
INFO: [HLS 200-10] Adding design file '/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/s2mm.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-I.' from /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/s2mm.cfg(4)
INFO: [HLS 200-1465] Applying ini 'syn.top=s2mm' from /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/s2mm.cfg(5)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/s2mm.cfg(2)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'package.ip.name=s2mm' from /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/s2mm.cfg(6)
INFO: [HLS 200-1465] Applying ini 'package.output.file=s2mm.xo' from /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/s2mm.cfg(9)
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/s2mm.cfg(8)
INFO: [HLS 200-1465] Applying ini 'part=xcvc1902-vsva2197-2MP-e-S' from /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/config.cmdline(2)
INFO: [HLS 200-1611] Setting target device to 'xcvc1902-vsva2197-2MP-e-S'
INFO: [HLS 200-1465] Applying ini 'clock=312.500000Mhz' from /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/config.cmdline(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1.93 seconds. CPU system time: 0.33 seconds. Elapsed time: 2.15 seconds; current allocated memory: 339.887 MB.
INFO: [HLS 200-10] Analyzing design file 'pl_kernels/s2mm.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.36 seconds. CPU system time: 0.71 seconds. Elapsed time: 2.07 seconds; current allocated memory: 341.602 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 51 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 40 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (pl_kernels/s2mm.cpp:14:0)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_23_1'(pl_kernels/s2mm.cpp:23:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pl_kernels/s2mm.cpp:23:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.27 seconds. CPU system time: 0.52 seconds. Elapsed time: 6.44 seconds; current allocated memory: 343.410 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 343.410 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 343.543 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 343.574 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 365.379 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 365.379 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 's2mm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 's2mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 77, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 365.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 365.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 's2mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 's2mm/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 's2mm/mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 's2mm/s_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 's2mm/s_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 's2mm/s_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 's2mm/s_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 's2mm/size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 's2mm' to 's_axilite & ap_ctrl_chain'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 's2mm' pipeline 'VITIS_LOOP_23_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'mem', 'size' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 's2mm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 365.379 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.04 seconds; current allocated memory: 365.379 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 365.984 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for s2mm.
INFO: [VLOG 209-307] Generating Verilog RTL for s2mm.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 428.08 MHz
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun May 11 17:11:50 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/hls_data.json outdir=/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/impl/ip srcdir=/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/impl/ip/misc
INFO: Copied 7 verilog file(s) to /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/impl/ip/hdl/verilog
INFO: Copied 5 vhdl file(s) to /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/impl/ip/drivers
INFO: Import ports from HDL: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/impl/ip/hdl/vhdl/s2mm.vhd (s2mm)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: Add axi4stream interface s
INFO: Add axi4full interface m_axi_gmem
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/impl/ip/component.xml
Generating XO file: s2mm.xo in directory /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/../../pl_kernels
Running: package_xo -xo_path /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/../../pl_kernels/s2mm.xo -kernel_xml /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/kernel.xml -kernel_name s2mm -ip_directory /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/impl/ip -kernel_files /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/../../pl_kernels/s2mm.cpp -hls_directory /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/impl/misc/hls_files -kernel_json /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/hls_data.json
INFO: Created IP archive /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/impl/ip/xilinx_com_hls_s2mm_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Sun May 11 17:11:56 2025...
INFO: [HLS 200-802] Generated output file pl_kernels/s2mm.xo
INFO: [HLS 200-112] Total CPU user time: 15.21 seconds. Total CPU system time: 2.21 seconds. Total elapsed time: 31.21 seconds; peak allocated memory: 370.445 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 34s

****** v++ v2024.1 (64-bit)
  **** SW Build 5074859 on 2024-05-20-23:21:20
  **** Start of session at: Sun May 11 17:12:07 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

Running Dispatch Server on port: 35533
INFO: [v++ 60-1548] Creating build summary session with primary output /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/mm2s.hlscompile_summary, at Sun May 11 17:12:10 2025
INFO: [v++ 82-10520] No user clocking directives found, hence PL frequency is being inferred from the platform. 312.500000Mhz will be used as PL frequency
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s -config /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/mm2s.cfg -cmdlineconfig /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun May 11 17:12:11 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'wes_2025_r_verma' on host 'waiter' (Linux_x86_64 version 5.15.0-138-generic) on Sun May 11 17:12:12 PDT 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr'
INFO: [HLS 200-2005] Using work_dir /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=mm2s.cpp' from /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/mm2s.cfg(3)
INFO: [HLS 200-10] Adding design file '/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/mm2s.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-I.' from /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/mm2s.cfg(4)
INFO: [HLS 200-1465] Applying ini 'syn.top=mm2s' from /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/mm2s.cfg(5)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/mm2s.cfg(2)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'package.ip.name=mm2s' from /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/mm2s.cfg(6)
INFO: [HLS 200-1465] Applying ini 'package.output.file=mm2s.xo' from /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/mm2s.cfg(9)
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/mm2s.cfg(8)
INFO: [HLS 200-1465] Applying ini 'part=xcvc1902-vsva2197-2MP-e-S' from /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/config.cmdline(2)
INFO: [HLS 200-1611] Setting target device to 'xcvc1902-vsva2197-2MP-e-S'
INFO: [HLS 200-1465] Applying ini 'clock=312.500000Mhz' from /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/config.cmdline(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2.1 seconds. CPU system time: 0.32 seconds. Elapsed time: 2.27 seconds; current allocated memory: 339.887 MB.
INFO: [HLS 200-10] Analyzing design file 'pl_kernels/mm2s.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.46 seconds. CPU system time: 0.66 seconds. Elapsed time: 2.12 seconds; current allocated memory: 341.602 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 79 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 33 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 55 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 49 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 49 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (pl_kernels/mm2s.cpp:14:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_27_1'(pl_kernels/mm2s.cpp:27:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pl_kernels/mm2s.cpp:27:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.3 seconds. CPU system time: 0.46 seconds. Elapsed time: 6.42 seconds; current allocated memory: 343.410 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 343.410 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 343.547 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 343.547 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 365.332 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 365.332 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mm2s' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm2s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 77, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 365.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 365.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm2s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm2s/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm2s/mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm2s/s_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mm2s/s_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mm2s/s_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mm2s/s_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mm2s/size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mm2s' to 's_axilite & ap_ctrl_chain'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm2s' pipeline 'VITIS_LOOP_27_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'mem', 'size' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm2s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 365.332 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.04 seconds; current allocated memory: 365.332 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 365.902 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mm2s.
INFO: [VLOG 209-307] Generating Verilog RTL for mm2s.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 428.08 MHz
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun May 11 17:12:26 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/hls_data.json outdir=/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/impl/ip srcdir=/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/impl/ip/misc
INFO: Copied 7 verilog file(s) to /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/impl/ip/hdl/verilog
INFO: Copied 5 vhdl file(s) to /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/impl/ip/drivers
INFO: Import ports from HDL: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/impl/ip/hdl/vhdl/mm2s.vhd (mm2s)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: Add axi4stream interface s
INFO: Add axi4full interface m_axi_gmem
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/impl/ip/component.xml
Generating XO file: mm2s.xo in directory /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/../../pl_kernels
Running: package_xo -xo_path /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/../../pl_kernels/mm2s.xo -kernel_xml /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/kernel.xml -kernel_name mm2s -ip_directory /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/impl/ip -kernel_files /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/../../pl_kernels/mm2s.cpp -hls_directory /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/impl/misc/hls_files -kernel_json /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/hls_data.json
INFO: Created IP archive /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/impl/ip/xilinx_com_hls_mm2s_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Sun May 11 17:12:32 2025...
INFO: [HLS 200-802] Generated output file pl_kernels/mm2s.xo
INFO: [HLS 200-112] Total CPU user time: 15.48 seconds. Total CPU system time: 2.2 seconds. Total elapsed time: 31.41 seconds; peak allocated memory: 370.410 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 35s
v++ -c --mode aie   --include "/tools/Xilinx/Vitis/2024.1/aietools/include" --include "./aie" --include "./data" --include "./aie/kernels" --include "./" --aie.xlopt=0  --platform /tools/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm --work_dir ./Work --target hw aie/graph.cpp

****** v++ v2024.1 (64-bit)
  **** SW Build 5074859 on 2024-05-20-23:21:20
  **** Start of session at: Sun May 11 17:12:43 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

Running Dispatch Server on port: 43767
INFO: [v++ 60-1548] Creating build summary session with primary output /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/Work/Work.aiecompiler_summary, at Sun May 11 17:12:46 2025
INFO: [v++ 82-10520] No user clocking directives found, hence PL frequency is being inferred from the platform. 312.500000 will be used as PL frequency
INFO: [v++ 82-10534] Setting option --aie.enable-partition to value 0:50
INFO: [v++ 82-31] Launching aiecompiler: aiecompiler --config /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/Work/aie_hw.cfg
                                           AI Engine Compiler
                                     Version 2024.1 (linux64-bit)
                                     SW Build 5072252 on 2024-05-21-05:03:35
                          Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
                          Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
INFO: ML part stats configuration file found in /tools/Xilinx/Vitis/2024.1/aietools/data
INFO: [aiecompiler 77-3355] ###[Start]: Reading in platform specification from /tools/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm
INFO: [aiecompiler 55-2099] Unable to extract 'pdi_files' from /tools/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/hw/hw.xsa to /tools/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/hw/extracted/vitis_design_wrapper_0. XSA may not contain 'pdi_files' or the destination directory is read-only
INFO: [aiecompiler 55-2053] elapsed time for repository (/tools/Xilinx/Vivado/2024.1/data/embeddedsw) loading 0 seconds
INFO: [aiecompiler 77-3354] ###[Finish]:  Reading in platform specification from /tools/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm
INFO: [aiecompiler 21-403] Loading part xcvc1902-vsva2197-2MP-e-S
INFO: [aiecompiler 77-3379] Extracted physical device part from platform is : xcvc1902-vsva2197-2MP-e-S 
INFO: [aiecompiler 77-297] Cmd Line : /tools/Xilinx/Vitis/2024.1/aietools/bin/unwrapped/lnx64.o/aiecompiler --config /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/Work/aie_hw.cfg 
INFO: [aiecompiler 77-404] Executing Cmd: ${XILINX_VITIS_AIETOOLS}/tps/lnx64/gcc/bin/g++ -E -std=c++17 -D__ADF_FRONTEND__ -D__AIE_ARCH__=10 -I/tools/Xilinx/Vitis/2024.1/aietools/include  -I .  -I /tools/Xilinx/Vitis/2024.1/aietools/include -I /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie -I /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./data -I /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie/kernels -I /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./ /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/aie/graph.cpp > /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/temp/graph.ii
INFO: [aiecompiler 77-404] Executing Cmd: graph_preprocessor /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/temp/graph.ii -o /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/temp/graph.processed.ii -report-core-dump  -- -std=c++17  -ftemplate-depth=2048  -Wno-return-stack-address  -Wno-missing-declarations  -Wno-parentheses-equality  -Wno-shift-negative-value  
INFO: [aiecompiler 77-404] Executing Cmd: ${XILINX_VITIS_AIETOOLS}/tps/lnx64/gcc/bin/g++  -std=c++17  -I .  /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/temp/graph.processed.ii -o /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/temp/graph.out -L /tools/Xilinx/Vitis/2024.1/aietools/lib/lnx64.o -g -O0 -Wl,--unresolved-symbols=ignore-all  -Wno-return-stack-address  -Wno-missing-declarations  -lmeir_frontend  -ladf_api_frontend 
INFO: [aiecompiler 77-404] Executing Cmd: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/temp/graph.out -I /tools/Xilinx/Vitis/2024.1/aietools/include -I /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie -I /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./data -I /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie/kernels -I /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./ --workdir=/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work --aiearch=aie --log-level=1 --pl-axi-lite=0 --enable-multi-layer=0 --disable-dma-autostart=0 --enable-light-cdo=0 --large-program-memory=0 --swfifo-threshold=40 --target=hw
INFO: [aiecompiler 77-749] Reading logical device VC1902.json
WARNING: [aiecompiler 77-5890] 'mat_mul_k[0].in[0]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'mat_mul_k[0].in[1]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'mat_mul_k[0].out[0]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
INFO: [aiecompiler 75-4195] Writing AI Engine constraints file '/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/temp/graph_meir_constraints.json'
INFO: [aiecompiler 75-4193] Reading constraints schema from /tools/Xilinx/Vitis/2024.1/aietools/data/aietools_constr_schema.json
INFO: [aiecompiler 77-6447] Executing Cmd: aieir_be --time-passes=0  --disable-om-fifo-insertion=false  --fast-nonlinearfloats=false  --high-performance=false  --single-mm2s-channel=false  --stacksize=1024  --output-archive=libadf.a  --disable-multirate=false  --include="/tools/Xilinx/Vitis/2024.1/aietools/include" --include="/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie" --include="/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./data" --include="/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie/kernels" --include="/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./" --fastmath=false  --event-trace-advanced-mapping=0  --gen-graph-cleanup=false  --use-canonical-net-names=false  --use-phy-shim=true  --trace-aiesim-option=0  --num-trace-streams=16  --adf-api-log-level=2  --enable-partition=0:50  --quiet=false  --exec-timed=0  --keep-intermediate-results=false  --enable-profiling=false  --runtime-opt=true  --disable-transform-merge-broadcast=false  --verbose=false  --nodot-graph=false  --disable-transform-broadcast-split=true  --pl-freq=312.5  --trace-plio-width=64  --broadcast-enable-core=true  --kernel-address-location=false  --target=hw --swfifo-threshold=40  --workdir=/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work  --exit-after=complete  --test-iterations=-1  --known-tripcount=false  --platform=/tools/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm  --write-partitioned-file=true  --schemafile=AIEGraphSchema.json  --lock-fence-mode=1  --enable-reconfig=false  --evaluate-fifo-depth=false  --event-trace-port=gmio --xlopt=0  --extend-trace-partition=false  --graph-iterator-event=false  --optimize-pktids=false  --no-init=false  --fast-floats=true  --large-kernel-program=false  --no-timer-sync=false  --heapsize=1024  --enable-reconfig-dma-autostart=false  --disable-dma-autostart=false  --json=/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/temp/graph.json
AIEbuild feature license is found.
INFO: [aiecompiler 77-3355] ###[Start]: Reading in platform specification from /tools/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm
INFO: [aiecompiler 55-2099] Unable to extract 'pdi_files' from /tools/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/hw/hw.xsa to /tools/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/hw/extracted/vitis_design_wrapper_0. XSA may not contain 'pdi_files' or the destination directory is read-only
INFO: [aiecompiler 55-2053] elapsed time for repository (/tools/Xilinx/Vivado/2024.1/data/embeddedsw) loading 0 seconds
INFO: [aiecompiler 77-3354] ###[Finish]:  Reading in platform specification from /tools/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm
INFO: [aiecompiler 21-403] Loading part xcvc1902-vsva2197-2MP-e-S
INFO: [aiecompiler 77-3379] Extracted physical device part from platform is : xcvc1902-vsva2197-2MP-e-S 
INFO: [aiecompiler 77-749] Reading logical device VC1902.json
INFO: [aiecompiler 77-750] Reading physical device xcvc1902-vsva2197-2MP-e-S
INFO: [aiecompiler 77-951] ###Start:Loading Device Part xcvc1902-vsva2197-2MP-e-S
INFO: [aiecompiler 77-950] ###Finish(0u 0s 0w):Loading Device Part xcvc1902-vsva2197-2MP-e-S
INFO: [aiecompiler 77-4400] Finish reading physical device xcvc1902-vsva2197-2MP-e-S
INFO: [aiecompiler 77-951] ###Start:Loading Device Part xcvc1902-vsva2197-2MP-e-S
INFO: [aiecompiler 77-950] ###Finish(0u 0s 0w):Loading Device Part xcvc1902-vsva2197-2MP-e-S
686: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/temp/graph.json
INFO: [aiecompiler 77-757] Opening input file: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/temp/graph.json
INFO: [aiecompiler 77-6287] Emitting AIEIr in file: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/temp/graph_aieir_dump.txt
INFO: [aiecompiler 77-656] Processing Graph 'root'
INFO: [aiecompiler 77-5917] Repetition count for mygraph.mat_mul_k[0] is 1.
INFO: [aiecompiler 77-6276] DRC Results: 0 Errors
INFO: [aiecompiler 77-281] ###Writing Partition Data To JSON File /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/temp/graph_partition.json
EXCEPTION: vector::_M_range_check: __n (which is 4) >= this->size() (which is 0)
INFO: [aiecompiler 18-6358] GCLK_DESKEW_DEFAULT not specified in Clock Expansion Window constraints config file for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [aiecompiler 18-5720] The default GCLK Deskew mode is Off.
INFO: [aiecompiler 77-6313] Post Partition DRC Results: 0 Errors
INFO: [aiecompiler 75-4195] Writing AI Engine constraints file '/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/temp/graph_aie_constraints_for_placer.aiecst'
INFO: [aiecompiler 75-4193] Reading constraints schema from /tools/Xilinx/Vitis/2024.1/aietools/data/aietools_constr_schema.json
Starting Vivado AIE Placer. HANENetlist | Checksum 1213464813
AIENetlist | Total Netlist Checksum: 3755194369
 ... Nodes in trace graph = 0 ... 
No. of channels in cluster PT0: 6
Check AIE-PRE-MAPPER has run: 0 errors
AIE Initial Checker Successful
AIE Mapper Partitioner succeeded.
INFO: [aiecompiler 47-778] Running Pass 0 of AIE Mapper.
INFO: [aiecompiler 47-777] Running Global placer
ME Global Placer | Checksum: 2050739109
ME Global Placer Run Time: 0.14
INFO: [aiecompiler 47-776] Running Detail placer
ME Detail Placer | Checksum: 3917217401
ME Detail Placer Run Time: 0.04
ME Post DP Optimization Run Time: 0
INFO: [aiecompiler 47-116] Mapper found an optimal solution for BufferOptLevel9.
num_aie_cores: 1
num_aie_banks: 7
Check AIE-MAPPER has run: 0 errors
AIE Solution Checker Successful
AIE Mapper Solution Checker succeeded.
Total number of inferred DMAs: 0
Total number of buffer conflicts = 0
Approximate ME WL: 8
Placer Runtime: 0.23
Total Placer Runtime: 0.23
INFO: [aiecompiler 77-280] ###Writing Mapped Data To JSON File /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/temp/graph_mapped.json
INFO: [aiecompiler 77-1012] Writing Mapping Information To Constraints File /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/temp/graph_aie_mapped.aiecst
 ####=>writeBufferInfoListAsConstraint 0x77398140 binfos.size() 2 i3_pi0 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x78a7cc10 binfos.size() 2 i3_pi1 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x66a52ad0 binfos.size() 2 i3_po0 allBufferInfos: 2
INFO: [aiecompiler 75-4195] Writing AI Engine constraints file '/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/temp/graph_aie_mapped.aiecst'
INFO: [aiecompiler 75-4193] Reading constraints schema from /tools/Xilinx/Vitis/2024.1/aietools/data/aietools_constr_schema.json
INFO: [aiecompiler 77-6291] Entering MAPPING ANALYSIS pass 
INFO: [aiecompiler 77-6306] Mapped filename /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/temp/graph_mapped.json
INFO: [aiecompiler 77-4161] Generating AIE shim-constraint file at: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/arch/aie_interface.aieintfcst
INFO: [aiecompiler 77-4165] Opening AIE shim-constraints schema JSON file: /tools/Xilinx/Vivado/2024.1/data/parts/xilinx/common/noc/schemas/constraints.json
INFO: [aiecompiler 77-6284] Done with MAPPING ANALYSIS pass 
INFO: [aiecompiler 77-310] Generating logical architecture in file /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/arch/logical_arch_aie.larch
INFO: [aiecompiler 77-313] Initializing logical architecture from file /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/arch/logical_arch_aie.larch
INFO: [aiecompiler 77-6290] Entering INTERPOSER ANALYSIS pass
INFO: [aiecompiler 77-6281] Done with  INTERPOSER ANALYSIS pass
nodeProcessed = 1
INFO: [aiecompiler 77-6570] For port 'mygraph.mat_mul_k[0].in[0]', allocated DMA is 'tile: aie, col:23, row:0, channel:0, dir:s2mm'
INFO: [aiecompiler 77-6570] For port 'mygraph.mat_mul_k[0].in[1]', allocated DMA is 'tile: aie, col:23, row:1, channel:0, dir:s2mm'
INFO: [aiecompiler 77-6570] For port 'mygraph.mat_mul_k[0].out[0]', allocated DMA is 'tile: aie, col:23, row:1, channel:0, dir:mm2s'
Target Part xcvc1902-vsva2197-2MP-e-S 0x3e319ab0
Create HARTArchHelperV8
Create HARTArchHelperV8
Create HARTArchHelperV10
HARTArchConstsV10::initialize
BOUNCE_MIN_DIST 1, 1
HARTArchConstsV10::initialize - done
New Arch Helper: 0x7e52a470 for device: 0x3e319ab0
INFO: [aiecompiler 35-3142] AIE Router building the Nodegraph
FirstActiveCoreTileCol 0 FirstArctiveCoreTileRow 0
FirstActiveCoreTileCol 0 FirstArctiveCoreTileRow 1
INFO: [aiecompiler 35-3197] AIE Router finished building the Nodegraph.
INFO: [aiecompiler 35-3196] AIE Router Nodegraph build cpu time 4.490000 wall time 4.490000
INFO: [aiecompiler 35-3225] AIE Router starting Netlist building.
INFO: [aiecompiler 35-3162] AIE Router creating Pin Mapper
Running AIE Post-Map Finalizer.
Post-Map Finalizer succeeded.
INFO: [aiecompiler 35-3211] AIE Router finished creating Pin Mapper.
INFO: [aiecompiler 35-3212] AIE Router Pin Mapper creation cpu time 0.030000 wall time 0.030000
Number of Horizontal Crossings across a cut: 36
Post Netlist Builder Checksum | NetGraph: 72727b6a | NumContArr: b912a8c
INFO: [aiecompiler 35-3182] AIE Router finished building the Netlist.
INFO: [aiecompiler 35-3183] AIE Router Netlist building cpu time 0.030000 wall time 0.030000
INFO: [aiecompiler 35-3223] AIE Router starting Constraint Manager.
Area group: Exclude(Exclusive)  Contain Routing Rects : {{(0, 1)(49, 8)} {(0, 0)(49, 0)}  excluding portions of netIds from this group: { } containing portions of netIds in this group: { 0 1 2 }
INFO: [aiecompiler 35-3148] AIE Router finished reading area constraints.
INFO: [aiecompiler 35-3147] AIE Router Constraint Manager cpu time 0.000000 wall time 0.000000
INFO: [aiecompiler 35-3326] AIE Router starting projection of pins
Running AIE Post-Map Finalizer.
Post-Map Finalizer succeeded.
INFO: [aiecompiler 35-3325] AIE Router finished projection of pins
INFO: [aiecompiler 35-3324] AIE Router Projection cpu time 0.000000 wall time 0.000000
INFO: [aiecompiler 35-3224] AIE Router starting Cost Builder.
INFO: [aiecompiler 35-3152] AIE Router finished Cost Builder.
INFO: [aiecompiler 35-3151] AIE Router Cost Builder cpu time 0.010000 wall time 0.000000
INFO: [aiecompiler 35-3226] AIE Router starting to route nets.
Cost Coeffs: m_costCoef 1, m_congCostCoef 0.3, m_iterCostCoef 0.4, m_histCostCoef 3
CostMgr nodeGraph::getClkRgnInfo status: 0
Setting minatree comps to 5000
Creating HDRTPinDelayHelperV10 for floorplan 0x787f60e0
HDRTPinDelayHelperV10:: Creating pin delay helper
popping debug nodes from file  set using param route.printExpandDebugNodes
Min Local Branch Penalty = 10
Min Type Branch Penalty = 10
Outbound Branch Penalty = 20
Setting pin congestion multipler to 1
BufferFromBel: buf0 on (23,0,2) has: <0,512>
BufferFromBel: buf0 on (23,0,2) has: <globalOffset, fullSize> <16384,512>
BufferFromBel: buf1 on (23,1,3) has: <0,512>
BufferFromBel: buf1 on (23,1,3) has: <globalOffset, fullSize> <24576,512>
BufferFromBel: buf2 on (23,1,1) has: <2688,1024>
BufferFromBel: buf2 on (23,1,1) has: <globalOffset, fullSize> <10880,1024>
BufferFromBel: sysmem3 on (23,0,1) has: <864,2080>
BufferFromBel: sysmem3 on (23,0,1) has: <globalOffset, fullSize> <9056,2080>
BufferFromBel: buf0d on (23,0,3) has: <0,512>
BufferFromBel: buf0d on (23,0,3) has: <globalOffset, fullSize> <24576,512>
BufferFromBel: buf1d on (23,1,0) has: <7680,512>
BufferFromBel: buf1d on (23,1,0) has: <globalOffset, fullSize> <7680,512>
BufferFromBel: buf2d on (23,1,2) has: <0,1024>
BufferFromBel: buf2d on (23,1,2) has: <globalOffset, fullSize> <16384,1024>
Total number of components: 1
No FIFO terms found to need Global ILP, skipping

--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 1
Congestion Report
North Dir Cong Level = 0 Max Cong = 0.333333 No Congested Regions.
South Dir Cong Level = 0 Max Cong = 0.25 No Congested Regions.
East Dir Cong Level = 0 Max Cong = 0 No Congested Regions.
West Dir Cong Level = 0 Max Cong = 0 No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0


INFO: [aiecompiler 35-21] Average Estimated Local Routing Congestion:
 +-----------+-------------+-------------+
 | Direction | Region Size | Utilization |
 +-----------+-------------+-------------+
 | North     | 1 x 1       |      33.33% |
 | South     | 1 x 1       |      25.00% |
 | East      | 1 x 1       |       0.00% |
 | West      | 1 x 1       |       0.00% |
 +-----------+-------------+-------------+

NORTH:
*********************************************************************************************************************************
* 1             * 2             * 3             * 4             * 5             * 6             * 7             * 8             *
*********************************************************************************************************************************
| 30000 (0.67%) | 30000 (0.33%) | 30000 (0.00%) | 30000 (0.00%) | 30000 (0.00%) | 30000 (0.00%) | 30000 (0.00%) | 30000 (0.00%) |
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
SOUTH:
*********************************************************************************************************************************
* 1             * 2             * 3             * 4             * 5             * 6             * 7             * 8             *
*********************************************************************************************************************************
| 20000 (0.50%) | 20000 (0.50%) | 20000 (0.00%) | 20000 (0.00%) | 20000 (0.00%) | 20000 (0.00%) | 20000 (0.00%) | 20000 (0.00%) |
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
EAST:
****************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************
* 1            * 2            * 3            * 4            * 5            * 6            * 7            * 8            * 9            * 10           * 11           * 12           * 13           * 14           * 15           * 16           * 17           * 18           * 19           * 20           * 21           * 22           * 23           * 24           * 25           * 26           * 27           * 28           * 29           * 30           * 31           * 32           * 33           * 34           * 35           * 36           * 37           * 38           * 39           * 40           * 41           * 42           * 43           * 44           * 45           * 46           * 47           * 48           * 49           *
****************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************
| 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) |
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
WEST:
****************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************
* 1            * 2            * 3            * 4            * 5            * 6            * 7            * 8            * 9            * 10           * 11           * 12           * 13           * 14           * 15           * 16           * 17           * 18           * 19           * 20           * 21           * 22           * 23           * 24           * 25           * 26           * 27           * 28           * 29           * 30           * 31           * 32           * 33           * 34           * 35           * 36           * 37           * 38           * 39           * 40           * 41           * 42           * 43           * 44           * 45           * 46           * 47           * 48           * 49           *
****************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************
| 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) |
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
INFO: [aiecompiler 35-3366] Initial Estimated Cut Congestion
NORTH: No Congestion
SOUTH: No Congestion
EAST: No Congestion
WEST: No Congestion


New CongCostCoef: 0.3
New IterCostCoef: 0.4
INFO: [aiecompiler 35-3172] AIE Router is on Global Iteration: 0
INFO: [aiecompiler 35-3130] AIE Router Local Iteration Report: 
    IterNum: 2
    Nets Routed: 0
    Total Expand: 0.000378M
    Total Pop: 0.000228M
    Total Eval: 0.000378M
    Total nodes with num nets overflow: 0
    Total node congestion because of nets: 0
    Total num of over utilized nodes : 0
    Total over utilization : 0

There are no negative slack systems in this design, skipping router balancing
Trace graph pruning is enabled
Found buffer at bel: AIE_MEMGRP_BANK0
Found buffer at bel: AIE_MEMGRP_BANK1
Found buffer at bel: AIE_MEMGRP_BANK2
Found buffer at bel: AIE_MEMGRP_BANK3
Found buffer at bel: AIE_MEMGRP_BANK1
Found buffer at bel: AIE_MEMGRP_BANK2
Found buffer at bel: AIE_MEMGRP_BANK3
INFO: [aiecompiler 35-3329] Trace Net Routing Global Iteration 0
New CongCostCoef: 0.3
New IterCostCoef: 0.4
INFO: [aiecompiler 35-3130] AIE Router Local Iteration Report: 
    IterNum: 2
    Nets Routed: 0
    Total Expand: 0.000378M
    Total Pop: 0.000228M
    Total Eval: 0.000378M
    Total nodes with num nets overflow: 0
    Total node congestion because of nets: 0
    Total num of over utilized nodes : 0
    Total over utilization : 0

Trace net routing converged, total trace nets routed in this phase: 0
INFO: [aiecompiler 35-3130] AIE Router Local Iteration Report: 
    IterNum: 3
    Nets Routed: 0
    Total Expand: 0.000378M
    Total Pop: 0.000228M
    Total Eval: 0.000378M
    Total nodes with num nets overflow: 0
    Total node congestion because of nets: 0
    Total num of over utilized nodes : 0
    Total over utilization : 0

Trace net routing converged, total trace nets routed in this phase: 0
Number of trace nets that were skipped routing: 0
INFO: [aiecompiler 35-3391] Estimated FIFO Congestion
*******************************************
* Type        * Region Size * Utilisation *
*******************************************
| Switch FIFO | 1x1         |  0.00%      |
| DMA FIFO    | 1x2         |  50.00%     |
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


Post Router Checksum | NetGraph: 8c72a147 | NumContArr: f6a0042e
INFO: [aiecompiler 35-3220] AIE Router finished routing nets.
INFO: [aiecompiler 35-3219] AIE Router routing cpu time 0.230000 wall time 0.240000
Running AIE Post-Map Finalizer.
Post-Map Finalizer succeeded.
No shared packet switched routing resources used in this design
Total Data net Wirelength is : 5
Total Trace net Wirelength is : 0
INFO: [aiecompiler 35-3252] AIE Router successfully routed all nets.
Total Number of unique Switch FIFOs: 0
Running AIE Post-Map Finalizer.
Post-Map Finalizer succeeded.
Ordered merge post process: Adding BD config broadcast nets
Running AIE Post-Map Finalizer.
Post-Map Finalizer succeeded.
Check AIE-ROUTER has run: 0 errors
Total Router Runtime: 4.77
HDRTPinDelayHelperV10:: Clearing pin delay helper
Releasing pin delay helper for floorplan 0x787f60e0
HDRTPinDelayHelperV10:: Releasing Pin Dly Helper
NodeGraph Released.
DeviceData Released.
 ####=>writeBufferInfoListAsConstraint 0x77398140 binfos.size() 2 i3_pi0 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x78a7cc10 binfos.size() 2 i3_pi1 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x66a52ad0 binfos.size() 2 i3_po0 allBufferInfos: 2
INFO: [aiecompiler 75-4195] Writing AI Engine constraints file '/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/temp/graph_aie_routed.aiecst'
INFO: [aiecompiler 75-4193] Reading constraints schema from /tools/Xilinx/Vitis/2024.1/aietools/data/aietools_constr_schema.json
DEBUG:TileRouter:### Entering TILE ROUTER pass
INFO: [aiecompiler 77-336] Producing aieshim solution for router in /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/arch/aieshim_solution.aiesol
DEBUG:TileRouter:### Done with TILE ROUTER pass
INFO: [aiecompiler 77-6289] Entering Dump_Partition_Graph pass 
INFO: [aiecompiler 77-404] Executing Cmd: dot -Tpng /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/temp/graph_mapped_post.dot -o /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/reports/graph_mapped_post.png
INFO: [aiecompiler 77-6283] Done with Dump_Partition_Graph pass 
INFO: [aiecompiler 77-6319] Writing proc file /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/aie/23_0/src/23_0.cc
INFO: [aiecompiler 77-6497] runtime-opt stats: Avoided compilation of 0 cores out of 1 cores.
INFO: [aiecompiler 77-329] No Global Memory IO Nodes - nothing to do in this pass
INFO: [aiecompiler 77-6293] Entering XPE_Report_Generator pass 
AIE application complexity is LOW (0.0174101).
INFO: [aiecompiler 77-6285] Done with XPE_Report_Generator pass 
INFO: [aiecompiler 77-6298] Generating CHESS Project File for processor at (23,0)
INFO: [aiecompiler 77-6299] Generating Linker script in /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/aie/23_0/scripts/23_0.bcf
INFO: [aiecompiler 77-21796] ### Created directory with path = /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/aie/23_0/timestamped_log
INFO: [aiecompiler 77-404] Executing Cmd: make -C /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/aie -O -j 8 -f 23_0.elfgen.Makefile all 2>&1

make[1]: Entering directory '/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/Work/aie'
set -o pipefail;(/tools/Xilinx/Vitis/2024.1/aietools/tps/lnx64/target/bin/LNa64bin/chessmk  -C Release_LLVM -P /tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib +P 4  -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR  +w  +o ../Release 23_0/scripts/23_0.prx) 2>&1 |& tee -a 23_0/23_0.log 23_0/timestamped_log/23_0.log
Configuration: Release_LLVM
Compiling "23_0.cc"
chess-clang -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib --chess-proc-dir=/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2306 -g -I/tools/Xilinx/Vitis/2024.1/aietools/include -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/tools/Xilinx/Vitis/2024.1/aietools/include -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./data -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie/kernels -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/. -I/tools/Xilinx/Vitis/2024.1/aietools/include -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./data -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie/kernels -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/. -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./kernels -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/. -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIE_ARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=240112 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -fchess-register-c++-static-destructors-as-global-dtors -Werror=return-type -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -chess-protect-llvm-global-reg-access=true -mllvm -chess-enable-c-pragma-protect ../src/23_0.cc -o../Release/chesswork783299/23_0.sfg --chess-proc-name=me
Compiling "kernels.cc"
chess-clang -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib --chess-proc-dir=/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2306 -g -I/tools/Xilinx/Vitis/2024.1/aietools/include -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/tools/Xilinx/Vitis/2024.1/aietools/include -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./data -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie/kernels -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/. -I/tools/Xilinx/Vitis/2024.1/aietools/include -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./data -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie/kernels -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/. -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./kernels -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/. -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIE_ARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=240112 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -fchess-register-c++-static-destructors-as-global-dtors -Werror=return-type -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -chess-protect-llvm-global-reg-access=true -mllvm -chess-enable-c-pragma-protect /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie/kernels/kernels.cc -o../Release/chesswork783299/kernels.sfg --chess-proc-name=me
noodle -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/isg -I/tools/Xilinx/Vitis/2024.1/aietools/include -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/tools/Xilinx/Vitis/2024.1/aietools/include -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./data -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie/kernels -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/. -I/tools/Xilinx/Vitis/2024.1/aietools/include -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./data -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie/kernels -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/. -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./kernels -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/. -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIE_ARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=240112 -iaie_core.h +Sinl +Olbb=200 +Opmsa +NOpld +Olzyinl +w../Release/chesswork783299 ../Release/chesswork783299/23_0.sfg +Q1=+Sinl,+Olbb=200,+Opmsa,+NOpld,+Olzyinl +Q2=+Sinl,+Olbb=200,+Opmsa,+NOpld,+Olzyinl +Q3=+Sinl,+Olbb=1000,+Opmsa,+NOpld,+Olzyinl +Qfast=+Sinl,+Olbb=1000,+Opmsa,+NOpld,+Olzyinl,+Opfp +Qs=+Sinl,+Olbb=200,+Opmsa,+NOpld,+Olzyinl +Qz=+Sinl,+Olbb=200,+Opmsa,+NOpld,+Olzyinl me
Warning in "../../../../../../../../../tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_chess.h", line 658, column 39: declaring `__rt' with type (returning) `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "../../../../../../../../../tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_upd_ext.h", line 190, column 35: declaring `__abstract1381' with type `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "../../../../../../../../../tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_upd_ext.h", line 191, column 35: declaring `__abstract1383' with type `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "../../../../../../../../../tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_upd_ext.h", line 192, column 35: declaring `__abstract1385' with type `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "../../../../../../../../../tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_upd_ext.h", line 479, column 23: declaring `__rt' with type (returning) `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "../../../../../../../../../tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_upd_ext.h", line 479, column 30: declaring `__abstract2163' with type `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "../../../../../../../../../tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_upd_ext.h", line 480, column 23: declaring `__rt' with type (returning) `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "../../../../../../../../../tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_upd_ext.h", line 480, column 30: declaring `__abstract2167' with type `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "../../../../../../../../../tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_upd_ext.h", line 481, column 23: declaring `__rt' with type (returning) `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "../../../../../../../../../tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_upd_ext.h", line 481, column 30: declaring `__abstract2171' with type `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "../../../../../../../../../tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_upd_ext.h", line 729, column 25: declaring `__rt' with type (returning) `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "me_mult.h", line 97, column 43: declaring `__abstract5273' with type `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "me_mult.h", line 97, column 51: declaring `__abstract5274' with type `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "me_mult.h", line 1356, column 55: declaring `loffs' with type `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "me_mult.h", line 1356, column 70: declaring `roffs' with type `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
In file included from /tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_chess.h:690,
                 from /tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/aie_core.h:57,
                 from <command line>:1:
/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_rewrite.h:278:30: warning: pasting "shft_elem_x4int" and "(" does not give a valid preprocessing token
/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_rewrite.h:278:30: warning: pasting "undef_v4int32" and "(" does not give a valid preprocessing token
/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_rewrite.h:279:30: warning: pasting "shft_elem_x8int" and "(" does not give a valid preprocessing token
/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_rewrite.h:279:30: warning: pasting "undef_v8int32" and "(" does not give a valid preprocessing token
/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_rewrite.h:280:30: warning: pasting "shft_elem_x8int" and "(" does not give a valid preprocessing token
/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_rewrite.h:280:30: warning: pasting "undef_v8int16" and "(" does not give a valid preprocessing token
/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_rewrite.h:281:31: warning: pasting "shft_elem_x16int" and "(" does not give a valid preprocessing token
noodle -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/isg -I/tools/Xilinx/Vitis/2024.1/aietools/include -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/tools/Xilinx/Vitis/2024.1/aietools/include -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./data -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie/kernels -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/. -I/tools/Xilinx/Vitis/2024.1/aietools/include -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./data -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie/kernels -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/. -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./kernels -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/. -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIE_ARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=240112 -iaie_core.h +Sinl +Olbb=200 +Opmsa +NOpld +Olzyinl +w../Release/chesswork783299 ../Release/chesswork783299/kernels.sfg +Q1=+Sinl,+Olbb=200,+Opmsa,+NOpld,+Olzyinl +Q2=+Sinl,+Olbb=200,+Opmsa,+NOpld,+Olzyinl +Q3=+Sinl,+Olbb=1000,+Opmsa,+NOpld,+Olzyinl +Qfast=+Sinl,+Olbb=1000,+Opmsa,+NOpld,+Olzyinl,+Opfp +Qs=+Sinl,+Olbb=200,+Opmsa,+NOpld,+Olzyinl +Qz=+Sinl,+Olbb=200,+Opmsa,+NOpld,+Olzyinl me
/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_rewrite.h:281:31: warning: pasting "undef_v16int32" and "(" does not give a valid preprocessing token
/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_rewrite.h:282:31: warning: pasting "shft_elem_x16int" and "(" does not give a valid preprocessing token
/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_rewrite.h:282:31: warning: pasting "undef_v16int16" and "(" does not give a valid preprocessing token
Warning in "../../../../../../../../../tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_common.h", line 120, column 33: declaring `__rt' with type (returning) `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "../../../../../../../../../tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_common.h", line 120, column 48: declaring `pmx' with type `pmx_cfg' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "": declaring `__a' with type `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "": declaring `__a' with type `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "": declaring `__a' with type `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "../../../../../../../../../tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_chess.h", line 658, column 39: declaring `__rt' with type (returning) `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "../../../../../../../../../tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_upd_ext.h", line 190, column 35: declaring `__abstract1381' with type `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "../../../../../../../../../tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_upd_ext.h", line 191, column 35: declaring `__abstract1383' with type `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "../../../../../../../../../tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_upd_ext.h", line 192, column 35: declaring `__abstract1385' with type `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "../../../../../../../../../tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_upd_ext.h", line 479, column 23: declaring `__rt' with type (returning) `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "../../../../../../../../../tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_upd_ext.h", line 479, column 30: declaring `__abstract2163' with type `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "../../../../../../../../../tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_upd_ext.h", line 480, column 23: declaring `__rt' with type (returning) `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "../../../../../../../../../tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_upd_ext.h", line 480, column 30: declaring `__abstract2167' with type `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "../../../../../../../../../tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_upd_ext.h", line 481, column 23: declaring `__rt' with type (returning) `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "../../../../../../../../../tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_upd_ext.h", line 481, column 30: declaring `__abstract2171' with type `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "../../../../../../../../../tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_upd_ext.h", line 729, column 25: declaring `__rt' with type (returning) `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "me_mult.h", line 97, column 43: declaring `__abstract5273' with type `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "me_mult.h", line 97, column 51: declaring `__abstract5274' with type `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "../../../../../../../../../tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_common.h", line 122, column 19: declaring `cnv' with type (pointer to) `pmx_cnv' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "Generation of llvm patterns for me": declaring `__rt' with type (returning) `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "Generation of llvm patterns for me": declaring `__a' with type `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "Generation of llvm patterns for me": declaring `__b' with type `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "Generation of llvm patterns for me": declaring `__rt' with type (returning) `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "Generation of llvm patterns for me": declaring `__a' with type `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "Generation of llvm patterns for me": declaring `__b' with type `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "Generation of llvm patterns for me": declaring `__rt' with type (returning) `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "Generation of llvm patterns for me": declaring `__a' with type `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "Generation of llvm patterns for me": declaring `__b' with type `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
chess-backend 23_0-main_ me /tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -m +ef -M3 -S1024 --amnesia -p12 -q2 -eAM -rCLH -fR=2 +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -k110 --showcolor -b --mist2 -D__AIENGINE__ -D__AIE_ARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=240112 +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses +Oslr=crUPSMode +Oslr=crSRSMode --tale -g -D__AIENGINE__ -D__AIE_ARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=240112 -V23_0 -L
chess-backend --gvt me /tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/elongation --tale -g -D__AIENGINE__ -D__AIE_ARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=240112 -V23_0 -L
--cosel -m +ef -M3 -S1024 --common 23_0-main_ me /tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/elongation -x
--amnesia -p12 -q2 -eAM -rCLH -fR=2 +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 23_0-main_ me /tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/elongation -x
Warning in "me_mult.h", line 1356, column 55: declaring `loffs' with type `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "me_mult.h", line 1356, column 70: declaring `roffs' with type `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
In file included from /tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_chess.h:690,
                 from /tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/aie_core.h:57,
                 from <command line>:1:
/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_rewrite.h:278:30: warning: pasting "shft_elem_x4int" and "(" does not give a valid preprocessing token
/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_rewrite.h:278:30: warning: pasting "undef_v4int32" and "(" does not give a valid preprocessing token
/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_rewrite.h:279:30: warning: pasting "shft_elem_x8int" and "(" does not give a valid preprocessing token
/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_rewrite.h:279:30: warning: pasting "undef_v8int32" and "(" does not give a valid preprocessing token
/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_rewrite.h:280:30: warning: pasting "shft_elem_x8int" and "(" does not give a valid preprocessing token
/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_rewrite.h:280:30: warning: pasting "undef_v8int16" and "(" does not give a valid preprocessing token
/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_rewrite.h:281:31: warning: pasting "shft_elem_x16int" and "(" does not give a valid preprocessing token
/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_rewrite.h:281:31: warning: pasting "undef_v16int32" and "(" does not give a valid preprocessing token
/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_rewrite.h:282:31: warning: pasting "shft_elem_x16int" and "(" does not give a valid preprocessing token
/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_rewrite.h:282:31: warning: pasting "undef_v16int16" and "(" does not give a valid preprocessing token
Warning in "../../../../../../../../../tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_common.h", line 120, column 33: declaring `__rt' with type (returning) `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "../../../../../../../../../tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_common.h", line 120, column 48: declaring `pmx' with type `pmx_cfg' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "": declaring `__a' with type `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "": declaring `__a' with type `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "": declaring `__a' with type `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
--mist1 -k110 --common 23_0-main_ me /tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/elongation -x
--showcolor -b --common 23_0-main_ me /tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/elongation -x
--mist2 -D__AIENGINE__ -D__AIE_ARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=240112 +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses +Oslr=crUPSMode +Oslr=crSRSMode --common 23_0-main_ me /tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/elongation -x
Warning in "../../../../../../../../../tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/me_common.h", line 122, column 19: declaring `cnv' with type (pointer to) `pmx_cnv' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
--tale -g -D__AIENGINE__ -D__AIE_ARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=240112 -V23_0 -L --common 23_0-main_ me /tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/elongation -x
Warning in "Generation of llvm patterns for me": declaring `__rt' with type (returning) `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "Generation of llvm patterns for me": declaring `__a' with type `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "Generation of llvm patterns for me": declaring `__b' with type `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "Generation of llvm patterns for me": declaring `__rt' with type (returning) `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "Generation of llvm patterns for me": declaring `__a' with type `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "Generation of llvm patterns for me": declaring `__b' with type `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "Generation of llvm patterns for me": declaring `__rt' with type (returning) `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "Generation of llvm patterns for me": declaring `__a' with type `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
Warning in "Generation of llvm patterns for me": declaring `__b' with type `pmx_idx' is deprecated: This type is deprecated and it is defined only for legacy. DPD configuration should be done in user space. [-Wdeprecated]
bridge -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/isg -i -g -I/tools/Xilinx/Vitis/2024.1/aietools/include -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/tools/Xilinx/Vitis/2024.1/aietools/include -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./data -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie/kernels -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/. -I/tools/Xilinx/Vitis/2024.1/aietools/include -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./data -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie/kernels -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/. -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./kernels -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/. -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIE_ARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=240112 23_0.objlist -o../23_0.o -pme
chess-backend kernels-gemm_ me /tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -m +ef -M3 -S1024 --amnesia -p12 -q2 -eAM -rCLH -fR=2 +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -k110 --showcolor -b --mist2 -D__AIENGINE__ -D__AIE_ARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=240112 +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses +Oslr=crUPSMode +Oslr=crSRSMode --tale -g -D__AIENGINE__ -D__AIE_ARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=240112 -Vkernels -L
chess-backend kernels-F_Z14vectorized_addP12input_windowIiES1_P13output_windowIiE_ me /tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -m +ef -M3 -S1024 --amnesia -p12 -q2 -eAM -rCLH -fR=2 +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -k110 --showcolor -b --mist2 -D__AIENGINE__ -D__AIE_ARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=240112 +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses +Oslr=crUPSMode +Oslr=crSRSMode --tale -g -D__AIENGINE__ -D__AIE_ARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=240112 -Vkernels -L
chess-backend --gvt me /tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/elongation --tale -g -D__AIENGINE__ -D__AIE_ARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=240112 -Vkernels -L
--cosel -m +ef -M3 -S1024 --common kernels-gemm_ me /tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/elongation -x
darts -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib -d -h -I/tools/Xilinx/Vitis/2024.1/aietools/include -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/tools/Xilinx/Vitis/2024.1/aietools/include -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./data -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie/kernels -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/. -I/tools/Xilinx/Vitis/2024.1/aietools/include -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./data -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie/kernels -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/. -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./kernels -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/. -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIE_ARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=240112 -L +Ihex +nanno ../Release/23_0.o me
--cosel -m +ef -M3 -S1024 --common kernels-F_Z14vectorized_addP12input_windowIiES1_P13output_windowIiE_ me /tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/elongation -x
--amnesia -p12 -q2 -eAM -rCLH -fR=2 +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common kernels-F_Z14vectorized_addP12input_windowIiES1_P13output_windowIiE_ me /tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/elongation -x
--mist1 -k110 --common kernels-F_Z14vectorized_addP12input_windowIiES1_P13output_windowIiE_ me /tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/elongation -x
--showcolor -b --common kernels-F_Z14vectorized_addP12input_windowIiES1_P13output_windowIiE_ me /tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/elongation -x
--mist2 -D__AIENGINE__ -D__AIE_ARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=240112 +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses +Oslr=crUPSMode +Oslr=crSRSMode --common kernels-F_Z14vectorized_addP12input_windowIiES1_P13output_windowIiE_ me /tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/elongation -x
--tale -g -D__AIENGINE__ -D__AIE_ARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=240112 -Vkernels -L --common kernels-F_Z14vectorized_addP12input_windowIiES1_P13output_windowIiE_ me /tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/elongation -x
--amnesia -p12 -q2 -eAM -rCLH -fR=2 +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common kernels-gemm_ me /tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/elongation -x
--mist1 -k110 --common kernels-gemm_ me /tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/elongation -x
--showcolor -b --common kernels-gemm_ me /tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/elongation -x
--mist2 -D__AIENGINE__ -D__AIE_ARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=240112 +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses +Oslr=crUPSMode +Oslr=crSRSMode --common kernels-gemm_ me /tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/elongation -x
--tale -g -D__AIENGINE__ -D__AIE_ARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=240112 -Vkernels -L --common kernels-gemm_ me /tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/elongation -x
bridge -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/isg -i -g -I/tools/Xilinx/Vitis/2024.1/aietools/include -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/tools/Xilinx/Vitis/2024.1/aietools/include -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./data -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie/kernels -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/. -I/tools/Xilinx/Vitis/2024.1/aietools/include -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./data -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie/kernels -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/. -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./kernels -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/. -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIE_ARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=240112 kernels.objlist -o../kernels.o -pme
darts -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib -d -h -I/tools/Xilinx/Vitis/2024.1/aietools/include -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/tools/Xilinx/Vitis/2024.1/aietools/include -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./data -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie/kernels -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/. -I/tools/Xilinx/Vitis/2024.1/aietools/include -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./data -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie/kernels -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/. -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./kernels -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/. -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIE_ARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=240112 -L +Ihex +nanno ../Release/kernels.o me
Linking "../Release/23_0"
bridge -o../Release/23_0 ../Release/23_0.o ../Release/kernels.o -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/isg -g -I/tools/Xilinx/Vitis/2024.1/aietools/include -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/tools/Xilinx/Vitis/2024.1/aietools/include -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./data -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie/kernels -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/. -I/tools/Xilinx/Vitis/2024.1/aietools/include -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./data -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie/kernels -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/. -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./kernels -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/. -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIE_ARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=240112 -c23_0.bcf -L/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/Release -L/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/runtime/lib/Release -L/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/softfloat/lib/Release -L/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/lib/Release_LLVM -lme -lc -lm -lc++lite -lsoftfloat -S -export-locals -yMSMEM,SSMEM,SSMEM_tlast,WSSMEM_tlast,SSMEM_nb_sc,MSMEM_nb_sc -iconfig extra_memories.bcf -m -fC -fS -fH +m -T +work ../Release/chesswork783299 -pme
darts -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib -d -h -I/tools/Xilinx/Vitis/2024.1/aietools/include -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/tools/Xilinx/Vitis/2024.1/aietools/include -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./data -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie/kernels -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/. -I/tools/Xilinx/Vitis/2024.1/aietools/include -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./data -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie/kernels -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/. -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./kernels -I/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/. -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIE_ARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=240112 -L +Ihex +nanno +u ../Release/23_0 me
Compilation finished successfully (0 errors, 80 warnings)
(readelf --debug-dump=decodedline 23_0/Release/23_0 >> 23_0/Release/23_0.txt)
make[1]: Leaving directory '/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/Work/aie'
INFO: [aiecompiler 77-5774] The AIE partition identified post placement and routing on basis of used columns is '23:1'
INFO: [aiecompiler 77-6226] ### Compiling PL Block ps_i4
INFO: [aiecompiler 77-6311] Opened file : /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/ps/c_rts/systemC/generated-source/genwrapper_for_ps_i4.cpp
INFO: [aiecompiler 77-404] Executing Cmd: make -C /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/ps/c_rts/systemC -f Makefile all
make[1]: Entering directory '/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/Work/ps/c_rts/systemC'
(rm -rf generated-objects/*)
(export LD_LIBRARY_PATH=/tools/Xilinx/Vitis/2024.1/aietools/lib/lnx64.o:/tools/Xilinx/Vitis/2024.1/tps/lnx64/python-3.8.3/lib:/tools/Xilinx/Vitis/2024.1/aietools/lib/lnx64.o/Ubuntu/22:/tools/Xilinx/Vitis/2024.1/aietools/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2024.1/aietools/lib/lnx64.o:/tools/Xilinx/Vitis/2024.1/aietools/lib/lnx64.o:/tools/Xilinx/Vitis/2024.1/aietools/tps/lnx64/gcc/lib64/:/tools/Xilinx/Vitis/2024.1/tps/lnx64/python-3.8.3/lib:/tools/Xilinx/Vitis/2024.1/aietools/lib/lnx64.o/Ubuntu/22:/tools/Xilinx/Vitis/2024.1/aietools/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2024.1/aietools/lib/lnx64.o:/tools/Xilinx/Vitis/2024.1/aietools/tps/lnx64/gcc/lib64/:/tools/Xilinx/Vitis/2024.1/lib/lnx64.o/Ubuntu/22:/tools/Xilinx/Vitis/2024.1/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2024.1/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/tools/Xilinx/Vitis/2024.1/aietools/lib/lnx64.o:/opt/xilinx/xrt/lib:/tools/Xilinx/Vitis/2024.1/aietools/lib/lnx64.o:/opt/xilinx/xrt/lib:/tools/Xilinx/Vitis/2024.1/aietools/lib/lnx64.o:/opt/xilinx/xrt/lib:/tools/Xilinx/Vitis/2024.1/aietools/lib/lnx64.o:/opt/xilinx/xrt/lib:/tools/Xilinx/Vitis/2024.1/aietools/lib/lnx64.o:/opt/xilinx/xrt/lib:/tools/Xilinx/Vitis/2024.1/aietools/lib/lnx64.o:/opt/xilinx/xrt/lib:/tools/Xilinx/Vitis/2024.1/aietools/lib/lnx64.o:/opt/xilinx/xrt/lib:/tools/Xilinx/Vitis/2024.1/aietools/lib/lnx64.o:/opt/xilinx/xrt/lib:/tools/Xilinx/Vitis/2024.1/aietools/lib/lnx64.o:/opt/xilinx/xrt/lib:/tools/Xilinx/Vitis/2024.1/aietools/lib/lnx64.o:/opt/xilinx/xrt/lib:/tools/Xilinx/Vitis/2024.1/aietools/lib/lnx64.o:/opt/xilinx/xrt/lib:/tools/Xilinx/Vitis/2024.1/aietools/lib/lnx64.o:/opt/xilinx/xrt/lib:/tools/Xilinx/Vitis/2024.1/aietools/lib/lnx64.o:/opt/xilinx/xrt/lib:/tools/Xilinx/Vitis/2024.1/aietools/lib/lnx64.o:/opt/xilinx/xrt/lib:/tools/Xilinx/Vitis/2024.1/aietools/lib/lnx64.o:/opt/xilinx/xrt/lib:/tools/Xilinx/Vitis/2024.1/aietools/lib/lnx64.o:/tools/Xilinx/Vitis/2024.1/bin/../lnx64/tools/dot/lib:/tools/Xilinx/Vitis/2024.1/aietools/bin/../lnx64/tools/dot/lib:/tools/Xilinx/Vitis/2024.1/aietools/bin/../lnx64/tools/dot/lib;"/tools/Xilinx/Vitis/2024.1/aietools/tps/lnx64/gcc/bin/g++" -fPIC -fpermissive -c -std=c++17 -D__AIE_ARCH__=10 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -Wno-deprecated-declarations -Werror=return-type -DSC_INCLUDE_DYNAMIC_PROCESSES -D__AIESIM__ -D__PS_INIT_AIE__ -DXAIE_DEBUG -O1 -flto -D main\(...\)=ps_main\(...\) -I/tools/Xilinx/Vitis/2024.1/aietools/include -I/tools/Xilinx/Vitis/2024.1/aietools/include/drivers/aiengine -I/tools/Xilinx/Vitis_HLS/2024.1/include -I/tools/Xilinx/Vitis/2024.1/aietools/tps/lnx64/gcc/include/c++/8.3.0 -I/tools/Xilinx/Vitis/2024.1/aietools/tps/lnx64/gcc/include/c++/8.3.0/backward -I/tools/Xilinx/Vitis/2024.1/aietools/tps/lnx64/gcc/include/c++/8.3.0/x86_64-pc-linux-gnu -I/tools/Xilinx/Vitis/2024.1/aietools/data/osci_systemc/include -I/tools/Xilinx/Vitis/2024.1/aietools/tps/boost_1_72_0 -I. -I. -I/tools/Xilinx/Vitis/2024.1/aietools/include/xtlm/include -I/tools/Xilinx/Vitis/2024.1/aietools/include/common_cpp/common_cpp_v1_0/include -I "../../../.."  -I "/tools/Xilinx/Vitis/2024.1/aietools/include"  -I "/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie"  -I "/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./data"  -I "/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie/kernels"  -I "/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./" -o "generated-objects/genwrapper_for_ps_i4.o" generated-source/genwrapper_for_ps_i4.cpp) 
(/tools/Xilinx/Vitis/2024.1/aietools/tps/lnx64/gcc/bin/g++ -o "generated-objects/ps_i4.so" generated-objects/genwrapper_for_ps_i4.o -Wl,--as-needed -shared -lxaiengine -lxioutils -ladf_api -lsystemc -lxtlm -flto -L /tools/Xilinx/Vitis/2024.1/aietools/lib/lnx64.o -L/tools/Xilinx/Vitis/2024.1/aietools/data/osci_systemc/lib/lnx64)
make[1]: Leaving directory '/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/Work/ps/c_rts/systemC'
INFO: [aiecompiler 77-6311] Opened file : /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/ps/cdo/generated-source/cdo_main.cpp
INFO: [aiecompiler 77-6311] Opened file : /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/ps/cdo/generated-source/gen_cdo.cpp
INFO: [aiecompiler 77-6311] Opened file : /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/ps/cdo/generated-source/gen_cdo.h
INFO: [aiecompiler 77-6311] Opened file : /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/ps/cdo/Makefile
INFO: [aiecompiler 77-404] Executing Cmd: make -C /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/ps/cdo -f Makefile all
make[1]: Entering directory '/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/Work/ps/cdo'
(rm -rf generated-objects/* *.bin ../../config/aie_resources.bin) 
(/tools/Xilinx/Vitis/2024.1/aietools/tps/lnx64/gcc/bin/g++ -fPIC -std=c++17 -Wno-deprecated-declarations -Og -flto -D__AIESIM__ -D__CDO__ -D__PS_INIT_AIE__ -I /tools/Xilinx/Vitis/2024.1/aietools/include -I /tools/Xilinx/Vitis/2024.1/aietools/include/adf -I . -I . -I /tools/Xilinx/Vitis/2024.1/aietools/include/drivers/aiengine -I ../../.. -I /tools/Xilinx/Vitis/2024.1/aietools/include -I /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie -I /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./data -I /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./aie/kernels -I /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./  -o "generated-objects/cdo_main.out" generated-source/gen_cdo.cpp generated-source/cdo_main.cpp  -Wl,--allow-shlib-undefined  -lcdo_driver -lxaiengine -ladf_api -L /tools/Xilinx/Vitis/2024.1/aietools/lib/lnx64.o ) 
generated-objects/cdo_main.out --work-dir-path /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work 
Initializing AIE driver...
Initializing ADF API...
XAIEFAL: INFO: Resource group Avail is created.
XAIEFAL: INFO: Resource group Static is created.
XAIEFAL: INFO: Resource group Generic is created.
Generating: aie_cdo_reset.bin
Generating: aie_cdo_clock_gating.bin
Generating: aie_cdo_mem_clear.bin
Generating: aie_cdo_error_handling.bin
Generating: aie_cdo_elfs.bin
Loading elfs of graph mygraph...
Generating: aie_cdo_init.bin
Initializing graph mygraph...
Resetting cores of graph mygraph...
Configuring DMAs of graph mygraph...
Configuring PL-Interface for graph mygraph...
Generating: aie_cdo_enable.bin
Enabling core(s) of graph mygraph...
Generating: aie_cdo_debug.bin
Putting core(s) of graph mygraph on halt state for debugging...
make[1]: Leaving directory '/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/Work/ps/cdo'
DEBUG:BuildCFGraph:### Entering Build CFGraph pass
INFO: [aiecompiler 77-5857] Start building AIE IP
INFO: [aiecompiler 77-5855] Number of AIE IP ports are : 3
INFO: [aiecompiler 77-5848] Added port on AIE IP: S00_AXIS  -->  mygraph_A_0_
INFO: [aiecompiler 77-5848] Added port on AIE IP: S01_AXIS  -->  mygraph_B_0_
INFO: [aiecompiler 77-5848] Added port on AIE IP: M00_AXIS  -->  mygraph_C_0_
INFO: [aiecompiler 77-5850] Done building AIE IP
DEBUG:BuildCFGraph:### CF Graph is built
INFO: [aiecompiler 77-6288] Entering Compiler Report Generator pass 
INFO: [aiecompiler 77-6230] ####Writing Placement For Nodes 
INFO: [aiecompiler 77-6282] Done with AIE Tools Report Generator pass 
INFO: [aiecompiler 77-6228] ### Entering Packager pass
INFO: [aiecompiler 75-4195] Writing AI Engine constraints file '/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/temp/graph_aie_constraints.aiecst'
INFO: [aiecompiler 75-4193] Reading constraints schema from /tools/Xilinx/Vitis/2024.1/aietools/data/aietools_constr_schema.json
INFO: [aiecompiler 77-1083] Adding hardware components under: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/temp/hw.o 
INFO: [aiecompiler 77-1085] Adding software components under: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/temp/sw.o 
INFO: [aiecompiler 77-5380] Adding config components under: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/temp/cfg.o
INFO: [aiecompiler 77-1086] Generating hand-off archive: libadf.a
/tools/Xilinx/Vitis/2024.1/aietools/tps/lnx64/gcc/bin/ar: creating libadf.a
INFO: [aiecompiler 77-6227] ### Done with Packager pass (2126084256 secs)
AIEbuild feature license is released.
INFO: [aiecompiler 77-6439] Run completed. Find additional information in:
	Guidance: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/reports/guidance.html

INFO: [aiecompiler 77-6440] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run: 
	vitis_analyzer /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/graph.aiecompile_summary

Compilation Complete
(WARNING:3, CRITICAL-WARNING:0, ERROR:0)
INFO: [v++ 60-791] Total elapsed time: 0h 0m 39s
aiesimulator --profile --dump-vcd=tutorial --pkg-dir=./Work
                                           AI Engine Simulator
                                     Version 2024.1 (linux64-bit)
                                     SW Build 5073938 on 2024-05-20-09:38:44
                          Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
                          Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
AIEsim feature license is found.
INFO: Executing config: ./Work/config/scsim_config.json
[INFO]: If you are running trace or profile, Xilinx recommends to use --xlopt=0. This will give a greater visibility into the design. One can verify --xlopt level in the aiecompiler command line.
profile data for cores: All
set use_simple_noc to: 1
Loading device config from: /tools/Xilinx/Vitis/2024.1/aietools/data/devices/VC1902.json
 AIE_WORK_DIR = /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work
Initializing AIE driver...
Initializing ADF API...
XAIEFAL: INFO: Resource group Avail is created.
XAIEFAL: INFO: Resource group Static is created.
XAIEFAL: INFO: Resource group Generic is created.
IP-INFO: [ps_i4_ps_main] IP loaded.
Warning: ps_lib_path is empty, And supported simulators are XSIM, RIVIERA, XCELIUM, VCS and QUESTA

Info: DEVICE FILE: /tools/Xilinx/Vitis/2024.1/aietools/data/devices/VC1902.json

Info: AIE SOLUTION FILE: ./Work/arch/aieshim_solution.aiesol
[AIESIM_OPTIONS]: aiesim_options file path aiesimulator_output/aiesim_options.txt
[INFO]: Disable Unused Tiles
[INFO]: Xpe File: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/reports/graph.xpe
INFO  : Running AIE MTMODEL Simulation with 1 threads
ISS disables unused tiles
Optimized ISS Wrapper (R+W), r2p25
RPC SERVER MESSAGE
RPC SERVER MESSAGE iss rpc_server available on port 43365
RPC SERVER MESSAGE
INFO  : ROWS: 8 COLS: 50
Running Dispatch Server on port: 42591
Current Directory=/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr
--------------------------------------------------------------------------------------------------
SLAVE STREAM INFO:  | Port Name         | Port Width        | Stream Type       | Channel Index     
                    | S00_AXIS          | 128               | PL STREAM         | 188, 189          
                    | S01_AXIS          | 128               | PL STREAM         | 184, 185          
--------------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------------------------
MASTER STREAM INFO: | Port Name         | Port Width        | Stream Type       | Channel Index     
                    | M00_AXIS          | 128               | PL STREAM         | 138, 139          
--------------------------------------------------------------------------------------------------
Enabled fast PM writes.
Enabled fast DM writes.
Info: (I702) default timescale unit used for tracing: 1 ps (tutorial.vcd)
[INFO]: Enabled Stream Switch Port Latency 
IP-INFO: Starting to send data from file: default case  ./data/matA0.txt
IP-INFO: AMD recommends using the CSV based file format for simulating PLIO based input and outputs which provides support for enhanced data control. For more details, please refer UG 1076 https://docs.xilinx.com/r/en-US/ug1076-ai-engine-environment/Simulation-Input-and-Output-Data-Streams 
IP-INFO: Starting to send data from file: default case  ./data/matB0.txt
Starting to receive data into file: aiesimulator_output/data/matC0.txt
IP-INFO: [ps_i4_ps_main] IP started.
me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_23_1.cm.proc.iss] : Disassemble command used: darts -c /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/Work/aie/23_0/Release/23_0 -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib me -o /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/Work/aie/23_0/Release/23_0.cmic2_140133932257296 -D__tct_tgt__=240112    +F
me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_23_1.cm.proc.iss] : Stack range [238464..239487] has been loaded from elf executable for stack memory DM_stack and stack pointer SP
me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_23_1.cm.proc.iss] : Stack pointer SP for memory DM_stack has been initialised from elf executable to 238464
Loading elfs of graph mygraph...
Initializing graph mygraph...
MSG :   -1 : me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_23_1.cm.proc.iss] : Disassemble command used: darts -c /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/Work/aie/23_0/Release/23_0 -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib me -o /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/Work/aie/23_0/Release/23_0.cmic2_140133932257296 -D__tct_tgt__=240112    +F : checkers_Disassemble_Elf32File
MSG :   -1 : me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_23_1.cm.proc.iss] : Stack range [238464..239487] has been loaded from elf executable for stack memory DM_stack and stack pointer SP : loadprogram (elf)
MSG :   -1 : me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_23_1.cm.proc.iss] : Stack pointer SP for memory DM_stack has been initialised from elf executable to 238464 : loadprogram (elf)
Resetting cores of graph mygraph...
Configuring DMAs of graph mygraph...
Configuring PL-Interface for graph mygraph...
Set 10 iterations for the core(s) of graph mygraph
Enabling core(s) of graph mygraph
Waiting for core(s) of graph mygraph to finish execution ...
core(s) are done executing
Exiting!
Cores are done executing but the simulation will run for some more cycles to allow PLIO to be flushed
generate profile data for all cores
WRN :   -2 : me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_23_1.cm.proc.iss] : Execution tracing should be enabled when requesting function details : chkapi_function_profiling
WARNING : WRN (-2) : me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_23_1.cm.proc.iss] : Execution tracing should be enabled when requesting function details : in function chkapi_function_profiling
WRN :   -2 : me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_23_1.cm.proc.iss] : Execution tracing should be enabled when requesting function details : chkapi_function_profiling
generate profile data for all cores
Stopping Simulator.

Info: /OSCI/SystemC: Simulation stopped by user.
--------------------------------------------------------------------------------------------------
Port Name           | Type              | Average Throughput
--------------------------------------------------------------------------------------------------
mygraph_A_0_        | IN                | 3169.886082 MBps  
mygraph_B_0_        | IN                | 3168.316832 MBps  
mygraph_C_0_        | OUT               | 4870.624049 MBps  
--------------------------------------------------------------------------------------------------

JSON file generated successfully!
IP-INFO: deleting ip PSIP_ps_i4 
IP-INFO: deleting packet ip 
IP-INFO: deleting packet ip 
IP-INFO: deleting packet ip 
[INFO] : Simulation Finished, Sim result: 0 Total Simulation time 6828800 ps
AIEsim feature license is released.
v++ -l -t hw_emu --platform /tools/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm pl_kernels/s2mm.xo pl_kernels/mm2s.xo  libadf.a --save-temps -g --config system.cfg -o tutorial.xsa || (echo "task: [xsa] failed error code: $?"; exit 1)
echo "COMPLETE: .xsa created."
Option Map File Used: '/tools/Xilinx/Vitis/2024.1/data/vitis/vpp/optMap.xml'

****** v++ v2024.1 (64-bit)
  **** SW Build 5074859 on 2024-05-20-23:21:20
  **** Start of session at: Sun May 11 17:13:36 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

ERROR: [v++ 60-633] Failed to collect compute units: The number specified and the list of compute units do not match: mm2s:2:mm2s
INFO: [v++ 60-1662] Stopping dispatch session having empty uuid.
INFO: [v++ 60-1653] Closing dispatch client.
task: [xsa] failed error code: 1
COMPLETE: .xsa created.
cd ./sw 
g++ -Wall -c -std=c++17 -Wno-int-to-pointer-cast --sysroot=/home/z.ma/sdk-versal-2024.1/sysroots/cortexa72-cortexa53-xilinx-linux  -I/home/z.ma/sdk-versal-2024.1/sysroots/cortexa72-cortexa53-xilinx-linux/usr/include/xrt -I/home/z.ma/sdk-versal-2024.1/sysroots/cortexa72-cortexa53-xilinx-linux/usr/include -o host.o host.cpp
g++ *.o -lxrt_coreutil -L/opt/xilinx/xrt/lib --sysroot=/home/z.ma/sdk-versal-2024.1/sysroots/cortexa72-cortexa53-xilinx-linux -std=c++17 -o host.exe
echo "COMPLETE: Host application created."
COMPLETE: Host application created.
cd ./sw
v++ -p -t hw_emu \
	-f /tools/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm \
	--package.rootfs=/home/z.ma/Downloads/xilinx-versal-common-v2024.1/rootfs.ext4 \
	--package.image_format=ext4 \
	--package.boot_mode=sd \
	--package.kernel_image=/home/z.ma/Downloads/xilinx-versal-common-v2024.1/Image \
	--package.defer_aie_run \
	--package.sd_file embedded_exec.sh \
	--package.sd_file host.exe ../tutorial.xsa ../libadf.a
echo "COMPLETE: emulation package created."
Option Map File Used: '/tools/Xilinx/Vitis/2024.1/data/vitis/vpp/optMap.xml'

****** v++ v2024.1 (64-bit)
  **** SW Build 5074859 on 2024-05-20-23:21:20
  **** Start of session at: Sun May 11 17:13:37 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

ERROR: [v++ 60-602] Source file does not exist: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/tutorial.xsa
ERROR: [v++ 60-602] Source file does not exist: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/tutorial.xsa
INFO: [v++ 60-1662] Stopping dispatch session having empty uuid.
INFO: [v++ 60-1653] Closing dispatch client.
COMPLETE: emulation package created.
#golden aie sim
#grep -v '^T' "aiesimulator_output/data/matC0.txt" > "data/matC0_sim.txt"
#diff -w "data/matC0_sim.txt" "data/matC0.txt" > /dev/null  && echo "\n\n Success: Outputs match\n\n" || echo "\n\nError: Output does not match\n\n"
