Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Nov 29 21:38:40 2023
| Host         : Hungmaosong running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file led_control_sets_placed.rpt
| Design       : led
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              38 |           10 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               5 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------+------------------+--------------------------+------------------+----------------+
|        Clock Signal       |   Enable Signal  |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+---------------------------+------------------+--------------------------+------------------+----------------+
|  clk_IBUF_BUFG            |                  | timer_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            | timer[4]_i_1_n_0 | timer_reg[3]_LDC_i_1_n_0 |                1 |              1 |
|  timer_reg[3]_LDC_i_1_n_0 |                  | timer_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            | timer[4]_i_1_n_0 | reset_IBUF               |                2 |              4 |
|  clk_IBUF_BUFG            |                  | reset_IBUF               |                9 |             37 |
+---------------------------+------------------+--------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 4      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


