module accumulator(
    input logic clk,
    input logic reset,
    input logic en,          // Enable signal to increment level (e.g., when pass)
    output logic [3:0] level // 4-bit level counter (0-15)
);
    always_ff @(posedge clk or posedge reset) begin
        if (reset)
            level <= 4'd0;
        else if (en)
            level <= level + 1;
    end
endmodule
