ARM GAS  /tmp/ccVLLkPR.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f3xx_hal_rcc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_RCC_DeInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_RCC_DeInit:
  27              	.LFB130:
  28              		.file 1 "Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c"
   1:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
   2:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************
   3:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @file    stm32f3xx_hal_rcc.c
   4:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following 
   7:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *       
  11:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim                
  12:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  13:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  15:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  16:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       After reset the device is running from Internal High Speed oscillator
  17:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (HSI 8MHz) with Flash 0 wait state, Flash prefetch buffer is enabled, 
  18:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       and all peripherals are off except internal SRAM, Flash and JTAG.
  19:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) buses;
  20:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           all peripherals mapped on these buses are running at HSI speed.
  21:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  22:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  23:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  24:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] Once the device started from reset, the user application has to:
  25:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  26:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  27:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings  
  28:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the AHB and APB buses prescalers
  29:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  30:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals whose clocks are not
ARM GAS  /tmp/ccVLLkPR.s 			page 2


  31:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           derived from the System clock (RTC, ADC, I2C, I2S, TIM, USB FS)
  32:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  33:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                       ##### RCC Limitations #####
  34:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  35:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  36:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral 
  37:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write 
  38:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       from/to registers.
  39:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  40:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  41:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  42:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  43:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       Workarounds:
  44:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  45:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  46:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  47:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
  48:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************
  49:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @attention
  50:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  51:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * Copyright (c) 2016 STMicroelectronics.
  52:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * All rights reserved.
  53:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  54:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * This software is licensed under terms that can be found in the LICENSE file in
  55:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * the root directory of this software component.
  56:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  57:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************
  58:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  59:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  60:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  61:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #include "stm32f3xx_hal.h"
  62:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  63:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @addtogroup STM32F3xx_HAL_Driver
  64:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
  65:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  66:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  67:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC RCC
  68:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** * @brief RCC HAL module driver
  69:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
  70:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  71:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  72:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  73:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  74:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  75:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  76:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Constants RCC Private Constants
  77:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  * @{
  78:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  */
  79:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Bits position in  in the CFGR register */
  80:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_HPRE_BITNUMBER           POSITION_VAL(RCC_CFGR_HPRE)
  81:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_PPRE1_BITNUMBER          POSITION_VAL(RCC_CFGR_PPRE1)
  82:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_PPRE2_BITNUMBER          POSITION_VAL(RCC_CFGR_PPRE2)
  83:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
  84:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
  85:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  86:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
  87:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Macros RCC Private Macros
ARM GAS  /tmp/ccVLLkPR.s 			page 3


  88:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
  89:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  90:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  91:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_CLK_ENABLE()     __HAL_RCC_GPIOA_CLK_ENABLE()
  92:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
  93:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
  94:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  95:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
  96:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
  97:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  98:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  99:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
 100:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
 101:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 102:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 103:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 104:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                                                  10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
 105:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 106:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                                                  9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};
 107:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 108:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 110:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 111:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 112:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Exported functions ---------------------------------------------------------*/
 113:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 114:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 115:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 116:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 117:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 118:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions 
 119:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *  @brief    Initialization and Configuration functions 
 120:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 121:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim    
 122:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 123:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 124:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 125:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]
 126:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
 127:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System buses clocks (SYSCLK, AHB, APB1
 128:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       and APB2).
 129:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 130:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 131:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) HSI (high-speed internal), 8 MHz factory-trimmed RC used directly or through
 132:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           the PLL as System clock source.
 133:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           The HSI clock can be used also to clock the USART and I2C peripherals.
 134:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 135:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) LSI (low-speed internal), ~40 KHz low consumption RC used as IWDG and/or RTC
 136:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock source.
 137:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 138:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) HSE (high-speed external), 4 to 32 MHz crystal oscillator used directly or
 139:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           through the PLL as System clock source. Can be used also as RTC clock source.
 140:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 141:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.   
 142:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 143:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) PLL (clocked by HSI or HSE), featuring different output clocks:
 144:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The first output is used to generate the high speed system clock (up to 72 MHz)
ARM GAS  /tmp/ccVLLkPR.s 			page 4


 145:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The second output is used to generate the clock for the USB FS (48 MHz)
 146:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The third output may be used to generate the clock for the ADC peripherals (up to 72 M
 147:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The fourth output may be used to generate the clock for the TIM peripherals (144 MHz)
 148:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 149:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) CSS (Clock security system), once enable using the macro __HAL_RCC_CSS_ENABLE()
 150:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           and if a HSE clock failure occurs(HSE used directly or through PLL as System 
 151:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock source), the System clocks automatically switched to HSI and an interrupt
 152:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           is generated if enabled. The interrupt is linked to the Cortex-M4 NMI 
 153:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           (Non-Maskable Interrupt) exception vector.   
 154:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 155:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) MCO (microcontroller clock output), used to output SYSCLK, HSI, HSE, LSI, LSE or PLL
 156:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock (divided by 2) output on pin (such as PA8 pin).
 157:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 158:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] System, AHB and APB buses clocks configuration
 159:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 160:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           HSE and PLL.
 161:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           The AHB clock (HCLK) is derived from System clock through configurable
 162:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           prescaler and used to clock the CPU, memory and peripherals mapped
 163:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 164:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           from AHB clock through configurable prescalers and used to clock
 165:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           the peripherals mapped on these buses. You can use
 166:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           "HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 167:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 168:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) All the peripheral clocks are derived from the System clock (SYSCLK) except:
 169:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The FLASH program/erase clock  which is always HSI 8MHz clock.
 170:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The USB 48 MHz clock which is derived from the PLL VCO clock.
 171:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The USART clock which can be derived as well from HSI 8MHz, LSI or LSE.
 172:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The I2C clock which can be derived as well from HSI 8MHz clock.
 173:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The ADC clock which is derived from PLL output.
 174:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The RTC clock which is derived from the LSE, LSI or 1 MHz HSE_RTC
 175:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              (HSE divided by a programmable prescaler). The System clock (SYSCLK)
 176:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              frequency must be higher or equal to the RTC clock frequency.
 177:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) IWDG clock which is always the LSI clock.
 178:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 179:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****          (#) For the STM32F3xx devices, the maximum frequency of the SYSCLK, HCLK, PCLK1 and PCLK2 
 180:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              Depending on the SYSCLK frequency, the flash latency should be adapted accordingly.
 181:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 182:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****          (#) After reset, the System clock source is the HSI (8 MHz) with 0 WS and
 183:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              prefetch is disabled.
 184:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
 185:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 186:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 187:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 188:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /*
 189:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   Additional consideration on the SYSCLK based on Latency settings:
 190:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         +-----------------------------------------------+
 191:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         | Latency       | SYSCLK clock frequency (MHz)  |
 192:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 193:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |0WS(1CPU cycle)|       0 < SYSCLK <= 24        |
 194:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 195:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |1WS(2CPU cycle)|      24 < SYSCLK <= 48        |
 196:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 197:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |2WS(3CPU cycle)|      48 < SYSCLK <= 72        |
 198:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         +-----------------------------------------------+
 199:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 200:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 201:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
ARM GAS  /tmp/ccVLLkPR.s 			page 5


 202:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 203:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 204:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - HSI ON and used as system clock source
 205:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - HSE and PLL OFF
 206:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 207:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - CSS and MCO1 OFF
 208:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - All interrupts disabled
 209:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   This function does not modify the configuration of the
 210:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - Peripheral clocks
 211:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 212:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 213:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 214:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_DeInit(void)
 215:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
  29              		.loc 1 215 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 38B5     		push	{r3, r4, r5, lr}
  34              		.cfi_def_cfa_offset 16
  35              		.cfi_offset 3, -16
  36              		.cfi_offset 4, -12
  37              		.cfi_offset 5, -8
  38              		.cfi_offset 14, -4
 216:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0;
  39              		.loc 1 216 3 view .LVU1
  40              	.LVL0:
 217:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 218:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set HSION bit */
 219:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_HSION);
  41              		.loc 1 219 3 view .LVU2
  42 0002 364A     		ldr	r2, .L18
  43 0004 1368     		ldr	r3, [r2]
  44 0006 43F00103 		orr	r3, r3, #1
  45 000a 1360     		str	r3, [r2]
 220:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 221:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Insure HSIRDY bit is set before writing default HSITRIM value */
 222:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get start tick */
 223:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tickstart = HAL_GetTick();
  46              		.loc 1 223 3 view .LVU3
  47              		.loc 1 223 15 is_stmt 0 view .LVU4
  48 000c FFF7FEFF 		bl	HAL_GetTick
  49              	.LVL1:
  50 0010 0446     		mov	r4, r0
  51              	.LVL2:
 224:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 225:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Wait till HSI is ready */
 226:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
  52              		.loc 1 226 3 is_stmt 1 view .LVU5
  53              	.L2:
  54              		.loc 1 226 8 view .LVU6
  55              		.loc 1 226 9 is_stmt 0 view .LVU7
  56 0012 324B     		ldr	r3, .L18
  57 0014 1B68     		ldr	r3, [r3]
  58              		.loc 1 226 8 view .LVU8
  59 0016 13F0020F 		tst	r3, #2
  60 001a 07D1     		bne	.L14
ARM GAS  /tmp/ccVLLkPR.s 			page 6


 227:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 228:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
  61              		.loc 1 228 5 is_stmt 1 view .LVU9
  62              		.loc 1 228 9 is_stmt 0 view .LVU10
  63 001c FFF7FEFF 		bl	HAL_GetTick
  64              	.LVL3:
  65              		.loc 1 228 23 view .LVU11
  66 0020 001B     		subs	r0, r0, r4
  67              		.loc 1 228 7 view .LVU12
  68 0022 0228     		cmp	r0, #2
  69 0024 F5D9     		bls	.L2
 229:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 230:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_TIMEOUT;
  70              		.loc 1 230 14 view .LVU13
  71 0026 0324     		movs	r4, #3
  72              	.LVL4:
  73              	.L3:
 231:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 232:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 233:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 234:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set HSITRIM default value */
 235:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, RCC_CR_HSITRIM_4);
 236:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 237:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0] and MCOSEL[2:0] bits */
 238:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CFGR, RCC_CFGR_SW | RCC_CFGR_HPRE | RCC_CFGR_PPRE1 | RCC_CFGR_PPRE2 | RCC_CFGR_MCO
 239:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 240:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Insure HSI selected as system clock source */
 241:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get start tick */
 242:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 243:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 244:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Wait till system clock source is ready */
 245:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 246:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 247:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 248:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 249:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_TIMEOUT;
 250:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 251:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 252:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 253:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable for HSI as system clock source */
 254:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SystemCoreClock = HSI_VALUE;
 255:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 256:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the source of time base considering new system clock settings  */
 257:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(HAL_InitTick(uwTickPrio) != HAL_OK)
 258:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 259:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     return HAL_ERROR;
 260:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 261:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 262:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset HSEON, CSSON, PLLON bits */
 263:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON | RCC_CR_CSSON | RCC_CR_HSEON);
 264:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 265:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset HSEBYP bit */
 266:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 267:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 268:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Insure PLLRDY is reset */
 269:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get start tick */
 270:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tickstart = HAL_GetTick();
ARM GAS  /tmp/ccVLLkPR.s 			page 7


 271:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 272:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 273:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 274:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 275:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_TIMEOUT;
 276:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 277:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 278:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 279:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR register */
 280:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR);
 281:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 282:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR2 register */
 283:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR2);
 284:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 285:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR3 register */
 286:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR3);
 287:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 288:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Clear all interrupt flags */
 289:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR
 290:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 291:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Disable all interrupts */
 292:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CIR);
 293:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 294:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset all CSR flags */
 295:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   __HAL_RCC_CLEAR_RESET_FLAGS();
 296:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 297:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
 298:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
  74              		.loc 1 298 1 view .LVU14
  75 0028 2046     		mov	r0, r4
  76 002a 38BD     		pop	{r3, r4, r5, pc}
  77              	.LVL5:
  78              	.L14:
 235:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  79              		.loc 1 235 3 is_stmt 1 view .LVU15
  80 002c 2B4A     		ldr	r2, .L18
  81 002e 1368     		ldr	r3, [r2]
  82 0030 23F0F803 		bic	r3, r3, #248
  83 0034 43F08003 		orr	r3, r3, #128
  84 0038 1360     		str	r3, [r2]
 238:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  85              		.loc 1 238 3 view .LVU16
  86 003a 5168     		ldr	r1, [r2, #4]
  87 003c 284B     		ldr	r3, .L18+4
  88 003e 0B40     		ands	r3, r3, r1
  89 0040 5360     		str	r3, [r2, #4]
 242:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  90              		.loc 1 242 3 view .LVU17
 242:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  91              		.loc 1 242 15 is_stmt 0 view .LVU18
  92 0042 FFF7FEFF 		bl	HAL_GetTick
  93              	.LVL6:
  94 0046 0446     		mov	r4, r0
  95              	.LVL7:
 245:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
  96              		.loc 1 245 3 is_stmt 1 view .LVU19
  97              	.L5:
ARM GAS  /tmp/ccVLLkPR.s 			page 8


 245:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
  98              		.loc 1 245 8 view .LVU20
 245:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
  99              		.loc 1 245 9 is_stmt 0 view .LVU21
 100 0048 244B     		ldr	r3, .L18
 101 004a 5B68     		ldr	r3, [r3, #4]
 245:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 102              		.loc 1 245 8 view .LVU22
 103 004c 13F00C0F 		tst	r3, #12
 104 0050 08D0     		beq	.L15
 247:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 105              		.loc 1 247 5 is_stmt 1 view .LVU23
 247:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 106              		.loc 1 247 9 is_stmt 0 view .LVU24
 107 0052 FFF7FEFF 		bl	HAL_GetTick
 108              	.LVL8:
 247:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 109              		.loc 1 247 23 view .LVU25
 110 0056 001B     		subs	r0, r0, r4
 247:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 111              		.loc 1 247 7 view .LVU26
 112 0058 41F28833 		movw	r3, #5000
 113 005c 9842     		cmp	r0, r3
 114 005e F3D9     		bls	.L5
 249:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 115              		.loc 1 249 14 view .LVU27
 116 0060 0324     		movs	r4, #3
 117              	.LVL9:
 249:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 118              		.loc 1 249 14 view .LVU28
 119 0062 E1E7     		b	.L3
 120              	.LVL10:
 121              	.L15:
 254:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 122              		.loc 1 254 3 is_stmt 1 view .LVU29
 254:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 123              		.loc 1 254 19 is_stmt 0 view .LVU30
 124 0064 1F4B     		ldr	r3, .L18+8
 125 0066 204A     		ldr	r2, .L18+12
 126 0068 1A60     		str	r2, [r3]
 257:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 127              		.loc 1 257 3 is_stmt 1 view .LVU31
 257:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 128              		.loc 1 257 6 is_stmt 0 view .LVU32
 129 006a 204B     		ldr	r3, .L18+16
 130 006c 1868     		ldr	r0, [r3]
 131 006e FFF7FEFF 		bl	HAL_InitTick
 132              	.LVL11:
 257:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 133              		.loc 1 257 5 view .LVU33
 134 0072 0446     		mov	r4, r0
 135              	.LVL12:
 257:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 136              		.loc 1 257 5 view .LVU34
 137 0074 08B1     		cbz	r0, .L16
 259:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 138              		.loc 1 259 12 view .LVU35
ARM GAS  /tmp/ccVLLkPR.s 			page 9


 139 0076 0124     		movs	r4, #1
 140 0078 D6E7     		b	.L3
 141              	.L16:
 263:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 142              		.loc 1 263 3 is_stmt 1 view .LVU36
 143 007a 184A     		ldr	r2, .L18
 144 007c 1368     		ldr	r3, [r2]
 145 007e 23F08473 		bic	r3, r3, #17301504
 146 0082 23F48033 		bic	r3, r3, #65536
 147 0086 1360     		str	r3, [r2]
 266:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 148              		.loc 1 266 3 view .LVU37
 149 0088 1368     		ldr	r3, [r2]
 150 008a 23F48023 		bic	r3, r3, #262144
 151 008e 1360     		str	r3, [r2]
 270:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 152              		.loc 1 270 3 view .LVU38
 270:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 153              		.loc 1 270 15 is_stmt 0 view .LVU39
 154 0090 FFF7FEFF 		bl	HAL_GetTick
 155              	.LVL13:
 156 0094 0546     		mov	r5, r0
 157              	.LVL14:
 271:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 158              		.loc 1 271 3 is_stmt 1 view .LVU40
 159              	.L7:
 271:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 160              		.loc 1 271 8 view .LVU41
 271:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 161              		.loc 1 271 9 is_stmt 0 view .LVU42
 162 0096 114B     		ldr	r3, .L18
 163 0098 1B68     		ldr	r3, [r3]
 271:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 164              		.loc 1 271 8 view .LVU43
 165 009a 13F0007F 		tst	r3, #33554432
 166 009e 06D0     		beq	.L17
 273:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 167              		.loc 1 273 5 is_stmt 1 view .LVU44
 273:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 168              		.loc 1 273 9 is_stmt 0 view .LVU45
 169 00a0 FFF7FEFF 		bl	HAL_GetTick
 170              	.LVL15:
 273:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 171              		.loc 1 273 23 view .LVU46
 172 00a4 401B     		subs	r0, r0, r5
 273:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 173              		.loc 1 273 7 view .LVU47
 174 00a6 0228     		cmp	r0, #2
 175 00a8 F5D9     		bls	.L7
 275:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 176              		.loc 1 275 14 view .LVU48
 177 00aa 0324     		movs	r4, #3
 178 00ac BCE7     		b	.L3
 179              	.L17:
 280:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 180              		.loc 1 280 3 is_stmt 1 view .LVU49
 181 00ae 0B4B     		ldr	r3, .L18
ARM GAS  /tmp/ccVLLkPR.s 			page 10


 182 00b0 0022     		movs	r2, #0
 183 00b2 5A60     		str	r2, [r3, #4]
 283:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 184              		.loc 1 283 3 view .LVU50
 185 00b4 DA62     		str	r2, [r3, #44]
 286:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 186              		.loc 1 286 3 view .LVU51
 187 00b6 1A63     		str	r2, [r3, #48]
 289:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 188              		.loc 1 289 3 view .LVU52
 189 00b8 9968     		ldr	r1, [r3, #8]
 190 00ba 41F41F01 		orr	r1, r1, #10420224
 191 00be 9960     		str	r1, [r3, #8]
 292:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 192              		.loc 1 292 3 view .LVU53
 193 00c0 9A60     		str	r2, [r3, #8]
 295:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 194              		.loc 1 295 3 view .LVU54
 195              	.LVL16:
 196              	.LBB162:
 197              	.LBI162:
 198              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
ARM GAS  /tmp/ccVLLkPR.s 			page 11


  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
ARM GAS  /tmp/ccVLLkPR.s 			page 12


  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
ARM GAS  /tmp/ccVLLkPR.s 			page 13


 150:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 168:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccVLLkPR.s 			page 14


 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccVLLkPR.s 			page 15


 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 282:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 303:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 310:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
ARM GAS  /tmp/ccVLLkPR.s 			page 16


 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 370:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccVLLkPR.s 			page 17


 378:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 382:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 391:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 406:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 412:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 424:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 428:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 429:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccVLLkPR.s 			page 18


 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 439:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 457:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 461:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 464:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 465:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
ARM GAS  /tmp/ccVLLkPR.s 			page 19


 492:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 503:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 508:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 518:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 521:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 542:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 544:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 548:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccVLLkPR.s 			page 20


 549:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 557:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 573:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 574:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 575:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 580:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 583:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 584:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 592:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 598:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 599:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 600:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 603:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 604:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 605:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
ARM GAS  /tmp/ccVLLkPR.s 			page 21


 606:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 611:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 616:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 621:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 625:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 626:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 627:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 628:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 633:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 634:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 637:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 639:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 644:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 647:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 648:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 649:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 655:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
ARM GAS  /tmp/ccVLLkPR.s 			page 22


 663:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 666:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 669:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 671:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 675:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 689:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 690:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 693:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 695:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 699:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 702:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 704:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 708:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 711:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 712:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 713:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 714:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
ARM GAS  /tmp/ccVLLkPR.s 			page 23


 720:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 721:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 732:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 734:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 752:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 755:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 757:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 761:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 766:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/ccVLLkPR.s 			page 24


 777:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 778:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 787:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 804:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 806:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 809:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 817:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 818:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 827:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
ARM GAS  /tmp/ccVLLkPR.s 			page 25


 834:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 838:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 842:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 846:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 857:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 860:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 861:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 870:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 871:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 872:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 873:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 879:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 883:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 888:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 889:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 890:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
ARM GAS  /tmp/ccVLLkPR.s 			page 26


 891:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 892:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 896:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 897:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 898:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 899:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 900:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 901:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 902:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 904:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 906:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 907:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 908:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 909:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 911:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 912:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 914:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 915:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 916:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 919:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 920:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 922:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 924:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 926:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 930:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 931:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 932:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 937:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 939:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 940:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 945:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 946:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 947:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccVLLkPR.s 			page 27


 948:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 949:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 950:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 952:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 953:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 960:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 961:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 962:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 963:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 964:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 965:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 966:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 967:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 968:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 969:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 970:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 971:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 972:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 973:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 974:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 975:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 976:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 977:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 978:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 979:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 980:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 199              		.loc 2 981 31 view .LVU55
 200              	.LBB163:
 982:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 983:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 201              		.loc 2 983 3 view .LVU56
 984:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 985:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 986:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 987:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 988:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 202              		.loc 2 988 4 view .LVU57
 203 00c2 4FF08072 		mov	r2, #16777216
 204              		.syntax unified
 205              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 206 00c6 92FAA2F2 		rbit r2, r2
 207              	@ 0 "" 2
 208              	.LVL17:
 989:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 990:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 991:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 992:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 993:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 994:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
ARM GAS  /tmp/ccVLLkPR.s 			page 28


 995:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 996:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 997:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 998:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 999:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1000:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1001:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 209              		.loc 2 1001 3 view .LVU58
 210              		.loc 2 1001 3 is_stmt 0 view .LVU59
 211              		.thumb
 212              		.syntax unified
 213              	.LBE163:
 214              	.LBE162:
 295:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 215              		.loc 1 295 3 view .LVU60
 216 00ca B2FA82F2 		clz	r2, r2
 217 00ce 084B     		ldr	r3, .L18+20
 218 00d0 1344     		add	r3, r3, r2
 219 00d2 9B00     		lsls	r3, r3, #2
 220 00d4 0122     		movs	r2, #1
 221 00d6 1A60     		str	r2, [r3]
 297:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 222              		.loc 1 297 3 is_stmt 1 view .LVU61
 297:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 223              		.loc 1 297 10 is_stmt 0 view .LVU62
 224 00d8 A6E7     		b	.L3
 225              	.L19:
 226 00da 00BF     		.align	2
 227              	.L18:
 228 00dc 00100240 		.word	1073876992
 229 00e0 0CC0FFF8 		.word	-117456884
 230 00e4 00000000 		.word	SystemCoreClock
 231 00e8 00127A00 		.word	8000000
 232 00ec 00000000 		.word	uwTickPrio
 233 00f0 20819010 		.word	277905696
 234              		.cfi_endproc
 235              	.LFE130:
 237              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
 238              		.align	1
 239              		.global	HAL_RCC_OscConfig
 240              		.syntax unified
 241              		.thumb
 242              		.thumb_func
 243              		.fpu fpv4-sp-d16
 245              	HAL_RCC_OscConfig:
 246              	.LVL18:
 247              	.LFB131:
 299:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 300:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 301:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 302:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 303:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 304:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 305:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 306:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 307:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to LSE Off
 308:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
ARM GAS  /tmp/ccVLLkPR.s 			page 29


 309:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 310:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to HSE Off
 311:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 312:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 313:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 314:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 315:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 248              		.loc 1 315 1 is_stmt 1 view -0
 249              		.cfi_startproc
 250              		@ args = 0, pretend = 0, frame = 8
 251              		@ frame_needed = 0, uses_anonymous_args = 0
 316:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart;
 252              		.loc 1 316 3 view .LVU64
 317:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t pll_config;
 253              		.loc 1 317 3 view .LVU65
 318:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 319:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t pll_config2;
 320:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
 321:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 322:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check Null pointer */
 323:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(RCC_OscInitStruct == NULL)
 254              		.loc 1 323 3 view .LVU66
 255              		.loc 1 323 5 is_stmt 0 view .LVU67
 256 0000 0028     		cmp	r0, #0
 257 0002 00F00183 		beq	.L94
 315:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart;
 258              		.loc 1 315 1 view .LVU68
 259 0006 70B5     		push	{r4, r5, r6, lr}
 260              		.cfi_def_cfa_offset 16
 261              		.cfi_offset 4, -16
 262              		.cfi_offset 5, -12
 263              		.cfi_offset 6, -8
 264              		.cfi_offset 14, -4
 265 0008 82B0     		sub	sp, sp, #8
 266              		.cfi_def_cfa_offset 24
 267 000a 0446     		mov	r4, r0
 324:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 325:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     return HAL_ERROR;
 326:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 327:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 328:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 329:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 268              		.loc 1 329 3 is_stmt 1 view .LVU69
 330:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 331:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/ 
 332:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 269              		.loc 1 332 3 view .LVU70
 270              		.loc 1 332 25 is_stmt 0 view .LVU71
 271 000c 0368     		ldr	r3, [r0]
 272              		.loc 1 332 5 view .LVU72
 273 000e 13F0010F 		tst	r3, #1
 274 0012 3BD0     		beq	.L22
 333:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 334:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 335:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 275              		.loc 1 335 5 is_stmt 1 view .LVU73
 336:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
ARM GAS  /tmp/ccVLLkPR.s 			page 30


 337:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowe
 338:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 276              		.loc 1 338 5 view .LVU74
 277              		.loc 1 338 9 is_stmt 0 view .LVU75
 278 0014 B54B     		ldr	r3, .L134
 279 0016 5B68     		ldr	r3, [r3, #4]
 280 0018 03F00C03 		and	r3, r3, #12
 281              		.loc 1 338 7 view .LVU76
 282 001c 042B     		cmp	r3, #4
 283 001e 1ED0     		beq	.L23
 339:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 284              		.loc 1 339 13 view .LVU77
 285 0020 B24B     		ldr	r3, .L134
 286 0022 5B68     		ldr	r3, [r3, #4]
 287 0024 03F00C03 		and	r3, r3, #12
 288              		.loc 1 339 8 view .LVU78
 289 0028 082B     		cmp	r3, #8
 290 002a 13D0     		beq	.L118
 291              	.L24:
 340:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_
 342:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 343:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 344:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 345:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 346:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 347:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 348:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 292              		.loc 1 349 7 is_stmt 1 view .LVU79
 293              		.loc 1 349 7 view .LVU80
 294 002c 6368     		ldr	r3, [r4, #4]
 295 002e B3F5803F 		cmp	r3, #65536
 296 0032 68D0     		beq	.L119
 297              		.loc 1 349 7 discriminator 2 view .LVU81
 298 0034 002B     		cmp	r3, #0
 299 0036 40F09280 		bne	.L29
 300              		.loc 1 349 7 discriminator 4 view .LVU82
 301 003a 03F18043 		add	r3, r3, #1073741824
 302 003e 03F50433 		add	r3, r3, #135168
 303 0042 1A68     		ldr	r2, [r3]
 304 0044 22F48032 		bic	r2, r2, #65536
 305 0048 1A60     		str	r2, [r3]
 306              		.loc 1 349 7 discriminator 4 view .LVU83
 307 004a 1A68     		ldr	r2, [r3]
 308 004c 22F48022 		bic	r2, r2, #262144
 309 0050 1A60     		str	r2, [r3]
 310 0052 5DE0     		b	.L28
 311              	.L118:
 339:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 312              		.loc 1 339 82 is_stmt 0 discriminator 1 view .LVU84
 313 0054 A54B     		ldr	r3, .L134
 314 0056 5B68     		ldr	r3, [r3, #4]
 339:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 315              		.loc 1 339 78 discriminator 1 view .LVU85
 316 0058 13F4803F 		tst	r3, #65536
 317 005c E6D0     		beq	.L24
ARM GAS  /tmp/ccVLLkPR.s 			page 31


 318              	.L23:
 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 319              		.loc 1 341 7 is_stmt 1 view .LVU86
 320              	.LVL19:
 321              	.LBB164:
 322              	.LBI164:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 323              		.loc 2 981 31 view .LVU87
 324              	.LBB165:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325              		.loc 2 983 3 view .LVU88
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 326              		.loc 2 988 4 view .LVU89
 327 005e 4FF40033 		mov	r3, #131072
 328              		.syntax unified
 329              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 330 0062 93FAA3F3 		rbit r3, r3
 331              	@ 0 "" 2
 332              		.loc 2 1001 3 view .LVU90
 333              	.LVL20:
 334              		.loc 2 1001 3 is_stmt 0 view .LVU91
 335              		.thumb
 336              		.syntax unified
 337              	.LBE165:
 338              	.LBE164:
 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 339              		.loc 1 341 11 view .LVU92
 340 0066 A14B     		ldr	r3, .L134
 341 0068 1968     		ldr	r1, [r3]
 342              	.LVL21:
 343              	.LBB166:
 344              	.LBI166:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 345              		.loc 2 981 31 is_stmt 1 view .LVU93
 346              	.LBB167:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 347              		.loc 2 983 3 view .LVU94
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 348              		.loc 2 988 4 view .LVU95
 349 006a 4FF40033 		mov	r3, #131072
 350              		.syntax unified
 351              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 352 006e 93FAA3F3 		rbit r3, r3
 353              	@ 0 "" 2
 354              	.LVL22:
 355              		.loc 2 1001 3 view .LVU96
 356              		.loc 2 1001 3 is_stmt 0 view .LVU97
 357              		.thumb
 358              		.syntax unified
 359              	.LBE167:
 360              	.LBE166:
 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 361              		.loc 1 341 11 view .LVU98
 362 0072 B3FA83F3 		clz	r3, r3
 363 0076 03F01F03 		and	r3, r3, #31
 364 007a 0122     		movs	r2, #1
 365 007c 02FA03F3 		lsl	r3, r2, r3
ARM GAS  /tmp/ccVLLkPR.s 			page 32


 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 366              		.loc 1 341 9 view .LVU99
 367 0080 0B42     		tst	r3, r1
 368 0082 03D0     		beq	.L22
 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 369              		.loc 1 341 78 discriminator 13 view .LVU100
 370 0084 6368     		ldr	r3, [r4, #4]
 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 371              		.loc 1 341 57 discriminator 13 view .LVU101
 372 0086 002B     		cmp	r3, #0
 373 0088 00F0C082 		beq	.L120
 374              	.LVL23:
 375              	.L22:
 350:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 351:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 352:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Configure the HSE predivision factor --------------------------------*/
 353:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 354:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
 355:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 356:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        /* Check the HSE State */
 357:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 358:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 359:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 360:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 361:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 362:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSE is ready */
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 364:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 365:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 366:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 367:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 368:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 369:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 370:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 371:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 372:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 373:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 374:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 375:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 376:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSE is disabled */
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 378:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 380:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 381:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 382:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 383:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 384:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 385:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 386:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 387:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/ 
 388:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 376              		.loc 1 388 3 is_stmt 1 view .LVU102
 377              		.loc 1 388 25 is_stmt 0 view .LVU103
 378 008c 2368     		ldr	r3, [r4]
 379              		.loc 1 388 5 view .LVU104
 380 008e 13F0020F 		tst	r3, #2
ARM GAS  /tmp/ccVLLkPR.s 			page 33


 381 0092 00F0C580 		beq	.L40
 389:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 390:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 391:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 382              		.loc 1 391 5 is_stmt 1 view .LVU105
 392:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 383              		.loc 1 392 5 view .LVU106
 393:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 394:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 395:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 384              		.loc 1 395 5 view .LVU107
 385              		.loc 1 395 9 is_stmt 0 view .LVU108
 386 0096 954B     		ldr	r3, .L134
 387 0098 5B68     		ldr	r3, [r3, #4]
 388              		.loc 1 395 7 view .LVU109
 389 009a 13F00C0F 		tst	r3, #12
 390 009e 00F09C80 		beq	.L41
 396:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 391              		.loc 1 396 13 view .LVU110
 392 00a2 924B     		ldr	r3, .L134
 393 00a4 5B68     		ldr	r3, [r3, #4]
 394 00a6 03F00C03 		and	r3, r3, #12
 395              		.loc 1 396 8 view .LVU111
 396 00aa 082B     		cmp	r3, #8
 397 00ac 00F08F80 		beq	.L121
 398              	.L42:
 397:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 398:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* When HSI is used as system clock it will not disabled */
 399:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_
 400:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 401:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 402:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 403:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 404:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 405:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 406:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 407:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 408:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 409:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 410:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 411:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 412:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSI State */
 413:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 399              		.loc 1 413 7 is_stmt 1 view .LVU112
 400              		.loc 1 413 27 is_stmt 0 view .LVU113
 401 00b0 2369     		ldr	r3, [r4, #16]
 402              		.loc 1 413 9 view .LVU114
 403 00b2 002B     		cmp	r3, #0
 404 00b4 00F0F280 		beq	.L46
 414:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 415:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        /* Enable the Internal High Speed oscillator (HSI). */
 416:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 405              		.loc 1 416 9 is_stmt 1 view .LVU115
 406              	.LVL24:
 407              	.LBB168:
 408              	.LBI168:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccVLLkPR.s 			page 34


 409              		.loc 2 981 31 view .LVU116
 410              	.LBB169:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 411              		.loc 2 983 3 view .LVU117
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 412              		.loc 2 988 4 view .LVU118
 413 00b8 0122     		movs	r2, #1
 414              		.syntax unified
 415              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 416 00ba 92FAA2F3 		rbit r3, r2
 417              	@ 0 "" 2
 418              	.LVL25:
 419              		.loc 2 1001 3 view .LVU119
 420              		.loc 2 1001 3 is_stmt 0 view .LVU120
 421              		.thumb
 422              		.syntax unified
 423              	.LBE169:
 424              	.LBE168:
 425              		.loc 1 416 9 view .LVU121
 426 00be B3FA83F3 		clz	r3, r3
 427 00c2 03F18453 		add	r3, r3, #276824064
 428 00c6 03F58413 		add	r3, r3, #1081344
 429 00ca 9B00     		lsls	r3, r3, #2
 430 00cc 1A60     		str	r2, [r3]
 417:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 418:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 419:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 431              		.loc 1 419 9 is_stmt 1 view .LVU122
 432              		.loc 1 419 21 is_stmt 0 view .LVU123
 433 00ce FFF7FEFF 		bl	HAL_GetTick
 434              	.LVL26:
 435 00d2 0546     		mov	r5, r0
 436              	.LVL27:
 420:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 421:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSI is ready */
 422:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 437              		.loc 1 422 9 is_stmt 1 view .LVU124
 438              	.L47:
 439              		.loc 1 422 14 view .LVU125
 440              	.LBB170:
 441              	.LBI170:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 442              		.loc 2 981 31 view .LVU126
 443              	.LBB171:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444              		.loc 2 983 3 view .LVU127
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 445              		.loc 2 988 4 view .LVU128
 446 00d4 0223     		movs	r3, #2
 447              		.syntax unified
 448              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 449 00d6 93FAA3F3 		rbit r3, r3
 450              	@ 0 "" 2
 451              		.loc 2 1001 3 view .LVU129
 452              	.LVL28:
 453              		.loc 2 1001 3 is_stmt 0 view .LVU130
 454              		.thumb
ARM GAS  /tmp/ccVLLkPR.s 			page 35


 455              		.syntax unified
 456              	.LBE171:
 457              	.LBE170:
 458              		.loc 1 422 15 view .LVU131
 459 00da 844B     		ldr	r3, .L134
 460 00dc 1968     		ldr	r1, [r3]
 461              	.LVL29:
 462              	.LBB172:
 463              	.LBI172:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 464              		.loc 2 981 31 is_stmt 1 view .LVU132
 465              	.LBB173:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 466              		.loc 2 983 3 view .LVU133
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 467              		.loc 2 988 4 view .LVU134
 468 00de 0223     		movs	r3, #2
 469              		.syntax unified
 470              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 471 00e0 93FAA3F3 		rbit r3, r3
 472              	@ 0 "" 2
 473              	.LVL30:
 474              		.loc 2 1001 3 view .LVU135
 475              		.loc 2 1001 3 is_stmt 0 view .LVU136
 476              		.thumb
 477              		.syntax unified
 478              	.LBE173:
 479              	.LBE172:
 480              		.loc 1 422 15 view .LVU137
 481 00e4 B3FA83F3 		clz	r3, r3
 482 00e8 03F01F03 		and	r3, r3, #31
 483 00ec 0122     		movs	r2, #1
 484 00ee 02FA03F3 		lsl	r3, r2, r3
 485              		.loc 1 422 14 view .LVU138
 486 00f2 0B42     		tst	r3, r1
 487 00f4 40F0C380 		bne	.L122
 423:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 424:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 488              		.loc 1 424 11 is_stmt 1 view .LVU139
 489              		.loc 1 424 15 is_stmt 0 view .LVU140
 490 00f8 FFF7FEFF 		bl	HAL_GetTick
 491              	.LVL31:
 492              		.loc 1 424 29 view .LVU141
 493 00fc 401B     		subs	r0, r0, r5
 494              		.loc 1 424 13 view .LVU142
 495 00fe 0228     		cmp	r0, #2
 496 0100 E8D9     		bls	.L47
 425:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 426:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 497              		.loc 1 426 20 view .LVU143
 498 0102 0320     		movs	r0, #3
 499 0104 8BE2     		b	.L21
 500              	.LVL32:
 501              	.L119:
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 502              		.loc 1 349 7 is_stmt 1 discriminator 1 view .LVU144
 503 0106 794A     		ldr	r2, .L134
ARM GAS  /tmp/ccVLLkPR.s 			page 36


 504 0108 1368     		ldr	r3, [r2]
 505 010a 43F48033 		orr	r3, r3, #65536
 506 010e 1360     		str	r3, [r2]
 507              	.L28:
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 508              		.loc 1 349 7 discriminator 10 view .LVU145
 353:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
 509              		.loc 1 353 7 discriminator 10 view .LVU146
 510 0110 764A     		ldr	r2, .L134
 511 0112 D36A     		ldr	r3, [r2, #44]
 512 0114 23F00F03 		bic	r3, r3, #15
 513 0118 A168     		ldr	r1, [r4, #8]
 514 011a 0B43     		orrs	r3, r3, r1
 515 011c D362     		str	r3, [r2, #44]
 357:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 516              		.loc 1 357 7 discriminator 10 view .LVU147
 357:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 517              		.loc 1 357 27 is_stmt 0 discriminator 10 view .LVU148
 518 011e 6368     		ldr	r3, [r4, #4]
 357:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 519              		.loc 1 357 9 discriminator 10 view .LVU149
 520 0120 002B     		cmp	r3, #0
 521 0122 36D0     		beq	.L31
 360:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 522              		.loc 1 360 9 is_stmt 1 view .LVU150
 360:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 523              		.loc 1 360 21 is_stmt 0 view .LVU151
 524 0124 FFF7FEFF 		bl	HAL_GetTick
 525              	.LVL33:
 360:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 526              		.loc 1 360 21 view .LVU152
 527 0128 0546     		mov	r5, r0
 528              	.LVL34:
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 529              		.loc 1 363 9 is_stmt 1 view .LVU153
 530              	.L32:
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 531              		.loc 1 363 14 view .LVU154
 532              	.LBB174:
 533              	.LBI174:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 534              		.loc 2 981 31 view .LVU155
 535              	.LBB175:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536              		.loc 2 983 3 view .LVU156
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 537              		.loc 2 988 4 view .LVU157
 538 012a 4FF40033 		mov	r3, #131072
 539              		.syntax unified
 540              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 541 012e 93FAA3F3 		rbit r3, r3
 542              	@ 0 "" 2
 543              		.loc 2 1001 3 view .LVU158
 544              	.LVL35:
 545              		.loc 2 1001 3 is_stmt 0 view .LVU159
 546              		.thumb
 547              		.syntax unified
ARM GAS  /tmp/ccVLLkPR.s 			page 37


 548              	.LBE175:
 549              	.LBE174:
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 550              		.loc 1 363 15 view .LVU160
 551 0132 6E4B     		ldr	r3, .L134
 552 0134 1968     		ldr	r1, [r3]
 553              	.LVL36:
 554              	.LBB176:
 555              	.LBI176:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 556              		.loc 2 981 31 is_stmt 1 view .LVU161
 557              	.LBB177:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 558              		.loc 2 983 3 view .LVU162
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 559              		.loc 2 988 4 view .LVU163
 560 0136 4FF40033 		mov	r3, #131072
 561              		.syntax unified
 562              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 563 013a 93FAA3F3 		rbit r3, r3
 564              	@ 0 "" 2
 565              	.LVL37:
 566              		.loc 2 1001 3 view .LVU164
 567              		.loc 2 1001 3 is_stmt 0 view .LVU165
 568              		.thumb
 569              		.syntax unified
 570              	.LBE177:
 571              	.LBE176:
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 572              		.loc 1 363 15 view .LVU166
 573 013e B3FA83F3 		clz	r3, r3
 574 0142 03F01F03 		and	r3, r3, #31
 575 0146 0122     		movs	r2, #1
 576 0148 02FA03F3 		lsl	r3, r2, r3
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 577              		.loc 1 363 14 view .LVU167
 578 014c 0B42     		tst	r3, r1
 579 014e 9DD1     		bne	.L22
 365:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 580              		.loc 1 365 11 is_stmt 1 view .LVU168
 365:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 581              		.loc 1 365 15 is_stmt 0 view .LVU169
 582 0150 FFF7FEFF 		bl	HAL_GetTick
 583              	.LVL38:
 365:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 584              		.loc 1 365 29 view .LVU170
 585 0154 401B     		subs	r0, r0, r5
 365:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 586              		.loc 1 365 13 view .LVU171
 587 0156 6428     		cmp	r0, #100
 588 0158 E7D9     		bls	.L32
 367:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 589              		.loc 1 367 20 view .LVU172
 590 015a 0320     		movs	r0, #3
 591 015c 5FE2     		b	.L21
 592              	.LVL39:
 593              	.L29:
ARM GAS  /tmp/ccVLLkPR.s 			page 38


 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 594              		.loc 1 349 7 is_stmt 1 discriminator 5 view .LVU173
 595 015e B3F5A02F 		cmp	r3, #327680
 596 0162 09D0     		beq	.L123
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 597              		.loc 1 349 7 discriminator 8 view .LVU174
 598 0164 614B     		ldr	r3, .L134
 599 0166 1A68     		ldr	r2, [r3]
 600 0168 22F48032 		bic	r2, r2, #65536
 601 016c 1A60     		str	r2, [r3]
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 602              		.loc 1 349 7 discriminator 8 view .LVU175
 603 016e 1A68     		ldr	r2, [r3]
 604 0170 22F48022 		bic	r2, r2, #262144
 605 0174 1A60     		str	r2, [r3]
 606 0176 CBE7     		b	.L28
 607              	.L123:
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 608              		.loc 1 349 7 discriminator 7 view .LVU176
 609 0178 03F18043 		add	r3, r3, #1073741824
 610 017c A3F53C33 		sub	r3, r3, #192512
 611 0180 1A68     		ldr	r2, [r3]
 612 0182 42F48022 		orr	r2, r2, #262144
 613 0186 1A60     		str	r2, [r3]
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 614              		.loc 1 349 7 discriminator 7 view .LVU177
 615 0188 1A68     		ldr	r2, [r3]
 616 018a 42F48032 		orr	r2, r2, #65536
 617 018e 1A60     		str	r2, [r3]
 618 0190 BEE7     		b	.L28
 619              	.L31:
 374:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 620              		.loc 1 374 9 view .LVU178
 374:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 621              		.loc 1 374 21 is_stmt 0 view .LVU179
 622 0192 FFF7FEFF 		bl	HAL_GetTick
 623              	.LVL40:
 374:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 624              		.loc 1 374 21 view .LVU180
 625 0196 0546     		mov	r5, r0
 626              	.LVL41:
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 627              		.loc 1 377 9 is_stmt 1 view .LVU181
 628              	.L36:
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 629              		.loc 1 377 14 view .LVU182
 630              	.LBB178:
 631              	.LBI178:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632              		.loc 2 981 31 view .LVU183
 633              	.LBB179:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634              		.loc 2 983 3 view .LVU184
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 635              		.loc 2 988 4 view .LVU185
 636 0198 4FF40033 		mov	r3, #131072
 637              		.syntax unified
ARM GAS  /tmp/ccVLLkPR.s 			page 39


 638              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 639 019c 93FAA3F3 		rbit r3, r3
 640              	@ 0 "" 2
 641              		.loc 2 1001 3 view .LVU186
 642              	.LVL42:
 643              		.loc 2 1001 3 is_stmt 0 view .LVU187
 644              		.thumb
 645              		.syntax unified
 646              	.LBE179:
 647              	.LBE178:
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 648              		.loc 1 377 15 view .LVU188
 649 01a0 524B     		ldr	r3, .L134
 650 01a2 1968     		ldr	r1, [r3]
 651              	.LVL43:
 652              	.LBB180:
 653              	.LBI180:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654              		.loc 2 981 31 is_stmt 1 view .LVU189
 655              	.LBB181:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656              		.loc 2 983 3 view .LVU190
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 657              		.loc 2 988 4 view .LVU191
 658 01a4 4FF40033 		mov	r3, #131072
 659              		.syntax unified
 660              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 661 01a8 93FAA3F3 		rbit r3, r3
 662              	@ 0 "" 2
 663              	.LVL44:
 664              		.loc 2 1001 3 view .LVU192
 665              		.loc 2 1001 3 is_stmt 0 view .LVU193
 666              		.thumb
 667              		.syntax unified
 668              	.LBE181:
 669              	.LBE180:
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 670              		.loc 1 377 15 view .LVU194
 671 01ac B3FA83F3 		clz	r3, r3
 672 01b0 03F01F03 		and	r3, r3, #31
 673 01b4 0122     		movs	r2, #1
 674 01b6 02FA03F3 		lsl	r3, r2, r3
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 675              		.loc 1 377 14 view .LVU195
 676 01ba 0B42     		tst	r3, r1
 677 01bc 3FF466AF 		beq	.L22
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 678              		.loc 1 379 12 is_stmt 1 view .LVU196
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 679              		.loc 1 379 16 is_stmt 0 view .LVU197
 680 01c0 FFF7FEFF 		bl	HAL_GetTick
 681              	.LVL45:
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 682              		.loc 1 379 30 view .LVU198
 683 01c4 401B     		subs	r0, r0, r5
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 684              		.loc 1 379 14 view .LVU199
ARM GAS  /tmp/ccVLLkPR.s 			page 40


 685 01c6 6428     		cmp	r0, #100
 686 01c8 E6D9     		bls	.L36
 381:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 687              		.loc 1 381 20 view .LVU200
 688 01ca 0320     		movs	r0, #3
 689 01cc 27E2     		b	.L21
 690              	.LVL46:
 691              	.L121:
 396:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 692              		.loc 1 396 82 discriminator 1 view .LVU201
 693 01ce 474B     		ldr	r3, .L134
 694 01d0 5B68     		ldr	r3, [r3, #4]
 396:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 695              		.loc 1 396 78 discriminator 1 view .LVU202
 696 01d2 13F4803F 		tst	r3, #65536
 697 01d6 7FF46BAF 		bne	.L42
 698              	.L41:
 399:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 699              		.loc 1 399 7 is_stmt 1 view .LVU203
 700              	.LVL47:
 701              	.LBB182:
 702              	.LBI182:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 703              		.loc 2 981 31 view .LVU204
 704              	.LBB183:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 705              		.loc 2 983 3 view .LVU205
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 706              		.loc 2 988 4 view .LVU206
 707 01da 0223     		movs	r3, #2
 708              		.syntax unified
 709              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 710 01dc 93FAA3F3 		rbit r3, r3
 711              	@ 0 "" 2
 712              		.loc 2 1001 3 view .LVU207
 713              	.LVL48:
 714              		.loc 2 1001 3 is_stmt 0 view .LVU208
 715              		.thumb
 716              		.syntax unified
 717              	.LBE183:
 718              	.LBE182:
 399:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 719              		.loc 1 399 11 view .LVU209
 720 01e0 424B     		ldr	r3, .L134
 721 01e2 1968     		ldr	r1, [r3]
 722              	.LVL49:
 723              	.LBB184:
 724              	.LBI184:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 725              		.loc 2 981 31 is_stmt 1 view .LVU210
 726              	.LBB185:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 727              		.loc 2 983 3 view .LVU211
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 728              		.loc 2 988 4 view .LVU212
 729 01e4 0223     		movs	r3, #2
 730              		.syntax unified
ARM GAS  /tmp/ccVLLkPR.s 			page 41


 731              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 732 01e6 93FAA3F3 		rbit r3, r3
 733              	@ 0 "" 2
 734              	.LVL50:
 735              		.loc 2 1001 3 view .LVU213
 736              		.loc 2 1001 3 is_stmt 0 view .LVU214
 737              		.thumb
 738              		.syntax unified
 739              	.LBE185:
 740              	.LBE184:
 399:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 741              		.loc 1 399 11 view .LVU215
 742 01ea B3FA83F3 		clz	r3, r3
 743 01ee 03F01F03 		and	r3, r3, #31
 744 01f2 0122     		movs	r2, #1
 745 01f4 02FA03F3 		lsl	r3, r2, r3
 399:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 746              		.loc 1 399 9 view .LVU216
 747 01f8 0B42     		tst	r3, r1
 748 01fa 03D0     		beq	.L45
 399:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 749              		.loc 1 399 78 discriminator 13 view .LVU217
 750 01fc 2369     		ldr	r3, [r4, #16]
 399:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 751              		.loc 1 399 57 discriminator 13 view .LVU218
 752 01fe 9342     		cmp	r3, r2
 753 0200 40F00682 		bne	.L98
 754              	.L45:
 407:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 755              		.loc 1 407 9 is_stmt 1 view .LVU219
 756 0204 3948     		ldr	r0, .L134
 757 0206 0368     		ldr	r3, [r0]
 758 0208 23F0F803 		bic	r3, r3, #248
 759 020c 6169     		ldr	r1, [r4, #20]
 760              	.LVL51:
 761              	.LBB186:
 762              	.LBI186:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 763              		.loc 2 981 31 view .LVU220
 764              	.LBB187:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 765              		.loc 2 983 3 view .LVU221
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 766              		.loc 2 988 4 view .LVU222
 767 020e F822     		movs	r2, #248
 768              		.syntax unified
 769              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 770 0210 92FAA2F2 		rbit r2, r2
 771              	@ 0 "" 2
 772              	.LVL52:
 773              		.loc 2 1001 3 view .LVU223
 774              		.loc 2 1001 3 is_stmt 0 view .LVU224
 775              		.thumb
 776              		.syntax unified
 777              	.LBE187:
 778              	.LBE186:
 407:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
ARM GAS  /tmp/ccVLLkPR.s 			page 42


 779              		.loc 1 407 9 view .LVU225
 780 0214 B2FA82F2 		clz	r2, r2
 781 0218 01FA02F2 		lsl	r2, r1, r2
 782 021c 1343     		orrs	r3, r3, r2
 783 021e 0360     		str	r3, [r0]
 784              	.L40:
 427:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 428:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 429:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                 
 430:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 431:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 432:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 433:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 434:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 435:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 436:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 437:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 438:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 439:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 440:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 441:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSI is disabled */
 442:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 443:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 445:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 446:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 447:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 448:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 449:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 450:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 451:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 452:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/ 
 453:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 785              		.loc 1 453 3 is_stmt 1 view .LVU226
 786              		.loc 1 453 25 is_stmt 0 view .LVU227
 787 0220 2368     		ldr	r3, [r4]
 788              		.loc 1 453 5 view .LVU228
 789 0222 13F0080F 		tst	r3, #8
 790 0226 00F08D80 		beq	.L55
 454:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 455:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 456:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 791              		.loc 1 456 5 is_stmt 1 view .LVU229
 457:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 458:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSI State */
 459:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 792              		.loc 1 459 5 view .LVU230
 793              		.loc 1 459 25 is_stmt 0 view .LVU231
 794 022a A369     		ldr	r3, [r4, #24]
 795              		.loc 1 459 7 view .LVU232
 796 022c 002B     		cmp	r3, #0
 797 022e 61D0     		beq	.L56
 460:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 461:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 462:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 798              		.loc 1 462 7 is_stmt 1 view .LVU233
 799              	.LVL53:
ARM GAS  /tmp/ccVLLkPR.s 			page 43


 800              	.LBB188:
 801              	.LBI188:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 802              		.loc 2 981 31 view .LVU234
 803              	.LBB189:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 804              		.loc 2 983 3 view .LVU235
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 805              		.loc 2 988 4 view .LVU236
 806 0230 0121     		movs	r1, #1
 807              		.syntax unified
 808              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 809 0232 91FAA1F2 		rbit r2, r1
 810              	@ 0 "" 2
 811              	.LVL54:
 812              		.loc 2 1001 3 view .LVU237
 813              		.loc 2 1001 3 is_stmt 0 view .LVU238
 814              		.thumb
 815              		.syntax unified
 816              	.LBE189:
 817              	.LBE188:
 818              		.loc 1 462 7 view .LVU239
 819 0236 B2FA82F2 		clz	r2, r2
 820 023a 2D4B     		ldr	r3, .L134+4
 821 023c 1344     		add	r3, r3, r2
 822 023e 9B00     		lsls	r3, r3, #2
 823 0240 1960     		str	r1, [r3]
 463:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 464:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 465:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 824              		.loc 1 465 7 is_stmt 1 view .LVU240
 825              		.loc 1 465 19 is_stmt 0 view .LVU241
 826 0242 FFF7FEFF 		bl	HAL_GetTick
 827              	.LVL55:
 828 0246 0546     		mov	r5, r0
 829              	.LVL56:
 466:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 467:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSI is ready */  
 468:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 830              		.loc 1 468 7 is_stmt 1 view .LVU242
 831              	.L57:
 832              		.loc 1 468 12 view .LVU243
 833              	.LBB190:
 834              	.LBI190:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 835              		.loc 2 981 31 view .LVU244
 836              	.LBB191:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837              		.loc 2 983 3 view .LVU245
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 838              		.loc 2 988 4 view .LVU246
 839 0248 0223     		movs	r3, #2
 840              		.syntax unified
 841              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 842 024a 93FAA3F2 		rbit r2, r3
 843              	@ 0 "" 2
 844              	.LVL57:
ARM GAS  /tmp/ccVLLkPR.s 			page 44


 845              		.loc 2 1001 3 view .LVU247
 846              		.loc 2 1001 3 is_stmt 0 view .LVU248
 847              		.thumb
 848              		.syntax unified
 849              	.LBE191:
 850              	.LBE190:
 851              	.LBB192:
 852              	.LBI192:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 853              		.loc 2 981 31 is_stmt 1 view .LVU249
 854              	.LBB193:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 855              		.loc 2 983 3 view .LVU250
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 856              		.loc 2 988 4 view .LVU251
 857              		.syntax unified
 858              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 859 024e 93FAA3F2 		rbit r2, r3
 860              	@ 0 "" 2
 861              	.LVL58:
 862              		.loc 2 1001 3 view .LVU252
 863              		.loc 2 1001 3 is_stmt 0 view .LVU253
 864              		.thumb
 865              		.syntax unified
 866              	.LBE193:
 867              	.LBE192:
 868              	.LBB194:
 869              	.LBI194:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 870              		.loc 2 981 31 is_stmt 1 view .LVU254
 871              	.LBB195:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 872              		.loc 2 983 3 view .LVU255
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 873              		.loc 2 988 4 view .LVU256
 874              		.syntax unified
 875              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 876 0252 93FAA3F2 		rbit r2, r3
 877              	@ 0 "" 2
 878              	.LVL59:
 879              		.loc 2 1001 3 view .LVU257
 880              		.loc 2 1001 3 is_stmt 0 view .LVU258
 881              		.thumb
 882              		.syntax unified
 883              	.LBE195:
 884              	.LBE194:
 885              		.loc 1 468 13 view .LVU259
 886 0256 254A     		ldr	r2, .L134
 887 0258 516A     		ldr	r1, [r2, #36]
 888              	.LVL60:
 889              	.LBB196:
 890              	.LBI196:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 891              		.loc 2 981 31 is_stmt 1 view .LVU260
 892              	.LBB197:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 893              		.loc 2 983 3 view .LVU261
ARM GAS  /tmp/ccVLLkPR.s 			page 45


 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 894              		.loc 2 988 4 view .LVU262
 895              		.syntax unified
 896              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 897 025a 93FAA3F3 		rbit r3, r3
 898              	@ 0 "" 2
 899              	.LVL61:
 900              		.loc 2 1001 3 view .LVU263
 901              		.loc 2 1001 3 is_stmt 0 view .LVU264
 902              		.thumb
 903              		.syntax unified
 904              	.LBE197:
 905              	.LBE196:
 906              		.loc 1 468 13 view .LVU265
 907 025e B3FA83F3 		clz	r3, r3
 908 0262 03F01F03 		and	r3, r3, #31
 909 0266 0122     		movs	r2, #1
 910 0268 02FA03F3 		lsl	r3, r2, r3
 911              		.loc 1 468 12 view .LVU266
 912 026c 0B42     		tst	r3, r1
 913 026e 69D1     		bne	.L55
 469:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 470:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 914              		.loc 1 470 9 is_stmt 1 view .LVU267
 915              		.loc 1 470 13 is_stmt 0 view .LVU268
 916 0270 FFF7FEFF 		bl	HAL_GetTick
 917              	.LVL62:
 918              		.loc 1 470 27 view .LVU269
 919 0274 401B     		subs	r0, r0, r5
 920              		.loc 1 470 11 view .LVU270
 921 0276 0228     		cmp	r0, #2
 922 0278 E6D9     		bls	.L57
 471:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 472:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 923              		.loc 1 472 18 view .LVU271
 924 027a 0320     		movs	r0, #3
 925 027c CFE1     		b	.L21
 926              	.L122:
 431:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 927              		.loc 1 431 9 is_stmt 1 view .LVU272
 928 027e 1B48     		ldr	r0, .L134
 929 0280 0368     		ldr	r3, [r0]
 930 0282 23F0F803 		bic	r3, r3, #248
 931 0286 6169     		ldr	r1, [r4, #20]
 932              	.LVL63:
 933              	.LBB198:
 934              	.LBI198:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 935              		.loc 2 981 31 view .LVU273
 936              	.LBB199:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937              		.loc 2 983 3 view .LVU274
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 938              		.loc 2 988 4 view .LVU275
 939 0288 F822     		movs	r2, #248
 940              		.syntax unified
 941              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/ccVLLkPR.s 			page 46


 942 028a 92FAA2F2 		rbit r2, r2
 943              	@ 0 "" 2
 944              	.LVL64:
 945              		.loc 2 1001 3 view .LVU276
 946              		.loc 2 1001 3 is_stmt 0 view .LVU277
 947              		.thumb
 948              		.syntax unified
 949              	.LBE199:
 950              	.LBE198:
 431:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 951              		.loc 1 431 9 view .LVU278
 952 028e B2FA82F2 		clz	r2, r2
 953 0292 01FA02F2 		lsl	r2, r1, r2
 954 0296 1343     		orrs	r3, r3, r2
 955 0298 0360     		str	r3, [r0]
 956 029a C1E7     		b	.L40
 957              	.LVL65:
 958              	.L46:
 436:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 959              		.loc 1 436 9 is_stmt 1 view .LVU279
 960              	.LBB200:
 961              	.LBI200:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962              		.loc 2 981 31 view .LVU280
 963              	.LBB201:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 964              		.loc 2 983 3 view .LVU281
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 965              		.loc 2 988 4 view .LVU282
 966 029c 0123     		movs	r3, #1
 967              		.syntax unified
 968              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 969 029e 93FAA3F3 		rbit r3, r3
 970              	@ 0 "" 2
 971              	.LVL66:
 972              		.loc 2 1001 3 view .LVU283
 973              		.loc 2 1001 3 is_stmt 0 view .LVU284
 974              		.thumb
 975              		.syntax unified
 976              	.LBE201:
 977              	.LBE200:
 436:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 978              		.loc 1 436 9 view .LVU285
 979 02a2 B3FA83F3 		clz	r3, r3
 980 02a6 03F18453 		add	r3, r3, #276824064
 981 02aa 03F58413 		add	r3, r3, #1081344
 982 02ae 9B00     		lsls	r3, r3, #2
 983 02b0 0022     		movs	r2, #0
 984 02b2 1A60     		str	r2, [r3]
 439:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 985              		.loc 1 439 9 is_stmt 1 view .LVU286
 439:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 986              		.loc 1 439 21 is_stmt 0 view .LVU287
 987 02b4 FFF7FEFF 		bl	HAL_GetTick
 988              	.LVL67:
 989 02b8 0546     		mov	r5, r0
 990              	.LVL68:
ARM GAS  /tmp/ccVLLkPR.s 			page 47


 442:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 991              		.loc 1 442 9 is_stmt 1 view .LVU288
 992              	.L51:
 442:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 993              		.loc 1 442 14 view .LVU289
 994              	.LBB202:
 995              	.LBI202:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 996              		.loc 2 981 31 view .LVU290
 997              	.LBB203:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 998              		.loc 2 983 3 view .LVU291
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 999              		.loc 2 988 4 view .LVU292
 1000 02ba 0223     		movs	r3, #2
 1001              		.syntax unified
 1002              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1003 02bc 93FAA3F3 		rbit r3, r3
 1004              	@ 0 "" 2
 1005              		.loc 2 1001 3 view .LVU293
 1006              	.LVL69:
 1007              		.loc 2 1001 3 is_stmt 0 view .LVU294
 1008              		.thumb
 1009              		.syntax unified
 1010              	.LBE203:
 1011              	.LBE202:
 442:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1012              		.loc 1 442 15 view .LVU295
 1013 02c0 0A4B     		ldr	r3, .L134
 1014 02c2 1968     		ldr	r1, [r3]
 1015              	.LVL70:
 1016              	.LBB204:
 1017              	.LBI204:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1018              		.loc 2 981 31 is_stmt 1 view .LVU296
 1019              	.LBB205:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1020              		.loc 2 983 3 view .LVU297
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1021              		.loc 2 988 4 view .LVU298
 1022 02c4 0223     		movs	r3, #2
 1023              		.syntax unified
 1024              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1025 02c6 93FAA3F3 		rbit r3, r3
 1026              	@ 0 "" 2
 1027              	.LVL71:
 1028              		.loc 2 1001 3 view .LVU299
 1029              		.loc 2 1001 3 is_stmt 0 view .LVU300
 1030              		.thumb
 1031              		.syntax unified
 1032              	.LBE205:
 1033              	.LBE204:
 442:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1034              		.loc 1 442 15 view .LVU301
 1035 02ca B3FA83F3 		clz	r3, r3
 1036 02ce 03F01F03 		and	r3, r3, #31
 1037 02d2 0122     		movs	r2, #1
ARM GAS  /tmp/ccVLLkPR.s 			page 48


 1038 02d4 02FA03F3 		lsl	r3, r2, r3
 442:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1039              		.loc 1 442 14 view .LVU302
 1040 02d8 0B42     		tst	r3, r1
 1041 02da A1D0     		beq	.L40
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1042              		.loc 1 444 11 is_stmt 1 view .LVU303
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1043              		.loc 1 444 15 is_stmt 0 view .LVU304
 1044 02dc FFF7FEFF 		bl	HAL_GetTick
 1045              	.LVL72:
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1046              		.loc 1 444 29 view .LVU305
 1047 02e0 401B     		subs	r0, r0, r5
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1048              		.loc 1 444 13 view .LVU306
 1049 02e2 0228     		cmp	r0, #2
 1050 02e4 E9D9     		bls	.L51
 446:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 1051              		.loc 1 446 20 view .LVU307
 1052 02e6 0320     		movs	r0, #3
 1053 02e8 99E1     		b	.L21
 1054              	.L135:
 1055 02ea 00BF     		.align	2
 1056              	.L134:
 1057 02ec 00100240 		.word	1073876992
 1058 02f0 20819010 		.word	277905696
 1059              	.LVL73:
 1060              	.L56:
 473:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 474:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 475:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 476:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 477:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 478:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 479:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 1061              		.loc 1 479 7 is_stmt 1 view .LVU308
 1062              	.LBB206:
 1063              	.LBI206:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1064              		.loc 2 981 31 view .LVU309
 1065              	.LBB207:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1066              		.loc 2 983 3 view .LVU310
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1067              		.loc 2 988 4 view .LVU311
 1068 02f4 0122     		movs	r2, #1
 1069              		.syntax unified
 1070              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1071 02f6 92FAA2F2 		rbit r2, r2
 1072              	@ 0 "" 2
 1073              	.LVL74:
 1074              		.loc 2 1001 3 view .LVU312
 1075              		.loc 2 1001 3 is_stmt 0 view .LVU313
 1076              		.thumb
 1077              		.syntax unified
 1078              	.LBE207:
ARM GAS  /tmp/ccVLLkPR.s 			page 49


 1079              	.LBE206:
 1080              		.loc 1 479 7 view .LVU314
 1081 02fa B2FA82F2 		clz	r2, r2
 1082 02fe B74B     		ldr	r3, .L136
 1083 0300 1344     		add	r3, r3, r2
 1084 0302 9B00     		lsls	r3, r3, #2
 1085 0304 0022     		movs	r2, #0
 1086 0306 1A60     		str	r2, [r3]
 480:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 481:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 482:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1087              		.loc 1 482 7 is_stmt 1 view .LVU315
 1088              		.loc 1 482 19 is_stmt 0 view .LVU316
 1089 0308 FFF7FEFF 		bl	HAL_GetTick
 1090              	.LVL75:
 1091 030c 0546     		mov	r5, r0
 1092              	.LVL76:
 483:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 484:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSI is disabled */  
 485:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 1093              		.loc 1 485 7 is_stmt 1 view .LVU317
 1094              	.L59:
 1095              		.loc 1 485 12 view .LVU318
 1096              	.LBB208:
 1097              	.LBI208:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1098              		.loc 2 981 31 view .LVU319
 1099              	.LBB209:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1100              		.loc 2 983 3 view .LVU320
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1101              		.loc 2 988 4 view .LVU321
 1102 030e 0223     		movs	r3, #2
 1103              		.syntax unified
 1104              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1105 0310 93FAA3F2 		rbit r2, r3
 1106              	@ 0 "" 2
 1107              	.LVL77:
 1108              		.loc 2 1001 3 view .LVU322
 1109              		.loc 2 1001 3 is_stmt 0 view .LVU323
 1110              		.thumb
 1111              		.syntax unified
 1112              	.LBE209:
 1113              	.LBE208:
 1114              	.LBB210:
 1115              	.LBI210:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1116              		.loc 2 981 31 is_stmt 1 view .LVU324
 1117              	.LBB211:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1118              		.loc 2 983 3 view .LVU325
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1119              		.loc 2 988 4 view .LVU326
 1120              		.syntax unified
 1121              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1122 0314 93FAA3F2 		rbit r2, r3
 1123              	@ 0 "" 2
ARM GAS  /tmp/ccVLLkPR.s 			page 50


 1124              	.LVL78:
 1125              		.loc 2 1001 3 view .LVU327
 1126              		.loc 2 1001 3 is_stmt 0 view .LVU328
 1127              		.thumb
 1128              		.syntax unified
 1129              	.LBE211:
 1130              	.LBE210:
 1131              	.LBB212:
 1132              	.LBI212:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1133              		.loc 2 981 31 is_stmt 1 view .LVU329
 1134              	.LBB213:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1135              		.loc 2 983 3 view .LVU330
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1136              		.loc 2 988 4 view .LVU331
 1137              		.syntax unified
 1138              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1139 0318 93FAA3F2 		rbit r2, r3
 1140              	@ 0 "" 2
 1141              	.LVL79:
 1142              		.loc 2 1001 3 view .LVU332
 1143              		.loc 2 1001 3 is_stmt 0 view .LVU333
 1144              		.thumb
 1145              		.syntax unified
 1146              	.LBE213:
 1147              	.LBE212:
 1148              		.loc 1 485 13 view .LVU334
 1149 031c B04A     		ldr	r2, .L136+4
 1150 031e 516A     		ldr	r1, [r2, #36]
 1151              	.LVL80:
 1152              	.LBB214:
 1153              	.LBI214:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1154              		.loc 2 981 31 is_stmt 1 view .LVU335
 1155              	.LBB215:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1156              		.loc 2 983 3 view .LVU336
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1157              		.loc 2 988 4 view .LVU337
 1158              		.syntax unified
 1159              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1160 0320 93FAA3F3 		rbit r3, r3
 1161              	@ 0 "" 2
 1162              	.LVL81:
 1163              		.loc 2 1001 3 view .LVU338
 1164              		.loc 2 1001 3 is_stmt 0 view .LVU339
 1165              		.thumb
 1166              		.syntax unified
 1167              	.LBE215:
 1168              	.LBE214:
 1169              		.loc 1 485 13 view .LVU340
 1170 0324 B3FA83F3 		clz	r3, r3
 1171 0328 03F01F03 		and	r3, r3, #31
 1172 032c 0122     		movs	r2, #1
 1173 032e 02FA03F3 		lsl	r3, r2, r3
 1174              		.loc 1 485 12 view .LVU341
ARM GAS  /tmp/ccVLLkPR.s 			page 51


 1175 0332 0B42     		tst	r3, r1
 1176 0334 06D0     		beq	.L55
 486:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 487:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 1177              		.loc 1 487 9 is_stmt 1 view .LVU342
 1178              		.loc 1 487 13 is_stmt 0 view .LVU343
 1179 0336 FFF7FEFF 		bl	HAL_GetTick
 1180              	.LVL82:
 1181              		.loc 1 487 27 view .LVU344
 1182 033a 401B     		subs	r0, r0, r5
 1183              		.loc 1 487 11 view .LVU345
 1184 033c 0228     		cmp	r0, #2
 1185 033e E6D9     		bls	.L59
 488:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 489:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1186              		.loc 1 489 18 view .LVU346
 1187 0340 0320     		movs	r0, #3
 1188 0342 6CE1     		b	.L21
 1189              	.LVL83:
 1190              	.L55:
 490:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 491:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 492:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 493:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 494:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/ 
 495:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 1191              		.loc 1 495 3 is_stmt 1 view .LVU347
 1192              		.loc 1 495 25 is_stmt 0 view .LVU348
 1193 0344 2368     		ldr	r3, [r4]
 1194              		.loc 1 495 5 view .LVU349
 1195 0346 13F0040F 		tst	r3, #4
 1196 034a 00F0A980 		beq	.L61
 1197              	.LBB216:
 496:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 497:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 1198              		.loc 1 497 5 is_stmt 1 view .LVU350
 1199              	.LVL84:
 498:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 499:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 500:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 1200              		.loc 1 500 5 view .LVU351
 501:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 502:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 503:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 504:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 1201              		.loc 1 504 5 view .LVU352
 1202              		.loc 1 504 8 is_stmt 0 view .LVU353
 1203 034e A44B     		ldr	r3, .L136+4
 1204 0350 DB69     		ldr	r3, [r3, #28]
 1205              		.loc 1 504 7 view .LVU354
 1206 0352 13F0805F 		tst	r3, #268435456
 1207 0356 20D1     		bne	.L103
 505:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 506:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 1208              		.loc 1 506 7 is_stmt 1 view .LVU355
 1209              	.LBB217:
 1210              		.loc 1 506 7 view .LVU356
ARM GAS  /tmp/ccVLLkPR.s 			page 52


 1211              		.loc 1 506 7 view .LVU357
 1212 0358 A14B     		ldr	r3, .L136+4
 1213 035a DA69     		ldr	r2, [r3, #28]
 1214 035c 42F08052 		orr	r2, r2, #268435456
 1215 0360 DA61     		str	r2, [r3, #28]
 1216              		.loc 1 506 7 view .LVU358
 1217 0362 DB69     		ldr	r3, [r3, #28]
 1218 0364 03F08053 		and	r3, r3, #268435456
 1219 0368 0193     		str	r3, [sp, #4]
 1220              		.loc 1 506 7 view .LVU359
 1221 036a 019B     		ldr	r3, [sp, #4]
 1222              	.LBE217:
 1223              		.loc 1 506 7 view .LVU360
 507:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       pwrclkchanged = SET;
 1224              		.loc 1 507 7 view .LVU361
 1225              	.LVL85:
 1226              		.loc 1 507 21 is_stmt 0 view .LVU362
 1227 036c 0125     		movs	r5, #1
 1228              	.LVL86:
 1229              	.L62:
 508:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 509:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 510:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 1230              		.loc 1 510 5 is_stmt 1 view .LVU363
 1231              		.loc 1 510 8 is_stmt 0 view .LVU364
 1232 036e 9D4B     		ldr	r3, .L136+8
 1233 0370 1B68     		ldr	r3, [r3]
 1234              		.loc 1 510 7 view .LVU365
 1235 0372 13F4807F 		tst	r3, #256
 1236 0376 12D0     		beq	.L124
 1237              	.L63:
 511:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 512:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 513:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 514:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 515:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 516:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 517:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 518:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 519:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 520:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 521:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 522:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 523:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 524:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 525:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 526:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 527:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 528:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 1238              		.loc 1 528 5 is_stmt 1 view .LVU366
 1239              		.loc 1 528 5 view .LVU367
 1240 0378 E368     		ldr	r3, [r4, #12]
 1241 037a 012B     		cmp	r3, #1
 1242 037c 23D0     		beq	.L125
 1243              		.loc 1 528 5 discriminator 2 view .LVU368
 1244 037e 73BB     		cbnz	r3, .L68
 1245              		.loc 1 528 5 discriminator 4 view .LVU369
ARM GAS  /tmp/ccVLLkPR.s 			page 53


 1246 0380 03F18043 		add	r3, r3, #1073741824
 1247 0384 03F50433 		add	r3, r3, #135168
 1248 0388 1A6A     		ldr	r2, [r3, #32]
 1249 038a 22F00102 		bic	r2, r2, #1
 1250 038e 1A62     		str	r2, [r3, #32]
 1251              		.loc 1 528 5 discriminator 4 view .LVU370
 1252 0390 1A6A     		ldr	r2, [r3, #32]
 1253 0392 22F00402 		bic	r2, r2, #4
 1254 0396 1A62     		str	r2, [r3, #32]
 1255 0398 1AE0     		b	.L67
 1256              	.LVL87:
 1257              	.L103:
 497:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 1258              		.loc 1 497 22 is_stmt 0 view .LVU371
 1259 039a 0025     		movs	r5, #0
 1260 039c E7E7     		b	.L62
 1261              	.LVL88:
 1262              	.L124:
 513:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 1263              		.loc 1 513 7 is_stmt 1 view .LVU372
 1264 039e 914A     		ldr	r2, .L136+8
 1265 03a0 1368     		ldr	r3, [r2]
 1266 03a2 43F48073 		orr	r3, r3, #256
 1267 03a6 1360     		str	r3, [r2]
 516:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 1268              		.loc 1 516 7 view .LVU373
 516:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 1269              		.loc 1 516 19 is_stmt 0 view .LVU374
 1270 03a8 FFF7FEFF 		bl	HAL_GetTick
 1271              	.LVL89:
 1272 03ac 0646     		mov	r6, r0
 1273              	.LVL90:
 518:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1274              		.loc 1 518 7 is_stmt 1 view .LVU375
 1275              	.L64:
 518:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1276              		.loc 1 518 12 view .LVU376
 518:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1277              		.loc 1 518 13 is_stmt 0 view .LVU377
 1278 03ae 8D4B     		ldr	r3, .L136+8
 1279 03b0 1B68     		ldr	r3, [r3]
 518:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1280              		.loc 1 518 12 view .LVU378
 1281 03b2 13F4807F 		tst	r3, #256
 1282 03b6 DFD1     		bne	.L63
 520:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1283              		.loc 1 520 9 is_stmt 1 view .LVU379
 520:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1284              		.loc 1 520 13 is_stmt 0 view .LVU380
 1285 03b8 FFF7FEFF 		bl	HAL_GetTick
 1286              	.LVL91:
 520:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1287              		.loc 1 520 27 view .LVU381
 1288 03bc 801B     		subs	r0, r0, r6
 520:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1289              		.loc 1 520 11 view .LVU382
 1290 03be 6428     		cmp	r0, #100
ARM GAS  /tmp/ccVLLkPR.s 			page 54


 1291 03c0 F5D9     		bls	.L64
 522:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 1292              		.loc 1 522 18 view .LVU383
 1293 03c2 0320     		movs	r0, #3
 1294 03c4 2BE1     		b	.L21
 1295              	.LVL92:
 1296              	.L125:
 1297              		.loc 1 528 5 is_stmt 1 discriminator 1 view .LVU384
 1298 03c6 864A     		ldr	r2, .L136+4
 1299 03c8 136A     		ldr	r3, [r2, #32]
 1300 03ca 43F00103 		orr	r3, r3, #1
 1301 03ce 1362     		str	r3, [r2, #32]
 1302              	.L67:
 1303              		.loc 1 528 5 discriminator 10 view .LVU385
 529:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 530:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 1304              		.loc 1 530 5 discriminator 10 view .LVU386
 1305              		.loc 1 530 25 is_stmt 0 discriminator 10 view .LVU387
 1306 03d0 E368     		ldr	r3, [r4, #12]
 1307              		.loc 1 530 7 discriminator 10 view .LVU388
 1308 03d2 002B     		cmp	r3, #0
 1309 03d4 3CD0     		beq	.L70
 531:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 532:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 533:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1310              		.loc 1 533 7 is_stmt 1 view .LVU389
 1311              		.loc 1 533 19 is_stmt 0 view .LVU390
 1312 03d6 FFF7FEFF 		bl	HAL_GetTick
 1313              	.LVL93:
 1314 03da 0646     		mov	r6, r0
 1315              	.LVL94:
 534:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 535:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSE is ready */  
 536:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 1316              		.loc 1 536 7 is_stmt 1 view .LVU391
 1317              		.loc 1 536 12 is_stmt 0 view .LVU392
 1318 03dc 2BE0     		b	.L71
 1319              	.LVL95:
 1320              	.L68:
 528:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 1321              		.loc 1 528 5 is_stmt 1 discriminator 5 view .LVU393
 1322 03de 052B     		cmp	r3, #5
 1323 03e0 09D0     		beq	.L126
 528:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 1324              		.loc 1 528 5 discriminator 8 view .LVU394
 1325 03e2 7F4B     		ldr	r3, .L136+4
 1326 03e4 1A6A     		ldr	r2, [r3, #32]
 1327 03e6 22F00102 		bic	r2, r2, #1
 1328 03ea 1A62     		str	r2, [r3, #32]
 528:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 1329              		.loc 1 528 5 discriminator 8 view .LVU395
 1330 03ec 1A6A     		ldr	r2, [r3, #32]
 1331 03ee 22F00402 		bic	r2, r2, #4
 1332 03f2 1A62     		str	r2, [r3, #32]
 1333 03f4 ECE7     		b	.L67
 1334              	.L126:
 528:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
ARM GAS  /tmp/ccVLLkPR.s 			page 55


 1335              		.loc 1 528 5 discriminator 7 view .LVU396
 1336 03f6 7A4B     		ldr	r3, .L136+4
 1337 03f8 1A6A     		ldr	r2, [r3, #32]
 1338 03fa 42F00402 		orr	r2, r2, #4
 1339 03fe 1A62     		str	r2, [r3, #32]
 528:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 1340              		.loc 1 528 5 discriminator 7 view .LVU397
 1341 0400 1A6A     		ldr	r2, [r3, #32]
 1342 0402 42F00102 		orr	r2, r2, #1
 1343 0406 1A62     		str	r2, [r3, #32]
 1344 0408 E2E7     		b	.L67
 1345              	.LVL96:
 1346              	.L127:
 1347              		.loc 1 536 13 is_stmt 0 discriminator 4 view .LVU398
 1348 040a 754B     		ldr	r3, .L136+4
 1349 040c 196A     		ldr	r1, [r3, #32]
 1350              	.L73:
 1351              	.LVL97:
 1352              	.LBB218:
 1353              	.LBI218:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1354              		.loc 2 981 31 is_stmt 1 discriminator 11 view .LVU399
 1355              	.LBB219:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1356              		.loc 2 983 3 discriminator 11 view .LVU400
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1357              		.loc 2 988 4 discriminator 11 view .LVU401
 1358 040e 0223     		movs	r3, #2
 1359              		.syntax unified
 1360              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1361 0410 93FAA3F3 		rbit r3, r3
 1362              	@ 0 "" 2
 1363              	.LVL98:
 1364              		.loc 2 1001 3 discriminator 11 view .LVU402
 1365              		.loc 2 1001 3 is_stmt 0 discriminator 11 view .LVU403
 1366              		.thumb
 1367              		.syntax unified
 1368              	.LBE219:
 1369              	.LBE218:
 1370              		.loc 1 536 13 discriminator 11 view .LVU404
 1371 0414 B3FA83F3 		clz	r3, r3
 1372 0418 03F01F03 		and	r3, r3, #31
 1373 041c 0122     		movs	r2, #1
 1374 041e 02FA03F3 		lsl	r3, r2, r3
 1375              		.loc 1 536 12 discriminator 11 view .LVU405
 1376 0422 1942     		tst	r1, r3
 1377 0424 3BD1     		bne	.L75
 537:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 538:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 1378              		.loc 1 538 9 is_stmt 1 view .LVU406
 1379              		.loc 1 538 13 is_stmt 0 view .LVU407
 1380 0426 FFF7FEFF 		bl	HAL_GetTick
 1381              	.LVL99:
 1382              		.loc 1 538 27 view .LVU408
 1383 042a 801B     		subs	r0, r0, r6
 1384              		.loc 1 538 11 view .LVU409
 1385 042c 41F28833 		movw	r3, #5000
ARM GAS  /tmp/ccVLLkPR.s 			page 56


 1386 0430 9842     		cmp	r0, r3
 1387 0432 00F2EF80 		bhi	.L105
 1388              	.L71:
 536:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1389              		.loc 1 536 12 is_stmt 1 view .LVU410
 1390              	.LVL100:
 1391              	.LBB220:
 1392              	.LBI220:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1393              		.loc 2 981 31 view .LVU411
 1394              	.LBB221:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1395              		.loc 2 983 3 view .LVU412
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1396              		.loc 2 988 4 view .LVU413
 1397 0436 0223     		movs	r3, #2
 1398              		.syntax unified
 1399              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1400 0438 93FAA3F2 		rbit r2, r3
 1401              	@ 0 "" 2
 1402              	.LVL101:
 1403              		.loc 2 1001 3 view .LVU414
 1404              		.loc 2 1001 3 is_stmt 0 view .LVU415
 1405              		.thumb
 1406              		.syntax unified
 1407              	.LBE221:
 1408              	.LBE220:
 1409              	.LBB222:
 1410              	.LBI222:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1411              		.loc 2 981 31 is_stmt 1 view .LVU416
 1412              	.LBB223:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1413              		.loc 2 983 3 view .LVU417
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1414              		.loc 2 988 4 view .LVU418
 1415              		.syntax unified
 1416              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1417 043c 93FAA3F3 		rbit r3, r3
 1418              	@ 0 "" 2
 1419              	.LVL102:
 1420              		.loc 2 1001 3 view .LVU419
 1421              		.loc 2 1001 3 is_stmt 0 view .LVU420
 1422              		.thumb
 1423              		.syntax unified
 1424              	.LBE223:
 1425              	.LBE222:
 536:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1426              		.loc 1 536 13 view .LVU421
 1427 0440 002B     		cmp	r3, #0
 1428 0442 E2D1     		bne	.L127
 1429              	.LVL103:
 1430              	.LBB224:
 1431              	.LBI224:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1432              		.loc 2 981 31 is_stmt 1 view .LVU422
 1433              	.LBB225:
ARM GAS  /tmp/ccVLLkPR.s 			page 57


 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1434              		.loc 2 983 3 view .LVU423
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1435              		.loc 2 988 4 view .LVU424
 1436 0444 0223     		movs	r3, #2
 1437              		.syntax unified
 1438              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1439 0446 93FAA3F3 		rbit r3, r3
 1440              	@ 0 "" 2
 1441              	.LVL104:
 1442              		.loc 2 1001 3 view .LVU425
 1443              		.loc 2 1001 3 is_stmt 0 view .LVU426
 1444              		.thumb
 1445              		.syntax unified
 1446              	.LBE225:
 1447              	.LBE224:
 536:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1448              		.loc 1 536 13 view .LVU427
 1449 044a 654B     		ldr	r3, .L136+4
 1450 044c 596A     		ldr	r1, [r3, #36]
 1451 044e DEE7     		b	.L73
 1452              	.LVL105:
 1453              	.L70:
 539:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 540:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 541:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 542:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 543:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 544:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 545:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 546:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 547:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1454              		.loc 1 547 7 is_stmt 1 view .LVU428
 1455              		.loc 1 547 19 is_stmt 0 view .LVU429
 1456 0450 FFF7FEFF 		bl	HAL_GetTick
 1457              	.LVL106:
 1458 0454 0646     		mov	r6, r0
 1459              	.LVL107:
 548:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 549:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSE is disabled */  
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 1460              		.loc 1 550 7 is_stmt 1 view .LVU430
 1461              		.loc 1 550 12 is_stmt 0 view .LVU431
 1462 0456 15E0     		b	.L76
 1463              	.LVL108:
 1464              	.L128:
 1465              		.loc 1 550 13 discriminator 4 view .LVU432
 1466 0458 614B     		ldr	r3, .L136+4
 1467 045a 196A     		ldr	r1, [r3, #32]
 1468              	.L78:
 1469              	.LVL109:
 1470              	.LBB226:
 1471              	.LBI226:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1472              		.loc 2 981 31 is_stmt 1 discriminator 11 view .LVU433
 1473              	.LBB227:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccVLLkPR.s 			page 58


 1474              		.loc 2 983 3 discriminator 11 view .LVU434
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1475              		.loc 2 988 4 discriminator 11 view .LVU435
 1476 045c 0223     		movs	r3, #2
 1477              		.syntax unified
 1478              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1479 045e 93FAA3F3 		rbit r3, r3
 1480              	@ 0 "" 2
 1481              	.LVL110:
 1482              		.loc 2 1001 3 discriminator 11 view .LVU436
 1483              		.loc 2 1001 3 is_stmt 0 discriminator 11 view .LVU437
 1484              		.thumb
 1485              		.syntax unified
 1486              	.LBE227:
 1487              	.LBE226:
 1488              		.loc 1 550 13 discriminator 11 view .LVU438
 1489 0462 B3FA83F3 		clz	r3, r3
 1490 0466 03F01F03 		and	r3, r3, #31
 1491 046a 0122     		movs	r2, #1
 1492 046c 02FA03F3 		lsl	r3, r2, r3
 1493              		.loc 1 550 12 discriminator 11 view .LVU439
 1494 0470 1942     		tst	r1, r3
 1495 0472 14D0     		beq	.L75
 551:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 552:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 1496              		.loc 1 552 9 is_stmt 1 view .LVU440
 1497              		.loc 1 552 13 is_stmt 0 view .LVU441
 1498 0474 FFF7FEFF 		bl	HAL_GetTick
 1499              	.LVL111:
 1500              		.loc 1 552 27 view .LVU442
 1501 0478 801B     		subs	r0, r0, r6
 1502              		.loc 1 552 11 view .LVU443
 1503 047a 41F28833 		movw	r3, #5000
 1504 047e 9842     		cmp	r0, r3
 1505 0480 00F2CA80 		bhi	.L106
 1506              	.L76:
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1507              		.loc 1 550 12 is_stmt 1 view .LVU444
 1508              	.LVL112:
 1509              	.LBB228:
 1510              	.LBI228:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1511              		.loc 2 981 31 view .LVU445
 1512              	.LBB229:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1513              		.loc 2 983 3 view .LVU446
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1514              		.loc 2 988 4 view .LVU447
 1515 0484 0223     		movs	r3, #2
 1516              		.syntax unified
 1517              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1518 0486 93FAA3F2 		rbit r2, r3
 1519              	@ 0 "" 2
 1520              	.LVL113:
 1521              		.loc 2 1001 3 view .LVU448
 1522              		.loc 2 1001 3 is_stmt 0 view .LVU449
 1523              		.thumb
ARM GAS  /tmp/ccVLLkPR.s 			page 59


 1524              		.syntax unified
 1525              	.LBE229:
 1526              	.LBE228:
 1527              	.LBB230:
 1528              	.LBI230:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1529              		.loc 2 981 31 is_stmt 1 view .LVU450
 1530              	.LBB231:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1531              		.loc 2 983 3 view .LVU451
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1532              		.loc 2 988 4 view .LVU452
 1533              		.syntax unified
 1534              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1535 048a 93FAA3F3 		rbit r3, r3
 1536              	@ 0 "" 2
 1537              	.LVL114:
 1538              		.loc 2 1001 3 view .LVU453
 1539              		.loc 2 1001 3 is_stmt 0 view .LVU454
 1540              		.thumb
 1541              		.syntax unified
 1542              	.LBE231:
 1543              	.LBE230:
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1544              		.loc 1 550 13 view .LVU455
 1545 048e 002B     		cmp	r3, #0
 1546 0490 E2D1     		bne	.L128
 1547              	.LVL115:
 1548              	.LBB232:
 1549              	.LBI232:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1550              		.loc 2 981 31 is_stmt 1 view .LVU456
 1551              	.LBB233:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1552              		.loc 2 983 3 view .LVU457
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1553              		.loc 2 988 4 view .LVU458
 1554 0492 0223     		movs	r3, #2
 1555              		.syntax unified
 1556              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1557 0494 93FAA3F3 		rbit r3, r3
 1558              	@ 0 "" 2
 1559              	.LVL116:
 1560              		.loc 2 1001 3 view .LVU459
 1561              		.loc 2 1001 3 is_stmt 0 view .LVU460
 1562              		.thumb
 1563              		.syntax unified
 1564              	.LBE233:
 1565              	.LBE232:
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1566              		.loc 1 550 13 view .LVU461
 1567 0498 514B     		ldr	r3, .L136+4
 1568 049a 596A     		ldr	r1, [r3, #36]
 1569 049c DEE7     		b	.L78
 1570              	.L75:
 553:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 554:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
ARM GAS  /tmp/ccVLLkPR.s 			page 60


 555:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 556:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 557:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 558:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 559:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Require to disable power clock if necessary */
 560:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(pwrclkchanged == SET)
 1571              		.loc 1 560 5 is_stmt 1 view .LVU462
 1572              		.loc 1 560 7 is_stmt 0 view .LVU463
 1573 049e B5BB     		cbnz	r5, .L129
 1574              	.LVL117:
 1575              	.L61:
 1576              		.loc 1 560 7 view .LVU464
 1577              	.LBE216:
 561:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 562:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 563:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 564:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 565:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 566:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 567:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 568:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 1578              		.loc 1 568 3 is_stmt 1 view .LVU465
 569:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 1579              		.loc 1 569 3 view .LVU466
 1580              		.loc 1 569 30 is_stmt 0 view .LVU467
 1581 04a0 E369     		ldr	r3, [r4, #28]
 1582              		.loc 1 569 6 view .LVU468
 1583 04a2 002B     		cmp	r3, #0
 1584 04a4 00F0BA80 		beq	.L107
 570:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 571:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 572:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 1585              		.loc 1 572 5 is_stmt 1 view .LVU469
 1586              		.loc 1 572 8 is_stmt 0 view .LVU470
 1587 04a8 4D4A     		ldr	r2, .L136+4
 1588 04aa 5268     		ldr	r2, [r2, #4]
 1589 04ac 02F00C02 		and	r2, r2, #12
 1590              		.loc 1 572 7 view .LVU471
 1591 04b0 082A     		cmp	r2, #8
 1592 04b2 00F09980 		beq	.L80
 573:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     { 
 574:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 1593              		.loc 1 574 7 is_stmt 1 view .LVU472
 1594              		.loc 1 574 9 is_stmt 0 view .LVU473
 1595 04b6 022B     		cmp	r3, #2
 1596 04b8 2FD0     		beq	.L130
 575:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 576:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Check the parameters */
 577:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 578:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 579:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 580:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
 581:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 582:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 583:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the main PLL. */
 584:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 585:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
ARM GAS  /tmp/ccVLLkPR.s 			page 61


 586:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 588:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 589:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 590:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 591:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 593:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 594:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 595:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 596:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 597:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 598:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 599:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Configure the main PLL clock source, predivider and multiplication factor. */
 600:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 601:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 602:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLMUL);
 603:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 604:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Configure the main PLL clock source and multiplication factor. */
 605:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 606:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                            RCC_OscInitStruct->PLL.PLLMUL);
 607:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
 608:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Enable the main PLL. */
 609:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 610:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 611:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 612:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 613:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 614:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is ready */
 615:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 616:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 618:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 619:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 620:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 621:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 622:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 623:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 624:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 625:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the main PLL. */
 626:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 1597              		.loc 1 626 9 is_stmt 1 view .LVU474
 1598              	.LVL118:
 1599              	.LBB234:
 1600              	.LBI234:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1601              		.loc 2 981 31 view .LVU475
 1602              	.LBB235:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1603              		.loc 2 983 3 view .LVU476
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1604              		.loc 2 988 4 view .LVU477
 1605 04ba 4FF08073 		mov	r3, #16777216
 1606              		.syntax unified
 1607              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1608 04be 93FAA3F3 		rbit r3, r3
 1609              	@ 0 "" 2
ARM GAS  /tmp/ccVLLkPR.s 			page 62


 1610              	.LVL119:
 1611              		.loc 2 1001 3 view .LVU478
 1612              		.loc 2 1001 3 is_stmt 0 view .LVU479
 1613              		.thumb
 1614              		.syntax unified
 1615              	.LBE235:
 1616              	.LBE234:
 1617              		.loc 1 626 9 view .LVU480
 1618 04c2 B3FA83F3 		clz	r3, r3
 1619 04c6 03F18453 		add	r3, r3, #276824064
 1620 04ca 03F58413 		add	r3, r3, #1081344
 1621 04ce 9B00     		lsls	r3, r3, #2
 1622 04d0 0022     		movs	r2, #0
 1623 04d2 1A60     		str	r2, [r3]
 627:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  
 628:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 629:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1624              		.loc 1 629 9 is_stmt 1 view .LVU481
 1625              		.loc 1 629 21 is_stmt 0 view .LVU482
 1626 04d4 FFF7FEFF 		bl	HAL_GetTick
 1627              	.LVL120:
 1628 04d8 0446     		mov	r4, r0
 1629              	.LVL121:
 630:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 631:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is disabled */  
 632:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 1630              		.loc 1 632 9 is_stmt 1 view .LVU483
 1631              	.L90:
 1632              		.loc 1 632 14 view .LVU484
 1633              	.LBB236:
 1634              	.LBI236:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1635              		.loc 2 981 31 view .LVU485
 1636              	.LBB237:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1637              		.loc 2 983 3 view .LVU486
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1638              		.loc 2 988 4 view .LVU487
 1639 04da 4FF00073 		mov	r3, #33554432
 1640              		.syntax unified
 1641              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1642 04de 93FAA3F3 		rbit r3, r3
 1643              	@ 0 "" 2
 1644              		.loc 2 1001 3 view .LVU488
 1645              	.LVL122:
 1646              		.loc 2 1001 3 is_stmt 0 view .LVU489
 1647              		.thumb
 1648              		.syntax unified
 1649              	.LBE237:
 1650              	.LBE236:
 1651              		.loc 1 632 15 view .LVU490
 1652 04e2 3F4B     		ldr	r3, .L136+4
 1653 04e4 1968     		ldr	r1, [r3]
 1654              	.LVL123:
 1655              	.LBB238:
 1656              	.LBI238:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccVLLkPR.s 			page 63


 1657              		.loc 2 981 31 is_stmt 1 view .LVU491
 1658              	.LBB239:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1659              		.loc 2 983 3 view .LVU492
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1660              		.loc 2 988 4 view .LVU493
 1661 04e6 4FF00073 		mov	r3, #33554432
 1662              		.syntax unified
 1663              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1664 04ea 93FAA3F3 		rbit r3, r3
 1665              	@ 0 "" 2
 1666              	.LVL124:
 1667              		.loc 2 1001 3 view .LVU494
 1668              		.loc 2 1001 3 is_stmt 0 view .LVU495
 1669              		.thumb
 1670              		.syntax unified
 1671              	.LBE239:
 1672              	.LBE238:
 1673              		.loc 1 632 15 view .LVU496
 1674 04ee B3FA83F3 		clz	r3, r3
 1675 04f2 03F01F03 		and	r3, r3, #31
 1676 04f6 0122     		movs	r2, #1
 1677 04f8 02FA03F3 		lsl	r3, r2, r3
 1678              		.loc 1 632 14 view .LVU497
 1679 04fc 1942     		tst	r1, r3
 1680 04fe 6BD0     		beq	.L131
 633:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 634:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 1681              		.loc 1 634 11 is_stmt 1 view .LVU498
 1682              		.loc 1 634 15 is_stmt 0 view .LVU499
 1683 0500 FFF7FEFF 		bl	HAL_GetTick
 1684              	.LVL125:
 1685              		.loc 1 634 29 view .LVU500
 1686 0504 001B     		subs	r0, r0, r4
 1687              		.loc 1 634 13 view .LVU501
 1688 0506 0228     		cmp	r0, #2
 1689 0508 E7D9     		bls	.L90
 635:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 636:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1690              		.loc 1 636 20 view .LVU502
 1691 050a 0320     		movs	r0, #3
 1692 050c 87E0     		b	.L21
 1693              	.LVL126:
 1694              	.L129:
 1695              	.LBB240:
 562:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 1696              		.loc 1 562 7 is_stmt 1 view .LVU503
 1697 050e 344A     		ldr	r2, .L136+4
 1698 0510 D369     		ldr	r3, [r2, #28]
 1699 0512 23F08053 		bic	r3, r3, #268435456
 1700 0516 D361     		str	r3, [r2, #28]
 1701 0518 C2E7     		b	.L61
 1702              	.LVL127:
 1703              	.L130:
 562:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 1704              		.loc 1 562 7 is_stmt 0 view .LVU504
 1705              	.LBE240:
ARM GAS  /tmp/ccVLLkPR.s 			page 64


 577:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 1706              		.loc 1 577 9 is_stmt 1 view .LVU505
 578:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 1707              		.loc 1 578 9 view .LVU506
 584:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1708              		.loc 1 584 9 view .LVU507
 1709              	.LBB241:
 1710              	.LBI241:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1711              		.loc 2 981 31 view .LVU508
 1712              	.LBB242:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1713              		.loc 2 983 3 view .LVU509
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1714              		.loc 2 988 4 view .LVU510
 1715 051a 4FF08073 		mov	r3, #16777216
 1716              		.syntax unified
 1717              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1718 051e 93FAA3F3 		rbit r3, r3
 1719              	@ 0 "" 2
 1720              	.LVL128:
 1721              		.loc 2 1001 3 view .LVU511
 1722              		.loc 2 1001 3 is_stmt 0 view .LVU512
 1723              		.thumb
 1724              		.syntax unified
 1725              	.LBE242:
 1726              	.LBE241:
 584:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1727              		.loc 1 584 9 view .LVU513
 1728 0522 B3FA83F3 		clz	r3, r3
 1729 0526 03F18453 		add	r3, r3, #276824064
 1730 052a 03F58413 		add	r3, r3, #1081344
 1731 052e 9B00     		lsls	r3, r3, #2
 1732 0530 0022     		movs	r2, #0
 1733 0532 1A60     		str	r2, [r3]
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1734              		.loc 1 587 9 is_stmt 1 view .LVU514
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1735              		.loc 1 587 21 is_stmt 0 view .LVU515
 1736 0534 FFF7FEFF 		bl	HAL_GetTick
 1737              	.LVL129:
 1738 0538 0546     		mov	r5, r0
 1739              	.LVL130:
 590:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1740              		.loc 1 590 9 is_stmt 1 view .LVU516
 1741              	.L82:
 590:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1742              		.loc 1 590 14 view .LVU517
 1743              	.LBB243:
 1744              	.LBI243:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1745              		.loc 2 981 31 view .LVU518
 1746              	.LBB244:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1747              		.loc 2 983 3 view .LVU519
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1748              		.loc 2 988 4 view .LVU520
ARM GAS  /tmp/ccVLLkPR.s 			page 65


 1749 053a 4FF00073 		mov	r3, #33554432
 1750              		.syntax unified
 1751              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1752 053e 93FAA3F3 		rbit r3, r3
 1753              	@ 0 "" 2
 1754              		.loc 2 1001 3 view .LVU521
 1755              	.LVL131:
 1756              		.loc 2 1001 3 is_stmt 0 view .LVU522
 1757              		.thumb
 1758              		.syntax unified
 1759              	.LBE244:
 1760              	.LBE243:
 590:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1761              		.loc 1 590 15 view .LVU523
 1762 0542 274B     		ldr	r3, .L136+4
 1763 0544 1968     		ldr	r1, [r3]
 1764              	.LVL132:
 1765              	.LBB245:
 1766              	.LBI245:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1767              		.loc 2 981 31 is_stmt 1 view .LVU524
 1768              	.LBB246:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1769              		.loc 2 983 3 view .LVU525
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1770              		.loc 2 988 4 view .LVU526
 1771 0546 4FF00073 		mov	r3, #33554432
 1772              		.syntax unified
 1773              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1774 054a 93FAA3F3 		rbit r3, r3
 1775              	@ 0 "" 2
 1776              	.LVL133:
 1777              		.loc 2 1001 3 view .LVU527
 1778              		.loc 2 1001 3 is_stmt 0 view .LVU528
 1779              		.thumb
 1780              		.syntax unified
 1781              	.LBE246:
 1782              	.LBE245:
 590:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1783              		.loc 1 590 15 view .LVU529
 1784 054e B3FA83F3 		clz	r3, r3
 1785 0552 03F01F03 		and	r3, r3, #31
 1786 0556 0122     		movs	r2, #1
 1787 0558 02FA03F3 		lsl	r3, r2, r3
 590:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1788              		.loc 1 590 14 view .LVU530
 1789 055c 1942     		tst	r1, r3
 1790 055e 06D0     		beq	.L132
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1791              		.loc 1 592 11 is_stmt 1 view .LVU531
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1792              		.loc 1 592 15 is_stmt 0 view .LVU532
 1793 0560 FFF7FEFF 		bl	HAL_GetTick
 1794              	.LVL134:
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1795              		.loc 1 592 29 view .LVU533
 1796 0564 401B     		subs	r0, r0, r5
ARM GAS  /tmp/ccVLLkPR.s 			page 66


 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1797              		.loc 1 592 13 view .LVU534
 1798 0566 0228     		cmp	r0, #2
 1799 0568 E7D9     		bls	.L82
 594:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 1800              		.loc 1 594 20 view .LVU535
 1801 056a 0320     		movs	r0, #3
 1802 056c 57E0     		b	.L21
 1803              	.L132:
 605:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                            RCC_OscInitStruct->PLL.PLLMUL);
 1804              		.loc 1 605 7 is_stmt 1 view .LVU536
 1805 056e 1C49     		ldr	r1, .L136+4
 1806 0570 4B68     		ldr	r3, [r1, #4]
 1807 0572 23F47413 		bic	r3, r3, #3997696
 1808 0576 626A     		ldr	r2, [r4, #36]
 1809 0578 206A     		ldr	r0, [r4, #32]
 1810 057a 0243     		orrs	r2, r2, r0
 1811 057c 1343     		orrs	r3, r3, r2
 1812 057e 4B60     		str	r3, [r1, #4]
 609:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1813              		.loc 1 609 9 view .LVU537
 1814              	.LVL135:
 1815              	.LBB247:
 1816              	.LBI247:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1817              		.loc 2 981 31 view .LVU538
 1818              	.LBB248:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1819              		.loc 2 983 3 view .LVU539
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1820              		.loc 2 988 4 view .LVU540
 1821 0580 4FF08073 		mov	r3, #16777216
 1822              		.syntax unified
 1823              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1824 0584 93FAA3F3 		rbit r3, r3
 1825              	@ 0 "" 2
 1826              	.LVL136:
 1827              		.loc 2 1001 3 view .LVU541
 1828              		.loc 2 1001 3 is_stmt 0 view .LVU542
 1829              		.thumb
 1830              		.syntax unified
 1831              	.LBE248:
 1832              	.LBE247:
 609:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1833              		.loc 1 609 9 view .LVU543
 1834 0588 B3FA83F3 		clz	r3, r3
 1835 058c 03F18453 		add	r3, r3, #276824064
 1836 0590 03F58413 		add	r3, r3, #1081344
 1837 0594 9B00     		lsls	r3, r3, #2
 1838 0596 0122     		movs	r2, #1
 1839 0598 1A60     		str	r2, [r3]
 612:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1840              		.loc 1 612 9 is_stmt 1 view .LVU544
 612:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1841              		.loc 1 612 21 is_stmt 0 view .LVU545
 1842 059a FFF7FEFF 		bl	HAL_GetTick
 1843              	.LVL137:
ARM GAS  /tmp/ccVLLkPR.s 			page 67


 1844 059e 0446     		mov	r4, r0
 1845              	.LVL138:
 615:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1846              		.loc 1 615 9 is_stmt 1 view .LVU546
 1847              	.L86:
 615:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1848              		.loc 1 615 14 view .LVU547
 1849              	.LBB249:
 1850              	.LBI249:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1851              		.loc 2 981 31 view .LVU548
 1852              	.LBB250:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1853              		.loc 2 983 3 view .LVU549
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1854              		.loc 2 988 4 view .LVU550
 1855 05a0 4FF00073 		mov	r3, #33554432
 1856              		.syntax unified
 1857              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1858 05a4 93FAA3F3 		rbit r3, r3
 1859              	@ 0 "" 2
 1860              		.loc 2 1001 3 view .LVU551
 1861              	.LVL139:
 1862              		.loc 2 1001 3 is_stmt 0 view .LVU552
 1863              		.thumb
 1864              		.syntax unified
 1865              	.LBE250:
 1866              	.LBE249:
 615:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1867              		.loc 1 615 15 view .LVU553
 1868 05a8 0D4B     		ldr	r3, .L136+4
 1869 05aa 1968     		ldr	r1, [r3]
 1870              	.LVL140:
 1871              	.LBB251:
 1872              	.LBI251:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1873              		.loc 2 981 31 is_stmt 1 view .LVU554
 1874              	.LBB252:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1875              		.loc 2 983 3 view .LVU555
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1876              		.loc 2 988 4 view .LVU556
 1877 05ac 4FF00073 		mov	r3, #33554432
 1878              		.syntax unified
 1879              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1880 05b0 93FAA3F3 		rbit r3, r3
 1881              	@ 0 "" 2
 1882              	.LVL141:
 1883              		.loc 2 1001 3 view .LVU557
 1884              		.loc 2 1001 3 is_stmt 0 view .LVU558
 1885              		.thumb
 1886              		.syntax unified
 1887              	.LBE252:
 1888              	.LBE251:
 615:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1889              		.loc 1 615 15 view .LVU559
 1890 05b4 B3FA83F3 		clz	r3, r3
ARM GAS  /tmp/ccVLLkPR.s 			page 68


 1891 05b8 03F01F03 		and	r3, r3, #31
 1892 05bc 0122     		movs	r2, #1
 1893 05be 02FA03F3 		lsl	r3, r2, r3
 615:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1894              		.loc 1 615 14 view .LVU560
 1895 05c2 1942     		tst	r1, r3
 1896 05c4 06D1     		bne	.L133
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1897              		.loc 1 617 11 is_stmt 1 view .LVU561
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1898              		.loc 1 617 15 is_stmt 0 view .LVU562
 1899 05c6 FFF7FEFF 		bl	HAL_GetTick
 1900              	.LVL142:
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1901              		.loc 1 617 29 view .LVU563
 1902 05ca 001B     		subs	r0, r0, r4
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1903              		.loc 1 617 13 view .LVU564
 1904 05cc 0228     		cmp	r0, #2
 1905 05ce E7D9     		bls	.L86
 619:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 1906              		.loc 1 619 20 view .LVU565
 1907 05d0 0320     		movs	r0, #3
 1908 05d2 24E0     		b	.L21
 1909              	.L133:
 637:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 638:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 639:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 640:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 641:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 642:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 643:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check if there is a request to disable the PLL used as System clock source */
 644:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 645:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 646:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 647:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 648:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 649:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 650:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Do not return HAL_ERROR if request repeats the current configuration */
 651:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pll_config = RCC->CFGR;
 652:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 653:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pll_config2 = RCC->CFGR2;
 654:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 655:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 656:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 657:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 658:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 659:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 660:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 661:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 662:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_ERROR;
 663:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 664:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 665:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 666:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 667:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 668:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
ARM GAS  /tmp/ccVLLkPR.s 			page 69


 1910              		.loc 1 668 10 view .LVU566
 1911 05d4 0020     		movs	r0, #0
 1912 05d6 22E0     		b	.L21
 1913              	.L131:
 1914              		.loc 1 668 10 view .LVU567
 1915 05d8 0020     		movs	r0, #0
 1916 05da 20E0     		b	.L21
 1917              	.L137:
 1918              		.align	2
 1919              	.L136:
 1920 05dc 20819010 		.word	277905696
 1921 05e0 00100240 		.word	1073876992
 1922 05e4 00700040 		.word	1073770496
 1923              	.LVL143:
 1924              	.L80:
 644:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1925              		.loc 1 644 7 is_stmt 1 view .LVU568
 644:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1926              		.loc 1 644 9 is_stmt 0 view .LVU569
 1927 05e8 012B     		cmp	r3, #1
 1928 05ea 1AD0     		beq	.L111
 651:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 1929              		.loc 1 651 9 is_stmt 1 view .LVU570
 651:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 1930              		.loc 1 651 20 is_stmt 0 view .LVU571
 1931 05ec 104B     		ldr	r3, .L138
 1932 05ee 5B68     		ldr	r3, [r3, #4]
 1933              	.LVL144:
 658:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 1934              		.loc 1 658 9 is_stmt 1 view .LVU572
 658:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 1935              		.loc 1 658 13 is_stmt 0 view .LVU573
 1936 05f0 03F48031 		and	r1, r3, #65536
 658:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 1937              		.loc 1 658 78 view .LVU574
 1938 05f4 226A     		ldr	r2, [r4, #32]
 658:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 1939              		.loc 1 658 11 view .LVU575
 1940 05f6 9142     		cmp	r1, r2
 1941 05f8 15D1     		bne	.L112
 659:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 1942              		.loc 1 659 13 discriminator 1 view .LVU576
 1943 05fa 03F47013 		and	r3, r3, #3932160
 1944              	.LVL145:
 659:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 1945              		.loc 1 659 78 discriminator 1 view .LVU577
 1946 05fe 626A     		ldr	r2, [r4, #36]
 658:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 1947              		.loc 1 658 90 discriminator 1 view .LVU578
 1948 0600 9342     		cmp	r3, r2
 1949 0602 12D1     		bne	.L113
 1950              		.loc 1 668 10 view .LVU579
 1951 0604 0020     		movs	r0, #0
 1952 0606 0AE0     		b	.L21
 1953              	.LVL146:
 1954              	.L94:
 1955              		.cfi_def_cfa_offset 0
ARM GAS  /tmp/ccVLLkPR.s 			page 70


 1956              		.cfi_restore 4
 1957              		.cfi_restore 5
 1958              		.cfi_restore 6
 1959              		.cfi_restore 14
 325:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 1960              		.loc 1 325 12 view .LVU580
 1961 0608 0120     		movs	r0, #1
 1962              	.LVL147:
 669:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 1963              		.loc 1 669 1 view .LVU581
 1964 060a 7047     		bx	lr
 1965              	.LVL148:
 1966              	.L120:
 1967              		.cfi_def_cfa_offset 24
 1968              		.cfi_offset 4, -16
 1969              		.cfi_offset 5, -12
 1970              		.cfi_offset 6, -8
 1971              		.cfi_offset 14, -4
 343:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 1972              		.loc 1 343 16 view .LVU582
 1973 060c 0120     		movs	r0, #1
 1974              	.LVL149:
 343:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 1975              		.loc 1 343 16 view .LVU583
 1976 060e 06E0     		b	.L21
 1977              	.L98:
 401:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 1978              		.loc 1 401 16 view .LVU584
 1979 0610 0120     		movs	r0, #1
 1980 0612 04E0     		b	.L21
 1981              	.LVL150:
 1982              	.L105:
 1983              	.LBB253:
 540:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 1984              		.loc 1 540 18 view .LVU585
 1985 0614 0320     		movs	r0, #3
 1986 0616 02E0     		b	.L21
 1987              	.L106:
 554:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 1988              		.loc 1 554 18 view .LVU586
 1989 0618 0320     		movs	r0, #3
 1990 061a 00E0     		b	.L21
 1991              	.LVL151:
 1992              	.L107:
 554:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 1993              		.loc 1 554 18 view .LVU587
 1994              	.LBE253:
 668:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 1995              		.loc 1 668 10 view .LVU588
 1996 061c 0020     		movs	r0, #0
 1997              	.LVL152:
 1998              	.L21:
 1999              		.loc 1 669 1 view .LVU589
 2000 061e 02B0     		add	sp, sp, #8
 2001              		.cfi_remember_state
 2002              		.cfi_def_cfa_offset 16
 2003              		@ sp needed
ARM GAS  /tmp/ccVLLkPR.s 			page 71


 2004 0620 70BD     		pop	{r4, r5, r6, pc}
 2005              	.LVL153:
 2006              	.L111:
 2007              		.cfi_restore_state
 646:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2008              		.loc 1 646 16 view .LVU590
 2009 0622 0120     		movs	r0, #1
 2010 0624 FBE7     		b	.L21
 2011              	.LVL154:
 2012              	.L112:
 662:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 2013              		.loc 1 662 18 view .LVU591
 2014 0626 0120     		movs	r0, #1
 2015 0628 F9E7     		b	.L21
 2016              	.LVL155:
 2017              	.L113:
 662:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 2018              		.loc 1 662 18 view .LVU592
 2019 062a 0120     		movs	r0, #1
 2020 062c F7E7     		b	.L21
 2021              	.L139:
 2022 062e 00BF     		.align	2
 2023              	.L138:
 2024 0630 00100240 		.word	1073876992
 2025              		.cfi_endproc
 2026              	.LFE131:
 2028              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 2029              		.align	1
 2030              		.global	HAL_RCC_MCOConfig
 2031              		.syntax unified
 2032              		.thumb
 2033              		.thumb_func
 2034              		.fpu fpv4-sp-d16
 2036              	HAL_RCC_MCOConfig:
 2037              	.LVL156:
 2038              	.LFB133:
 670:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 671:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 672:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB buses clocks according to the specified 
 673:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 674:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 675:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 676:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  FLatency FLASH Latency                   
 677:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          The value of this parameter depend on device used within the same series
 678:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
 679:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         and updated by @ref HAL_RCC_GetHCLKFreq() function called within this function
 680:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 681:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 682:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         start-up from Reset, wake-up from STOP and STANDBY mode, or in case
 683:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 684:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 685:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 686:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 687:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         clock source is ready (clock stable after start-up delay or PLL locked). 
 688:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 689:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         occur when the clock source will be ready. 
 690:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
ARM GAS  /tmp/ccVLLkPR.s 			page 72


 691:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         currently used as system clock source.
 692:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 693:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 694:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 695:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 696:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0U;
 697:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 698:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check Null pointer */
 699:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(RCC_ClkInitStruct == NULL)
 700:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 701:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     return HAL_ERROR;
 702:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 703:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 704:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 705:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 706:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 707:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 708:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
 709:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   must be correctly programmed according to the frequency of the CPU clock 
 710:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     (HCLK) of the device. */
 711:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 712:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 713:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(FLatency > __HAL_FLASH_GET_LATENCY())
 714:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 715:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 716:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 717:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 718:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 719:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 720:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 721:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 722:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 723:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 724:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 725:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 726:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 727:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 728:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 729:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 730:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 731:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 732:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 733:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/ 
 734:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 735:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 736:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 737:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 738:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 739:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 740:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 741:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSE ready flag */  
 742:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 743:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 744:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 745:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 746:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 747:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
ARM GAS  /tmp/ccVLLkPR.s 			page 73


 748:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 749:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 750:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the PLL ready flag */  
 751:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 752:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 753:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 754:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 755:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 756:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
 757:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 758:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 759:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSI ready flag */  
 760:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 761:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 762:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 763:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 764:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 765:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 766:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 767:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 768:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Get Start Tick */
 769:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 770:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 771:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 772:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 774:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 775:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_TIMEOUT;
 776:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 777:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 778:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 779:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 780:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(FLatency < __HAL_FLASH_GET_LATENCY())
 781:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 782:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 783:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 784:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 785:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 786:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 787:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 788:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 789:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 790:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 791:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }    
 792:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 793:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/ 
 794:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 795:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 796:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 797:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 798:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 799:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 800:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/ 
 801:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 802:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 803:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 804:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
ARM GAS  /tmp/ccVLLkPR.s 			page 74


 805:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 806:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  
 807:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CF
 809:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 810:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings*/
 811:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   HAL_InitTick (uwTickPrio);
 812:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 813:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
 814:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 815:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 816:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 817:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 818:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 819:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 820:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 821:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *  @brief   RCC clocks control functions
 822:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 823:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim   
 824:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 825:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                   ##### Peripheral Control functions #####
 826:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================  
 827:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]
 828:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks 
 829:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     frequencies.
 830:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 831:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
 832:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 833:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 834:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 835:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_MCOPRE)
 836:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 837:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
 838:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   MCO pin should be configured in alternate function mode.
 839:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 840:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 841:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8).
 842:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 843:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 844:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK     No clock selected
 845:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK      System Clock selected as MCO clock
 846:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI         HSI selected as MCO clock
 847:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE         HSE selected as MCO clock
 848:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI         LSI selected as MCO clock
 849:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE         LSE selected as MCO clock
 850:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK      PLLCLK selected as MCO clock
 851:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK_DIV2 PLLCLK Divided by 2 selected as MCO clock
 852:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCO DIV.
 853:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 854:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1   no division applied to MCO clock
 855:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_2   division by 2 applied to MCO clock
 856:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_4   division by 4 applied to MCO clock
 857:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_8   division by 8 applied to MCO clock
 858:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
 859:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_32  division by 32 applied to MCO clock
 860:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_64  division by 64 applied to MCO clock
 861:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_128 division by 128 applied to MCO clock
ARM GAS  /tmp/ccVLLkPR.s 			page 75


 862:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 863:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 864:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 865:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 866:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
 867:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   MCO pin should be configured in alternate function mode.
 868:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 869:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 870:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8).
 871:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 872:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 873:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK     No clock selected as MCO clock
 874:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK      System clock selected as MCO clock
 875:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI         HSI selected as MCO clock
 876:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE         HSE selected as MCO clock
 877:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI         LSI selected as MCO clock
 878:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE         LSE selected as MCO clock
 879:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK_DIV2 PLLCLK Divided by 2 selected as MCO clock
 880:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCO DIV.
 881:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 882:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
 883:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 884:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 885:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 886:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
 887:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2039              		.loc 1 887 1 is_stmt 1 view -0
 2040              		.cfi_startproc
 2041              		@ args = 0, pretend = 0, frame = 24
 2042              		@ frame_needed = 0, uses_anonymous_args = 0
 2043              		.loc 1 887 1 is_stmt 0 view .LVU594
 2044 0000 30B5     		push	{r4, r5, lr}
 2045              		.cfi_def_cfa_offset 12
 2046              		.cfi_offset 4, -12
 2047              		.cfi_offset 5, -8
 2048              		.cfi_offset 14, -4
 2049 0002 87B0     		sub	sp, sp, #28
 2050              		.cfi_def_cfa_offset 40
 2051 0004 0D46     		mov	r5, r1
 888:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   GPIO_InitTypeDef gpio;
 2052              		.loc 1 888 3 is_stmt 1 view .LVU595
 889:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 890:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 891:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
 2053              		.loc 1 891 3 view .LVU596
 892:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 2054              		.loc 1 892 3 view .LVU597
 893:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
 2055              		.loc 1 893 3 view .LVU598
 894:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 895:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Prevent unused argument(s) compilation warning */
 896:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   UNUSED(RCC_MCOx);
 2056              		.loc 1 896 3 view .LVU599
 897:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 898:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the MCO1 pin in alternate function mode */
 899:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Mode      = GPIO_MODE_AF_PP;
 2057              		.loc 1 899 3 view .LVU600
ARM GAS  /tmp/ccVLLkPR.s 			page 76


 2058              		.loc 1 899 18 is_stmt 0 view .LVU601
 2059 0006 0223     		movs	r3, #2
 2060 0008 0293     		str	r3, [sp, #8]
 900:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 2061              		.loc 1 900 3 is_stmt 1 view .LVU602
 2062              		.loc 1 900 18 is_stmt 0 view .LVU603
 2063 000a 0323     		movs	r3, #3
 2064 000c 0493     		str	r3, [sp, #16]
 901:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Pull      = GPIO_NOPULL;
 2065              		.loc 1 901 3 is_stmt 1 view .LVU604
 2066              		.loc 1 901 18 is_stmt 0 view .LVU605
 2067 000e 0023     		movs	r3, #0
 2068 0010 0393     		str	r3, [sp, #12]
 902:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Pin       = MCO1_PIN;
 2069              		.loc 1 902 3 is_stmt 1 view .LVU606
 2070              		.loc 1 902 18 is_stmt 0 view .LVU607
 2071 0012 4FF48072 		mov	r2, #256
 2072              	.LVL157:
 2073              		.loc 1 902 18 view .LVU608
 2074 0016 0192     		str	r2, [sp, #4]
 903:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Alternate = GPIO_AF0_MCO;
 2075              		.loc 1 903 3 is_stmt 1 view .LVU609
 2076              		.loc 1 903 18 is_stmt 0 view .LVU610
 2077 0018 0593     		str	r3, [sp, #20]
 904:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 905:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* MCO1 Clock Enable */
 906:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   MCO1_CLK_ENABLE();
 2078              		.loc 1 906 3 is_stmt 1 view .LVU611
 2079              	.LBB254:
 2080              		.loc 1 906 3 view .LVU612
 2081              		.loc 1 906 3 view .LVU613
 2082 001a 0B4C     		ldr	r4, .L142
 2083 001c 6369     		ldr	r3, [r4, #20]
 2084 001e 43F40033 		orr	r3, r3, #131072
 2085 0022 6361     		str	r3, [r4, #20]
 2086              		.loc 1 906 3 view .LVU614
 2087 0024 6369     		ldr	r3, [r4, #20]
 2088 0026 03F40033 		and	r3, r3, #131072
 2089 002a 0093     		str	r3, [sp]
 2090              		.loc 1 906 3 view .LVU615
 2091 002c 009B     		ldr	r3, [sp]
 2092              	.LBE254:
 2093              		.loc 1 906 3 view .LVU616
 907:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 908:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 2094              		.loc 1 908 3 view .LVU617
 2095 002e 01A9     		add	r1, sp, #4
 2096              	.LVL158:
 2097              		.loc 1 908 3 is_stmt 0 view .LVU618
 2098 0030 4FF09040 		mov	r0, #1207959552
 2099              	.LVL159:
 2100              		.loc 1 908 3 view .LVU619
 2101 0034 FFF7FEFF 		bl	HAL_GPIO_Init
 2102              	.LVL160:
 909:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 910:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the MCO clock source */
 911:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
ARM GAS  /tmp/ccVLLkPR.s 			page 77


 2103              		.loc 1 911 3 is_stmt 1 view .LVU620
 2104 0038 6368     		ldr	r3, [r4, #4]
 2105 003a 23F0E063 		bic	r3, r3, #117440512
 2106 003e 2B43     		orrs	r3, r3, r5
 2107 0040 6360     		str	r3, [r4, #4]
 912:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2108              		.loc 1 912 1 is_stmt 0 view .LVU621
 2109 0042 07B0     		add	sp, sp, #28
 2110              		.cfi_def_cfa_offset 12
 2111              		@ sp needed
 2112 0044 30BD     		pop	{r4, r5, pc}
 2113              	.LVL161:
 2114              	.L143:
 2115              		.loc 1 912 1 view .LVU622
 2116 0046 00BF     		.align	2
 2117              	.L142:
 2118 0048 00100240 		.word	1073876992
 2119              		.cfi_endproc
 2120              	.LFE133:
 2122              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 2123              		.align	1
 2124              		.global	HAL_RCC_EnableCSS
 2125              		.syntax unified
 2126              		.thumb
 2127              		.thumb_func
 2128              		.fpu fpv4-sp-d16
 2130              	HAL_RCC_EnableCSS:
 2131              	.LFB134:
 913:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 914:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 915:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
 916:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 917:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 918:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 919:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to 
 920:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.  
 921:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 922:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 923:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
 924:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2132              		.loc 1 924 1 is_stmt 1 view -0
 2133              		.cfi_startproc
 2134              		@ args = 0, pretend = 0, frame = 0
 2135              		@ frame_needed = 0, uses_anonymous_args = 0
 2136              		@ link register save eliminated.
 925:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 2137              		.loc 1 925 3 view .LVU624
 2138              	.LVL162:
 2139              	.LBB255:
 2140              	.LBI255:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2141              		.loc 2 981 31 view .LVU625
 2142              	.LBB256:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2143              		.loc 2 983 3 view .LVU626
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2144              		.loc 2 988 4 view .LVU627
ARM GAS  /tmp/ccVLLkPR.s 			page 78


 2145 0000 4FF40023 		mov	r3, #524288
 2146              		.syntax unified
 2147              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2148 0004 93FAA3F3 		rbit r3, r3
 2149              	@ 0 "" 2
 2150              	.LVL163:
 2151              		.loc 2 1001 3 view .LVU628
 2152              		.loc 2 1001 3 is_stmt 0 view .LVU629
 2153              		.thumb
 2154              		.syntax unified
 2155              	.LBE256:
 2156              	.LBE255:
 2157              		.loc 1 925 22 view .LVU630
 2158 0008 B3FA83F3 		clz	r3, r3
 2159 000c 03F18453 		add	r3, r3, #276824064
 2160 0010 03F58413 		add	r3, r3, #1081344
 2161 0014 9B00     		lsls	r3, r3, #2
 2162              		.loc 1 925 38 view .LVU631
 2163 0016 0122     		movs	r2, #1
 2164 0018 1A60     		str	r2, [r3]
 926:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2165              		.loc 1 926 1 view .LVU632
 2166 001a 7047     		bx	lr
 2167              		.cfi_endproc
 2168              	.LFE134:
 2170              		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
 2171              		.align	1
 2172              		.global	HAL_RCC_DisableCSS
 2173              		.syntax unified
 2174              		.thumb
 2175              		.thumb_func
 2176              		.fpu fpv4-sp-d16
 2178              	HAL_RCC_DisableCSS:
 2179              	.LFB135:
 927:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 928:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 929:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Disables the Clock Security System.
 930:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 931:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 932:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_DisableCSS(void)
 933:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2180              		.loc 1 933 1 is_stmt 1 view -0
 2181              		.cfi_startproc
 2182              		@ args = 0, pretend = 0, frame = 0
 2183              		@ frame_needed = 0, uses_anonymous_args = 0
 2184              		@ link register save eliminated.
 934:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 2185              		.loc 1 934 3 view .LVU634
 2186              	.LVL164:
 2187              	.LBB257:
 2188              	.LBI257:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2189              		.loc 2 981 31 view .LVU635
 2190              	.LBB258:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2191              		.loc 2 983 3 view .LVU636
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
ARM GAS  /tmp/ccVLLkPR.s 			page 79


 2192              		.loc 2 988 4 view .LVU637
 2193 0000 4FF40023 		mov	r3, #524288
 2194              		.syntax unified
 2195              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2196 0004 93FAA3F3 		rbit r3, r3
 2197              	@ 0 "" 2
 2198              	.LVL165:
 2199              		.loc 2 1001 3 view .LVU638
 2200              		.loc 2 1001 3 is_stmt 0 view .LVU639
 2201              		.thumb
 2202              		.syntax unified
 2203              	.LBE258:
 2204              	.LBE257:
 2205              		.loc 1 934 22 view .LVU640
 2206 0008 B3FA83F3 		clz	r3, r3
 2207 000c 03F18453 		add	r3, r3, #276824064
 2208 0010 03F58413 		add	r3, r3, #1081344
 2209 0014 9B00     		lsls	r3, r3, #2
 2210              		.loc 1 934 38 view .LVU641
 2211 0016 0022     		movs	r2, #0
 2212 0018 1A60     		str	r2, [r3]
 935:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2213              		.loc 1 935 1 view .LVU642
 2214 001a 7047     		bx	lr
 2215              		.cfi_endproc
 2216              	.LFE135:
 2218              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 2219              		.align	1
 2220              		.global	HAL_RCC_GetSysClockFreq
 2221              		.syntax unified
 2222              		.thumb
 2223              		.thumb_func
 2224              		.fpu fpv4-sp-d16
 2226              	HAL_RCC_GetSysClockFreq:
 2227              	.LFB136:
 936:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 937:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 938:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency     
 939:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real 
 940:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined 
 941:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         constant and the selected clock source:
 942:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 943:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns a value based on HSE_VALUE
 944:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           divided by PREDIV factor(**)
 945:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns a value based on HSE_VALUE
 946:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           divided by PREDIV factor(**) or HSI_VALUE(*) multiplied by the PLL factor.
 947:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f3xx_hal_conf.h file (default value
 948:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *               8 MHz) but the real value may vary depending on the variations
 949:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *               in voltage and temperature.
 950:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f3xx_hal_conf.h file (default value
 951:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                8 MHz), user has to ensure that HSE_VALUE is same as the real
 952:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 953:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                have wrong result.
 954:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                  
 955:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 956:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         value for HSE crystal.
 957:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
ARM GAS  /tmp/ccVLLkPR.s 			page 80


 958:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the 
 959:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         baud-rate for the communication peripherals or configure other parameters.
 960:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 961:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
 962:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
 963:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         
 964:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval SYSCLK frequency
 965:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 966:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
 967:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2228              		.loc 1 967 1 is_stmt 1 view -0
 2229              		.cfi_startproc
 2230              		@ args = 0, pretend = 0, frame = 0
 2231              		@ frame_needed = 0, uses_anonymous_args = 0
 2232              		@ link register save eliminated.
 968:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 2233              		.loc 1 968 3 view .LVU644
 2234              	.LVL166:
 969:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t sysclockfreq = 0U;
 2235              		.loc 1 969 3 view .LVU645
 970:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 971:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tmpreg = RCC->CFGR;
 2236              		.loc 1 971 3 view .LVU646
 2237              		.loc 1 971 10 is_stmt 0 view .LVU647
 2238 0000 114B     		ldr	r3, .L151
 2239 0002 5A68     		ldr	r2, [r3, #4]
 2240              	.LVL167:
 972:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 973:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 974:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   switch (tmpreg & RCC_CFGR_SWS)
 2241              		.loc 1 974 3 is_stmt 1 view .LVU648
 2242              		.loc 1 974 18 is_stmt 0 view .LVU649
 2243 0004 02F00C03 		and	r3, r2, #12
 2244              		.loc 1 974 3 view .LVU650
 2245 0008 042B     		cmp	r3, #4
 2246 000a 18D0     		beq	.L149
 2247 000c 082B     		cmp	r3, #8
 2248 000e 18D1     		bne	.L150
 975:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 976:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
 977:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 978:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
 979:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
 980:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 981:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
 982:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 983:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 2249              		.loc 1 983 7 is_stmt 1 view .LVU651
 2250              		.loc 1 983 72 is_stmt 0 view .LVU652
 2251 0010 C2F38343 		ubfx	r3, r2, #18, #4
 2252              		.loc 1 983 34 view .LVU653
 2253 0014 0D49     		ldr	r1, .L151+4
 2254 0016 C85C     		ldrb	r0, [r1, r3]	@ zero_extendqisi2
 2255              	.LVL168:
 984:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos
 2256              		.loc 1 984 7 is_stmt 1 view .LVU654
 2257              		.loc 1 984 49 is_stmt 0 view .LVU655
ARM GAS  /tmp/ccVLLkPR.s 			page 81


 2258 0018 0B4B     		ldr	r3, .L151
 2259 001a DB6A     		ldr	r3, [r3, #44]
 2260              		.loc 1 984 77 view .LVU656
 2261 001c 03F00F03 		and	r3, r3, #15
 2262              		.loc 1 984 34 view .LVU657
 2263 0020 0B49     		ldr	r1, .L151+8
 2264 0022 C95C     		ldrb	r1, [r1, r3]	@ zero_extendqisi2
 2265              	.LVL169:
 985:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 986:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 2266              		.loc 1 986 7 is_stmt 1 view .LVU658
 2267              		.loc 1 986 10 is_stmt 0 view .LVU659
 2268 0024 12F4803F 		tst	r2, #65536
 2269 0028 05D0     		beq	.L148
 987:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 988:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
 989:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 2270              		.loc 1 989 9 is_stmt 1 view .LVU660
 2271              		.loc 1 989 18 is_stmt 0 view .LVU661
 2272 002a 0A4B     		ldr	r3, .L151+12
 2273 002c B3FBF1F3 		udiv	r3, r3, r1
 2274              		.loc 1 989 16 view .LVU662
 2275 0030 03FB00F0 		mul	r0, r3, r0
 2276              	.LVL170:
 2277              		.loc 1 989 16 view .LVU663
 2278 0034 7047     		bx	lr
 2279              	.LVL171:
 2280              	.L148:
 990:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 991:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 992:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 993:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
 994:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 2281              		.loc 1 994 9 is_stmt 1 view .LVU664
 2282              		.loc 1 994 16 is_stmt 0 view .LVU665
 2283 0036 084B     		ldr	r3, .L151+16
 2284 0038 03FB00F0 		mul	r0, r3, r0
 2285              	.LVL172:
 2286              		.loc 1 994 16 view .LVU666
 2287 003c 7047     		bx	lr
 2288              	.LVL173:
 2289              	.L149:
 974:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2290              		.loc 1 974 3 view .LVU667
 2291 003e 0548     		ldr	r0, .L151+12
 2292 0040 7047     		bx	lr
 2293              	.L150:
 995:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 996:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 997:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 998:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 999:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
1000:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
1001:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
1002:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
1003:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
1004:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
ARM GAS  /tmp/ccVLLkPR.s 			page 82


1005:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
1006:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
1007:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
1008:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = pllclk;
1009:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
1010:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
1011:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
1012:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     default: /* HSI used as system clock */
1013:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
1014:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
 2294              		.loc 1 1014 20 view .LVU668
 2295 0042 0648     		ldr	r0, .L151+20
 2296              	.LVL174:
1015:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
1016:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
1017:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1018:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return sysclockfreq;
 2297              		.loc 1 1018 3 is_stmt 1 view .LVU669
1019:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2298              		.loc 1 1019 1 is_stmt 0 view .LVU670
 2299 0044 7047     		bx	lr
 2300              	.L152:
 2301 0046 00BF     		.align	2
 2302              	.L151:
 2303 0048 00100240 		.word	1073876992
 2304 004c 00000000 		.word	.LANCHOR0
 2305 0050 00000000 		.word	.LANCHOR1
 2306 0054 0024F400 		.word	16000000
 2307 0058 00093D00 		.word	4000000
 2308 005c 00127A00 		.word	8000000
 2309              		.cfi_endproc
 2310              	.LFE136:
 2312              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 2313              		.align	1
 2314              		.global	HAL_RCC_ClockConfig
 2315              		.syntax unified
 2316              		.thumb
 2317              		.thumb_func
 2318              		.fpu fpv4-sp-d16
 2320              	HAL_RCC_ClockConfig:
 2321              	.LVL175:
 2322              	.LFB132:
 695:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0U;
 2323              		.loc 1 695 1 is_stmt 1 view -0
 2324              		.cfi_startproc
 2325              		@ args = 0, pretend = 0, frame = 0
 2326              		@ frame_needed = 0, uses_anonymous_args = 0
 696:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2327              		.loc 1 696 3 view .LVU672
 699:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2328              		.loc 1 699 3 view .LVU673
 699:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2329              		.loc 1 699 5 is_stmt 0 view .LVU674
 2330 0000 0028     		cmp	r0, #0
 2331 0002 00F0BE80 		beq	.L172
 695:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0U;
 2332              		.loc 1 695 1 view .LVU675
ARM GAS  /tmp/ccVLLkPR.s 			page 83


 2333 0006 70B5     		push	{r4, r5, r6, lr}
 2334              		.cfi_def_cfa_offset 16
 2335              		.cfi_offset 4, -16
 2336              		.cfi_offset 5, -12
 2337              		.cfi_offset 6, -8
 2338              		.cfi_offset 14, -4
 2339 0008 0D46     		mov	r5, r1
 2340 000a 0446     		mov	r4, r0
 705:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 2341              		.loc 1 705 3 is_stmt 1 view .LVU676
 706:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2342              		.loc 1 706 3 view .LVU677
 713:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2343              		.loc 1 713 3 view .LVU678
 713:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2344              		.loc 1 713 17 is_stmt 0 view .LVU679
 2345 000c 614B     		ldr	r3, .L185
 2346 000e 1B68     		ldr	r3, [r3]
 2347 0010 03F00703 		and	r3, r3, #7
 713:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2348              		.loc 1 713 5 view .LVU680
 2349 0014 8B42     		cmp	r3, r1
 2350 0016 0BD2     		bcs	.L155
 716:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2351              		.loc 1 716 5 is_stmt 1 view .LVU681
 2352 0018 5E4A     		ldr	r2, .L185
 2353 001a 1368     		ldr	r3, [r2]
 2354 001c 23F00703 		bic	r3, r3, #7
 2355 0020 0B43     		orrs	r3, r3, r1
 2356 0022 1360     		str	r3, [r2]
 720:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2357              		.loc 1 720 5 view .LVU682
 720:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2358              		.loc 1 720 8 is_stmt 0 view .LVU683
 2359 0024 1368     		ldr	r3, [r2]
 2360 0026 03F00703 		and	r3, r3, #7
 720:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2361              		.loc 1 720 7 view .LVU684
 2362 002a 8B42     		cmp	r3, r1
 2363 002c 40F0AB80 		bne	.L173
 2364              	.L155:
 727:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2365              		.loc 1 727 3 is_stmt 1 view .LVU685
 727:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2366              		.loc 1 727 25 is_stmt 0 view .LVU686
 2367 0030 2368     		ldr	r3, [r4]
 727:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2368              		.loc 1 727 5 view .LVU687
 2369 0032 13F0020F 		tst	r3, #2
 2370 0036 06D0     		beq	.L156
 729:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 2371              		.loc 1 729 5 is_stmt 1 view .LVU688
 730:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2372              		.loc 1 730 5 view .LVU689
 2373 0038 574A     		ldr	r2, .L185+4
 2374 003a 5368     		ldr	r3, [r2, #4]
 2375 003c 23F0F003 		bic	r3, r3, #240
ARM GAS  /tmp/ccVLLkPR.s 			page 84


 2376 0040 A168     		ldr	r1, [r4, #8]
 2377              	.LVL176:
 730:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2378              		.loc 1 730 5 is_stmt 0 view .LVU690
 2379 0042 0B43     		orrs	r3, r3, r1
 2380 0044 5360     		str	r3, [r2, #4]
 2381              	.L156:
 734:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2382              		.loc 1 734 3 is_stmt 1 view .LVU691
 734:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2383              		.loc 1 734 25 is_stmt 0 view .LVU692
 2384 0046 2368     		ldr	r3, [r4]
 734:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2385              		.loc 1 734 5 view .LVU693
 2386 0048 13F0010F 		tst	r3, #1
 2387 004c 5AD0     		beq	.L157
 736:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2388              		.loc 1 736 5 is_stmt 1 view .LVU694
 739:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2389              		.loc 1 739 5 view .LVU695
 739:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2390              		.loc 1 739 25 is_stmt 0 view .LVU696
 2391 004e 6368     		ldr	r3, [r4, #4]
 739:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2392              		.loc 1 739 7 view .LVU697
 2393 0050 012B     		cmp	r3, #1
 2394 0052 2DD0     		beq	.L183
 748:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2395              		.loc 1 748 10 is_stmt 1 view .LVU698
 748:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2396              		.loc 1 748 12 is_stmt 0 view .LVU699
 2397 0054 022B     		cmp	r3, #2
 2398 0056 40D0     		beq	.L184
 760:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2399              		.loc 1 760 7 is_stmt 1 view .LVU700
 2400              	.LVL177:
 2401              	.LBB259:
 2402              	.LBI259:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2403              		.loc 2 981 31 view .LVU701
 2404              	.LBB260:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2405              		.loc 2 983 3 view .LVU702
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2406              		.loc 2 988 4 view .LVU703
 2407 0058 0222     		movs	r2, #2
 2408              		.syntax unified
 2409              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2410 005a 92FAA2F2 		rbit r2, r2
 2411              	@ 0 "" 2
 2412              		.loc 2 1001 3 view .LVU704
 2413              	.LVL178:
 2414              		.loc 2 1001 3 is_stmt 0 view .LVU705
 2415              		.thumb
 2416              		.syntax unified
 2417              	.LBE260:
 2418              	.LBE259:
ARM GAS  /tmp/ccVLLkPR.s 			page 85


 760:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2419              		.loc 1 760 10 view .LVU706
 2420 005e 4E4A     		ldr	r2, .L185+4
 2421 0060 1068     		ldr	r0, [r2]
 2422              	.LVL179:
 2423              	.LBB261:
 2424              	.LBI261:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2425              		.loc 2 981 31 is_stmt 1 view .LVU707
 2426              	.LBB262:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2427              		.loc 2 983 3 view .LVU708
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2428              		.loc 2 988 4 view .LVU709
 2429 0062 0222     		movs	r2, #2
 2430              		.syntax unified
 2431              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2432 0064 92FAA2F2 		rbit r2, r2
 2433              	@ 0 "" 2
 2434              	.LVL180:
 2435              		.loc 2 1001 3 view .LVU710
 2436              		.loc 2 1001 3 is_stmt 0 view .LVU711
 2437              		.thumb
 2438              		.syntax unified
 2439              	.LBE262:
 2440              	.LBE261:
 760:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2441              		.loc 1 760 10 view .LVU712
 2442 0068 B2FA82F2 		clz	r2, r2
 2443 006c 02F01F02 		and	r2, r2, #31
 2444 0070 0121     		movs	r1, #1
 2445 0072 01FA02F2 		lsl	r2, r1, r2
 760:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2446              		.loc 1 760 9 view .LVU713
 2447 0076 1042     		tst	r0, r2
 2448 0078 00F08780 		beq	.L176
 2449              	.L161:
 766:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2450              		.loc 1 766 5 is_stmt 1 view .LVU714
 2451 007c 4649     		ldr	r1, .L185+4
 2452 007e 4A68     		ldr	r2, [r1, #4]
 2453 0080 22F00302 		bic	r2, r2, #3
 2454 0084 1343     		orrs	r3, r3, r2
 2455 0086 4B60     		str	r3, [r1, #4]
 769:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2456              		.loc 1 769 5 view .LVU715
 769:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2457              		.loc 1 769 17 is_stmt 0 view .LVU716
 2458 0088 FFF7FEFF 		bl	HAL_GetTick
 2459              	.LVL181:
 2460 008c 0646     		mov	r6, r0
 2461              	.LVL182:
 771:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2462              		.loc 1 771 5 is_stmt 1 view .LVU717
 2463              	.L167:
 771:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2464              		.loc 1 771 11 view .LVU718
ARM GAS  /tmp/ccVLLkPR.s 			page 86


 771:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2465              		.loc 1 771 12 is_stmt 0 view .LVU719
 2466 008e 424B     		ldr	r3, .L185+4
 2467 0090 5B68     		ldr	r3, [r3, #4]
 2468 0092 03F00C03 		and	r3, r3, #12
 771:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2469              		.loc 1 771 63 view .LVU720
 2470 0096 6268     		ldr	r2, [r4, #4]
 771:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2471              		.loc 1 771 11 view .LVU721
 2472 0098 B3EB820F 		cmp	r3, r2, lsl #2
 2473 009c 32D0     		beq	.L157
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2474              		.loc 1 773 7 is_stmt 1 view .LVU722
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2475              		.loc 1 773 12 is_stmt 0 view .LVU723
 2476 009e FFF7FEFF 		bl	HAL_GetTick
 2477              	.LVL183:
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2478              		.loc 1 773 26 view .LVU724
 2479 00a2 801B     		subs	r0, r0, r6
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2480              		.loc 1 773 10 view .LVU725
 2481 00a4 41F28833 		movw	r3, #5000
 2482 00a8 9842     		cmp	r0, r3
 2483 00aa F0D9     		bls	.L167
 775:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2484              		.loc 1 775 16 view .LVU726
 2485 00ac 0320     		movs	r0, #3
 2486 00ae 67E0     		b	.L154
 2487              	.LVL184:
 2488              	.L183:
 742:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2489              		.loc 1 742 7 is_stmt 1 view .LVU727
 2490              	.LBB263:
 2491              	.LBI263:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2492              		.loc 2 981 31 view .LVU728
 2493              	.LBB264:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2494              		.loc 2 983 3 view .LVU729
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2495              		.loc 2 988 4 view .LVU730
 2496 00b0 4FF40032 		mov	r2, #131072
 2497              		.syntax unified
 2498              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2499 00b4 92FAA2F2 		rbit r2, r2
 2500              	@ 0 "" 2
 2501              		.loc 2 1001 3 view .LVU731
 2502              	.LVL185:
 2503              		.loc 2 1001 3 is_stmt 0 view .LVU732
 2504              		.thumb
 2505              		.syntax unified
 2506              	.LBE264:
 2507              	.LBE263:
 742:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2508              		.loc 1 742 10 view .LVU733
ARM GAS  /tmp/ccVLLkPR.s 			page 87


 2509 00b8 374A     		ldr	r2, .L185+4
 2510 00ba 1068     		ldr	r0, [r2]
 2511              	.LVL186:
 2512              	.LBB265:
 2513              	.LBI265:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2514              		.loc 2 981 31 is_stmt 1 view .LVU734
 2515              	.LBB266:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2516              		.loc 2 983 3 view .LVU735
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2517              		.loc 2 988 4 view .LVU736
 2518 00bc 4FF40032 		mov	r2, #131072
 2519              		.syntax unified
 2520              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2521 00c0 92FAA2F2 		rbit r2, r2
 2522              	@ 0 "" 2
 2523              	.LVL187:
 2524              		.loc 2 1001 3 view .LVU737
 2525              		.loc 2 1001 3 is_stmt 0 view .LVU738
 2526              		.thumb
 2527              		.syntax unified
 2528              	.LBE266:
 2529              	.LBE265:
 742:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2530              		.loc 1 742 10 view .LVU739
 2531 00c4 B2FA82F2 		clz	r2, r2
 2532 00c8 02F01F02 		and	r2, r2, #31
 2533 00cc 0121     		movs	r1, #1
 2534 00ce 01FA02F2 		lsl	r2, r1, r2
 742:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2535              		.loc 1 742 9 view .LVU740
 2536 00d2 0242     		tst	r2, r0
 2537 00d4 D2D1     		bne	.L161
 744:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2538              		.loc 1 744 16 view .LVU741
 2539 00d6 0120     		movs	r0, #1
 2540 00d8 52E0     		b	.L154
 2541              	.LVL188:
 2542              	.L184:
 751:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2543              		.loc 1 751 7 is_stmt 1 view .LVU742
 2544              	.LBB267:
 2545              	.LBI267:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2546              		.loc 2 981 31 view .LVU743
 2547              	.LBB268:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2548              		.loc 2 983 3 view .LVU744
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2549              		.loc 2 988 4 view .LVU745
 2550 00da 4FF00072 		mov	r2, #33554432
 2551              		.syntax unified
 2552              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2553 00de 92FAA2F2 		rbit r2, r2
 2554              	@ 0 "" 2
 2555              		.loc 2 1001 3 view .LVU746
ARM GAS  /tmp/ccVLLkPR.s 			page 88


 2556              	.LVL189:
 2557              		.loc 2 1001 3 is_stmt 0 view .LVU747
 2558              		.thumb
 2559              		.syntax unified
 2560              	.LBE268:
 2561              	.LBE267:
 751:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2562              		.loc 1 751 10 view .LVU748
 2563 00e2 2D4A     		ldr	r2, .L185+4
 2564 00e4 1068     		ldr	r0, [r2]
 2565              	.LVL190:
 2566              	.LBB269:
 2567              	.LBI269:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2568              		.loc 2 981 31 is_stmt 1 view .LVU749
 2569              	.LBB270:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2570              		.loc 2 983 3 view .LVU750
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2571              		.loc 2 988 4 view .LVU751
 2572 00e6 4FF00072 		mov	r2, #33554432
 2573              		.syntax unified
 2574              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2575 00ea 92FAA2F2 		rbit r2, r2
 2576              	@ 0 "" 2
 2577              	.LVL191:
 2578              		.loc 2 1001 3 view .LVU752
 2579              		.loc 2 1001 3 is_stmt 0 view .LVU753
 2580              		.thumb
 2581              		.syntax unified
 2582              	.LBE270:
 2583              	.LBE269:
 751:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2584              		.loc 1 751 10 view .LVU754
 2585 00ee B2FA82F2 		clz	r2, r2
 2586 00f2 02F01F02 		and	r2, r2, #31
 2587 00f6 0121     		movs	r1, #1
 2588 00f8 01FA02F2 		lsl	r2, r1, r2
 751:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2589              		.loc 1 751 9 view .LVU755
 2590 00fc 1042     		tst	r0, r2
 2591 00fe BDD1     		bne	.L161
 753:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2592              		.loc 1 753 16 view .LVU756
 2593 0100 0120     		movs	r0, #1
 2594 0102 3DE0     		b	.L154
 2595              	.LVL192:
 2596              	.L157:
 780:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2597              		.loc 1 780 3 is_stmt 1 view .LVU757
 780:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2598              		.loc 1 780 17 is_stmt 0 view .LVU758
 2599 0104 234B     		ldr	r3, .L185
 2600 0106 1B68     		ldr	r3, [r3]
 2601 0108 03F00703 		and	r3, r3, #7
 780:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2602              		.loc 1 780 5 view .LVU759
ARM GAS  /tmp/ccVLLkPR.s 			page 89


 2603 010c AB42     		cmp	r3, r5
 2604 010e 0AD9     		bls	.L169
 783:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2605              		.loc 1 783 5 is_stmt 1 view .LVU760
 2606 0110 204A     		ldr	r2, .L185
 2607 0112 1368     		ldr	r3, [r2]
 2608 0114 23F00703 		bic	r3, r3, #7
 2609 0118 2B43     		orrs	r3, r3, r5
 2610 011a 1360     		str	r3, [r2]
 787:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2611              		.loc 1 787 5 view .LVU761
 787:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2612              		.loc 1 787 8 is_stmt 0 view .LVU762
 2613 011c 1368     		ldr	r3, [r2]
 2614 011e 03F00703 		and	r3, r3, #7
 787:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2615              		.loc 1 787 7 view .LVU763
 2616 0122 AB42     		cmp	r3, r5
 2617 0124 33D1     		bne	.L178
 2618              	.L169:
 794:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2619              		.loc 1 794 3 is_stmt 1 view .LVU764
 794:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2620              		.loc 1 794 25 is_stmt 0 view .LVU765
 2621 0126 2368     		ldr	r3, [r4]
 794:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2622              		.loc 1 794 5 view .LVU766
 2623 0128 13F0040F 		tst	r3, #4
 2624 012c 06D0     		beq	.L170
 796:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 2625              		.loc 1 796 5 is_stmt 1 view .LVU767
 797:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2626              		.loc 1 797 5 view .LVU768
 2627 012e 1A4A     		ldr	r2, .L185+4
 2628 0130 5368     		ldr	r3, [r2, #4]
 2629 0132 23F4E063 		bic	r3, r3, #1792
 2630 0136 E168     		ldr	r1, [r4, #12]
 2631 0138 0B43     		orrs	r3, r3, r1
 2632 013a 5360     		str	r3, [r2, #4]
 2633              	.L170:
 801:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2634              		.loc 1 801 3 view .LVU769
 801:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2635              		.loc 1 801 25 is_stmt 0 view .LVU770
 2636 013c 2368     		ldr	r3, [r4]
 801:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2637              		.loc 1 801 5 view .LVU771
 2638 013e 13F0080F 		tst	r3, #8
 2639 0142 07D0     		beq	.L171
 803:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 2640              		.loc 1 803 5 is_stmt 1 view .LVU772
 804:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2641              		.loc 1 804 5 view .LVU773
 2642 0144 144A     		ldr	r2, .L185+4
 2643 0146 5368     		ldr	r3, [r2, #4]
 2644 0148 23F46053 		bic	r3, r3, #14336
 2645 014c 2169     		ldr	r1, [r4, #16]
ARM GAS  /tmp/ccVLLkPR.s 			page 90


 2646 014e 43EAC103 		orr	r3, r3, r1, lsl #3
 2647 0152 5360     		str	r3, [r2, #4]
 2648              	.L171:
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2649              		.loc 1 808 3 view .LVU774
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2650              		.loc 1 808 21 is_stmt 0 view .LVU775
 2651 0154 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2652              	.LVL193:
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2653              		.loc 1 808 68 view .LVU776
 2654 0158 0F4B     		ldr	r3, .L185+4
 2655 015a 5B68     		ldr	r3, [r3, #4]
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2656              		.loc 1 808 75 view .LVU777
 2657 015c 03F0F003 		and	r3, r3, #240
 2658              	.LVL194:
 2659              	.LBB271:
 2660              	.LBI271:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2661              		.loc 2 981 31 is_stmt 1 view .LVU778
 2662              	.LBB272:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2663              		.loc 2 983 3 view .LVU779
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2664              		.loc 2 988 4 view .LVU780
 2665 0160 F022     		movs	r2, #240
 2666              		.syntax unified
 2667              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2668 0162 92FAA2F2 		rbit r2, r2
 2669              	@ 0 "" 2
 2670              	.LVL195:
 2671              		.loc 2 1001 3 view .LVU781
 2672              		.loc 2 1001 3 is_stmt 0 view .LVU782
 2673              		.thumb
 2674              		.syntax unified
 2675              	.LBE272:
 2676              	.LBE271:
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2677              		.loc 1 808 91 view .LVU783
 2678 0166 B2FA82F2 		clz	r2, r2
 2679 016a D340     		lsrs	r3, r3, r2
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2680              		.loc 1 808 63 view .LVU784
 2681 016c 0B4A     		ldr	r2, .L185+8
 2682 016e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2683              		.loc 1 808 47 view .LVU785
 2684 0170 D840     		lsrs	r0, r0, r3
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2685              		.loc 1 808 19 view .LVU786
 2686 0172 0B4B     		ldr	r3, .L185+12
 2687 0174 1860     		str	r0, [r3]
 811:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 2688              		.loc 1 811 3 is_stmt 1 view .LVU787
 2689 0176 0B4B     		ldr	r3, .L185+16
 2690 0178 1868     		ldr	r0, [r3]
ARM GAS  /tmp/ccVLLkPR.s 			page 91


 2691 017a FFF7FEFF 		bl	HAL_InitTick
 2692              	.LVL196:
 813:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2693              		.loc 1 813 3 view .LVU788
 813:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2694              		.loc 1 813 10 is_stmt 0 view .LVU789
 2695 017e 0020     		movs	r0, #0
 2696              	.L154:
 814:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2697              		.loc 1 814 1 view .LVU790
 2698 0180 70BD     		pop	{r4, r5, r6, pc}
 2699              	.LVL197:
 2700              	.L172:
 2701              		.cfi_def_cfa_offset 0
 2702              		.cfi_restore 4
 2703              		.cfi_restore 5
 2704              		.cfi_restore 6
 2705              		.cfi_restore 14
 701:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2706              		.loc 1 701 12 view .LVU791
 2707 0182 0120     		movs	r0, #1
 2708              	.LVL198:
 814:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2709              		.loc 1 814 1 view .LVU792
 2710 0184 7047     		bx	lr
 2711              	.LVL199:
 2712              	.L173:
 2713              		.cfi_def_cfa_offset 16
 2714              		.cfi_offset 4, -16
 2715              		.cfi_offset 5, -12
 2716              		.cfi_offset 6, -8
 2717              		.cfi_offset 14, -4
 722:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 2718              		.loc 1 722 14 view .LVU793
 2719 0186 0120     		movs	r0, #1
 2720              	.LVL200:
 722:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 2721              		.loc 1 722 14 view .LVU794
 2722 0188 FAE7     		b	.L154
 2723              	.LVL201:
 2724              	.L176:
 762:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2725              		.loc 1 762 16 view .LVU795
 2726 018a 0120     		movs	r0, #1
 2727 018c F8E7     		b	.L154
 2728              	.LVL202:
 2729              	.L178:
 789:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 2730              		.loc 1 789 14 view .LVU796
 2731 018e 0120     		movs	r0, #1
 2732 0190 F6E7     		b	.L154
 2733              	.L186:
 2734 0192 00BF     		.align	2
 2735              	.L185:
 2736 0194 00200240 		.word	1073881088
 2737 0198 00100240 		.word	1073876992
 2738 019c 00000000 		.word	AHBPrescTable
ARM GAS  /tmp/ccVLLkPR.s 			page 92


 2739 01a0 00000000 		.word	SystemCoreClock
 2740 01a4 00000000 		.word	uwTickPrio
 2741              		.cfi_endproc
 2742              	.LFE132:
 2744              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 2745              		.align	1
 2746              		.global	HAL_RCC_GetHCLKFreq
 2747              		.syntax unified
 2748              		.thumb
 2749              		.thumb_func
 2750              		.fpu fpv4-sp-d16
 2752              	HAL_RCC_GetHCLKFreq:
 2753              	.LFB137:
1020:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1021:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1022:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency     
1023:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
1024:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
1025:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * 
1026:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
1027:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         and updated within this function
1028:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HCLK frequency
1029:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1030:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
1031:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2754              		.loc 1 1031 1 is_stmt 1 view -0
 2755              		.cfi_startproc
 2756              		@ args = 0, pretend = 0, frame = 0
 2757              		@ frame_needed = 0, uses_anonymous_args = 0
 2758              		@ link register save eliminated.
1032:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return SystemCoreClock;
 2759              		.loc 1 1032 3 view .LVU798
1033:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2760              		.loc 1 1033 1 is_stmt 0 view .LVU799
 2761 0000 014B     		ldr	r3, .L188
 2762 0002 1868     		ldr	r0, [r3]
 2763 0004 7047     		bx	lr
 2764              	.L189:
 2765 0006 00BF     		.align	2
 2766              	.L188:
 2767 0008 00000000 		.word	SystemCoreClock
 2768              		.cfi_endproc
 2769              	.LFE137:
 2771              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 2772              		.align	1
 2773              		.global	HAL_RCC_GetPCLK1Freq
 2774              		.syntax unified
 2775              		.thumb
 2776              		.thumb_func
 2777              		.fpu fpv4-sp-d16
 2779              	HAL_RCC_GetPCLK1Freq:
 2780              	.LFB138:
1034:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1035:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1036:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency     
1037:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
1038:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
ARM GAS  /tmp/ccVLLkPR.s 			page 93


1039:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval PCLK1 frequency
1040:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1041:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
1042:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2781              		.loc 1 1042 1 is_stmt 1 view -0
 2782              		.cfi_startproc
 2783              		@ args = 0, pretend = 0, frame = 0
 2784              		@ frame_needed = 0, uses_anonymous_args = 0
 2785 0000 08B5     		push	{r3, lr}
 2786              		.cfi_def_cfa_offset 8
 2787              		.cfi_offset 3, -8
 2788              		.cfi_offset 14, -4
1043:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
1044:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BIT
 2789              		.loc 1 1044 3 view .LVU801
 2790              		.loc 1 1044 11 is_stmt 0 view .LVU802
 2791 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2792              	.LVL203:
 2793              		.loc 1 1044 54 view .LVU803
 2794 0006 074B     		ldr	r3, .L192
 2795 0008 5B68     		ldr	r3, [r3, #4]
 2796              		.loc 1 1044 61 view .LVU804
 2797 000a 03F4E063 		and	r3, r3, #1792
 2798              	.LVL204:
 2799              	.LBB273:
 2800              	.LBI273:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2801              		.loc 2 981 31 is_stmt 1 view .LVU805
 2802              	.LBB274:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2803              		.loc 2 983 3 view .LVU806
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2804              		.loc 2 988 4 view .LVU807
 2805 000e 4FF4E062 		mov	r2, #1792
 2806              		.syntax unified
 2807              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2808 0012 92FAA2F2 		rbit r2, r2
 2809              	@ 0 "" 2
 2810              	.LVL205:
 2811              		.loc 2 1001 3 view .LVU808
 2812              		.loc 2 1001 3 is_stmt 0 view .LVU809
 2813              		.thumb
 2814              		.syntax unified
 2815              	.LBE274:
 2816              	.LBE273:
 2817              		.loc 1 1044 79 view .LVU810
 2818 0016 B2FA82F2 		clz	r2, r2
 2819 001a D340     		lsrs	r3, r3, r2
 2820              		.loc 1 1044 49 view .LVU811
 2821 001c 024A     		ldr	r2, .L192+4
 2822 001e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
1045:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }    
 2823              		.loc 1 1045 1 view .LVU812
 2824 0020 D840     		lsrs	r0, r0, r3
 2825 0022 08BD     		pop	{r3, pc}
 2826              	.L193:
 2827              		.align	2
ARM GAS  /tmp/ccVLLkPR.s 			page 94


 2828              	.L192:
 2829 0024 00100240 		.word	1073876992
 2830 0028 00000000 		.word	APBPrescTable
 2831              		.cfi_endproc
 2832              	.LFE138:
 2834              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 2835              		.align	1
 2836              		.global	HAL_RCC_GetPCLK2Freq
 2837              		.syntax unified
 2838              		.thumb
 2839              		.thumb_func
 2840              		.fpu fpv4-sp-d16
 2842              	HAL_RCC_GetPCLK2Freq:
 2843              	.LFB139:
1046:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1047:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1048:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the PCLK2 frequency     
1049:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
1050:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
1051:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval PCLK2 frequency
1052:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1053:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
1054:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2844              		.loc 1 1054 1 is_stmt 1 view -0
 2845              		.cfi_startproc
 2846              		@ args = 0, pretend = 0, frame = 0
 2847              		@ frame_needed = 0, uses_anonymous_args = 0
 2848 0000 08B5     		push	{r3, lr}
 2849              		.cfi_def_cfa_offset 8
 2850              		.cfi_offset 3, -8
 2851              		.cfi_offset 14, -4
1055:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
1056:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITN
 2852              		.loc 1 1056 3 view .LVU814
 2853              		.loc 1 1056 11 is_stmt 0 view .LVU815
 2854 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2855              	.LVL206:
 2856              		.loc 1 1056 53 view .LVU816
 2857 0006 074B     		ldr	r3, .L196
 2858 0008 5B68     		ldr	r3, [r3, #4]
 2859              		.loc 1 1056 60 view .LVU817
 2860 000a 03F46053 		and	r3, r3, #14336
 2861              	.LVL207:
 2862              	.LBB275:
 2863              	.LBI275:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2864              		.loc 2 981 31 is_stmt 1 view .LVU818
 2865              	.LBB276:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2866              		.loc 2 983 3 view .LVU819
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2867              		.loc 2 988 4 view .LVU820
 2868 000e 4FF46052 		mov	r2, #14336
 2869              		.syntax unified
 2870              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2871 0012 92FAA2F2 		rbit r2, r2
 2872              	@ 0 "" 2
ARM GAS  /tmp/ccVLLkPR.s 			page 95


 2873              	.LVL208:
 2874              		.loc 2 1001 3 view .LVU821
 2875              		.loc 2 1001 3 is_stmt 0 view .LVU822
 2876              		.thumb
 2877              		.syntax unified
 2878              	.LBE276:
 2879              	.LBE275:
 2880              		.loc 1 1056 78 view .LVU823
 2881 0016 B2FA82F2 		clz	r2, r2
 2882 001a D340     		lsrs	r3, r3, r2
 2883              		.loc 1 1056 48 view .LVU824
 2884 001c 024A     		ldr	r2, .L196+4
 2885 001e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
1057:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** } 
 2886              		.loc 1 1057 1 view .LVU825
 2887 0020 D840     		lsrs	r0, r0, r3
 2888 0022 08BD     		pop	{r3, pc}
 2889              	.L197:
 2890              		.align	2
 2891              	.L196:
 2892 0024 00100240 		.word	1073876992
 2893 0028 00000000 		.word	APBPrescTable
 2894              		.cfi_endproc
 2895              	.LFE139:
 2897              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 2898              		.align	1
 2899              		.global	HAL_RCC_GetOscConfig
 2900              		.syntax unified
 2901              		.thumb
 2902              		.thumb_func
 2903              		.fpu fpv4-sp-d16
 2905              	HAL_RCC_GetOscConfig:
 2906              	.LVL209:
 2907              	.LFB140:
1058:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1059:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1060:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal 
1061:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * RCC configuration registers.
1062:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that 
1063:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * will be configured.
1064:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1065:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1066:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
1067:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2908              		.loc 1 1067 1 is_stmt 1 view -0
 2909              		.cfi_startproc
 2910              		@ args = 0, pretend = 0, frame = 0
 2911              		@ frame_needed = 0, uses_anonymous_args = 0
 2912              		@ link register save eliminated.
1068:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
1069:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_OscInitStruct != NULL);
 2913              		.loc 1 1069 3 view .LVU827
1070:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1071:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
1072:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI  \
 2914              		.loc 1 1072 3 view .LVU828
 2915              		.loc 1 1072 37 is_stmt 0 view .LVU829
ARM GAS  /tmp/ccVLLkPR.s 			page 96


 2916 0000 0F23     		movs	r3, #15
 2917 0002 0360     		str	r3, [r0]
1073:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                   | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
1074:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1075:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1076:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
1077:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 2918              		.loc 1 1077 3 is_stmt 1 view .LVU830
 2919              		.loc 1 1077 10 is_stmt 0 view .LVU831
 2920 0004 2A4B     		ldr	r3, .L211
 2921 0006 1B68     		ldr	r3, [r3]
 2922              		.loc 1 1077 5 view .LVU832
 2923 0008 13F4802F 		tst	r3, #262144
 2924 000c 30D0     		beq	.L199
1078:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1079:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 2925              		.loc 1 1079 5 is_stmt 1 view .LVU833
 2926              		.loc 1 1079 33 is_stmt 0 view .LVU834
 2927 000e 4FF4A023 		mov	r3, #327680
 2928 0012 4360     		str	r3, [r0, #4]
 2929              	.L200:
1080:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1081:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
1082:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1083:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
1084:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1085:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1086:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1087:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
1088:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1089:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
1090:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->HSEPredivValue = __HAL_RCC_HSE_GET_PREDIV();
 2930              		.loc 1 1090 3 is_stmt 1 view .LVU835
 2931              		.loc 1 1090 39 is_stmt 0 view .LVU836
 2932 0014 264A     		ldr	r2, .L211
 2933 0016 D36A     		ldr	r3, [r2, #44]
 2934 0018 03F00F03 		and	r3, r3, #15
 2935              		.loc 1 1090 37 view .LVU837
 2936 001c 8360     		str	r3, [r0, #8]
1091:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
1092:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1093:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
1094:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 2937              		.loc 1 1094 3 is_stmt 1 view .LVU838
 2938              		.loc 1 1094 10 is_stmt 0 view .LVU839
 2939 001e 1368     		ldr	r3, [r2]
 2940              		.loc 1 1094 5 view .LVU840
 2941 0020 13F0010F 		tst	r3, #1
 2942 0024 30D0     		beq	.L202
1095:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1096:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 2943              		.loc 1 1096 5 is_stmt 1 view .LVU841
 2944              		.loc 1 1096 33 is_stmt 0 view .LVU842
 2945 0026 0123     		movs	r3, #1
 2946 0028 0361     		str	r3, [r0, #16]
 2947              	.L203:
1097:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
ARM GAS  /tmp/ccVLLkPR.s 			page 97


1098:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1099:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1100:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
1101:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1102:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1103:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR & RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_
 2948              		.loc 1 1103 3 is_stmt 1 view .LVU843
 2949              		.loc 1 1103 59 is_stmt 0 view .LVU844
 2950 002a 214A     		ldr	r2, .L211
 2951 002c 1368     		ldr	r3, [r2]
 2952              		.loc 1 1103 44 view .LVU845
 2953 002e C3F3C403 		ubfx	r3, r3, #3, #5
 2954              		.loc 1 1103 42 view .LVU846
 2955 0032 4361     		str	r3, [r0, #20]
1104:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1105:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1106:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 2956              		.loc 1 1106 3 is_stmt 1 view .LVU847
 2957              		.loc 1 1106 10 is_stmt 0 view .LVU848
 2958 0034 136A     		ldr	r3, [r2, #32]
 2959              		.loc 1 1106 5 view .LVU849
 2960 0036 13F0040F 		tst	r3, #4
 2961 003a 28D0     		beq	.L204
1107:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1108:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 2962              		.loc 1 1108 5 is_stmt 1 view .LVU850
 2963              		.loc 1 1108 33 is_stmt 0 view .LVU851
 2964 003c 0523     		movs	r3, #5
 2965 003e C360     		str	r3, [r0, #12]
 2966              	.L205:
1109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1110:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
1111:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1112:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
1113:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1114:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1115:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1116:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
1117:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1118:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1119:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1120:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 2967              		.loc 1 1120 3 is_stmt 1 view .LVU852
 2968              		.loc 1 1120 10 is_stmt 0 view .LVU853
 2969 0040 1B4B     		ldr	r3, .L211
 2970 0042 5B6A     		ldr	r3, [r3, #36]
 2971              		.loc 1 1120 5 view .LVU854
 2972 0044 13F0010F 		tst	r3, #1
 2973 0048 2CD0     		beq	.L207
1121:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1122:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 2974              		.loc 1 1122 5 is_stmt 1 view .LVU855
 2975              		.loc 1 1122 33 is_stmt 0 view .LVU856
 2976 004a 0123     		movs	r3, #1
 2977 004c 8361     		str	r3, [r0, #24]
 2978              	.L208:
1123:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
ARM GAS  /tmp/ccVLLkPR.s 			page 98


1124:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1125:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1126:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
1127:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1128:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1129:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1130:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1131:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 2979              		.loc 1 1131 3 is_stmt 1 view .LVU857
 2980              		.loc 1 1131 10 is_stmt 0 view .LVU858
 2981 004e 184B     		ldr	r3, .L211
 2982 0050 1B68     		ldr	r3, [r3]
 2983              		.loc 1 1131 5 view .LVU859
 2984 0052 13F0807F 		tst	r3, #16777216
 2985 0056 28D0     		beq	.L209
1132:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1133:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 2986              		.loc 1 1133 5 is_stmt 1 view .LVU860
 2987              		.loc 1 1133 37 is_stmt 0 view .LVU861
 2988 0058 0223     		movs	r3, #2
 2989 005a C361     		str	r3, [r0, #28]
 2990              	.L210:
1134:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1135:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1136:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1137:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
1138:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1139:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLSRC);
 2991              		.loc 1 1139 3 is_stmt 1 view .LVU862
 2992              		.loc 1 1139 52 is_stmt 0 view .LVU863
 2993 005c 144A     		ldr	r2, .L211
 2994 005e 5368     		ldr	r3, [r2, #4]
 2995              		.loc 1 1139 38 view .LVU864
 2996 0060 03F48033 		and	r3, r3, #65536
 2997              		.loc 1 1139 36 view .LVU865
 2998 0064 0362     		str	r3, [r0, #32]
1140:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLMUL = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLMUL);
 2999              		.loc 1 1140 3 is_stmt 1 view .LVU866
 3000              		.loc 1 1140 49 is_stmt 0 view .LVU867
 3001 0066 5368     		ldr	r3, [r2, #4]
 3002              		.loc 1 1140 35 view .LVU868
 3003 0068 03F47013 		and	r3, r3, #3932160
 3004              		.loc 1 1140 33 view .LVU869
 3005 006c 4362     		str	r3, [r0, #36]
1141:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
1142:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PREDIV = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV);
1143:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
1144:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3006              		.loc 1 1144 1 view .LVU870
 3007 006e 7047     		bx	lr
 3008              	.L199:
1081:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3009              		.loc 1 1081 8 is_stmt 1 view .LVU871
1081:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3010              		.loc 1 1081 15 is_stmt 0 view .LVU872
 3011 0070 0F4B     		ldr	r3, .L211
 3012 0072 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccVLLkPR.s 			page 99


1081:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3013              		.loc 1 1081 10 view .LVU873
 3014 0074 13F4803F 		tst	r3, #65536
 3015 0078 03D0     		beq	.L201
1083:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3016              		.loc 1 1083 5 is_stmt 1 view .LVU874
1083:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3017              		.loc 1 1083 33 is_stmt 0 view .LVU875
 3018 007a 4FF48033 		mov	r3, #65536
 3019 007e 4360     		str	r3, [r0, #4]
 3020 0080 C8E7     		b	.L200
 3021              	.L201:
1087:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3022              		.loc 1 1087 5 is_stmt 1 view .LVU876
1087:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3023              		.loc 1 1087 33 is_stmt 0 view .LVU877
 3024 0082 0023     		movs	r3, #0
 3025 0084 4360     		str	r3, [r0, #4]
 3026 0086 C5E7     		b	.L200
 3027              	.L202:
1100:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3028              		.loc 1 1100 5 is_stmt 1 view .LVU878
1100:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3029              		.loc 1 1100 33 is_stmt 0 view .LVU879
 3030 0088 0023     		movs	r3, #0
 3031 008a 0361     		str	r3, [r0, #16]
 3032 008c CDE7     		b	.L203
 3033              	.L204:
1110:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3034              		.loc 1 1110 8 is_stmt 1 view .LVU880
1110:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3035              		.loc 1 1110 15 is_stmt 0 view .LVU881
 3036 008e 084B     		ldr	r3, .L211
 3037 0090 1B6A     		ldr	r3, [r3, #32]
1110:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3038              		.loc 1 1110 10 view .LVU882
 3039 0092 13F0010F 		tst	r3, #1
 3040 0096 02D0     		beq	.L206
1112:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3041              		.loc 1 1112 5 is_stmt 1 view .LVU883
1112:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3042              		.loc 1 1112 33 is_stmt 0 view .LVU884
 3043 0098 0123     		movs	r3, #1
 3044 009a C360     		str	r3, [r0, #12]
 3045 009c D0E7     		b	.L205
 3046              	.L206:
1116:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3047              		.loc 1 1116 5 is_stmt 1 view .LVU885
1116:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3048              		.loc 1 1116 33 is_stmt 0 view .LVU886
 3049 009e 0023     		movs	r3, #0
 3050 00a0 C360     		str	r3, [r0, #12]
 3051 00a2 CDE7     		b	.L205
 3052              	.L207:
1126:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3053              		.loc 1 1126 5 is_stmt 1 view .LVU887
1126:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
ARM GAS  /tmp/ccVLLkPR.s 			page 100


 3054              		.loc 1 1126 33 is_stmt 0 view .LVU888
 3055 00a4 0023     		movs	r3, #0
 3056 00a6 8361     		str	r3, [r0, #24]
 3057 00a8 D1E7     		b	.L208
 3058              	.L209:
1137:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3059              		.loc 1 1137 5 is_stmt 1 view .LVU889
1137:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3060              		.loc 1 1137 37 is_stmt 0 view .LVU890
 3061 00aa 0123     		movs	r3, #1
 3062 00ac C361     		str	r3, [r0, #28]
 3063 00ae D5E7     		b	.L210
 3064              	.L212:
 3065              		.align	2
 3066              	.L211:
 3067 00b0 00100240 		.word	1073876992
 3068              		.cfi_endproc
 3069              	.LFE140:
 3071              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 3072              		.align	1
 3073              		.global	HAL_RCC_GetClockConfig
 3074              		.syntax unified
 3075              		.thumb
 3076              		.thumb_func
 3077              		.fpu fpv4-sp-d16
 3079              	HAL_RCC_GetClockConfig:
 3080              	.LVL210:
 3081              	.LFB141:
1145:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1146:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1147:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal 
1148:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * RCC configuration registers.
1149:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that 
1150:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * contains the current clock configuration.
1151:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  pFLatency Pointer on the Flash Latency.
1152:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1153:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1154:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1155:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3082              		.loc 1 1155 1 is_stmt 1 view -0
 3083              		.cfi_startproc
 3084              		@ args = 0, pretend = 0, frame = 0
 3085              		@ frame_needed = 0, uses_anonymous_args = 0
 3086              		@ link register save eliminated.
1156:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
1157:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_ClkInitStruct != NULL);
 3087              		.loc 1 1157 3 view .LVU892
1158:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(pFLatency != NULL);
 3088              		.loc 1 1158 3 view .LVU893
1159:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1160:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1161:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 3089              		.loc 1 1161 3 view .LVU894
 3090              		.loc 1 1161 32 is_stmt 0 view .LVU895
 3091 0000 0F23     		movs	r3, #15
 3092 0002 0360     		str	r3, [r0]
1162:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
ARM GAS  /tmp/ccVLLkPR.s 			page 101


1163:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/ 
1164:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 3093              		.loc 1 1164 3 is_stmt 1 view .LVU896
 3094              		.loc 1 1164 51 is_stmt 0 view .LVU897
 3095 0004 0B4B     		ldr	r3, .L214
 3096 0006 5A68     		ldr	r2, [r3, #4]
 3097              		.loc 1 1164 37 view .LVU898
 3098 0008 02F00302 		and	r2, r2, #3
 3099              		.loc 1 1164 35 view .LVU899
 3100 000c 4260     		str	r2, [r0, #4]
1165:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1166:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/ 
1167:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 3101              		.loc 1 1167 3 is_stmt 1 view .LVU900
 3102              		.loc 1 1167 52 is_stmt 0 view .LVU901
 3103 000e 5A68     		ldr	r2, [r3, #4]
 3104              		.loc 1 1167 38 view .LVU902
 3105 0010 02F0F002 		and	r2, r2, #240
 3106              		.loc 1 1167 36 view .LVU903
 3107 0014 8260     		str	r2, [r0, #8]
1168:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1169:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/ 
1170:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 3108              		.loc 1 1170 3 is_stmt 1 view .LVU904
 3109              		.loc 1 1170 53 is_stmt 0 view .LVU905
 3110 0016 5A68     		ldr	r2, [r3, #4]
 3111              		.loc 1 1170 39 view .LVU906
 3112 0018 02F4E062 		and	r2, r2, #1792
 3113              		.loc 1 1170 37 view .LVU907
 3114 001c C260     		str	r2, [r0, #12]
1171:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1172:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/ 
1173:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 3115              		.loc 1 1173 3 is_stmt 1 view .LVU908
 3116              		.loc 1 1173 54 is_stmt 0 view .LVU909
 3117 001e 5B68     		ldr	r3, [r3, #4]
 3118              		.loc 1 1173 39 view .LVU910
 3119 0020 DB08     		lsrs	r3, r3, #3
 3120 0022 03F4E063 		and	r3, r3, #1792
 3121              		.loc 1 1173 37 view .LVU911
 3122 0026 0361     		str	r3, [r0, #16]
1174:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1175:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/   
1176:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 3123              		.loc 1 1176 3 is_stmt 1 view .LVU912
 3124              		.loc 1 1176 32 is_stmt 0 view .LVU913
 3125 0028 034B     		ldr	r3, .L214+4
 3126 002a 1B68     		ldr	r3, [r3]
 3127              		.loc 1 1176 16 view .LVU914
 3128 002c 03F00703 		and	r3, r3, #7
 3129              		.loc 1 1176 14 view .LVU915
 3130 0030 0B60     		str	r3, [r1]
1177:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3131              		.loc 1 1177 1 view .LVU916
 3132 0032 7047     		bx	lr
 3133              	.L215:
 3134              		.align	2
ARM GAS  /tmp/ccVLLkPR.s 			page 102


 3135              	.L214:
 3136 0034 00100240 		.word	1073876992
 3137 0038 00200240 		.word	1073881088
 3138              		.cfi_endproc
 3139              	.LFE141:
 3141              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 3142              		.align	1
 3143              		.weak	HAL_RCC_CSSCallback
 3144              		.syntax unified
 3145              		.thumb
 3146              		.thumb_func
 3147              		.fpu fpv4-sp-d16
 3149              	HAL_RCC_CSSCallback:
 3150              	.LFB143:
1178:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1179:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1180:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
1181:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1182:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1183:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1184:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1185:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
1186:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
1187:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(__HAL_RCC_GET_IT(RCC_IT_CSS))
1188:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1189:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1190:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
1191:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
1192:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1193:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
1194:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1195:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
1196:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1197:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1198:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1199:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval none
1200:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1201:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1202:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3151              		.loc 1 1202 1 is_stmt 1 view -0
 3152              		.cfi_startproc
 3153              		@ args = 0, pretend = 0, frame = 0
 3154              		@ frame_needed = 0, uses_anonymous_args = 0
 3155              		@ link register save eliminated.
1203:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1204:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     the HAL_RCC_CSSCallback could be implemented in the user file
1205:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     */ 
1206:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3156              		.loc 1 1206 1 view .LVU918
 3157 0000 7047     		bx	lr
 3158              		.cfi_endproc
 3159              	.LFE143:
 3161              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 3162              		.align	1
 3163              		.global	HAL_RCC_NMI_IRQHandler
 3164              		.syntax unified
 3165              		.thumb
ARM GAS  /tmp/ccVLLkPR.s 			page 103


 3166              		.thumb_func
 3167              		.fpu fpv4-sp-d16
 3169              	HAL_RCC_NMI_IRQHandler:
 3170              	.LFB142:
1185:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
 3171              		.loc 1 1185 1 view -0
 3172              		.cfi_startproc
 3173              		@ args = 0, pretend = 0, frame = 0
 3174              		@ frame_needed = 0, uses_anonymous_args = 0
 3175 0000 08B5     		push	{r3, lr}
 3176              		.cfi_def_cfa_offset 8
 3177              		.cfi_offset 3, -8
 3178              		.cfi_offset 14, -4
1187:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3179              		.loc 1 1187 3 view .LVU920
1187:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3180              		.loc 1 1187 6 is_stmt 0 view .LVU921
 3181 0002 064B     		ldr	r3, .L221
 3182 0004 9B68     		ldr	r3, [r3, #8]
1187:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3183              		.loc 1 1187 5 view .LVU922
 3184 0006 13F0800F 		tst	r3, #128
 3185 000a 00D1     		bne	.L220
 3186              	.L217:
1195:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 3187              		.loc 1 1195 1 view .LVU923
 3188 000c 08BD     		pop	{r3, pc}
 3189              	.L220:
1190:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 3190              		.loc 1 1190 5 is_stmt 1 view .LVU924
 3191 000e FFF7FEFF 		bl	HAL_RCC_CSSCallback
 3192              	.LVL211:
1193:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3193              		.loc 1 1193 5 view .LVU925
 3194 0012 024B     		ldr	r3, .L221
 3195 0014 8022     		movs	r2, #128
 3196 0016 9A72     		strb	r2, [r3, #10]
1195:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 3197              		.loc 1 1195 1 is_stmt 0 view .LVU926
 3198 0018 F8E7     		b	.L217
 3199              	.L222:
 3200 001a 00BF     		.align	2
 3201              	.L221:
 3202 001c 00100240 		.word	1073876992
 3203              		.cfi_endproc
 3204              	.LFE142:
 3206              		.section	.rodata.aPLLMULFactorTable,"a"
 3207              		.align	2
 3208              		.set	.LANCHOR0,. + 0
 3211              	aPLLMULFactorTable:
 3212 0000 02030405 		.ascii	"\002\003\004\005\006\007\010\011\012\013\014\015\016"
 3212      06070809 
 3212      0A0B0C0D 
 3212      0E
 3213 000d 0F1010   		.ascii	"\017\020\020"
 3214              		.section	.rodata.aPredivFactorTable,"a"
 3215              		.align	2
ARM GAS  /tmp/ccVLLkPR.s 			page 104


 3216              		.set	.LANCHOR1,. + 0
 3219              	aPredivFactorTable:
 3220 0000 01020304 		.ascii	"\001\002\003\004\005\006\007\010\011\012\013\014\015"
 3220      05060708 
 3220      090A0B0C 
 3220      0D
 3221 000d 0E0F10   		.ascii	"\016\017\020"
 3222              		.text
 3223              	.Letext0:
 3224              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 3225              		.file 4 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 3226              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xc.h"
 3227              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 3228              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 3229              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 3230              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 3231              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
ARM GAS  /tmp/ccVLLkPR.s 			page 105


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3xx_hal_rcc.c
     /tmp/ccVLLkPR.s:18     .text.HAL_RCC_DeInit:0000000000000000 $t
     /tmp/ccVLLkPR.s:26     .text.HAL_RCC_DeInit:0000000000000000 HAL_RCC_DeInit
     /tmp/ccVLLkPR.s:228    .text.HAL_RCC_DeInit:00000000000000dc $d
     /tmp/ccVLLkPR.s:238    .text.HAL_RCC_OscConfig:0000000000000000 $t
     /tmp/ccVLLkPR.s:245    .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
     /tmp/ccVLLkPR.s:1057   .text.HAL_RCC_OscConfig:00000000000002ec $d
     /tmp/ccVLLkPR.s:1068   .text.HAL_RCC_OscConfig:00000000000002f4 $t
     /tmp/ccVLLkPR.s:1920   .text.HAL_RCC_OscConfig:00000000000005dc $d
     /tmp/ccVLLkPR.s:1927   .text.HAL_RCC_OscConfig:00000000000005e8 $t
     /tmp/ccVLLkPR.s:2024   .text.HAL_RCC_OscConfig:0000000000000630 $d
     /tmp/ccVLLkPR.s:2029   .text.HAL_RCC_MCOConfig:0000000000000000 $t
     /tmp/ccVLLkPR.s:2036   .text.HAL_RCC_MCOConfig:0000000000000000 HAL_RCC_MCOConfig
     /tmp/ccVLLkPR.s:2118   .text.HAL_RCC_MCOConfig:0000000000000048 $d
     /tmp/ccVLLkPR.s:2123   .text.HAL_RCC_EnableCSS:0000000000000000 $t
     /tmp/ccVLLkPR.s:2130   .text.HAL_RCC_EnableCSS:0000000000000000 HAL_RCC_EnableCSS
     /tmp/ccVLLkPR.s:2171   .text.HAL_RCC_DisableCSS:0000000000000000 $t
     /tmp/ccVLLkPR.s:2178   .text.HAL_RCC_DisableCSS:0000000000000000 HAL_RCC_DisableCSS
     /tmp/ccVLLkPR.s:2219   .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
     /tmp/ccVLLkPR.s:2226   .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
     /tmp/ccVLLkPR.s:2303   .text.HAL_RCC_GetSysClockFreq:0000000000000048 $d
     /tmp/ccVLLkPR.s:2313   .text.HAL_RCC_ClockConfig:0000000000000000 $t
     /tmp/ccVLLkPR.s:2320   .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
     /tmp/ccVLLkPR.s:2736   .text.HAL_RCC_ClockConfig:0000000000000194 $d
     /tmp/ccVLLkPR.s:2745   .text.HAL_RCC_GetHCLKFreq:0000000000000000 $t
     /tmp/ccVLLkPR.s:2752   .text.HAL_RCC_GetHCLKFreq:0000000000000000 HAL_RCC_GetHCLKFreq
     /tmp/ccVLLkPR.s:2767   .text.HAL_RCC_GetHCLKFreq:0000000000000008 $d
     /tmp/ccVLLkPR.s:2772   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
     /tmp/ccVLLkPR.s:2779   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
     /tmp/ccVLLkPR.s:2829   .text.HAL_RCC_GetPCLK1Freq:0000000000000024 $d
     /tmp/ccVLLkPR.s:2835   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
     /tmp/ccVLLkPR.s:2842   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
     /tmp/ccVLLkPR.s:2892   .text.HAL_RCC_GetPCLK2Freq:0000000000000024 $d
     /tmp/ccVLLkPR.s:2898   .text.HAL_RCC_GetOscConfig:0000000000000000 $t
     /tmp/ccVLLkPR.s:2905   .text.HAL_RCC_GetOscConfig:0000000000000000 HAL_RCC_GetOscConfig
     /tmp/ccVLLkPR.s:3067   .text.HAL_RCC_GetOscConfig:00000000000000b0 $d
     /tmp/ccVLLkPR.s:3072   .text.HAL_RCC_GetClockConfig:0000000000000000 $t
     /tmp/ccVLLkPR.s:3079   .text.HAL_RCC_GetClockConfig:0000000000000000 HAL_RCC_GetClockConfig
     /tmp/ccVLLkPR.s:3136   .text.HAL_RCC_GetClockConfig:0000000000000034 $d
     /tmp/ccVLLkPR.s:3142   .text.HAL_RCC_CSSCallback:0000000000000000 $t
     /tmp/ccVLLkPR.s:3149   .text.HAL_RCC_CSSCallback:0000000000000000 HAL_RCC_CSSCallback
     /tmp/ccVLLkPR.s:3162   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 $t
     /tmp/ccVLLkPR.s:3169   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 HAL_RCC_NMI_IRQHandler
     /tmp/ccVLLkPR.s:3202   .text.HAL_RCC_NMI_IRQHandler:000000000000001c $d
     /tmp/ccVLLkPR.s:3207   .rodata.aPLLMULFactorTable:0000000000000000 $d
     /tmp/ccVLLkPR.s:3211   .rodata.aPLLMULFactorTable:0000000000000000 aPLLMULFactorTable
     /tmp/ccVLLkPR.s:3215   .rodata.aPredivFactorTable:0000000000000000 $d
     /tmp/ccVLLkPR.s:3219   .rodata.aPredivFactorTable:0000000000000000 aPredivFactorTable

UNDEFINED SYMBOLS
HAL_GetTick
HAL_InitTick
SystemCoreClock
uwTickPrio
HAL_GPIO_Init
AHBPrescTable
ARM GAS  /tmp/ccVLLkPR.s 			page 106


APBPrescTable
