============================================================
   Tang Dynasty, V6.2.168116
   Copyright (c) 2012-2025 Anlogic Inc.
   Executable = C:/Anlogic/TD/bin/td.exe
   Built at =   16:32:07 Jun 12 2025
   Run by =     xvhao
   Run Date =   Wed Oct 29 21:12:32 2025

   Run on =     XU
============================================================
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-5303 WARNING: Run phy_1 failed.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 2.223008s wall, 2.156250s user + 0.187500s system = 2.343750s CPU (105.4%)

PHY-1001 : Build lut bridge;  0.044087s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (106.3%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 193 feed throughs used by 148 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  4.435966s wall, 4.203125s user + 0.312500s system = 4.515625s CPU (101.8%)

RUN-1004 : used memory is 720 MB, reserved memory is 684 MB, peak memory is 792 MB
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.502964s wall, 0.484375s user + 0.031250s system = 0.515625s CPU (102.5%)

PHY-1001 : Build lut bridge;  0.046572s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (100.7%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 174 feed throughs used by 132 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.213217s wall, 2.875000s user + 0.250000s system = 3.125000s CPU (97.3%)

RUN-1004 : used memory is 740 MB, reserved memory is 695 MB, peak memory is 809 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.492808s wall, 0.453125s user + 0.046875s system = 0.500000s CPU (101.5%)

PHY-1001 : Build lut bridge;  0.050026s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (93.7%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 186 feed throughs used by 148 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.072252s wall, 2.625000s user + 0.406250s system = 3.031250s CPU (98.7%)

RUN-1004 : used memory is 683 MB, reserved memory is 704 MB, peak memory is 809 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.592474s wall, 0.593750s user + 0.078125s system = 0.671875s CPU (113.4%)

PHY-1001 : Build lut bridge;  0.058699s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (106.5%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 191 feed throughs used by 160 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.909412s wall, 3.687500s user + 0.375000s system = 4.062500s CPU (103.9%)

RUN-1004 : used memory is 688 MB, reserved memory is 711 MB, peak memory is 809 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-5303 WARNING: Run syn_1 failed.
RUN-1002 : start command "save_best_bits"
GUI-5001 WARNING: Failed to copy the targe file(C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/import/udp_simple_send.v), because a file with the same name already exists in the project directory.Please rename and try again.
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.606081s wall, 0.578125s user + 0.125000s system = 0.703125s CPU (116.0%)

PHY-1001 : Build lut bridge;  0.070105s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (111.4%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : 207 feed throughs used by 162 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.857741s wall, 3.312500s user + 0.937500s system = 4.250000s CPU (110.2%)

RUN-1004 : used memory is 718 MB, reserved memory is 723 MB, peak memory is 809 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.482499s wall, 0.468750s user + 0.156250s system = 0.625000s CPU (129.5%)

PHY-1001 : Build lut bridge;  0.064684s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (193.2%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 203 feed throughs used by 166 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.325681s wall, 2.875000s user + 1.000000s system = 3.875000s CPU (116.5%)

RUN-1004 : used memory is 751 MB, reserved memory is 763 MB, peak memory is 809 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.686063s wall, 0.671875s user + 0.062500s system = 0.734375s CPU (107.0%)

PHY-1001 : Build lut bridge;  0.097159s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (96.5%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 181 feed throughs used by 151 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  4.054624s wall, 3.640625s user + 0.500000s system = 4.140625s CPU (102.1%)

RUN-1004 : used memory is 751 MB, reserved memory is 763 MB, peak memory is 809 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.532602s wall, 0.562500s user + 0.078125s system = 0.640625s CPU (120.3%)

PHY-1001 : Build lut bridge;  0.078384s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (119.6%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 166 feed throughs used by 134 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.544808s wall, 3.718750s user + 0.515625s system = 4.234375s CPU (119.5%)

RUN-1004 : used memory is 760 MB, reserved memory is 770 MB, peak memory is 809 MB
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.602559s wall, 0.578125s user + 0.078125s system = 0.656250s CPU (108.9%)

PHY-1001 : Build lut bridge;  0.095011s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (115.1%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 203 feed throughs used by 166 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.673036s wall, 3.437500s user + 0.359375s system = 3.796875s CPU (103.4%)

RUN-1004 : used memory is 754 MB, reserved memory is 769 MB, peak memory is 809 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.533488s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (102.5%)

PHY-1001 : Build lut bridge;  0.073237s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (128.0%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 166 feed throughs used by 134 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.417196s wall, 3.187500s user + 0.593750s system = 3.781250s CPU (110.7%)

RUN-1004 : used memory is 762 MB, reserved memory is 778 MB, peak memory is 809 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1410 : Run phy_1 success.
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.659986s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (101.8%)

PHY-1001 : Build lut bridge;  0.103499s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (105.7%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 161 feed throughs used by 126 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.817945s wall, 3.531250s user + 0.328125s system = 3.859375s CPU (101.1%)

RUN-1004 : used memory is 769 MB, reserved memory is 787 MB, peak memory is 809 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.748792s wall, 0.687500s user + 0.078125s system = 0.765625s CPU (102.2%)

PHY-1001 : Build lut bridge;  0.111719s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (97.9%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : 181 feed throughs used by 151 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  4.280825s wall, 3.625000s user + 0.703125s system = 4.328125s CPU (101.1%)

RUN-1004 : used memory is 755 MB, reserved memory is 782 MB, peak memory is 809 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.524051s wall, 0.375000s user + 0.250000s system = 0.625000s CPU (119.3%)

PHY-1001 : Build lut bridge;  0.071814s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (87.0%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 183 feed throughs used by 162 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.609770s wall, 2.875000s user + 1.125000s system = 4.000000s CPU (110.8%)

RUN-1004 : used memory is 754 MB, reserved memory is 788 MB, peak memory is 809 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
HDL-8007 ERROR: declarations are not allowed in an unnamed block in import/udp_simple_send.v(168)
HDL-8007 ERROR: ignore module module due to previous errors in import/udp_simple_send.v(6)
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
HDL-8007 ERROR: declarations are not allowed in an unnamed block in import/udp_simple_send.v(172)
HDL-8007 ERROR: ignore module module due to previous errors in import/udp_simple_send.v(6)
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.773105s wall, 0.687500s user + 0.171875s system = 0.859375s CPU (111.2%)

PHY-1001 : Build lut bridge;  0.095921s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (114.0%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 168 feed throughs used by 130 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  4.601942s wall, 4.156250s user + 0.843750s system = 5.000000s CPU (108.6%)

RUN-1004 : used memory is 761 MB, reserved memory is 794 MB, peak memory is 809 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.788192s wall, 0.750000s user + 0.062500s system = 0.812500s CPU (103.1%)

PHY-1001 : Build lut bridge;  0.080131s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (136.5%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 146 feed throughs used by 116 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  4.361990s wall, 3.656250s user + 0.750000s system = 4.406250s CPU (101.0%)

RUN-1004 : used memory is 763 MB, reserved memory is 802 MB, peak memory is 809 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.895866s wall, 0.781250s user + 0.203125s system = 0.984375s CPU (109.9%)

PHY-1001 : Build lut bridge;  0.098497s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (95.2%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 177 feed throughs used by 145 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  4.707299s wall, 3.984375s user + 0.828125s system = 4.812500s CPU (102.2%)

RUN-1004 : used memory is 760 MB, reserved memory is 802 MB, peak memory is 809 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.744904s wall, 0.578125s user + 0.125000s system = 0.703125s CPU (94.4%)

PHY-1001 : Build lut bridge;  0.083864s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (74.5%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 170 feed throughs used by 144 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  4.522069s wall, 3.796875s user + 0.765625s system = 4.562500s CPU (100.9%)

RUN-1004 : used memory is 763 MB, reserved memory is 806 MB, peak memory is 809 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.793322s wall, 0.718750s user + 0.125000s system = 0.843750s CPU (106.4%)

PHY-1001 : Build lut bridge;  0.099832s wall, 0.062500s user + 0.062500s system = 0.125000s CPU (125.2%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 170 feed throughs used by 146 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  4.127965s wall, 3.453125s user + 0.953125s system = 4.406250s CPU (106.7%)

RUN-1004 : used memory is 765 MB, reserved memory is 804 MB, peak memory is 809 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.666557s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (93.8%)

PHY-1001 : Build lut bridge;  0.090167s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (104.0%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 168 feed throughs used by 138 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.767995s wall, 3.390625s user + 0.171875s system = 3.562500s CPU (94.5%)

RUN-1004 : used memory is 761 MB, reserved memory is 806 MB, peak memory is 809 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.496468s wall, 0.484375s user + 0.062500s system = 0.546875s CPU (110.2%)

PHY-1001 : Build lut bridge;  0.079272s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (98.6%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 170 feed throughs used by 144 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.172355s wall, 2.953125s user + 0.328125s system = 3.281250s CPU (103.4%)

RUN-1004 : used memory is 768 MB, reserved memory is 810 MB, peak memory is 809 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.498773s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (100.2%)

PHY-1001 : Build lut bridge;  0.063622s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (98.2%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 185 feed throughs used by 157 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.140952s wall, 3.015625s user + 0.203125s system = 3.218750s CPU (102.5%)

RUN-1004 : used memory is 765 MB, reserved memory is 812 MB, peak memory is 809 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.657800s wall, 0.609375s user + 0.078125s system = 0.687500s CPU (104.5%)

PHY-1001 : Build lut bridge;  0.092417s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (101.4%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 141 feed throughs used by 116 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.944916s wall, 3.687500s user + 0.421875s system = 4.109375s CPU (104.2%)

RUN-1004 : used memory is 761 MB, reserved memory is 804 MB, peak memory is 809 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
HDL-5007 WARNING: literal value 'd15000 truncated to fit in 12 bits in import/udp_simple_send.v(253)
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.558298s wall, 0.453125s user + 0.218750s system = 0.671875s CPU (120.3%)

PHY-1001 : Build lut bridge;  0.078849s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (158.5%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 177 feed throughs used by 153 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.321010s wall, 2.500000s user + 1.265625s system = 3.765625s CPU (113.4%)

RUN-1004 : used memory is 764 MB, reserved memory is 812 MB, peak memory is 809 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.575860s wall, 0.390625s user + 0.218750s system = 0.609375s CPU (105.8%)

PHY-1001 : Build lut bridge;  0.108596s wall, 0.093750s user + 0.062500s system = 0.156250s CPU (143.9%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 170 feed throughs used by 144 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.735679s wall, 2.546875s user + 1.312500s system = 3.859375s CPU (103.3%)

RUN-1004 : used memory is 770 MB, reserved memory is 821 MB, peak memory is 809 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.949340s wall, 0.812500s user + 0.203125s system = 1.015625s CPU (107.0%)

PHY-1001 : Build lut bridge;  0.173613s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (108.0%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 140 feed throughs used by 115 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  5.663087s wall, 4.781250s user + 1.125000s system = 5.906250s CPU (104.3%)

RUN-1004 : used memory is 757 MB, reserved memory is 823 MB, peak memory is 809 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.531487s wall, 0.500000s user + 0.031250s system = 0.531250s CPU (100.0%)

PHY-1001 : Build lut bridge;  0.091356s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (102.6%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 183 feed throughs used by 148 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.472558s wall, 3.203125s user + 0.312500s system = 3.515625s CPU (101.2%)

RUN-1004 : used memory is 766 MB, reserved memory is 825 MB, peak memory is 809 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
HDL-5007 WARNING: literal value 'd10000 truncated to fit in 12 bits in import/udp_simple_send.v(253)
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.621356s wall, 0.640625s user + 0.031250s system = 0.671875s CPU (108.1%)

PHY-1001 : Build lut bridge;  0.119616s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (104.5%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 167 feed throughs used by 136 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  4.207088s wall, 4.062500s user + 0.343750s system = 4.406250s CPU (104.7%)

RUN-1004 : used memory is 768 MB, reserved memory is 825 MB, peak memory is 810 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
HDL-5007 WARNING: literal value 'd50000 truncated to fit in 12 bits in import/udp_simple_send.v(253)
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
HDL-5007 WARNING: literal value 'd50000 truncated to fit in 12 bits in import/udp_simple_send.v(253)
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
HDL-5007 WARNING: literal value 'd50000 truncated to fit in 12 bits in import/udp_simple_send.v(253)
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.686974s wall, 0.609375s user + 0.093750s system = 0.703125s CPU (102.4%)

PHY-1001 : Build lut bridge;  0.111048s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (98.5%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 156 feed throughs used by 129 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.902685s wall, 3.437500s user + 0.406250s system = 3.843750s CPU (98.5%)

RUN-1004 : used memory is 772 MB, reserved memory is 831 MB, peak memory is 810 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.652264s wall, 0.593750s user + 0.046875s system = 0.640625s CPU (98.2%)

PHY-1001 : Build lut bridge;  0.092282s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (101.6%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 147 feed throughs used by 120 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.953144s wall, 3.656250s user + 0.218750s system = 3.875000s CPU (98.0%)

RUN-1004 : used memory is 774 MB, reserved memory is 832 MB, peak memory is 810 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.766314s wall, 0.687500s user + 0.062500s system = 0.750000s CPU (97.9%)

PHY-1001 : Build lut bridge;  0.114887s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (95.2%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 160 feed throughs used by 127 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  4.444568s wall, 4.015625s user + 0.375000s system = 4.390625s CPU (98.8%)

RUN-1004 : used memory is 773 MB, reserved memory is 836 MB, peak memory is 810 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.657085s wall, 0.593750s user + 0.062500s system = 0.656250s CPU (99.9%)

PHY-1001 : Build lut bridge;  0.122530s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (89.3%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 179 feed throughs used by 140 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.831220s wall, 3.484375s user + 0.265625s system = 3.750000s CPU (97.9%)

RUN-1004 : used memory is 767 MB, reserved memory is 832 MB, peak memory is 810 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.858921s wall, 0.828125s user + 0.031250s system = 0.859375s CPU (100.1%)

PHY-1001 : Build lut bridge;  0.141810s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (99.2%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 167 feed throughs used by 132 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  4.637815s wall, 4.500000s user + 0.375000s system = 4.875000s CPU (105.1%)

RUN-1004 : used memory is 769 MB, reserved memory is 838 MB, peak memory is 813 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
HDL-8007 ERROR: 'wait_data_cnt' is not declared in import/udp_simple_send.v(100)
HDL-8007 ERROR: 'wait_data_cnt' is not declared in import/udp_simple_send.v(206)
HDL-8007 ERROR: 'wait_data_cnt' is not declared in import/udp_simple_send.v(208)
HDL-8007 ERROR: 'wait_data_cnt' is not declared in import/udp_simple_send.v(209)
HDL-8007 ERROR: 'wait_data_cnt' is not declared in import/udp_simple_send.v(209)
HDL-8007 ERROR: 'wait_data_cnt' is not declared in import/udp_simple_send.v(221)
HDL-8007 ERROR: ignore module module due to previous errors in import/udp_simple_send.v(6)
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
HDL-8007 ERROR: 'wait_data_cnt' is not declared in import/udp_simple_send.v(205)
HDL-8007 ERROR: 'wait_data_cnt' is not declared in import/udp_simple_send.v(207)
HDL-8007 ERROR: 'wait_data_cnt' is not declared in import/udp_simple_send.v(208)
HDL-8007 ERROR: 'wait_data_cnt' is not declared in import/udp_simple_send.v(208)
HDL-8007 ERROR: 'wait_data_cnt' is not declared in import/udp_simple_send.v(220)
HDL-8007 ERROR: ignore module module due to previous errors in import/udp_simple_send.v(6)
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-5303 WARNING: Run phy_1 failed.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_place.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.591130s wall, 0.515625s user + 0.109375s system = 0.625000s CPU (105.7%)

PHY-1001 : Build lut bridge;  0.146086s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (96.3%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 160 feed throughs used by 130 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.821169s wall, 3.625000s user + 0.359375s system = 3.984375s CPU (104.3%)

RUN-1004 : used memory is 786 MB, reserved memory is 850 MB, peak memory is 820 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.649064s wall, 0.578125s user + 0.078125s system = 0.656250s CPU (101.1%)

PHY-1001 : Build lut bridge;  0.155734s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (100.3%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 185 feed throughs used by 139 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.657199s wall, 3.218750s user + 0.281250s system = 3.500000s CPU (95.7%)

RUN-1004 : used memory is 783 MB, reserved memory is 850 MB, peak memory is 820 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.483476s wall, 0.437500s user + 0.046875s system = 0.484375s CPU (100.2%)

PHY-1001 : Build lut bridge;  0.087314s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (107.4%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 169 feed throughs used by 136 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.099490s wall, 2.687500s user + 0.328125s system = 3.015625s CPU (97.3%)

RUN-1004 : used memory is 781 MB, reserved memory is 843 MB, peak memory is 821 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.652391s wall, 0.593750s user + 0.031250s system = 0.625000s CPU (95.8%)

PHY-1001 : Build lut bridge;  0.145170s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (107.6%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 179 feed throughs used by 141 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.703362s wall, 3.328125s user + 0.250000s system = 3.578125s CPU (96.6%)

RUN-1004 : used memory is 787 MB, reserved memory is 845 MB, peak memory is 830 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.634899s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (98.4%)

PHY-1001 : Build lut bridge;  0.129931s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (96.2%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 158 feed throughs used by 121 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.858918s wall, 3.484375s user + 0.265625s system = 3.750000s CPU (97.2%)

RUN-1004 : used memory is 796 MB, reserved memory is 857 MB, peak memory is 832 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.639206s wall, 0.578125s user + 0.062500s system = 0.640625s CPU (100.2%)

PHY-1001 : Build lut bridge;  0.111987s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (97.7%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 167 feed throughs used by 144 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.792174s wall, 3.531250s user + 0.281250s system = 3.812500s CPU (100.5%)

RUN-1004 : used memory is 793 MB, reserved memory is 855 MB, peak memory is 832 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.646837s wall, 0.593750s user + 0.046875s system = 0.640625s CPU (99.0%)

PHY-1001 : Build lut bridge;  0.114267s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (95.7%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 175 feed throughs used by 149 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.644729s wall, 3.218750s user + 0.203125s system = 3.421875s CPU (93.9%)

RUN-1004 : used memory is 784 MB, reserved memory is 850 MB, peak memory is 832 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.619270s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (100.9%)

PHY-1001 : Build lut bridge;  0.118055s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (92.6%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 167 feed throughs used by 141 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.712528s wall, 3.375000s user + 0.203125s system = 3.578125s CPU (96.4%)

RUN-1004 : used memory is 779 MB, reserved memory is 853 MB, peak memory is 832 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
HDL-8007 ERROR: syntax error near '[' in import/udp_simple_send.v(120)
HDL-5007 WARNING: empty statement in sequential block in import/udp_simple_send.v(120)
HDL-8007 ERROR: ignore module module due to previous errors in import/udp_simple_send.v(7)
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-5303 WARNING: Run syn_1 failed.
RUN-1002 : start command "save_best_bits"
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.518980s wall, 0.500000s user + 0.078125s system = 0.578125s CPU (111.4%)

PHY-1001 : Build lut bridge;  0.099096s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (110.4%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 184 feed throughs used by 153 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.237000s wall, 3.062500s user + 0.328125s system = 3.390625s CPU (104.7%)

RUN-1004 : used memory is 785 MB, reserved memory is 860 MB, peak memory is 832 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.530544s wall, 0.531250s user + 0.031250s system = 0.562500s CPU (106.0%)

PHY-1001 : Build lut bridge;  0.110085s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.4%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 176 feed throughs used by 132 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.238053s wall, 2.984375s user + 0.453125s system = 3.437500s CPU (106.2%)

RUN-1004 : used memory is 780 MB, reserved memory is 862 MB, peak memory is 832 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.624396s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (100.1%)

PHY-1001 : Build lut bridge;  0.126675s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.7%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 172 feed throughs used by 139 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.785907s wall, 3.500000s user + 0.203125s system = 3.703125s CPU (97.8%)

RUN-1004 : used memory is 772 MB, reserved memory is 854 MB, peak memory is 832 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.558514s wall, 0.484375s user + 0.109375s system = 0.593750s CPU (106.3%)

PHY-1001 : Build lut bridge;  0.090401s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (86.4%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 189 feed throughs used by 136 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.419572s wall, 2.875000s user + 0.578125s system = 3.453125s CPU (101.0%)

RUN-1004 : used memory is 746 MB, reserved memory is 855 MB, peak memory is 832 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.489652s wall, 0.421875s user + 0.093750s system = 0.515625s CPU (105.3%)

PHY-1001 : Build lut bridge;  0.094172s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (99.6%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 183 feed throughs used by 156 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.159764s wall, 2.953125s user + 0.390625s system = 3.343750s CPU (105.8%)

RUN-1004 : used memory is 758 MB, reserved memory is 859 MB, peak memory is 832 MB
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.505382s wall, 0.500000s user + 0.078125s system = 0.578125s CPU (114.4%)

PHY-1001 : Build lut bridge;  0.095774s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (97.9%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 157 feed throughs used by 135 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.112646s wall, 2.843750s user + 0.281250s system = 3.125000s CPU (100.4%)

RUN-1004 : used memory is 761 MB, reserved memory is 859 MB, peak memory is 832 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.495386s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (100.9%)

PHY-1001 : Build lut bridge;  0.093701s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (100.1%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 195 feed throughs used by 158 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  2.961055s wall, 2.734375s user + 0.218750s system = 2.953125s CPU (99.7%)

RUN-1004 : used memory is 775 MB, reserved memory is 868 MB, peak memory is 832 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.544030s wall, 0.515625s user + 0.031250s system = 0.546875s CPU (100.5%)

PHY-1001 : Build lut bridge;  0.089005s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (140.4%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 183 feed throughs used by 153 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.038341s wall, 2.906250s user + 0.203125s system = 3.109375s CPU (102.3%)

RUN-1004 : used memory is 769 MB, reserved memory is 860 MB, peak memory is 832 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(191)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.477391s wall, 0.468750s user + 0.031250s system = 0.500000s CPU (104.7%)

PHY-1001 : Build lut bridge;  0.086320s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (90.5%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 159 feed throughs used by 133 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key1/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  2.993117s wall, 2.656250s user + 0.156250s system = 2.812500s CPU (94.0%)

RUN-1004 : used memory is 779 MB, reserved memory is 876 MB, peak memory is 832 MB
