
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Feb 17 21:54:26 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 629.984 ; gain = 201.680
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/example_acc/example_acc/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xczu3eg-sfvc784-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sfvc784-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22240
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1989.203 ; gain = 394.523
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [c:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_example_acc_0_0' [C:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.runs/synth_1/.Xil/Vivado-3840-LAPTOP-DP0OJSK0/realtime/design_1_example_acc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_example_acc_0_0' (0#1) [C:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.runs/synth_1/.Xil/Vivado-3840-LAPTOP-DP0OJSK0/realtime/design_1_example_acc_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ap_done' of module 'design_1_example_acc_0_0' is unconnected for instance 'example_acc_0' [c:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.gen/sources_1/bd/design_1/synth/design_1.v:86]
WARNING: [Synth 8-7071] port 'ap_idle' of module 'design_1_example_acc_0_0' is unconnected for instance 'example_acc_0' [c:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.gen/sources_1/bd/design_1/synth/design_1.v:86]
WARNING: [Synth 8-7071] port 'ap_ready' of module 'design_1_example_acc_0_0' is unconnected for instance 'example_acc_0' [c:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.gen/sources_1/bd/design_1/synth/design_1.v:86]
WARNING: [Synth 8-7071] port 'ap_start' of module 'design_1_example_acc_0_0' is unconnected for instance 'example_acc_0' [c:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.gen/sources_1/bd/design_1/synth/design_1.v:86]
WARNING: [Synth 8-7071] port 'ap_return' of module 'design_1_example_acc_0_0' is unconnected for instance 'example_acc_0' [c:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.gen/sources_1/bd/design_1/synth/design_1.v:86]
WARNING: [Synth 8-7071] port 'start_r' of module 'design_1_example_acc_0_0' is unconnected for instance 'example_acc_0' [c:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.gen/sources_1/bd/design_1/synth/design_1.v:86]
WARNING: [Synth 8-7023] instance 'example_acc_0' of module 'design_1_example_acc_0_0' has 28 connections declared, but only 22 given [c:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.gen/sources_1/bd/design_1/synth/design_1.v:86]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [c:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.gen/sources_1/bd/design_1/synth/design_1.v:220]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [c:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.gen/sources_1/bd/design_1/synth/design_1.v:520]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [C:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.runs/synth_1/.Xil/Vivado-3840-LAPTOP-DP0OJSK0/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (0#1) [C:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.runs/synth_1/.Xil/Vivado-3840-LAPTOP-DP0OJSK0/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [C:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.runs/synth_1/.Xil/Vivado-3840-LAPTOP-DP0OJSK0/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [C:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.runs/synth_1/.Xil/Vivado-3840-LAPTOP-DP0OJSK0/realtime/design_1_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_pc_0' is unconnected for instance 'auto_pc' [c:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.gen/sources_1/bd/design_1/synth/design_1.v:863]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_pc_0' is unconnected for instance 'auto_pc' [c:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.gen/sources_1/bd/design_1/synth/design_1.v:863]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_0' has 56 connections declared, but only 54 given [c:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.gen/sources_1/bd/design_1/synth/design_1.v:863]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (0#1) [c:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.gen/sources_1/bd/design_1/synth/design_1.v:520]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (0#1) [c:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.gen/sources_1/bd/design_1/synth/design_1.v:220]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_99M_0' [C:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.runs/synth_1/.Xil/Vivado-3840-LAPTOP-DP0OJSK0/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_99M_0' (0#1) [C:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.runs/synth_1/.Xil/Vivado-3840-LAPTOP-DP0OJSK0/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.gen/sources_1/bd/design_1/synth/design_1.v:170]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.gen/sources_1/bd/design_1/synth/design_1.v:170]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.gen/sources_1/bd/design_1/synth/design_1.v:170]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.gen/sources_1/bd/design_1/synth/design_1.v:170]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'design_1_rst_ps8_0_99M_0' has 10 connections declared, but only 6 given [c:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.gen/sources_1/bd/design_1/synth/design_1.v:170]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [C:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.runs/synth_1/.Xil/Vivado-3840-LAPTOP-DP0OJSK0/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (0#1) [C:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.runs/synth_1/.Xil/Vivado-3840-LAPTOP-DP0OJSK0/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp2_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.gen/sources_1/bd/design_1/synth/design_1.v:177]
WARNING: [Synth 8-7071] port 'maxigp2_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.gen/sources_1/bd/design_1/synth/design_1.v:177]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 42 connections declared, but only 40 given [c:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.gen/sources_1/bd/design_1/synth/design_1.v:177]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [c:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [c:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 2103.871 ; gain = 509.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 2103.871 ; gain = 509.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 2103.871 ; gain = 509.191
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2103.871 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
create_clock: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2115.801 ; gain = 1.008
Finished Parsing XDC File [c:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.gen/sources_1/bd/design_1/ip/design_1_example_acc_0_0/design_1_example_acc_0_0/design_1_example_acc_0_0_in_context.xdc] for cell 'design_1_i/example_acc_0'
Finished Parsing XDC File [c:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.gen/sources_1/bd/design_1/ip/design_1_example_acc_0_0/design_1_example_acc_0_0/design_1_example_acc_0_0_in_context.xdc] for cell 'design_1_i/example_acc_0'
Parsing XDC File [c:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [c:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Finished Parsing XDC File [c:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Parsing XDC File [C:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2115.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2115.801 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:01:07 . Memory (MB): peak = 2115.801 ; gain = 521.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sfvc784-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:01:07 . Memory (MB): peak = 2115.801 ; gain = 521.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/example_acc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_99M. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:01:07 . Memory (MB): peak = 2115.801 ; gain = 521.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:01:07 . Memory (MB): peak = 2115.801 ; gain = 521.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:01:14 . Memory (MB): peak = 2115.801 ; gain = 521.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:01:51 . Memory (MB): peak = 2578.207 ; gain = 983.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:51 . Memory (MB): peak = 2578.355 ; gain = 983.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:01:51 . Memory (MB): peak = 2588.391 ; gain = 993.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module example_acc_0 has unconnected pin ap_start
CRITICAL WARNING: [Synth 8-4442] BlackBox module example_acc_0 has unconnected pin start_r
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:01:59 . Memory (MB): peak = 2603.152 ; gain = 1008.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:01:59 . Memory (MB): peak = 2603.152 ; gain = 1008.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:01:59 . Memory (MB): peak = 2603.152 ; gain = 1008.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:01:59 . Memory (MB): peak = 2603.152 ; gain = 1008.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:59 . Memory (MB): peak = 2603.152 ; gain = 1008.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:01:59 . Memory (MB): peak = 2603.152 ; gain = 1008.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_example_acc_0_0     |         1|
|2     |design_1_auto_ds_0           |         1|
|3     |design_1_auto_pc_0           |         1|
|4     |design_1_rst_ps8_0_99M_0     |         1|
|5     |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |design_1_auto_ds           |     1|
|2     |design_1_auto_pc           |     1|
|3     |design_1_example_acc_0     |     1|
|4     |design_1_rst_ps8_0_99M     |     1|
|5     |design_1_zynq_ultra_ps_e_0 |     1|
|6     |IBUF                       |     1|
|7     |OBUF                       |    33|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:01:59 . Memory (MB): peak = 2603.152 ; gain = 1008.473
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:01:38 . Memory (MB): peak = 2603.152 ; gain = 996.543
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:02:00 . Memory (MB): peak = 2603.152 ; gain = 1008.473
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2603.152 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2603.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

Synth Design complete | Checksum: 6fa6dfc7
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 27 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:02:24 . Memory (MB): peak = 2603.152 ; gain = 1910.586
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2603.152 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/demo_mon/demo_mon.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 17 21:57:35 2025...
