

================================================================
== Vitis HLS Report for 'feedforward_Pipeline_VITIS_LOOP_156_7'
================================================================
* Date:           Thu Jun 12 21:02:04 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bnn_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.806 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        4|      131|  40.000 ns|  1.310 us|    2|  129|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_156_7  |        2|      129|         3|          1|          1|  1 ~ 128|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.09>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [bnn.cpp:156]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%colsW2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %colsW2"   --->   Operation 7 'read' 'colsW2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty"   --->   Operation 8 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln156 = store i8 0, i8 %i" [bnn.cpp:156]   --->   Operation 9 'store' 'store_ln156' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc87"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_2 = load i8 %i" [bnn.cpp:156]   --->   Operation 11 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.91ns)   --->   "%icmp_ln156 = icmp_eq  i8 %i_2, i8 %tmp" [bnn.cpp:156]   --->   Operation 12 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 128, i64 0"   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.91ns)   --->   "%add_ln156 = add i8 %i_2, i8 1" [bnn.cpp:156]   --->   Operation 14 'add' 'add_ln156' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln156 = br i1 %icmp_ln156, void %for.inc87.split, void %VITIS_LOOP_163_8.loopexit.exitStub" [bnn.cpp:156]   --->   Operation 15 'br' 'br_ln156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i8 %i_2" [bnn.cpp:156]   --->   Operation 16 'zext' 'zext_ln156' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%layer3_activations_addr = getelementptr i32 %layer3_activations, i64 0, i64 %zext_ln156" [bnn.cpp:159]   --->   Operation 17 'getelementptr' 'layer3_activations_addr' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%layer3_activations_load = load i7 %layer3_activations_addr" [bnn.cpp:159]   --->   Operation 18 'load' 'layer3_activations_load' <Predicate = (!icmp_ln156)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln156 = store i8 %add_ln156, i8 %i" [bnn.cpp:156]   --->   Operation 19 'store' 'store_ln156' <Predicate = (!icmp_ln156)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.80>
ST_2 : Operation 20 [1/2] ( I:3.25ns O:3.25ns )   --->   "%layer3_activations_load = load i7 %layer3_activations_addr" [bnn.cpp:159]   --->   Operation 20 'load' 'layer3_activations_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node sub_ln159)   --->   "%shl_ln159 = shl i32 %layer3_activations_load, i32 1" [bnn.cpp:159]   --->   Operation 21 'shl' 'shl_ln159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln159 = sub i32 %shl_ln159, i32 %colsW2_read" [bnn.cpp:159]   --->   Operation 22 'sub' 'sub_ln159' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln156)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln158 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_29" [bnn.cpp:158]   --->   Operation 23 'specpipeline' 'specpipeline_ln158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln156 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [bnn.cpp:156]   --->   Operation 24 'specloopname' 'specloopname_ln156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln159 = store i32 %sub_ln159, i7 %layer3_activations_addr" [bnn.cpp:159]   --->   Operation 25 'store' 'store_ln159' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln156 = br void %for.inc87" [bnn.cpp:156]   --->   Operation 26 'br' 'br_ln156' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer3_activations]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ colsW2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 0100]
colsW2_read             (read             ) [ 0110]
tmp                     (read             ) [ 0000]
store_ln156             (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
i_2                     (load             ) [ 0000]
icmp_ln156              (icmp             ) [ 0110]
speclooptripcount_ln0   (speclooptripcount) [ 0000]
add_ln156               (add              ) [ 0000]
br_ln156                (br               ) [ 0000]
zext_ln156              (zext             ) [ 0000]
layer3_activations_addr (getelementptr    ) [ 0111]
store_ln156             (store            ) [ 0000]
layer3_activations_load (load             ) [ 0000]
shl_ln159               (shl              ) [ 0000]
sub_ln159               (sub              ) [ 0101]
specpipeline_ln158      (specpipeline     ) [ 0000]
specloopname_ln156      (specloopname     ) [ 0000]
store_ln159             (store            ) [ 0000]
br_ln156                (br               ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer3_activations">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_activations"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="colsW2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colsW2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="i_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="colsW2_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="colsW2_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="tmp_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="0" index="1" bw="8" slack="0"/>
<pin id="49" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="layer3_activations_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="8" slack="0"/>
<pin id="56" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_activations_addr/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="7" slack="2"/>
<pin id="61" dir="0" index="1" bw="32" slack="1"/>
<pin id="62" dir="0" index="2" bw="0" slack="0"/>
<pin id="64" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="65" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="66" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="67" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="layer3_activations_load/1 store_ln159/3 "/>
</bind>
</comp>

<comp id="69" class="1004" name="store_ln156_store_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="0"/>
<pin id="71" dir="0" index="1" bw="8" slack="0"/>
<pin id="72" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_2_load_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="icmp_ln156_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="8" slack="0"/>
<pin id="80" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln156/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="add_ln156_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="8" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="zext_ln156_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln156_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="shl_ln159_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln159/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="sub_ln159_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="1"/>
<pin id="108" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln159/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="i_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="117" class="1005" name="colsW2_read_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="1"/>
<pin id="119" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="colsW2_read "/>
</bind>
</comp>

<comp id="122" class="1005" name="icmp_ln156_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln156 "/>
</bind>
</comp>

<comp id="126" class="1005" name="layer3_activations_addr_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="7" slack="1"/>
<pin id="128" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer3_activations_addr "/>
</bind>
</comp>

<comp id="132" class="1005" name="sub_ln159_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln159 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="44"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="20" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="68"><net_src comp="52" pin="3"/><net_sink comp="59" pin=2"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="81"><net_src comp="74" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="46" pin="2"/><net_sink comp="77" pin=1"/></net>

<net id="87"><net_src comp="74" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="92"><net_src comp="74" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="93"><net_src comp="89" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="98"><net_src comp="83" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="59" pin="7"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="99" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="113"><net_src comp="36" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="115"><net_src comp="110" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="116"><net_src comp="110" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="120"><net_src comp="40" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="125"><net_src comp="77" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="52" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="131"><net_src comp="126" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="135"><net_src comp="105" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="59" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer3_activations | {3 }
 - Input state : 
	Port: feedforward_Pipeline_VITIS_LOOP_156_7 : empty | {1 }
	Port: feedforward_Pipeline_VITIS_LOOP_156_7 : layer3_activations | {1 2 }
	Port: feedforward_Pipeline_VITIS_LOOP_156_7 : colsW2 | {1 }
  - Chain level:
	State 1
		store_ln156 : 1
		i_2 : 1
		icmp_ln156 : 2
		add_ln156 : 2
		br_ln156 : 3
		zext_ln156 : 2
		layer3_activations_addr : 3
		layer3_activations_load : 4
		store_ln156 : 3
	State 2
		shl_ln159 : 1
		sub_ln159 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    sub   |    sub_ln159_fu_105    |    0    |    39   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln156_fu_77    |    0    |    15   |
|----------|------------------------|---------|---------|
|    add   |     add_ln156_fu_83    |    0    |    15   |
|----------|------------------------|---------|---------|
|   read   | colsW2_read_read_fu_40 |    0    |    0    |
|          |     tmp_read_fu_46     |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln156_fu_89    |    0    |    0    |
|----------|------------------------|---------|---------|
|    shl   |     shl_ln159_fu_99    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    69   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      colsW2_read_reg_117      |   32   |
|           i_reg_110           |    8   |
|       icmp_ln156_reg_122      |    1   |
|layer3_activations_addr_reg_126|    7   |
|       sub_ln159_reg_132       |   32   |
+-------------------------------+--------+
|             Total             |   80   |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_59 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |    0   ||  1.588  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   69   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   80   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   80   |   78   |
+-----------+--------+--------+--------+
