/* Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Full Version */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EP4CE6F17) Path("E:/Design/zhanggong/SPP/EOPS_MCTL_V1_0/FPGA/EOPS_MCTL_V1_0_FPGA_finish/") File("SPP_MCTL_V1.sof") MfrSpec(OpMask(1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
