### NAME: HARIPRIYA M
### REG NO: 24002362
### DATE: 09.10.2024
# EXPERIMENT 2: BOOLEAN FUNCTION MINIMIZATION

## AIM:

To implement the given logic function verify its operation in Quartus using Verilog programming.

F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D 

F2=xy’z+x’y’z+w’xy+wx’y+wxy

## EQUIPMENT REQUIRED:

Hardware – PCs, Cyclone II , USB flasher

### SOFTWARE – QUARTUS PRIME


## PROCEDURE:

1.	Type the program in Quartus software.

2.	Compile and run the program.

3.	Generate the RTL schematic and save the logic diagram.

4.	Create nodes for inputs and outputs to generate the timing diagram.

5.	For different input combinations generate the timing diagram.


## PROGRAM:

![Screenshot 2024-11-14 140551](https://github.com/user-attachments/assets/e209976d-7113-453f-90c6-0db4c4a4aeb2)


## LOGIC SYMBOL AND TRUTH TABLE:

![Screenshot 2024-11-14 141517](https://github.com/user-attachments/assets/fd349847-13b9-4d68-9f9a-8733a40829db)
![Screenshot 2024-11-14 141544](https://github.com/user-attachments/assets/8bc428a8-e44b-4810-945b-49e778c8ef92)


## RTL OUPUT:

![Screenshot 2024-11-14 140625](https://github.com/user-attachments/assets/4bf481a4-23a6-4cea-9c5c-ce065996de5b)


## OUTPUT WAVEFORM:

![image](https://github.com/user-attachments/assets/41aec599-0168-44d3-adbe-5c3352ed45bc)


## RESULT:
Thus, the Boolean function minimization was successfully implemented using Verilog. 

