Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,9167
design__instance__area,78361.4
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,121
design__max_cap_violation__count__corner:nom_tt_025C_1v80,1
power__internal__total,0.006214553024619818
power__switching__total,0.0032580287661403418
power__leakage__total,8.843274912351262E-8
power__total,0.009472670033574104
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5982468023633096
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.6384097875488263
timing__hold__ws__corner:nom_tt_025C_1v80,0.3162897810962098
timing__setup__ws__corner:nom_tt_025C_1v80,0.0
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.316290
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,168
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,121
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.9058807294032252
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.947322358482365
timing__hold__ws__corner:nom_ss_100C_1v60,0.857483330833481
timing__setup__ws__corner:nom_ss_100C_1v60,-6.272624375235853
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-526.1071727181779
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-6.272624375235853
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.857483
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,347
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-6.272624
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,327
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,121
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,1
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.4773496177890596
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.5183501552480411
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11649326277791798
timing__setup__ws__corner:nom_ff_n40C_1v95,0.0
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.116493
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,209
design__max_fanout_violation__count,121
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.4709049949934491
clock__skew__worst_setup,0.5062588269671848
timing__hold__ws,0.11310752654626594
timing__setup__ws,-6.589035281667475
timing__hold__tns,0.0
timing__setup__tns,-603.9140487514487
timing__hold__wns,0
timing__setup__wns,-6.589035281667475
timing__hold_vio__count,0
timing__hold_r2r__ws,0.113108
timing__hold_r2r_vio__count,0
timing__setup_vio__count,1037
timing__setup_r2r__ws,-6.589036
timing__setup_r2r_vio__count,975
design__die__bbox,0.0 0.0 508.76 225.76
design__core__bbox,2.76 2.72 506.0 223.04
design__io,45
design__die__area,114858
design__core__area,110874
design__instance__count__stdcell,9167
design__instance__area__stdcell,78361.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.706762
design__instance__utilization__stdcell,0.706762
design__instance__count__class:buffer,8
design__instance__count__class:inverter,137
design__instance__count__class:clock_gate_cell,37
design__instance__count__class:sequential_cell,1467
design__instance__count__class:multi_input_combinational_cell,3801
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,5147
design__instance__count__class:tap_cell,1577
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,206003
design__violations,0
design__instance__count__class:timing_repair_buffer,1285
design__instance__count__class:clock_buffer,71
design__instance__count__class:clock_inverter,78
design__instance__count__setup_buffer,88
design__instance__count__hold_buffer,764
antenna__violating__nets,4
antenna__violating__pins,4
route__antenna_violation__count,4
design__instance__count__class:antenna_cell,706
antenna_diodes_count,17
route__net,6857
route__net__special,2
route__drc_errors__iter:1,5683
route__wirelength__iter:1,240539
route__drc_errors__iter:2,3599
route__wirelength__iter:2,238229
route__drc_errors__iter:3,3754
route__wirelength__iter:3,237937
route__drc_errors__iter:4,992
route__wirelength__iter:4,237534
route__drc_errors__iter:5,276
route__wirelength__iter:5,237523
route__drc_errors__iter:6,86
route__wirelength__iter:6,237495
route__drc_errors__iter:7,75
route__wirelength__iter:7,237456
route__drc_errors__iter:8,54
route__wirelength__iter:8,237462
route__drc_errors__iter:9,49
route__wirelength__iter:9,237463
route__drc_errors__iter:10,21
route__wirelength__iter:10,237455
route__drc_errors__iter:11,6
route__wirelength__iter:11,237457
route__drc_errors__iter:12,0
route__wirelength__iter:12,237458
route__drc_errors,0
route__wirelength,237458
route__vias,55528
route__vias__singlecut,55528
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,800
timing__unannotated_net__count__corner:nom_tt_025C_1v80,51
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,51
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,51
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,121
design__max_cap_violation__count__corner:min_tt_025C_1v80,1
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.5888875109787183
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.6226825897817957
timing__hold__ws__corner:min_tt_025C_1v80,0.3133813297563427
timing__setup__ws__corner:min_tt_025C_1v80,0.0
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.313381
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,51
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,118
design__max_fanout_violation__count__corner:min_ss_100C_1v60,121
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.8889238485793419
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.9208396528154869
timing__hold__ws__corner:min_ss_100C_1v60,0.849964567231167
timing__setup__ws__corner:min_ss_100C_1v60,-5.90884957687734
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-445.4202111000323
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-5.90884957687734
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.849965
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,319
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-5.908850
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,300
timing__unannotated_net__count__corner:min_ss_100C_1v60,51
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,121
design__max_cap_violation__count__corner:min_ff_n40C_1v95,1
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.4709049949934491
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.5062588269671848
timing__hold__ws__corner:min_ff_n40C_1v95,0.11310752654626594
timing__setup__ws__corner:min_ff_n40C_1v95,0.0
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.113108
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,51
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,21
design__max_fanout_violation__count__corner:max_tt_025C_1v80,121
design__max_cap_violation__count__corner:max_tt_025C_1v80,1
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.6068101748390371
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.6546322558211493
timing__hold__ws__corner:max_tt_025C_1v80,0.3192257659678664
timing__setup__ws__corner:max_tt_025C_1v80,0.0
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.319226
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,51
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,209
design__max_fanout_violation__count__corner:max_ss_100C_1v60,121
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.9213512435997029
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.9729940462068175
timing__hold__ws__corner:max_ss_100C_1v60,0.8660046258553852
timing__setup__ws__corner:max_ss_100C_1v60,-6.589035281667475
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-603.9140487514487
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-6.589035281667475
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.866005
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,371
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-6.589036
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,348
timing__unannotated_net__count__corner:max_ss_100C_1v60,51
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,121
design__max_cap_violation__count__corner:max_ff_n40C_1v95,1
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.4832639980531129
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.5315484869380592
timing__hold__ws__corner:max_ff_n40C_1v95,0.11970591523513581
timing__setup__ws__corner:max_ff_n40C_1v95,0.0
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.119706
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,51
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,51
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79979
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000207362
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000160579
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000236849
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000160579
design_powergrid__voltage__worst,0.000160579
design_powergrid__voltage__worst__net:VPWR,1.79979
design_powergrid__drop__worst,0.000207362
design_powergrid__drop__worst__net:VPWR,0.000207362
design_powergrid__voltage__worst__net:VGND,0.000160579
design_powergrid__drop__worst__net:VGND,0.000160579
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00002349999999999999861894327268796445196130662225186824798583984375
ir__drop__worst,0.0002069999999999999899975844375177302936208434402942657470703125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
