INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 07:06:02 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.115ns  (required time - arrival time)
  Source:                 buffer63/fifo/Memory_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.185ns period=6.370ns})
  Destination:            mulf1/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.185ns period=6.370ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.370ns  (clk rise@6.370ns - clk rise@0.000ns)
  Data Path Delay:        6.490ns  (logic 2.952ns (45.486%)  route 3.538ns (54.514%))
  Logic Levels:           9  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.853 - 6.370 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3282, unset)         0.508     0.508    buffer63/fifo/clk
    SLICE_X69Y62         FDRE                                         r  buffer63/fifo/Memory_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.216     0.724 f  buffer63/fifo/Memory_reg[5][0]/Q
                         net (fo=2, routed)           0.524     1.248    buffer63/fifo/Memory_reg[5]_5
    SLICE_X70Y62         LUT6 (Prop_lut6_I0_O)        0.043     1.291 f  buffer63/fifo/i__i_9/O
                         net (fo=1, routed)           0.356     1.647    buffer63/fifo/i__i_9_n_0
    SLICE_X70Y62         LUT6 (Prop_lut6_I5_O)        0.043     1.690 f  buffer63/fifo/i__i_6/O
                         net (fo=3, routed)           0.248     1.938    buffer63/fifo/i__i_6_n_0
    SLICE_X71Y62         LUT6 (Prop_lut6_I5_O)        0.043     1.981 r  buffer63/fifo/i__i_1/O
                         net (fo=72, routed)          0.338     2.319    buffer63/fifo/Empty_reg_1
    SLICE_X71Y64         LUT6 (Prop_lut6_I0_O)        0.043     2.362 f  buffer63/fifo/tmp_storeData[27]_INST_0_i_1/O
                         net (fo=4, routed)           0.228     2.591    buffer77/fifo/D[27]
    SLICE_X73Y64         LUT3 (Prop_lut3_I1_O)        0.043     2.634 f  buffer77/fifo/minusOp_carry__0_i_12/O
                         net (fo=5, routed)           0.520     3.153    buffer77/fifo/Memory_reg[0][30]_0[4]
    SLICE_X74Y63         LUT6 (Prop_lut6_I0_O)        0.043     3.196 r  buffer77/fifo/g0_b0__46__1_i_1/O
                         net (fo=22, routed)          0.286     3.482    buffer77/fifo/mulf1/ieee2nfloat_1/sfracX1__0
    SLICE_X74Y65         LUT6 (Prop_lut6_I2_O)        0.043     3.525 r  buffer77/fifo/g0_b2__23_i_4/O
                         net (fo=15, routed)          0.427     3.952    mulf1/operator/SignificandMultiplication/tile_0_mult/ip_rhs[18]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[18]_P[24])
                                                      2.392     6.344 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0/P[24]
                         net (fo=2, routed)           0.611     6.955    mem_controller5/read_arbiter/data/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2][7]
    SLICE_X76Y66         LUT5 (Prop_lut5_I3_O)        0.043     6.998 r  mem_controller5/read_arbiter/data/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1[2]_i_1__0/O
                         net (fo=1, routed)           0.000     6.998    mulf1/operator/SignificandMultiplication/D[1]
    SLICE_X76Y66         FDRE                                         r  mulf1/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.370     6.370 r  
                                                      0.000     6.370 r  clk (IN)
                         net (fo=3282, unset)         0.483     6.853    mulf1/operator/SignificandMultiplication/clk
    SLICE_X76Y66         FDRE                                         r  mulf1/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2]/C
                         clock pessimism              0.000     6.853    
                         clock uncertainty           -0.035     6.817    
    SLICE_X76Y66         FDRE (Setup_fdre_C_D)        0.066     6.883    mulf1/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2]
  -------------------------------------------------------------------
                         required time                          6.883    
                         arrival time                          -6.998    
  -------------------------------------------------------------------
                         slack                                 -0.115    




