#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon May 26 16:42:19 2025
# Process ID: 82288
# Current directory: C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.runs/synth_1
# Command line: vivado.exe -log MainProgram.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MainProgram.tcl
# Log file: C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.runs/synth_1/MainProgram.vds
# Journal file: C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MainProgram.tcl -notrace
Command: synth_design -top MainProgram -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 35804 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 469.195 ; gain = 97.016
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MainProgram' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/MainProgram.vhd:50]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Slow_Clk.vhd:25' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/MainProgram.vhd:110]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Slow_Clk.vhd:32]
INFO: [Synth 8-3491] module 'c_counter_binary_1' declared at 'C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.runs/synth_1/.Xil/Vivado-82288-Zephyrus-G16/realtime/c_counter_binary_1_stub.v:6' bound to instance 'U_BinCounter' of component 'c_counter_binary_1' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Slow_Clk.vhd:50]
INFO: [Synth 8-6157] synthesizing module 'c_counter_binary_1' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.runs/synth_1/.Xil/Vivado-82288-Zephyrus-G16/realtime/c_counter_binary_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_counter_binary_1' (1#1) [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.runs/synth_1/.Xil/Vivado-82288-Zephyrus-G16/realtime/c_counter_binary_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (2#1) [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Slow_Clk.vhd:32]
INFO: [Synth 8-3491] module 'Nanoprocessor' declared at 'C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Nanoprocessor.vhd:5' bound to instance 'Nanoprocessor_0' of component 'Nanoprocessor' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/MainProgram.vhd:116]
INFO: [Synth 8-638] synthesizing module 'Nanoprocessor' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Nanoprocessor.vhd:23]
INFO: [Synth 8-3491] module 'Program_Counter' declared at 'C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Program_Counter.vhd:34' bound to instance 'Program_Counter_0' of component 'Program_Counter' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Nanoprocessor.vhd:133]
INFO: [Synth 8-638] synthesizing module 'Program_Counter' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Program_Counter.vhd:44]
INFO: [Synth 8-3491] module 'c_counter_binary_0' declared at 'C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.runs/synth_1/.Xil/Vivado-82288-Zephyrus-G16/realtime/c_counter_binary_0_stub.v:6' bound to instance 'PC_Inst' of component 'c_counter_binary_0' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Program_Counter.vhd:59]
INFO: [Synth 8-6157] synthesizing module 'c_counter_binary_0' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.runs/synth_1/.Xil/Vivado-82288-Zephyrus-G16/realtime/c_counter_binary_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_counter_binary_0' (3#1) [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.runs/synth_1/.Xil/Vivado-82288-Zephyrus-G16/realtime/c_counter_binary_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter' (4#1) [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Program_Counter.vhd:44]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Program_ROM.vhd:35' bound to instance 'Program_Rom_0' of component 'Program_ROM' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Nanoprocessor.vhd:142]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Program_ROM.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (5#1) [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Program_ROM.vhd:40]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Instruction_Decoder.vhd:6' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Nanoprocessor.vhd:148]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Instruction_Decoder.vhd:19]
INFO: [Synth 8-226] default block is never used [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Instruction_Decoder.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (6#1) [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Instruction_Decoder.vhd:19]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Register_Bank.vhd:5' bound to instance 'Register_Bank_0' of component 'Register_Bank' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Nanoprocessor.vhd:162]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Register_Bank.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (7#1) [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Register_Bank.vhd:22]
INFO: [Synth 8-3491] module 'Add_Sub_Unit' declared at 'C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Add_Sub_Unit.vhd:34' bound to instance 'Add_Sub_Unit_0' of component 'Add_Sub_Unit' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Nanoprocessor.vhd:184]
INFO: [Synth 8-638] synthesizing module 'Add_Sub_Unit' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Add_Sub_Unit.vhd:43]
INFO: [Synth 8-3491] module 'c_addsub_0' declared at 'C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.runs/synth_1/.Xil/Vivado-82288-Zephyrus-G16/realtime/c_addsub_0_stub.v:6' bound to instance 'c_addsub' of component 'c_addsub_0' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Add_Sub_Unit.vhd:60]
INFO: [Synth 8-6157] synthesizing module 'c_addsub_0' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.runs/synth_1/.Xil/Vivado-82288-Zephyrus-G16/realtime/c_addsub_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_addsub_0' (8#1) [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.runs/synth_1/.Xil/Vivado-82288-Zephyrus-G16/realtime/c_addsub_0_stub.v:6]
WARNING: [Synth 8-614] signal 'Cout' is read in the process but is not in the sensitivity list [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Add_Sub_Unit.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub_Unit' (9#1) [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Add_Sub_Unit.vhd:43]
INFO: [Synth 8-3491] module 'Even_Odd' declared at 'C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Even_Odd.vhd:25' bound to instance 'Even_Odd_0' of component 'Even_Odd' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Nanoprocessor.vhd:194]
INFO: [Synth 8-638] synthesizing module 'Even_Odd' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Even_Odd.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Even_Odd' (10#1) [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Even_Odd.vhd:32]
INFO: [Synth 8-3491] module 'Comp' declared at 'C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Comp.vhd:26' bound to instance 'Comp_0' of component 'Comp' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Nanoprocessor.vhd:197]
INFO: [Synth 8-638] synthesizing module 'Comp' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Comp.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Comp' (11#1) [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Comp.vhd:35]
INFO: [Synth 8-3491] module 'Multiplier_6bit' declared at 'C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Multiplier_4bit.vhd:26' bound to instance 'Multiplier_6bit_0' of component 'Multiplier_6bit' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Nanoprocessor.vhd:200]
INFO: [Synth 8-638] synthesizing module 'Multiplier_6bit' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Multiplier_4bit.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Multiplier_6bit' (12#1) [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Multiplier_4bit.vhd:37]
INFO: [Synth 8-3491] module 'Divider_12bit' declared at 'C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Divider_8bit.vhd:25' bound to instance 'Divider_12bit_0' of component 'Divider_12bit' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Nanoprocessor.vhd:203]
INFO: [Synth 8-638] synthesizing module 'Divider_12bit' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Divider_8bit.vhd:37]
WARNING: [Synth 8-614] signal 'D_or_R' is read in the process but is not in the sensitivity list [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Divider_8bit.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Divider_12bit' (13#1) [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Divider_8bit.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Nanoprocessor' (14#1) [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/Nanoprocessor.vhd:23]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/LUT_16_7.vhd:34' bound to instance 'LUT_16_7_0' of component 'LUT_16_7' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/MainProgram.vhd:132]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/LUT_16_7.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (15#1) [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/LUT_16_7.vhd:39]
INFO: [Synth 8-226] default block is never used [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/MainProgram.vhd:171]
INFO: [Synth 8-226] default block is never used [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/MainProgram.vhd:218]
INFO: [Synth 8-226] default block is never used [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/MainProgram.vhd:244]
WARNING: [Synth 8-614] signal 'bcd_digits' is read in the process but is not in the sensitivity list [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/MainProgram.vhd:215]
WARNING: [Synth 8-614] signal 'data_out' is read in the process but is not in the sensitivity list [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/MainProgram.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'MainProgram' (16#1) [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/new/MainProgram.vhd:50]
WARNING: [Synth 8-3917] design MainProgram has port Seg_7_Out[7] driven by constant 1
WARNING: [Synth 8-3331] design Multiplier_6bit has unconnected port A[11]
WARNING: [Synth 8-3331] design Multiplier_6bit has unconnected port A[10]
WARNING: [Synth 8-3331] design Multiplier_6bit has unconnected port A[9]
WARNING: [Synth 8-3331] design Multiplier_6bit has unconnected port A[8]
WARNING: [Synth 8-3331] design Multiplier_6bit has unconnected port A[7]
WARNING: [Synth 8-3331] design Multiplier_6bit has unconnected port A[6]
WARNING: [Synth 8-3331] design Multiplier_6bit has unconnected port B[11]
WARNING: [Synth 8-3331] design Multiplier_6bit has unconnected port B[10]
WARNING: [Synth 8-3331] design Multiplier_6bit has unconnected port B[9]
WARNING: [Synth 8-3331] design Multiplier_6bit has unconnected port B[8]
WARNING: [Synth 8-3331] design Multiplier_6bit has unconnected port B[7]
WARNING: [Synth 8-3331] design Multiplier_6bit has unconnected port B[6]
WARNING: [Synth 8-3331] design Even_Odd has unconnected port Data_In[11]
WARNING: [Synth 8-3331] design Even_Odd has unconnected port Data_In[10]
WARNING: [Synth 8-3331] design Even_Odd has unconnected port Data_In[9]
WARNING: [Synth 8-3331] design Even_Odd has unconnected port Data_In[8]
WARNING: [Synth 8-3331] design Even_Odd has unconnected port Data_In[7]
WARNING: [Synth 8-3331] design Even_Odd has unconnected port Data_In[6]
WARNING: [Synth 8-3331] design Even_Odd has unconnected port Data_In[5]
WARNING: [Synth 8-3331] design Even_Odd has unconnected port Data_In[4]
WARNING: [Synth 8-3331] design Even_Odd has unconnected port Data_In[3]
WARNING: [Synth 8-3331] design Even_Odd has unconnected port Data_In[2]
WARNING: [Synth 8-3331] design Even_Odd has unconnected port Data_In[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 524.457 ; gain = 152.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 524.457 ; gain = 152.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 524.457 ; gain = 152.277
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'Nanoprocessor_0/Add_Sub_Unit_0/c_addsub'
Finished Parsing XDC File [c:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'Nanoprocessor_0/Add_Sub_Unit_0/c_addsub'
Parsing XDC File [c:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0/c_counter_binary_0_in_context.xdc] for cell 'Nanoprocessor_0/Program_Counter_0/PC_Inst'
Finished Parsing XDC File [c:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0/c_counter_binary_0_in_context.xdc] for cell 'Nanoprocessor_0/Program_Counter_0/PC_Inst'
Parsing XDC File [c:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/ip/c_counter_binary_1/c_counter_binary_1/c_counter_binary_1_in_context.xdc] for cell 'Slow_Clk_0/U_BinCounter'
Finished Parsing XDC File [c:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/sources_1/ip/c_counter_binary_1/c_counter_binary_1/c_counter_binary_1_in_context.xdc] for cell 'Slow_Clk_0/U_BinCounter'
Parsing XDC File [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/constrs_1/new/Basys3Labs.xdc]
Finished Parsing XDC File [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/constrs_1/new/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.srcs/constrs_1/new/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MainProgram_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MainProgram_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 859.965 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'Slow_Clk_0/U_BinCounter' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 861.406 ; gain = 489.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 861.406 ; gain = 489.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Nanoprocessor_0/Add_Sub_Unit_0/c_addsub. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Nanoprocessor_0/Program_Counter_0/PC_Inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Slow_Clk_0/U_BinCounter. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 861.406 ; gain = 489.227
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Regs_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Regs_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Regs_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Regs_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Regs_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Regs_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Regs_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "address_in1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "address_in1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "address_in1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LED_Counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 861.406 ; gain = 489.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     31 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 7     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     31 Bit        Muxes := 4     
	   9 Input     21 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 6     
	  17 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 8     
	   8 Input      3 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MainProgram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     31 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     31 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module Program_ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     21 Bit        Muxes := 1     
Module Instruction_Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     12 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 2     
Module Register_Bank 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module Comp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module Divider_12bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP Product0, operation Mode is: A*B.
DSP Report: operator Product0 is absorbed into DSP Product0.
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LED_Counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "address_in1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "address_in1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "address_in1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design MainProgram has port Seg_7_Out[7] driven by constant 1
WARNING: [Synth 8-3331] design Multiplier_6bit has unconnected port A[11]
WARNING: [Synth 8-3331] design Multiplier_6bit has unconnected port A[10]
WARNING: [Synth 8-3331] design Multiplier_6bit has unconnected port A[9]
WARNING: [Synth 8-3331] design Multiplier_6bit has unconnected port A[8]
WARNING: [Synth 8-3331] design Multiplier_6bit has unconnected port A[7]
WARNING: [Synth 8-3331] design Multiplier_6bit has unconnected port A[6]
WARNING: [Synth 8-3331] design Multiplier_6bit has unconnected port B[11]
WARNING: [Synth 8-3331] design Multiplier_6bit has unconnected port B[10]
WARNING: [Synth 8-3331] design Multiplier_6bit has unconnected port B[9]
WARNING: [Synth 8-3331] design Multiplier_6bit has unconnected port B[8]
WARNING: [Synth 8-3331] design Multiplier_6bit has unconnected port B[7]
WARNING: [Synth 8-3331] design Multiplier_6bit has unconnected port B[6]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 861.406 ; gain = 489.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Multiplier_6bit | A*B         | 6      | 6      | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:11 . Memory (MB): peak = 898.484 ; gain = 526.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:11 . Memory (MB): peak = 920.438 ; gain = 548.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Nanoprocessor_0/Register_Bank_0/Regs_reg[6][0]' (FDRE) to 'Nanoprocessor_0/Register_Bank_0/Regs_reg[7][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Nanoprocessor_0/Register_Bank_0/Regs_reg[7][0] )
INFO: [Synth 8-3886] merging instance 'Nanoprocessor_0/Register_Bank_0/Regs_reg[6][1]' (FDRE) to 'Nanoprocessor_0/Register_Bank_0/Regs_reg[7][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Nanoprocessor_0/Register_Bank_0/Regs_reg[7][1] )
INFO: [Synth 8-3886] merging instance 'Nanoprocessor_0/Register_Bank_0/Regs_reg[6][2]' (FDRE) to 'Nanoprocessor_0/Register_Bank_0/Regs_reg[7][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Nanoprocessor_0/Register_Bank_0/Regs_reg[7][2] )
INFO: [Synth 8-3886] merging instance 'Nanoprocessor_0/Register_Bank_0/Regs_reg[6][3]' (FDRE) to 'Nanoprocessor_0/Register_Bank_0/Regs_reg[7][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Nanoprocessor_0/Register_Bank_0/Regs_reg[7][3] )
INFO: [Synth 8-3886] merging instance 'Nanoprocessor_0/Register_Bank_0/Regs_reg[6][4]' (FDRE) to 'Nanoprocessor_0/Register_Bank_0/Regs_reg[7][4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Nanoprocessor_0/Register_Bank_0/Regs_reg[7][4] )
INFO: [Synth 8-3886] merging instance 'Nanoprocessor_0/Register_Bank_0/Regs_reg[6][5]' (FDRE) to 'Nanoprocessor_0/Register_Bank_0/Regs_reg[7][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Nanoprocessor_0/Register_Bank_0/Regs_reg[7][5] )
INFO: [Synth 8-3886] merging instance 'Nanoprocessor_0/Register_Bank_0/Regs_reg[6][6]' (FDRE) to 'Nanoprocessor_0/Register_Bank_0/Regs_reg[7][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Nanoprocessor_0/Register_Bank_0/Regs_reg[7][6] )
INFO: [Synth 8-3886] merging instance 'Nanoprocessor_0/Register_Bank_0/Regs_reg[6][7]' (FDRE) to 'Nanoprocessor_0/Register_Bank_0/Regs_reg[7][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Nanoprocessor_0/Register_Bank_0/Regs_reg[7][7] )
INFO: [Synth 8-3886] merging instance 'Nanoprocessor_0/Register_Bank_0/Regs_reg[6][8]' (FDRE) to 'Nanoprocessor_0/Register_Bank_0/Regs_reg[7][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Nanoprocessor_0/Register_Bank_0/Regs_reg[7][8] )
INFO: [Synth 8-3886] merging instance 'Nanoprocessor_0/Register_Bank_0/Regs_reg[6][9]' (FDRE) to 'Nanoprocessor_0/Register_Bank_0/Regs_reg[7][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Nanoprocessor_0/Register_Bank_0/Regs_reg[7][9] )
INFO: [Synth 8-3886] merging instance 'Nanoprocessor_0/Register_Bank_0/Regs_reg[6][10]' (FDRE) to 'Nanoprocessor_0/Register_Bank_0/Regs_reg[7][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Nanoprocessor_0/Register_Bank_0/Regs_reg[7][10] )
INFO: [Synth 8-3886] merging instance 'Nanoprocessor_0/Register_Bank_0/Regs_reg[6][11]' (FDRE) to 'Nanoprocessor_0/Register_Bank_0/Regs_reg[7][11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Nanoprocessor_0/Register_Bank_0/Regs_reg[7][11] )
WARNING: [Synth 8-3332] Sequential element (Nanoprocessor_0/Register_Bank_0/Regs_reg[7][0]) is unused and will be removed from module MainProgram.
WARNING: [Synth 8-3332] Sequential element (Nanoprocessor_0/Register_Bank_0/Regs_reg[7][1]) is unused and will be removed from module MainProgram.
WARNING: [Synth 8-3332] Sequential element (Nanoprocessor_0/Register_Bank_0/Regs_reg[7][2]) is unused and will be removed from module MainProgram.
WARNING: [Synth 8-3332] Sequential element (Nanoprocessor_0/Register_Bank_0/Regs_reg[7][3]) is unused and will be removed from module MainProgram.
WARNING: [Synth 8-3332] Sequential element (Nanoprocessor_0/Register_Bank_0/Regs_reg[7][4]) is unused and will be removed from module MainProgram.
WARNING: [Synth 8-3332] Sequential element (Nanoprocessor_0/Register_Bank_0/Regs_reg[7][5]) is unused and will be removed from module MainProgram.
WARNING: [Synth 8-3332] Sequential element (Nanoprocessor_0/Register_Bank_0/Regs_reg[7][6]) is unused and will be removed from module MainProgram.
WARNING: [Synth 8-3332] Sequential element (Nanoprocessor_0/Register_Bank_0/Regs_reg[7][7]) is unused and will be removed from module MainProgram.
WARNING: [Synth 8-3332] Sequential element (Nanoprocessor_0/Register_Bank_0/Regs_reg[7][8]) is unused and will be removed from module MainProgram.
WARNING: [Synth 8-3332] Sequential element (Nanoprocessor_0/Register_Bank_0/Regs_reg[7][9]) is unused and will be removed from module MainProgram.
WARNING: [Synth 8-3332] Sequential element (Nanoprocessor_0/Register_Bank_0/Regs_reg[7][10]) is unused and will be removed from module MainProgram.
WARNING: [Synth 8-3332] Sequential element (Nanoprocessor_0/Register_Bank_0/Regs_reg[7][11]) is unused and will be removed from module MainProgram.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:14 . Memory (MB): peak = 956.812 ; gain = 584.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:15 . Memory (MB): peak = 956.812 ; gain = 584.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:15 . Memory (MB): peak = 956.812 ; gain = 584.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:15 . Memory (MB): peak = 956.812 ; gain = 584.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:16 . Memory (MB): peak = 956.812 ; gain = 584.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:16 . Memory (MB): peak = 956.812 ; gain = 584.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:16 . Memory (MB): peak = 956.812 ; gain = 584.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |c_addsub_0         |         1|
|2     |c_counter_binary_0 |         1|
|3     |c_counter_binary_1 |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |c_addsub_0         |     1|
|2     |c_counter_binary_0 |     1|
|3     |c_counter_binary_1 |     1|
|4     |BUFG               |     2|
|5     |CARRY4             |   406|
|6     |DSP48E1            |     1|
|7     |LUT1               |    95|
|8     |LUT2               |   307|
|9     |LUT3               |   473|
|10    |LUT4               |   268|
|11    |LUT5               |   295|
|12    |LUT6               |   864|
|13    |MUXF7              |    11|
|14    |FDRE               |    96|
|15    |IBUF               |     9|
|16    |OBUF               |    26|
+------+-------------------+------+

Report Instance Areas: 
+------+--------------------------+--------------------+------+
|      |Instance                  |Module              |Cells |
+------+--------------------------+--------------------+------+
|1     |top                       |                    |  2895|
|2     |  Nanoprocessor_0         |Nanoprocessor       |  2314|
|3     |    Add_Sub_Unit_0        |Add_Sub_Unit        |    16|
|4     |    Instruction_Decoder_0 |Instruction_Decoder |     1|
|5     |    Multiplier_6bit_0     |Multiplier_6bit     |     1|
|6     |    Program_Counter_0     |Program_Counter     |   513|
|7     |    Register_Bank_0       |Register_Bank       |  1783|
|8     |  Slow_Clk_0              |Slow_Clk            |    27|
+------+--------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:16 . Memory (MB): peak = 956.812 ; gain = 584.633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:01:01 . Memory (MB): peak = 956.812 ; gain = 247.684
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:16 . Memory (MB): peak = 956.812 ; gain = 584.633
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 427 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
106 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:21 . Memory (MB): peak = 956.812 ; gain = 596.164
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Additional Features/Nanoprocessor.runs/synth_1/MainProgram.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MainProgram_utilization_synth.rpt -pb MainProgram_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 956.812 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 26 16:43:57 2025...
