<?xml version="1.0" encoding="UTF-8"?><module id="EMAC" HW_revision="" XML_version="1" description="Common Platform Gigabit ethernet MAC">
     <register id="TXREV" acronym="TXREV" offset="0x0" width="32" description="Transmit Identification and Version Register ">
<bitfield id="TXREV" width="32" begin="31" end="0" resetval="1321206285" description="" range="" rwaccess="R"/>
</register>
     <register id="TXCONTROL" acronym="TXCONTROL" offset="0x4" width="32" description="Transmit Control Register">
<bitfield id="_RSVD" width="31" begin="31" end="1" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="TXEN" width="1" begin="0" end="0" resetval="0" description="Transmit enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Transmit is disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Transmit is enabled"/>
</bitfield>
</register>
     <register id="TXTEARDOWN" acronym="TXTEARDOWN" offset="0x8" width="32" description="Transmit Teardown Register ">
<bitfield id="_RSVD" width="1" begin="31" end="31" resetval="0" description="TX teardown ready; read as zero, but always assumed to be one - unused" range="" rwaccess="N"/>
<bitfield id="_RSVD" width="28" begin="30" end="3" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="TXTDNCH" width="3" begin="2" end="0" resetval="0" description="TX teardown channed" range="0-7h" rwaccess="RW">
<bitenum id="CHA0" value="0" token="CHA0" description=""/>
<bitenum id="CHA1" value="1" token="CHA1" description=""/>
<bitenum id="CHA2" value="2" token="CHA2" description=""/>
<bitenum id="CHA3" value="3" token="CHA3" description=""/>
<bitenum id="CHA4" value="4" token="CHA4" description=""/>
<bitenum id="CHA5" value="5" token="CHA5" description=""/>
<bitenum id="CHA6" value="6" token="CHA6" description=""/>
<bitenum id="CHA7" value="7" token="CHA7" description=""/>
</bitfield>
</register>
     <register id="RXREV" acronym="RXREV" offset="0x10" width="32" description="RX Identification and Version Register ">
<bitfield id="RXREV" width="32" begin="31" end="0" resetval="1321206285" description="" range="" rwaccess="R"/>
</register>
     <register id="RXCONTROL" acronym="RXCONTROL" offset="0x14" width="32" description="RX Control Register">
<bitfield id="_RSVD" width="31" begin="31" end="1" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="RXEN" width="1" begin="0" end="0" resetval="0" description="RX DMA enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Receive is disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Receive is enabled"/>
</bitfield>
</register>
     <register id="RXTEARDOWN" acronym="RXTEARDOWN" offset="0x18" width="32" description="RX Teardown Register ">
<bitfield id="_RSVD" width="1" begin="31" end="31" resetval="0" description="Teardown ready; read as zero, but it is always assumed to be one - unused" range="" rwaccess="N"/>
<bitfield id="_RSVD" width="28" begin="30" end="3" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="RXTDNCH" width="3" begin="2" end="0" resetval="0" description="RX teardown channel" range="0-7h" rwaccess="RW">
<bitenum id="CHA0" value="0" token="CHA0" description=""/>
<bitenum id="CHA1" value="1" token="CHA1" description=""/>
<bitenum id="CHA2" value="2" token="CHA2" description=""/>
<bitenum id="CHA3" value="3" token="CHA3" description=""/>
<bitenum id="CHA4" value="4" token="CHA4" description=""/>
<bitenum id="CHA5" value="5" token="CHA5" description=""/>
<bitenum id="CHA6" value="6" token="CHA6" description=""/>
<bitenum id="CHA7" value="7" token="CHA7" description=""/>
</bitfield>
</register>
     <register id="TXINTSTATRAW" acronym="TXINTSTATRAW" offset="0x80" width="32" description="Transmit Interrupt Status Register">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="TX7PEND" width="1" begin="7" end="7" resetval="0" description="TX7PEND raw interrupt read (before mask)" range="" rwaccess="R"/>
<bitfield id="TX6PEND" width="1" begin="6" end="6" resetval="0" description="TX6PEND raw interrupt read (before mask)" range="" rwaccess="R"/>
<bitfield id="TX5PEND" width="1" begin="5" end="5" resetval="0" description="TX5PEND raw interrupt read (before mask)" range="" rwaccess="R"/>
<bitfield id="TX4PEND" width="1" begin="4" end="4" resetval="0" description="TX4PEND raw interrupt read (before mask)" range="" rwaccess="R"/>
<bitfield id="TX3PEND" width="1" begin="3" end="3" resetval="0" description="TX3PEND raw interrupt read (before mask)" range="" rwaccess="R"/>
<bitfield id="TX2PEND" width="1" begin="2" end="2" resetval="0" description="TX2PEND raw interrupt read (before mask)" range="" rwaccess="R"/>
<bitfield id="TX1PEND" width="1" begin="1" end="1" resetval="0" description="TX1PEND raw interrupt read (before mask)" range="" rwaccess="R"/>
<bitfield id="TX0PEND" width="1" begin="0" end="0" resetval="0" description="TX0PEND raw interrupt read (before mask)" range="" rwaccess="R"/>
</register>
     <register id="TXINTSTATMASKED" acronym="TXINTSTATMASKED" offset="0x84" width="32" description="Transmit Interrupt Status Register Masked">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="TX7PEND" width="1" begin="7" end="7" resetval="0" description="TX7PEND masked interrupt read" range="" rwaccess="R"/>
<bitfield id="TX6PEND" width="1" begin="6" end="6" resetval="0" description="TX6PEND masked interrupt read" range="" rwaccess="R"/>
<bitfield id="TX5PEND" width="1" begin="5" end="5" resetval="0" description="TX5PEND masked interrupt read" range="" rwaccess="R"/>
<bitfield id="TX4PEND" width="1" begin="4" end="4" resetval="0" description="TX4PEND masked interrupt read" range="" rwaccess="R"/>
<bitfield id="TX3PEND" width="1" begin="3" end="3" resetval="0" description="TX3PEND masked interrupt read" range="" rwaccess="R"/>
<bitfield id="TX2PEND" width="1" begin="2" end="2" resetval="0" description="TX2PEND masked interrupt read" range="" rwaccess="R"/>
<bitfield id="TX1PEND" width="1" begin="1" end="1" resetval="0" description="TX1PEND masked interrupt read" range="" rwaccess="R"/>
<bitfield id="TX0PEND" width="1" begin="0" end="0" resetval="0" description="TX0PEND masked interrupt read" range="" rwaccess="R"/>
</register>
     <register id="TXINTMASKSET" acronym="TXINTMASKSET" offset="0x88" width="32" description="Transmit Interrupt Mask Set Register">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="TX7MASK" width="1" begin="7" end="7" resetval="0" description="TX channel 7 interrupt pending mask set bit - Write one to enable" range="" rwaccess="RW"/>
<bitfield id="TX6MASK" width="1" begin="6" end="6" resetval="0" description="TX channel 6 interrupt pending mask set bit - Write one to enable" range="" rwaccess="RW"/>
<bitfield id="TX5MASK" width="1" begin="5" end="5" resetval="0" description="TX channel 5 interrupt pending mask set bit - Write one to enable" range="" rwaccess="RW"/>
<bitfield id="TX4MASK" width="1" begin="4" end="4" resetval="0" description="TX channel 4 interrupt pending mask set bit - Write one to enable" range="" rwaccess="RW"/>
<bitfield id="TX3MASK" width="1" begin="3" end="3" resetval="0" description="TX channel 3 interrupt pending mask set bit - Write one to enable" range="" rwaccess="RW"/>
<bitfield id="TX2MASK" width="1" begin="2" end="2" resetval="0" description="TX channel 2 interrupt pending mask set bit - Write one to enable" range="" rwaccess="RW"/>
<bitfield id="TX1MASK" width="1" begin="1" end="1" resetval="0" description="TX channel 1 interrupt pending mask set bit - Write one to enable" range="" rwaccess="RW"/>
<bitfield id="TX0MASK" width="1" begin="0" end="0" resetval="0" description="TX channel 0 interrupt pending mask set bit - Write one to enable" range="" rwaccess="RW"/>
</register>
     <register id="TXINTMASKCLEAR" acronym="TXINTMASKCLEAR" offset="0x8c" width="32" description="Transmit Interrupt Clear Register ">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="TX7MASK" width="1" begin="7" end="7" resetval="0" description="TX channel 7 interrupt pending mask set bit - Write one to disable" range="" rwaccess="RW"/>
<bitfield id="TX6MASK" width="1" begin="6" end="6" resetval="0" description="TX channel 6 interrupt pending mask set bit - Write one to disable" range="" rwaccess="RW"/>
<bitfield id="TX5MASK" width="1" begin="5" end="5" resetval="0" description="TX channel 5 interrupt pending mask set bit - Write one to disable" range="" rwaccess="RW"/>
<bitfield id="TX4MASK" width="1" begin="4" end="4" resetval="0" description="TX channel 4 interrupt pending mask set bit - Write one to disable" range="" rwaccess="RW"/>
<bitfield id="TX3MASK" width="1" begin="3" end="3" resetval="0" description="TX channel 3 interrupt pending mask set bit - Write one to disable" range="" rwaccess="RW"/>
<bitfield id="TX2MASK" width="1" begin="2" end="2" resetval="0" description="TX channel 2 interrupt pending mask set bit - Write one to disable" range="" rwaccess="RW"/>
<bitfield id="TX1MASK" width="1" begin="1" end="1" resetval="0" description="TX channel 1 interrupt pending mask set bit - Write one to disable" range="" rwaccess="RW"/>
<bitfield id="TX0MASK" width="1" begin="0" end="0" resetval="0" description="TX channel 0 interrupt pending mask set bit - Write one to disable" range="" rwaccess="RW"/>
</register>
     <register id="MACINVECTOR" acronym="MACINVECTOR" offset="0x90" width="32" description="MAC Input Vector Register ">
<bitfield id="_RSVD" width="4" begin="31" end="28" resetval="0" description="Reserved (Input Vector defined in CPGMACSS_R doc)" range="" rwaccess="N"/>
<bitfield id="STATPEND" width="1" begin="27" end="27" resetval="0" description="Status Pending" range="" rwaccess="R"/>
<bitfield id="HOSTPEND" width="1" begin="26" end="26" resetval="0" description="Host Pending" range="" rwaccess="R"/>
<bitfield id="LINKINT0" width="1" begin="25" end="25" resetval="0" description="MDIO Link Int" range="" rwaccess="R"/>
<bitfield id="USERINT0" width="1" begin="24" end="24" resetval="0" description="MDIO User Int" range="" rwaccess="R"/>
<bitfield id="TXPEND" width="8" begin="23" end="16" resetval="0" description="TX Pend[7:0]" range="" rwaccess="R"/>
<bitfield id="RXTHRESHPEND" width="8" begin="15" end="8" resetval="0" description="RX Thresh Pend[7:0]" range="" rwaccess="R"/>
<bitfield id="RXPEND" width="8" begin="7" end="0" resetval="0" description="RX Pend[7:0]" range="" rwaccess="R"/>
</register>
     <register id="MACEOIVECTOR" acronym="MACEOIVECTOR" offset="0x94" width="32" description="MAC End of Interrupt Vector">
<bitfield id="_RSVD" width="27" begin="31" end="5" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="INTVECT" width="5" begin="4" end="0" resetval="0" description="MAC End of Interrupt Vector; reflects the value written to this location one  VBUSP_CLK cycle after a write to this location." range="" rwaccess="RW">
<bitenum id="C0RXTHRESH" value="0" token="C0RXTHRESH" description=""/>
<bitenum id="C0RX" value="1" token="C0RX" description=""/>
<bitenum id="C0TX" value="2" token="C0TX" description=""/>
<bitenum id="C0MISC" value="3" token="C0MISC" description=""/>
<bitenum id="C1RXTHRESH" value="4" token="C1RXTHRESH" description=""/>
<bitenum id="C1RX" value="5" token="C1RX" description=""/>
<bitenum id="C1TX" value="6" token="C1TX" description=""/>
<bitenum id="C1MISC" value="7" token="C1MISC" description=""/>
</bitfield>
</register>
     <register id="RXINTSTATRAW" acronym="RXINTSTATRAW" offset="0xA0" width="32" description="Receive Interrupt Status Register Raw">
<bitfield id="_RSVD" width="16" begin="31" end="16" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="RX7THRESHPEND" width="1" begin="15" end="15" resetval="0" description="RX7THRESHPEND raw interrupt read (before mask)" range="" rwaccess="R"/>
<bitfield id="RX6THRESHPEND" width="1" begin="14" end="14" resetval="0" description="RX6THRESHPEND raw interrupt read (before mask)" range="" rwaccess="R"/>
<bitfield id="RX5THRESHPEND" width="1" begin="13" end="13" resetval="0" description="RX5THRESHPEND raw interrupt read (before mask)" range="" rwaccess="R"/>
<bitfield id="RX4THRESHPEND" width="1" begin="12" end="12" resetval="0" description="RX4THRESHPEND raw interrupt read (before mask)" range="" rwaccess="R"/>
<bitfield id="RX3THRESHPEND" width="1" begin="11" end="11" resetval="0" description="RX3THRESHPEND raw interrupt read (before mask)" range="" rwaccess="R"/>
<bitfield id="RX2THRESHPEND" width="1" begin="10" end="10" resetval="0" description="RX2THRESHPEND raw interrupt read (before mask)" range="" rwaccess="R"/>
<bitfield id="RX1THRESHPEND" width="1" begin="9" end="9" resetval="0" description="RX1THRESHPEND raw interrupt read (before mask)" range="" rwaccess="R"/>
<bitfield id="RX0THRESHPEND" width="1" begin="8" end="8" resetval="0" description="RX0THRESHPEND raw interrupt read (before mask)" range="" rwaccess="R"/>
<bitfield id="RX7PEND" width="1" begin="7" end="7" resetval="0" description="RX7PEND raw interrupt read (before mask)" range="" rwaccess="R"/>
<bitfield id="RX6PEND" width="1" begin="6" end="6" resetval="0" description="RX6PEND raw interrupt read (before mask)" range="" rwaccess="R"/>
<bitfield id="RX5PEND" width="1" begin="5" end="5" resetval="0" description="RX5PEND raw interrupt read (before mask)" range="" rwaccess="R"/>
<bitfield id="RX4PEND" width="1" begin="4" end="4" resetval="0" description="RX4PEND raw interrupt read (before mask)" range="" rwaccess="R"/>
<bitfield id="RX3PEND" width="1" begin="3" end="3" resetval="0" description="RX3PEND raw interrupt read (before mask)" range="" rwaccess="R"/>
<bitfield id="RX2PEND" width="1" begin="2" end="2" resetval="0" description="RX2PEND raw interrupt read (before mask)" range="" rwaccess="R"/>
<bitfield id="RX1PEND" width="1" begin="1" end="1" resetval="0" description="RX1PEND raw interrupt read (before mask)" range="" rwaccess="R"/>
<bitfield id="RX0PEND" width="1" begin="0" end="0" resetval="0" description="RX0PEND raw interrupt read (before mask)" range="" rwaccess="R"/>
</register>
     <register id="RXINTSTATMASKED" acronym="RXINTSTATMASKED" offset="0xA4" width="32" description="Receive Interrupt Status Register Masked">
<bitfield id="_RSVD" width="16" begin="31" end="16" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="RX7THRESHPEND" width="1" begin="15" end="15" resetval="0" description="RX7THRESHPEND masked interrupt read" range="" rwaccess="R"/>
<bitfield id="RX6THRESHPEND" width="1" begin="14" end="14" resetval="0" description="RX6THRESHPEND masked interrupt read" range="" rwaccess="R"/>
<bitfield id="RX5THRESHPEND" width="1" begin="13" end="13" resetval="0" description="RX5THRESHPEND masked interrupt read" range="" rwaccess="R"/>
<bitfield id="RX4THRESHPEND" width="1" begin="12" end="12" resetval="0" description="RX4THRESHPEND masked interrupt read" range="" rwaccess="R"/>
<bitfield id="RX3THRESHPEND" width="1" begin="11" end="11" resetval="0" description="RX3THRESHPEND masked interrupt read" range="" rwaccess="R"/>
<bitfield id="RX2THRESHPEND" width="1" begin="10" end="10" resetval="0" description="RX2THRESHPEND masked interrupt read" range="" rwaccess="R"/>
<bitfield id="RX1THRESHPEND" width="1" begin="9" end="9" resetval="0" description="RX1THRESHPEND masked interrupt read" range="" rwaccess="R"/>
<bitfield id="RX0THRESHPEND" width="1" begin="8" end="8" resetval="0" description="RX0THRESHPEND masked interrupt read" range="" rwaccess="R"/>
<bitfield id="RX7PEND" width="1" begin="7" end="7" resetval="0" description="RX7PEND masked interrupt read" range="" rwaccess="R"/>
<bitfield id="RX6PEND" width="1" begin="6" end="6" resetval="0" description="RX6PEND masked interrupt read" range="" rwaccess="R"/>
<bitfield id="RX5PEND" width="1" begin="5" end="5" resetval="0" description="RX5PEND masked interrupt read" range="" rwaccess="R"/>
<bitfield id="RX4PEND" width="1" begin="4" end="4" resetval="0" description="RX4PEND masked interrupt read" range="" rwaccess="R"/>
<bitfield id="RX3PEND" width="1" begin="3" end="3" resetval="0" description="RX3PEND masked interrupt read" range="" rwaccess="R"/>
<bitfield id="RX2PEND" width="1" begin="2" end="2" resetval="0" description="RX2PEND masked interrupt read" range="" rwaccess="R"/>
<bitfield id="RX1PEND" width="1" begin="1" end="1" resetval="0" description="RX1PEND masked interrupt read" range="" rwaccess="R"/>
<bitfield id="RX0PEND" width="1" begin="0" end="0" resetval="0" description="RX0PEND masked interrupt read" range="" rwaccess="R"/>
</register>
     <register id="RXINTMASKSET" acronym="RXINTMASKSET" offset="0xA8" width="32" description="Receive Interrupt Mask Set Register">
<bitfield id="_RSVD" width="16" begin="31" end="16" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="RX7THRESHMASK" width="1" begin="15" end="15" resetval="0" description="Receive Channel 7 Threshold Pending Mask; write one to enable interrupt" range="" rwaccess="RW"/>
<bitfield id="RX6THRESHMASK" width="1" begin="14" end="14" resetval="0" description="Receive Channel 6 Threshold Pending Mask; write one to enable interrupt" range="" rwaccess="RW"/>
<bitfield id="RX5THRESHMASK" width="1" begin="13" end="13" resetval="0" description="Receive Channel 5 Threshold Pending Mask; write one to enable interrupt" range="" rwaccess="RW"/>
<bitfield id="RX4THRESHMASK" width="1" begin="12" end="12" resetval="0" description="Receive Channel 4 Threshold Pending Mask; write one to enable interrupt" range="" rwaccess="RW"/>
<bitfield id="RX3THRESHMASK" width="1" begin="11" end="11" resetval="0" description="Receive Channel 3 Threshold Pending Mask; write one to enable interrupt" range="" rwaccess="RW"/>
<bitfield id="RX2THRESHMASK" width="1" begin="10" end="10" resetval="0" description="Receive Channel 2 Threshold Pending Mask; write one to enable interrupt" range="" rwaccess="RW"/>
<bitfield id="RX1THRESHMASK" width="1" begin="9" end="9" resetval="0" description="Receive Channel 1 Threshold Pending Mask; write one to enable interrupt" range="" rwaccess="RW"/>
<bitfield id="RX0THRESHMASK" width="1" begin="8" end="8" resetval="0" description="Receive Channel 0 Threshold Pending Mask; write one to enable interrupt" range="" rwaccess="RW"/>
<bitfield id="RX7MASK" width="1" begin="7" end="7" resetval="0" description="Receive Channel 7 Pending Mask; write one to enable interrupt" range="" rwaccess="RW"/>
<bitfield id="RX6MASK" width="1" begin="6" end="6" resetval="0" description="Receive Channel 6 Pending Mask; write one to enable interrupt" range="" rwaccess="RW"/>
<bitfield id="RX5MASK" width="1" begin="5" end="5" resetval="0" description="Receive Channel 5 Pending Mask; write one to enable interrupt" range="" rwaccess="RW"/>
<bitfield id="RX4MASK" width="1" begin="4" end="4" resetval="0" description="Receive Channel 4 Pending Mask; write one to enable interrupt" range="" rwaccess="RW"/>
<bitfield id="RX3MASK" width="1" begin="3" end="3" resetval="0" description="Receive Channel 3 Pending Mask; write one to enable interrupt" range="" rwaccess="RW"/>
<bitfield id="RX2MASK" width="1" begin="2" end="2" resetval="0" description="Receive Channel 2 Pending Mask; write one to enable interrupt" range="" rwaccess="RW"/>
<bitfield id="RX1MASK" width="1" begin="1" end="1" resetval="0" description="Receive Channel 1 Pending Mask; write one to enable interrupt" range="" rwaccess="RW"/>
<bitfield id="RX0MASK" width="1" begin="0" end="0" resetval="0" description="Receive Channel 0 Pending Mask; write one to enable interrupt" range="" rwaccess="RW"/>
</register>
     <register id="RXINTMASKCLEAR" acronym="RXINTMASKCLEAR" offset="0xAC" width="32" description="Receive Interrupt Mask Clear Register">
<bitfield id="_RSVD" width="16" begin="31" end="16" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="RX7THRESHMASK" width="1" begin="15" end="15" resetval="0" description="Receive Channel 7 Threshold Pending Mask; write one to disable interrupt" range="" rwaccess="RW"/>
<bitfield id="RX6THRESHMASK" width="1" begin="14" end="14" resetval="0" description="Receive Channel 6 Threshold Pending Mask; write one to disable interrupt" range="" rwaccess="RW"/>
<bitfield id="RX5THRESHMASK" width="1" begin="13" end="13" resetval="0" description="Receive Channel 5 Threshold Pending Mask; write one to disable interrupt" range="" rwaccess="RW"/>
<bitfield id="RX4THRESHMASK" width="1" begin="12" end="12" resetval="0" description="Receive Channel 4 Threshold Pending Mask; write one to disable interrupt" range="" rwaccess="RW"/>
<bitfield id="RX3THRESHMASK" width="1" begin="11" end="11" resetval="0" description="Receive Channel 3 Threshold Pending Mask; write one to disable interrupt" range="" rwaccess="RW"/>
<bitfield id="RX2THRESHMASK" width="1" begin="10" end="10" resetval="0" description="Receive Channel 2 Threshold Pending Mask; write one to disable interrupt" range="" rwaccess="RW"/>
<bitfield id="RX1THRESHMASK" width="1" begin="9" end="9" resetval="0" description="Receive Channel 1 Threshold Pending Mask; write one to disable interrupt" range="" rwaccess="RW"/>
<bitfield id="RX0THRESHMASK" width="1" begin="8" end="8" resetval="0" description="Receive Channel 0 Threshold Pending Mask; write one to disable interrupt" range="" rwaccess="RW"/>
<bitfield id="RX7MASK" width="1" begin="7" end="7" resetval="0" description="Receive Channel 7 Pending Mask; write one to disable interrupt" range="" rwaccess="RW"/>
<bitfield id="RX6MASK" width="1" begin="6" end="6" resetval="0" description="Receive Channel 6 Pending Mask; write one to disable interrupt" range="" rwaccess="RW"/>
<bitfield id="RX5MASK" width="1" begin="5" end="5" resetval="0" description="Receive Channel 5 Pending Mask; write one to disable interrupt" range="" rwaccess="RW"/>
<bitfield id="RX4MASK" width="1" begin="4" end="4" resetval="0" description="Receive Channel 4 Pending Mask; write one to disable interrupt" range="" rwaccess="RW"/>
<bitfield id="RX3MASK" width="1" begin="3" end="3" resetval="0" description="Receive Channel 3 Pending Mask; write one to disable interrupt" range="" rwaccess="RW"/>
<bitfield id="RX2MASK" width="1" begin="2" end="2" resetval="0" description="Receive Channel 2 Pending Mask; write one to disable interrupt" range="" rwaccess="RW"/>
<bitfield id="RX1MASK" width="1" begin="1" end="1" resetval="0" description="Receive Channel 1 Pending Mask; write one to disable interrupt" range="" rwaccess="RW"/>
<bitfield id="RX0MASK" width="1" begin="0" end="0" resetval="0" description="Receive Channel 0 Pending Mask; write one to disable interrupt" range="" rwaccess="RW"/>
</register>
     <register id="MACINTSTATRAW" acronym="MACINTSTATRAW" offset="0xB0" width="32" description="MAC Interrupt Status Register Raw (Unmasked)">
<bitfield id="_RSVD" width="30" begin="31" end="2" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="HOSTPEND" width="1" begin="1" end="1" resetval="0" description="Host pending interrupt; raw interrupt read (before mask)" range="" rwaccess="R"/>
<bitfield id="STATPEND" width="1" begin="0" end="0" resetval="0" description="Statistics pending interrupt; raw interrupt read (before mask)" range="" rwaccess="R"/>
</register>
     <register id="MACINTSTATMASKED" acronym="MACINTSTATMASKED" offset="0xB4" width="32" description="MAC Interrupt Status Register Masked">
<bitfield id="_RSVD" width="30" begin="31" end="2" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="HOSTPEND" width="1" begin="1" end="1" resetval="0" description="Host pending interrupt; masked interrupt read" range="" rwaccess="R"/>
<bitfield id="STATPEND" width="1" begin="0" end="0" resetval="0" description="Statistics pending interrupt; masked interrupt read " range="" rwaccess="R"/>
</register>
     <register id="MACINTMASKSET" acronym="MACINTMASKSET" offset="0xB8" width="32" description="MAC Interrupt Mask Set Register">
<bitfield id="_RSVD" width="30" begin="31" end="2" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="HOSTMASK" width="1" begin="1" end="1" resetval="0" description="Host error interrupt mask; write one to enable interrupt" range="" rwaccess="RW"/>
<bitfield id="STATMASK" width="1" begin="0" end="0" resetval="0" description="Statistics interrupt;mask; write one to enable interrupt " range="" rwaccess="RW"/>
</register>
     <register id="MACINTMASKCLEAR" acronym="MACINTMASKCLEAR" offset="0xBC" width="32" description="MAC Interrupt Mask Clear Register">
<bitfield id="_RSVD" width="30" begin="31" end="2" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="HOSTMASK" width="1" begin="1" end="1" resetval="0" description="Host error interrupt mask; write one to disable interrupt" range="" rwaccess="RW"/>
<bitfield id="STATMASK" width="1" begin="0" end="0" resetval="0" description="Statistics interrupt;mask; write one to disable interrupt " range="" rwaccess="RW"/>
</register>
     <register id="RXMBPENABLE" acronym="RXMBPENABLE" offset="0x100" width="32" description="Receive Multicast/Broadcast/Promiscuous Channel Enable Register ">
<bitfield id="_RSVD" width="1" begin="31" end="31" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="RXPASSCRC" width="1" begin="30" end="30" resetval="0" description="Pass receive CRC enable " range="" rwaccess="RW">
<bitenum id="DISCARD" value="0" token="DISCARD" description="Received CRC is discarded for all channels and is not included in the buffer descriptor packet length field"/>
<bitenum id="INCLUDE" value="1" token="INCLUDE" description="Received CRC is transferred to memory for all channels and is included in the buffer descriptor packet length"/>
</bitfield>
<bitfield id="RXQOSEN" width="1" begin="29" end="29" resetval="0" description="Receive quality of service enable " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Receive QOS is disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Receive QOS is enabled"/>
</bitfield>
<bitfield id="RXNOCHAIN" width="1" begin="28" end="28" resetval="0" description="Receive no buffer chaining " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Received frames can span multiple buffers"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="RX DMA controller transfers each frame into a single buffer regardless of the frame or buffer size. All remaining frame data after the first buffer is discarded"/>
</bitfield>
<bitfield id="_RSVD" width="3" begin="27" end="25" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="RXCMFEN" width="1" begin="24" end="24" resetval="0" description="Receive copy MAC control frames enable " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="MAC control frames are filtered (but acted upon if enabled)"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="MAC control frames are transferred to memory"/>
</bitfield>
<bitfield id="RXCSFEN" width="1" begin="23" end="23" resetval="0" description="Receive copy short frames enable " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Short frames are filtered"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Short frames are transferred to memory"/>
</bitfield>
<bitfield id="RXCEFEN" width="1" begin="22" end="22" resetval="0" description="Receive copy error frames enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Frames containing errors are filtered"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Frames containing errors are transferred to memory"/>
</bitfield>
<bitfield id="RXCAFEN" width="1" begin="21" end="21" resetval="0" description="Receive copy all frames enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Frames that do not address match are transferred to the promiscuous channel selected by RXPROMCH bits"/>
</bitfield>
<bitfield id="_RSVD" width="2" begin="20" end="19" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="RXPROMCH" width="3" begin="18" end="16" resetval="0" description="Receive promiscuous channel select" range="0-7h" rwaccess="RW">
<bitenum id="CHA0" value="0" token="CHA0" description=""/>
<bitenum id="CHA1" value="1" token="CHA1" description=""/>
<bitenum id="CHA2" value="2" token="CHA2" description=""/>
<bitenum id="CHA3" value="3" token="CHA3" description=""/>
<bitenum id="CHA4" value="4" token="CHA4" description=""/>
<bitenum id="CHA5" value="5" token="CHA5" description=""/>
<bitenum id="CHA6" value="6" token="CHA6" description=""/>
<bitenum id="CHA7" value="7" token="CHA7" description=""/>
</bitfield>
<bitfield id="_RSVD" width="2" begin="15" end="14" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="RXBROADEN" width="1" begin="13" end="13" resetval="0" description="Receive broadcast enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Broadcast frames are filtered"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Broadcast frames are copied to the channel selected by RXBROADCH bits"/>
</bitfield>
<bitfield id="_RSVD" width="2" begin="12" end="11" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="RXBROADCH" width="3" begin="10" end="8" resetval="0" description="Receive broadcast channel select" range="0-7h" rwaccess="RW">
<bitenum id="CHA0" value="0" token="CHA0" description=""/>
<bitenum id="CHA1" value="1" token="CHA1" description=""/>
<bitenum id="CHA2" value="2" token="CHA2" description=""/>
<bitenum id="CHA3" value="3" token="CHA3" description=""/>
<bitenum id="CHA4" value="4" token="CHA4" description=""/>
<bitenum id="CHA5" value="5" token="CHA5" description=""/>
<bitenum id="CHA6" value="6" token="CHA6" description=""/>
<bitenum id="CHA7" value="7" token="CHA7" description=""/>
</bitfield>
<bitfield id="_RSVD" width="2" begin="7" end="6" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="RXMULTEN" width="1" begin="5" end="5" resetval="0" description="RX multicast enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Multicast frames are filtered"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Multicast frames are copied to the channel selected by RXMULTCH bits"/>
</bitfield>
<bitfield id="_RSVD" width="2" begin="4" end="3" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="RXMULTCH" width="3" begin="2" end="0" resetval="0" description="RX multicast channel select" range="0-7h" rwaccess="RW">
<bitenum id="CHA0" value="0" token="CHA0" description=""/>
<bitenum id="CHA1" value="1" token="CHA1" description=""/>
<bitenum id="CHA2" value="2" token="CHA2" description=""/>
<bitenum id="CHA3" value="3" token="CHA3" description=""/>
<bitenum id="CHA4" value="4" token="CHA4" description=""/>
<bitenum id="CHA5" value="5" token="CHA5" description=""/>
<bitenum id="CHA6" value="6" token="CHA6" description=""/>
<bitenum id="CHA7" value="7" token="CHA7" description=""/>
</bitfield>
</register>
     <register id="RXUNICASTSET" acronym="RXUNICASTSET" offset="0x104" width="32" description="Receive Unicast Enable Set Register ">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="RXCH7EN" width="1" begin="7" end="7" resetval="0" description="RX channel 7 unicast enable set" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="RXCH6EN" width="1" begin="6" end="6" resetval="0" description="RX channel 6 unicast enable set" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="RXCH5EN" width="1" begin="5" end="5" resetval="0" description="RX channel 5 unicast enable set" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="RXCH4EN" width="1" begin="4" end="4" resetval="0" description="RX channel 4 unicast enable set" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="RXCH3EN" width="1" begin="3" end="3" resetval="0" description="RX channel 3 unicast enable set" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="RXCH2EN" width="1" begin="2" end="2" resetval="0" description="RX channel 2 unicast enable set" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="RXCH1EN" width="1" begin="1" end="1" resetval="0" description="RX channel 1 unicast enable set" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="RXCH0EN" width="1" begin="0" end="0" resetval="0" description="RX channel 0 unicast enable set" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
</register>
     <register id="RXUNICASTCLEAR" acronym="RXUNICASTCLEAR" offset="0x108" width="32" description="Receive Unicast Clear Register ">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="RXCH7EN" width="1" begin="7" end="7" resetval="0" description="RX channel 7 unicast enable clear" range="" rwaccess="RW">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="RXCH6EN" width="1" begin="6" end="6" resetval="0" description="RX channel 6 unicast enable clear" range="" rwaccess="RW">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="RXCH5EN" width="1" begin="5" end="5" resetval="0" description="RX channel 5 unicast enable clear" range="" rwaccess="RW">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="RXCH4EN" width="1" begin="4" end="4" resetval="0" description="RX channel 4 unicast enable clear" range="" rwaccess="RW">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="RXCH3EN" width="1" begin="3" end="3" resetval="0" description="RX channel 3 unicast enable clear" range="" rwaccess="RW">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="RXCH2EN" width="1" begin="2" end="2" resetval="0" description="RX channel 2 unicast enable clear" range="" rwaccess="RW">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="RXCH1EN" width="1" begin="1" end="1" resetval="0" description="RX channel 1 unicast enable clear" range="" rwaccess="RW">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="RXCH0EN" width="1" begin="0" end="0" resetval="0" description="RX channel 0 unicast enable clear" range="" rwaccess="RW">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
</register>
     <register id="RXMAXLEN" acronym="RXMAXLEN" offset="0x10C" width="32" description="Receive Maximum Length Register ">
<bitfield id="_RSVD" width="16" begin="31" end="16" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="RXMAXLEN" width="16" begin="15" end="0" resetval="1518" description="RX maximum frame length" range="" rwaccess="RW"/>
</register>
     <register id="RXBUFFEROFFSET" acronym="RXBUFFEROFFSET" offset="0x110" width="32" description="Receive Buffer Offset Register ">
<bitfield id="_RSVD" width="16" begin="31" end="16" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="RXBUFFEROFFSET" width="16" begin="15" end="0" resetval="0" description="RX buffer offset value" range="0-FFFFh" rwaccess="RW"/>
</register>
     <register id="RXFILTERLOWTHRESH" acronym="RXFILTERLOWTHRESH" offset="0x114" width="32" description="Receive Filter Low Priority Frame Threshold Register ">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="RXFILTERTHRESH" width="8" begin="7" end="0" resetval="0" description="RX filter low threshold" range="0-FFh" rwaccess="RW"/>
</register>
     <register id="RX0FLOWTHRESH" acronym="RX0FLOWTHRESH" offset="0x120" width="32" description="Receive Channel 0 Flow Control Threshold Register ">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="RX0FLOWTHRESH" width="8" begin="7" end="0" resetval="0" description="RX flow threshold" range="0-FFh" rwaccess="RW"/>
</register>
     <register id="RX1FLOWTHRESH" acronym="RX1FLOWTHRESH" offset="0x124" width="32" description="Receive Channel 1 Flow Control Threshold Register ">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="RX1FLOWTHRESH" width="8" begin="7" end="0" resetval="0" description="RX flow threshold" range="0-FFh" rwaccess="RW"/>
</register>
     <register id="RX2FLOWTHRESH" acronym="RX2FLOWTHRESH" offset="0x128" width="32" description="Receive Channel 2 Flow Control Threshold Register ">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="RX2FLOWTHRESH" width="8" begin="7" end="0" resetval="0" description="RX flow threshold" range="0-FFh" rwaccess="RW"/>
</register>
     <register id="RX3FLOWTHRESH" acronym="RX3FLOWTHRESH" offset="0x12C" width="32" description="Receive Channel 3 Flow Control Threshold Register ">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="RX3FLOWTHRESH" width="8" begin="7" end="0" resetval="0" description="RX flow threshold" range="0-FFh" rwaccess="RW"/>
</register>
     <register id="RX4FLOWTHRESH" acronym="RX4FLOWTHRESH" offset="0x130" width="32" description="Receive Channel 4 Flow Control Threshold Register ">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="RX4FLOWTHRESH" width="8" begin="7" end="0" resetval="0" description="RX flow threshold" range="0-FFh" rwaccess="RW"/>
</register>
     <register id="RX5FLOWTHRESH" acronym="RX5FLOWTHRESH" offset="0x134" width="32" description="Receive Channel 5 Flow Control Threshold Register ">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="RX5FLOWTHRESH" width="8" begin="7" end="0" resetval="0" description="RX flow threshold" range="0-FFh" rwaccess="RW"/>
</register>
     <register id="RX6FLOWTHRESH" acronym="RX6FLOWTHRESH" offset="0x138" width="32" description="Receive Channel 6 Flow Control Threshold Register ">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="RX6FLOWTHRESH" width="8" begin="7" end="0" resetval="0" description="RX flow threshold" range="0-FFh" rwaccess="RW"/>
</register>
     <register id="RX7FLOWTHRESH" acronym="RX7FLOWTHRESH" offset="0x13C" width="32" description="Receive Channel 7 Flow Control Threshold Register ">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="RX7FLOWTHRESH" width="8" begin="7" end="0" resetval="0" description="RX flow threshold" range="0-FFh" rwaccess="RW"/>
</register>
     <register id="RX0FREEBUFFER" acronym="RX0FREEBUFFER" offset="0x140" width="32" description="Receive Channel 0 Free Buffer Count Register ">
<bitfield id="_RSVD" width="16" begin="31" end="16" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="RX0FREEBUF" width="16" begin="15" end="0" resetval="0" description="RX free buffer count; Write to increment" range="0-FFFFh" rwaccess="W"/>
</register>
     <register id="RX1FREEBUFFER" acronym="RX1FREEBUFFER" offset="0x144" width="32" description="Receive Channel 1 Free Buffer Count Register ">
<bitfield id="_RSVD" width="16" begin="31" end="16" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="RX1FREEBUF" width="16" begin="15" end="0" resetval="0" description="RX free buffer count; Write to increment" range="0-FFFFh" rwaccess="W"/>
</register>
     <register id="RX2FREEBUFFER" acronym="RX2FREEBUFFER" offset="0x148" width="32" description="Receive Channel 2 Free Buffer Count Register ">
<bitfield id="_RSVD" width="16" begin="31" end="16" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="RX2FREEBUF" width="16" begin="15" end="0" resetval="0" description="RX free buffer count; Write to increment" range="0-FFFFh" rwaccess="W"/>
</register>
     <register id="RX3FREEBUFFER" acronym="RX3FREEBUFFER" offset="0x14C" width="32" description="Receive Channel 3 Free Buffer Count Register ">
<bitfield id="_RSVD" width="16" begin="31" end="16" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="RX3FREEBUF" width="16" begin="15" end="0" resetval="0" description="RX free buffer count; Write to increment" range="0-FFFFh" rwaccess="W"/>
</register>
     <register id="RX4FREEBUFFER" acronym="RX4FREEBUFFER" offset="0x150" width="32" description="Receive Channel 4 Free Buffer Count Register ">
<bitfield id="_RSVD" width="16" begin="31" end="16" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="RX4FREEBUF" width="16" begin="15" end="0" resetval="0" description="RX free buffer count; Write to increment" range="0-FFFFh" rwaccess="W"/>
</register>
     <register id="RX5FREEBUFFER" acronym="RX5FREEBUFFER" offset="0x154" width="32" description="Receive Channel 5 Free Buffer Count Register ">
<bitfield id="_RSVD" width="16" begin="31" end="16" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="RX5FREEBUF" width="16" begin="15" end="0" resetval="0" description="RX free buffer count; Write to increment" range="0-FFFFh" rwaccess="W"/>
</register>
     <register id="RX6FREEBUFFER" acronym="RX6FREEBUFFER" offset="0x158" width="32" description="Receive Channel 6 Free Buffer Count Register ">
<bitfield id="_RSVD" width="16" begin="31" end="16" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="RX6FREEBUF" width="16" begin="15" end="0" resetval="0" description="RX free buffer count; Write to increment" range="0-FFFFh" rwaccess="W"/>
</register>
     <register id="RX7FREEBUFFER" acronym="RX7FREEBUFFER" offset="0x15C" width="32" description="Receive Channel 7 Free Buffer Count Register ">
<bitfield id="_RSVD" width="16" begin="31" end="16" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="RX7FREEBUF" width="16" begin="15" end="0" resetval="0" description="RX free buffer count; Write to increment" range="0-FFFFh" rwaccess="W"/>
</register>
     <register id="MACCONTROL" acronym="MACCONTROL" offset="0x160" width="32" description="MAC Control Register ">
<bitfield id="_RSVD" width="13" begin="31" end="19" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="_RSVD" width="1" begin="18" end="18" resetval="0" description="Enables external select of Dupex/Gigabit modes" range="" rwaccess="N"/>
<bitfield id="_RSVD" width="1" begin="17" end="17" resetval="0" description="Gigabit force mode" range="" rwaccess="N"/>
<bitfield id="_RSVD" width="1" begin="16" end="16" resetval="0" description="Interface Control B" range="" rwaccess="N"/>
<bitfield id="RMIISPEED" width="1" begin="15" end="15" resetval="0" description="RMII 10/100 Speed Select (IFCTLA)" range="" rwaccess="RW">
<bitenum id="10MBIT" value="0" token="10MBIT" description=""/>
<bitenum id="100MBIT" value="1" token="100MBIT" description=""/>
</bitfield>
<bitfield id="RXOFFLENBLOCK" width="1" begin="14" end="14" resetval="0" description="Receive Offset / Length word write block" range="" rwaccess="RW">
<bitenum id="NOBLOCK" value="0" token="NOBLOCK" description="Do not block the DMA writes to the receive buffer descriptor offset/buffer length word"/>
<bitenum id="BLOCK" value="1" token="BLOCK" description="Block all EMAC DMA controller writes to the receive buffer descriptor offset/buffer length words during CPPI packet processing. When this bit is set, the EMAC will never write the third word to any receive buffer descriptor"/>
</bitfield>
<bitfield id="RXOWNERSHIP" width="1" begin="13" end="13" resetval="0" description="Receive ownership write bit value" range="" rwaccess="RW">
<bitenum id="ZERO" value="0" token="ZERO" description="The EMAC writes the RX ownership bit to zero at the end of packet processing "/>
<bitenum id="ONE" value="1" token="ONE" description="The EMAC writes the RX ownership bit to one at the end of packet processing "/>
</bitfield>
<bitfield id="_RSVD" width="1" begin="12" end="12" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="CMDIDLE" width="1" begin="11" end="11" resetval="0" description="Command Idle" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Idle not commanded"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Idle commanded (read IDLE is MACSTATUS)"/>
</bitfield>
<bitfield id="TXSHORTGAPEN" width="1" begin="10" end="10" resetval="0" description="Transmit short gap enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TX with a short IPG is disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="TX with a short IPG (when TX_HSORT_GAP input is asserted) is enabled"/>
</bitfield>
<bitfield id="TXPTYPE" width="1" begin="9" end="9" resetval="0" description="Transmit queue priority type" range="" rwaccess="RW">
<bitenum id="RROBIN" value="0" token="RROBIN" description="The queue uses a round-robin scheme to select the next channel for transmission"/>
<bitenum id="CHANNELPRI" value="1" token="CHANNELPRI" description="The queue uses a fixed-priority (channel 7 highest priority) scheme to select the next channel for transmission"/>
</bitfield>
<bitfield id="_RSVD" width="1" begin="8" end="8" resetval="0" description="FIFO RAM processor read/write enable (RAM test mode)" range="" rwaccess="N"/>
<bitfield id="_RSVD" width="1" begin="7" end="7" resetval="0" description="Gigabit mode" range="" rwaccess="N"/>
<bitfield id="TXPACE" width="1" begin="6" end="6" resetval="0" description="Transmit pacing enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TX pacing is disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="TX pacing is enabled"/>
</bitfield>
<bitfield id="GMIIEN" width="1" begin="5" end="5" resetval="0" description="GMII enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="GMII RX and TX are held in reset"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="GMII RX and TX are released from reset"/>
</bitfield>
<bitfield id="TXFLOWEN" width="1" begin="4" end="4" resetval="0" description="Transmit flow control enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TX flow control is disabled. Full-duplex mode: incoming pause frames are not acted upon"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="TX flow control is enabled. Full-duplex mode: incoming pause frames are acted upon"/>
</bitfield>
<bitfield id="RXBUFFERFLOWEN" width="1" begin="3" end="3" resetval="0" description="Receive buffer flow control enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="RX flow control is disabled. Half-duplex mode: no flow control generated collisions are sent. Full-duplex mode: no outgoing pause frames are sent"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="RX flow control is enabled. Half-duplex mode: collisions are initiated when receive flow control is triggered. Full-duplex mode: outgoing pause frames are sent when receive flow control is triggered"/>
</bitfield>
<bitfield id="_RSVD" width="1" begin="2" end="2" resetval="0" description="Manufacturing test mode" range="" rwaccess="N"/>
<bitfield id="LOOPBACK" width="1" begin="1" end="1" resetval="0" description="Loopback mode" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Loopback mode is disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Loopback mode is enabled"/>
</bitfield>
<bitfield id="FULLDUPLEX" width="1" begin="0" end="0" resetval="0" description="Full duplex mode; gigabit mode forces full duplex mode regardless of whether the fullduplex bit isset or not" range="" rwaccess="RW">
<bitenum id="HALFDUPLEX" value="0" token="HALFDUPLEX" description="Half-duplex mode "/>
<bitenum id="FULLDUPLEX" value="1" token="FULLDUPLEX" description="Full-duplex mode"/>
</bitfield>
</register>
     <register id="MACSTATUS" acronym="MACSTATUS" offset="0x164" width="32" description="MAC Status Register">
<bitfield id="IDLE" width="1" begin="31" end="31" resetval="0" description="CPGMAC idle" range="" rwaccess="R">
<bitenum id="NOIDLE" value="0" token="NOIDLE" description="The EMAC is not idle"/>
<bitenum id="IDLE" value="1" token="IDLE" description="The EMAC is in the idle state"/>
</bitfield>
<bitfield id="_RSVD" width="7" begin="30" end="24" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="TXERRCODE" width="4" begin="23" end="20" resetval="0" description="TX host error code " range="0-Fh" rwaccess="R">
<bitenum id="NOERROR" value="0" token="NOERROR" description="No error"/>
<bitenum id="SOPERROR" value="1" token="SOPERROR" description="SOP error"/>
<bitenum id="OWNERSHIP" value="2" token="OWNERSHIP" description="Ownership bit not set in SOP buffer"/>
<bitenum id="NOEOP" value="3" token="NOEOP" description="Zero next buffer descriptor pointer without EOP"/>
<bitenum id="NULLPTR" value="4" token="NULLPTR" description="Zero buffer pointer"/>
<bitenum id="NULLEN" value="5" token="NULLEN" description="Zero buffer length"/>
<bitenum id="LENERROR" value="6" token="LENERROR" description="Packet length error (sum of buffers &amp;lt; packet length)"/>
</bitfield>
<bitfield id="_RSVD" width="1" begin="19" end="19" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="TXERRCH" width="3" begin="18" end="16" resetval="0" description="TX host error channel" range="0-7h" rwaccess="R">
<bitenum id="CHA0" value="0" token="CHA0" description=""/>
<bitenum id="CHA1" value="1" token="CHA1" description=""/>
<bitenum id="CHA2" value="2" token="CHA2" description=""/>
<bitenum id="CHA3" value="3" token="CHA3" description=""/>
<bitenum id="CHA4" value="4" token="CHA4" description=""/>
<bitenum id="CHA5" value="5" token="CHA5" description=""/>
<bitenum id="CHA6" value="6" token="CHA6" description=""/>
<bitenum id="CHA7" value="7" token="CHA7" description=""/>
</bitfield>
<bitfield id="RXERRCODE" width="4" begin="15" end="12" resetval="0" description="RX host error code" range="0-Fh" rwaccess="R">
<bitenum id="NOERROR" value="0" token="NOERROR" description="No error"/>
<bitenum id="OWNERSHIP" value="2" token="OWNERSHIP" description="Ownership bit not set in SOP buffer"/>
<bitenum id="NULLPTR" value="4" token="NULLPTR" description="Zero buffer pointer"/>
</bitfield>
<bitfield id="_RSVD" width="1" begin="11" end="11" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="RXERRCH" width="3" begin="10" end="8" resetval="0" description="RX host error channel" range="0-7h" rwaccess="R">
<bitenum id="CHA0" value="0" token="CHA0" description=""/>
<bitenum id="CHA1" value="1" token="CHA1" description=""/>
<bitenum id="CHA2" value="2" token="CHA2" description=""/>
<bitenum id="CHA3" value="3" token="CHA3" description=""/>
<bitenum id="CHA4" value="4" token="CHA4" description=""/>
<bitenum id="CHA5" value="5" token="CHA5" description=""/>
<bitenum id="CHA6" value="6" token="CHA6" description=""/>
<bitenum id="CHA7" value="7" token="CHA7" description=""/>
</bitfield>
<bitfield id="_RSVD" width="3" begin="7" end="5" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="_RSVD" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="_RSVD" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="RXQOSACT" width="1" begin="2" end="2" resetval="0" description="RX Quality of Service active" range="" rwaccess="R">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="RXFLOWACT" width="1" begin="1" end="1" resetval="0" description="RX flow control active" range="" rwaccess="R">
<bitenum id="INACTIVE" value="0" token="INACTIVE" description=""/>
<bitenum id="ACTIVE" value="1" token="ACTIVE" description=""/>
</bitfield>
<bitfield id="TXFLOWACT" width="1" begin="0" end="0" resetval="0" description="TX flow control active" range="" rwaccess="R">
<bitenum id="INACTIVE" value="0" token="INACTIVE" description=""/>
<bitenum id="ACTIVE" value="1" token="ACTIVE" description=""/>
</bitfield>
</register>
     <register id="EMCONTROL" acronym="EMCONTROL" offset="0x168" width="32" description="Emulation Control Register">
<bitfield id="_RSVD" width="30" begin="31" end="2" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="SOFT" width="1" begin="1" end="1" resetval="0" description="Emulation soft bit" range="" rwaccess="RW"/>
<bitfield id="FREE" width="1" begin="0" end="0" resetval="0" description="Emulation free bit" range="" rwaccess="RW"/>
</register>
     <register id="FIFOCONTROL" acronym="FIFOCONTROL" offset="0x16C" width="32" description="FIFO Control Register">
<bitfield id="_RSVD" width="30" begin="31" end="2" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="TXCELLTHRESH" width="2" begin="1" end="0" resetval="2" description="TX FIFO cell threshold" range="0x2-0x3" rwaccess="RW"/>
</register>
     <register id="MACCONFIG" acronym="MACCONFIG" offset="0x170" width="32" description="MAC Configuration Register ">
<bitfield id="TXCELLDEPTH" width="8" begin="31" end="24" resetval="3" description="TX cell depth - the number of cells in the transmit FIFO" range="" rwaccess="R"/>
<bitfield id="RXCELLDEPTH" width="8" begin="23" end="16" resetval="3" description="RX cell depth - the number of cells in the receive FIFO" range="" rwaccess="R"/>
<bitfield id="ADDRESSTYPE" width="8" begin="15" end="8" resetval="2" description="Address type in the design" range="" rwaccess="R"/>
<bitfield id="MACCFIG" width="8" begin="7" end="0" resetval="2" description="MAC configuration value" range="" rwaccess="R"/>
</register>
     <register id="SOFTRESET" acronym="SOFTRESET" offset="0x174" width="32" description="Soft Reset Register ">
<bitfield id="_RSVD" width="31" begin="31" end="1" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="SOFTRESET" width="1" begin="0" end="0" resetval="0" description="Software reset" range="" rwaccess="RW">
<bitenum id="NORESET" value="0" token="NORESET" description=""/>
<bitenum id="RESET" value="1" token="RESET" description=""/>
</bitfield>
</register>
     <register id="MACSRCADDRLO" acronym="MACSRCADDRLO" offset="0x1D0" width="32" description="MAC Source Address Low">
<bitfield id="_RSVD" width="16" begin="31" end="16" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="MACSRCADDR0" width="8" begin="15" end="8" resetval="0" description="MAC source address lower 8 bits MACADDR[7:0]" range="0-FFh" rwaccess="RW"/>
<bitfield id="MACSRCADDR1" width="8" begin="7" end="0" resetval="0" description="MAC source address bits 15:9 MACADDR[15:8]" range="0-FFh" rwaccess="RW"/>
</register>
     <register id="MACSRCADDRHI" acronym="MACSRCADDRHI" offset="0x1D4" width="32" description="MAC Source Address High">
<bitfield id="MACSRCADDR2" width="8" begin="31" end="24" resetval="0" description="MAC source address bits 23:16 (byte 2)" range="0-FFh" rwaccess="RW"/>
<bitfield id="MACSRCADDR3" width="8" begin="23" end="16" resetval="0" description="MAC source address bits 31:23 (byte 3)" range="0-FFh" rwaccess="RW"/>
<bitfield id="MACSRCADDR4" width="8" begin="15" end="8" resetval="0" description="MAC source address bits 39:32 (byte 4)" range="0-FFh" rwaccess="RW"/>
<bitfield id="MACSRCADDR5" width="8" begin="7" end="0" resetval="0" description="MAC source address bits 47:40 (byte 5)" range="0-FFh" rwaccess="RW"/>
</register>
     <register id="MACHASH1" acronym="MACHASH1" offset="0x1D8" width="32" description="MAC Hash Address Register 1">
<bitfield id="MACHASH1" width="32" begin="31" end="0" resetval="0" description="Least-significant 32 bits of the hash table corresponding to hash values 0 to 31" range="0-FFFFFFFFh" rwaccess="RW"/>
</register>
     <register id="MACHASH2" acronym="MACHASH2" offset="0x1DC" width="32" description="MAC Hash Address Register 2">
<bitfield id="MACHASH2" width="32" begin="31" end="0" resetval="0" description="Most-significant 32 bits of the hash table corresponding to hash values 32 to 63" range="0-FFFFFFFFh" rwaccess="RW"/>
</register>
     <register id="BOFFTEST" acronym="BOFFTEST" offset="0x1E0" width="32" description="Back Off Test Register">
<bitfield id="_RSVD" width="6" begin="31" end="26" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="RNDNUM" width="10" begin="25" end="16" resetval="0" description="Backoff random number generator" range="0-3FFh" rwaccess="RW"/>
<bitfield id="COLLCOUNT" width="4" begin="15" end="12" resetval="0" description="Collision count" range="0-Fh" rwaccess="R"/>
<bitfield id="_RSVD" width="2" begin="11" end="10" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="TXBACKOFF" width="10" begin="9" end="0" resetval="0" description="Backoff count" range="0-3FFh" rwaccess="R"/>
</register>
     <register id="TPACETEST" acronym="TPACETEST" offset="0x1E4" width="32" description="Transmit Pacing  Algorithm Test Register ">
<bitfield id="_RSVD" width="27" begin="31" end="5" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="PACEVAL" width="5" begin="4" end="0" resetval="0" description="Pacing register current value" range="0-1Fh" rwaccess="R"/>
</register>
     <register id="RXPAUSE" acronym="RXPAUSE" offset="0x1E8" width="32" description="Receive Pause Timer Register">
<bitfield id="_RSVD" width="16" begin="31" end="16" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="PAUSETIMER" width="16" begin="15" end="0" resetval="0" description="RX pause timer value" range="0-FFFFh" rwaccess="RW"/>
</register>
     <register id="TXPAUSE" acronym="TXPAUSE" offset="0x1EC" width="32" description="Transmit Pause Timer Register">
<bitfield id="_RSVD" width="16" begin="31" end="16" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="PAUSETIMER" width="16" begin="15" end="0" resetval="0" description="TX pause timer value" range="0-FFFFh" rwaccess="RW"/>
</register>
     <register id="MACADDRLO" acronym="MACADDRLO" offset="0x500" width="32" description="MAC Address Low - From Receive Address Matching Memory Map">
<bitfield id="_RSVD" width="11" begin="31" end="21" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="VALID" width="1" begin="20" end="20" resetval="0" description="" range="" rwaccess="RW">
<bitenum id="INVALID" value="0" token="INVALID" description=""/>
<bitenum id="VALID" value="1" token="VALID" description=""/>
</bitfield>
<bitfield id="MATCHFILT" width="1" begin="19" end="19" resetval="0" description="" range="" rwaccess="RW">
<bitenum id="FILTER" value="0" token="FILTER" description=""/>
<bitenum id="MATCH" value="1" token="MATCH" description=""/>
</bitfield>
<bitfield id="CHANNEL" width="3" begin="18" end="16" resetval="0" description="" range="" rwaccess="RW"/>
<bitfield id="MACADDR0" width="8" begin="15" end="8" resetval="0" description="MAC addres lower 8 bits (byte 0)" range="0-FFh" rwaccess="RW"/>
<bitfield id="MACADDR1" width="8" begin="7" end="0" resetval="0" description="MAC addres bits 15:8 (byte 1)" range="" rwaccess="RW"/>
</register>
     <register id="MACADDRHI" acronym="MACADDRHI" offset="0x504" width="32" description="MAC Address High - Receive Address Matching">
<bitfield id="MACADDR2" width="8" begin="31" end="24" resetval="0" description="MAC source address bits 23:16 (byte 2)" range="0-FFh" rwaccess="RW"/>
<bitfield id="MACADDR3" width="8" begin="23" end="16" resetval="0" description="MAC source address bits 31:23 (byte 3)" range="0-FFh" rwaccess="RW"/>
<bitfield id="MACADDR4" width="8" begin="15" end="8" resetval="0" description="MAC source address bits 39:32 (byte 4)" range="0-FFh" rwaccess="RW"/>
<bitfield id="MACADDR5" width="8" begin="7" end="0" resetval="0" description="MAC source address bits 47:40 (byte 5)" range="0-FFh" rwaccess="RW"/>
</register>
     <register id="MACINDEX" acronym="MACINDEX" offset="0x508" width="32" description="MAC Index Register">
<bitfield id="_RSVD" width="27" begin="31" end="5" resetval="0" description="Reserved " range="" rwaccess="N"/>
<bitfield id="MACINDEX" width="5" begin="4" end="0" resetval="0" description="MAC address index" range="0-FFh" rwaccess="RW"/>
</register>
     <register id="TX0HDP" acronym="TX0HDP" offset="0x600" width="32" description="Transmit Channel 0 DMA Head Descriptor Pointer Register">
<bitfield id="TX0HDP" width="32" begin="31" end="0" resetval="0" description="TX channel 0 DMA Head Descriptor pointer" range="0-FFFFFFFFh" rwaccess="RW"/>
</register>
     <register id="TX1HDP" acronym="TX1HDP" offset="0x604" width="32" description="Transmit Channel 1 DMA Head Descriptor Pointer Register">
<bitfield id="TX1HDP" width="32" begin="31" end="0" resetval="0" description="TX channel 1 DMA Head Descriptor pointer" range="0-FFFFFFFFh" rwaccess="RW"/>
</register>
     <register id="TX2HDP" acronym="TX2HDP" offset="0x608" width="32" description="Transmit Channel 2 DMA Head Descriptor Pointer Register">
<bitfield id="TX2HDP" width="32" begin="31" end="0" resetval="0" description="TX channel 2 DMA Head Descriptor pointer" range="0-FFFFFFFFh" rwaccess="RW"/>
</register>
     <register id="TX3HDP" acronym="TX3HDP" offset="0x60C" width="32" description="Transmit Channel 3 DMA Head Descriptor Pointer Register">
<bitfield id="TX3HDP" width="32" begin="31" end="0" resetval="0" description="TX channel 3 DMA Head Descriptor pointer" range="0-FFFFFFFFh" rwaccess="RW"/>
</register>
     <register id="TX4HDP" acronym="TX4HDP" offset="0x610" width="32" description="Transmit Channel 4 DMA Head Descriptor Pointer Register">
<bitfield id="TX4HDP" width="32" begin="31" end="0" resetval="0" description="TX channel 4 DMA Head Descriptor pointer" range="0-FFFFFFFFh" rwaccess="RW"/>
</register>
     <register id="TX5HDP" acronym="TX5HDP" offset="0x614" width="32" description="Transmit Channel 5 DMA Head Descriptor Pointer Register">
<bitfield id="TX5HDP" width="32" begin="31" end="0" resetval="0" description="TX channel 5 DMA Head Descriptor pointer" range="0-FFFFFFFFh" rwaccess="RW"/>
</register>
     <register id="TX6HDP" acronym="TX6HDP" offset="0x618" width="32" description="Transmit Channel 6 DMA Head Descriptor Pointer Register">
<bitfield id="TX6HDP" width="32" begin="31" end="0" resetval="0" description="TX channel 6 DMA Head Descriptor pointer" range="0-FFFFFFFFh" rwaccess="RW"/>
</register>
     <register id="TX7HDP" acronym="TX7HDP" offset="0x61C" width="32" description="Transmit Channel 7 DMA Head Descriptor Pointer Register">
<bitfield id="TX7HDP" width="32" begin="31" end="0" resetval="0" description="TX channel 7 DMA Head Descriptor pointer" range="0-FFFFFFFFh" rwaccess="RW"/>
</register>
     <register id="RX0HDP" acronym="RX0HDP" offset="0x620" width="32" description="Receive Channel 0 DMA Head Descriptor Pointer Register">
<bitfield id="RX0HDP" width="32" begin="31" end="0" resetval="0" description="RX channel 0 DMA Head Descriptor pointer" range="0-FFFFFFFFh" rwaccess="RW"/>
</register>
     <register id="RX1HDP" acronym="RX1HDP" offset="0x624" width="32" description="Receive Channel 1 DMA Head Descriptor Pointer Register">
<bitfield id="RX1HDP" width="32" begin="31" end="0" resetval="0" description="RX channel 1 DMA Head Descriptor pointer" range="0-FFFFFFFFh" rwaccess="RW"/>
</register>
     <register id="RX2HDP" acronym="RX2HDP" offset="0x628" width="32" description="Receive Channel 2 DMA Head Descriptor Pointer Register">
<bitfield id="RX2HDP" width="32" begin="31" end="0" resetval="0" description="RX channel 2 DMA Head Descriptor pointer" range="0-FFFFFFFFh" rwaccess="RW"/>
</register>
     <register id="RX3HDP" acronym="RX3HDP" offset="0x62C" width="32" description="Receive Channel 3 DMA Head Descriptor Pointer Register">
<bitfield id="RX3HDP" width="32" begin="31" end="0" resetval="0" description="RX channel 3 DMA Head Descriptor pointer" range="0-FFFFFFFFh" rwaccess="RW"/>
</register>
     <register id="RX4HDP" acronym="RX4HDP" offset="0x630" width="32" description="Receive Channel 4 DMA Head Descriptor Pointer Register">
<bitfield id="RX4HDP" width="32" begin="31" end="0" resetval="0" description="RX channel 4 DMA Head Descriptor pointer" range="0-FFFFFFFFh" rwaccess="RW"/>
</register>
     <register id="RX5HDP" acronym="RX5HDP" offset="0x634" width="32" description="Receive Channel 5 DMA Head Descriptor Pointer Register">
<bitfield id="RX5HDP" width="32" begin="31" end="0" resetval="0" description="RX channel 5 DMA Head Descriptor pointer" range="0-FFFFFFFFh" rwaccess="RW"/>
</register>
     <register id="RX6HDP" acronym="RX6HDP" offset="0x638" width="32" description="Receive Channel 6 DMA Head Descriptor Pointer Register">
<bitfield id="RX6HDP" width="32" begin="31" end="0" resetval="0" description="RX channel 6 DMA Head Descriptor pointer" range="0-FFFFFFFFh" rwaccess="RW"/>
</register>
     <register id="RX7HDP" acronym="RX7HDP" offset="0x63C" width="32" description="Receive Channel 7 DMA Head Descriptor Pointer Register">
<bitfield id="RX7HDP" width="32" begin="31" end="0" resetval="0" description="RX channel 7 DMA Head Descriptor pointer" range="0-FFFFFFFFh" rwaccess="RW"/>
</register>
     <register id="TX0CP" acronym="TX0CP" offset="0x640" width="32" description="Transmit Channel 0 Completion Pointer (Interrupt Ack) Register">
<bitfield id="TX0CP" width="32" begin="31" end="0" resetval="0" description="TX channel 0 completion pointer register" range="0-FFFFFFFFh" rwaccess="RW"/>
</register>
     <register id="TX1CP" acronym="TX1CP" offset="0x644" width="32" description="Transmit Channel 1 Completion Pointer Register">
<bitfield id="TX1CP" width="32" begin="31" end="0" resetval="0" description="TX channel 1 completion pointer register" range="0-FFFFFFFFh" rwaccess="RW"/>
</register>
     <register id="TX2CP" acronym="TX2CP" offset="0x648" width="32" description="Transmit Channel 2 Completion Pointer Register">
<bitfield id="TX2CP" width="32" begin="31" end="0" resetval="0" description="TX channel 2 completion pointer register" range="0-FFFFFFFFh" rwaccess="RW"/>
</register>
     <register id="TX3CP" acronym="TX3CP" offset="0x64C" width="32" description="Transmit Channel 3 Completion Pointer Register">
<bitfield id="TX3CP" width="32" begin="31" end="0" resetval="0" description="TX channel 3 completion pointer register" range="0-FFFFFFFFh" rwaccess="RW"/>
</register>
     <register id="TX4CP" acronym="TX4CP" offset="0x650" width="32" description="Transmit Channel 4 Completion Pointer Register">
<bitfield id="TX4CP" width="32" begin="31" end="0" resetval="0" description="TX channel 4 completion pointer register" range="0-FFFFFFFFh" rwaccess="RW"/>
</register>
     <register id="TX5CP" acronym="TX5CP" offset="0x654" width="32" description="Transmit Channel 5 Completion Pointer Register">
<bitfield id="TX5CP" width="32" begin="31" end="0" resetval="0" description="TX channel 5 completion pointer register" range="0-FFFFFFFFh" rwaccess="RW"/>
</register>
     <register id="TX6CP" acronym="TX6CP" offset="0x658" width="32" description="Transmit Channel 6 Completion Pointer Register">
<bitfield id="TX6CP" width="32" begin="31" end="0" resetval="0" description="TX channel 6 completion pointer register" range="0-FFFFFFFFh" rwaccess="RW"/>
</register>
     <register id="TX7CP" acronym="TX7CP" offset="0x65C" width="32" description="Transmit Channel 7 Completion Pointer Register">
<bitfield id="TX7CP" width="32" begin="31" end="0" resetval="0" description="TX channel 7 completion pointer register" range="0-FFFFFFFFh" rwaccess="RW"/>
</register>
     <register id="RX0CP" acronym="RX0CP" offset="0x660" width="32" description="Receive Channel 0 Completion Pointer (Interrupt Ack) Register">
<bitfield id="RX0CP" width="32" begin="31" end="0" resetval="0" description="RX channel 0 completion pointer register" range="0-FFFFFFFFh" rwaccess="RW"/>
</register>
     <register id="RX1CP" acronym="RX1CP" offset="0x664" width="32" description="Receive Channel 1 Completion Pointer (Interrupt Ack) Register">
<bitfield id="RX1CP" width="32" begin="31" end="0" resetval="0" description="RX channel 1 completion pointer register" range="0-FFFFFFFFh" rwaccess="RW"/>
</register>
     <register id="RX2CP" acronym="RX2CP" offset="0x668" width="32" description="Receive Channel 2 Completion Pointer (Interrupt Ack) Register">
<bitfield id="RX2CP" width="32" begin="31" end="0" resetval="0" description="RX channel 2 completion pointer register" range="0-FFFFFFFFh" rwaccess="RW"/>
</register>
     <register id="RX3CP" acronym="RX3CP" offset="0x66C" width="32" description="Receive Channel 3 Completion Pointer (Interrupt Ack) Register">
<bitfield id="RX3CP" width="32" begin="31" end="0" resetval="0" description="RX channel 3 completion pointer register" range="0-FFFFFFFFh" rwaccess="RW"/>
</register>
     <register id="RX4CP" acronym="RX4CP" offset="0x670" width="32" description="Receive Channel 4 Completion Pointer (Interrupt Ack) Register">
<bitfield id="RX4CP" width="32" begin="31" end="0" resetval="0" description="RX channel 4 completion pointer register" range="0-FFFFFFFFh" rwaccess="RW"/>
</register>
     <register id="RX5CP" acronym="RX5CP" offset="0x674" width="32" description="Receive Channel 5 Completion Pointer (Interrupt Ack) Register">
<bitfield id="RX5CP" width="32" begin="31" end="0" resetval="0" description="RX channel 5 completion pointer register" range="0-FFFFFFFFh" rwaccess="RW"/>
</register>
     <register id="RX6CP" acronym="RX6CP" offset="0x678" width="32" description="Receive Channel 6 Completion Pointer (Interrupt Ack) Register">
<bitfield id="RX6CP" width="32" begin="31" end="0" resetval="0" description="RX channel 6 completion pointer register" range="0-FFFFFFFFh" rwaccess="RW"/>
</register>
     <register id="RX7CP" acronym="RX7CP" offset="0x67C" width="32" description="Receive Channel 7 Completion Pointer (Interrupt Ack) Register">
<bitfield id="RX7CP" width="32" begin="31" end="0" resetval="0" description="RX channel 7 completion pointer register" range="0-FFFFFFFFh" rwaccess="RW"/>
</register>
     <register id="RXGOODFRAMES" acronym="RXGOODFRAMES" offset="0x200" width="32" description="Good RX Frames">
<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0" description="Count" range="" rwaccess="RW"/>
</register>
     <register id="RXBCASTFRAMES" acronym="RXBCASTFRAMES" offset="0x204" width="32" description="Total number of good broadcast frames received">
<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0" description="Count" range="" rwaccess="RW"/>
</register>
     <register id="RXMCASTFRAMES" acronym="RXMCASTFRAMES" offset="0x208" width="32" description="Total number of good multicast frames received">
<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0" description="Count" range="" rwaccess="RW"/>
</register>
     <register id="RXPAUSEFRAMES" acronym="RXPAUSEFRAMES" offset="0x20C" width="32" description="Pause RX Frames Register ">
<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0" description="Count" range="" rwaccess="RW"/>
</register>
     <register id="RXCRCERRORS" acronym="RXCRCERRORS" offset="0x210" width="32" description="Total number of frames received with CRC errors">
<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0" description="Count" range="" rwaccess="RW"/>
</register>
     <register id="RXALIGNCODEERRORS" acronym="RXALIGNCODEERRORS" offset="0x214" width="32" description="Total number of frames received with alignment/code errors">
<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0" description="Count" range="" rwaccess="RW"/>
</register>
     <register id="RXOVERSIZED" acronym="RXOVERSIZED" offset="0x218" width="32" description="Total number of oversized frames received">
<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0" description="Count" range="" rwaccess="RW"/>
</register>
     <register id="RXJABBER" acronym="RXJABBER" offset="0x21C" width="32" description="Total number of jabber frames received">
<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0" description="Count" range="" rwaccess="RW"/>
</register>
     <register id="RXUNDERSIZED" acronym="RXUNDERSIZED" offset="0x220" width="32" description="Total number of undersized frames received">
<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0" description="Count" range="" rwaccess="RW"/>
</register>
     <register id="RXFRAGMENTS" acronym="RXFRAGMENTS" offset="0x224" width="32" description="RX Frame Fragments Register ">
<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0" description="Count" range="" rwaccess="RW"/>
</register>
     <register id="RXFILTERED" acronym="RXFILTERED" offset="0x228" width="32" description="Filtered Receive Frames">
<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0" description="Count" range="" rwaccess="RW"/>
</register>
     <register id="RXQOSFILTERED" acronym="RXQOSFILTERED" offset="0x22C" width="32" description="Received Frames Filtered by QOS">
<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0" description="Count" range="" rwaccess="RW"/>
</register>
     <register id="RXOCTETS" acronym="RXOCTETS" offset="0x230" width="32" description="Total number of received bytes in good frames">
<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0" description="Count" range="" rwaccess="RW"/>
</register>
     <register id="TXGOODFRAMES" acronym="TXGOODFRAMES" offset="0x234" width="32" description="Total number of good frames transmitted">
<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0" description="Count" range="" rwaccess="RW"/>
</register>
     <register id="TXBCASTFRAMES" acronym="TXBCASTFRAMES" offset="0x238" width="32" description="Broadcast TX Frames Register">
<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0" description="Count" range="" rwaccess="RW"/>
</register>
     <register id="TXMCASTFRAMES" acronym="TXMCASTFRAMES" offset="0x23C" width="32" description="Multicast TX Frames Register">
<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0" description="Count" range="" rwaccess="RW"/>
</register>
     <register id="TXPAUSEFRAMES" acronym="TXPAUSEFRAMES" offset="0x240" width="32" description="Pause TX Frames Register">
<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0" description="Count" range="" rwaccess="RW"/>
</register>
     <register id="TXDEFERRED" acronym="TXDEFERRED" offset="0x244" width="32" description="Deferred TX Frames Register">
<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0" description="Count" range="" rwaccess="RW"/>
</register>
     <register id="TXCOLLISION" acronym="TXCOLLISION" offset="0x248" width="32" description="TX Collision Frames Register">
<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0" description="Count" range="" rwaccess="RW"/>
</register>
     <register id="TXSINGLECOLL" acronym="TXSINGLECOLL" offset="0x24C" width="32" description="TX Single Collision Frames Register">
<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0" description="Count" range="" rwaccess="RW"/>
</register>
     <register id="TXMULTICOLL" acronym="TXMULTICOLL" offset="0x250" width="32" description="TX Multiple Collision Frames Register">
<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0" description="Count" range="" rwaccess="RW"/>
</register>
     <register id="TXEXCESSIVECOLL" acronym="TXEXCESSIVECOLL" offset="0x254" width="32" description="TX Excessive Collision Frames Register">
<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0" description="Count" range="" rwaccess="RW"/>
</register>
     <register id="TXLATECOLL" acronym="TXLATECOLL" offset="0x258" width="32" description="TX Late Collision Frames Register">
<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0" description="Count" range="" rwaccess="RW"/>
</register>
     <register id="TXUNDERRUN" acronym="TXUNDERRUN" offset="0x25C" width="32" description="TX Underrun Error Register ">
<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0" description="Count" range="" rwaccess="RW"/>
</register>
     <register id="TXCARRIERSENSE" acronym="TXCARRIERSENSE" offset="0x260" width="32" description="TX Carrier Sense Errors Register ">
<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0" description="Count" range="" rwaccess="RW"/>
</register>
     <register id="TXOCTETS" acronym="TXOCTETS" offset="0x264" width="32" description="TX Octet Frames Register ">
<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0" description="Count" range="" rwaccess="RW"/>
</register>
     <register id="FRAME64" acronym="FRAME64" offset="0x268" width="32" description="Transmit and Receive 64 Octet Frames Register ">
<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0" description="Count" range="" rwaccess="RW"/>
</register>
     <register id="FRAME65T127" acronym="FRAME65T127" offset="0x26C" width="32" description="Transmit and Receive 65 to 127 Octet Frames Register ">
<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0" description="Count" range="" rwaccess="RW"/>
</register>
     <register id="FRAME128T255" acronym="FRAME128T255" offset="0x270" width="32" description="Transmit and Receive 128 to 255 Octet Frames Register ">
<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0" description="Count" range="" rwaccess="RW"/>
</register>
     <register id="FRAME256T511" acronym="FRAME256T511" offset="0x274" width="32" description="Transmit and Receive 256 to 511 Octet Frames Register ">
<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0" description="Count" range="" rwaccess="RW"/>
</register>
     <register id="FRAME512T1023" acronym="FRAME512T1023" offset="0x278" width="32" description="Transmit and Receive 512 to 1023 Octet Frames Register ">
<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0" description="Count" range="" rwaccess="RW"/>
</register>
     <register id="FRAME1024TUP" acronym="FRAME1024TUP" offset="0x27C" width="32" description="Transmit and Receive 1024 to 1518 Octet Frames Register ">
<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0" description="Count" range="" rwaccess="RW"/>
</register>
     <register id="NETOCTETS" acronym="NETOCTETS" offset="0x280" width="32" description="Network Octet Frames Register ">
<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0" description="Count" range="" rwaccess="RW"/>
</register>
     <register id="RXSOFOVERRUNS" acronym="RXSOFOVERRUNS" offset="0x284" width="32" description="Receive FIFO or DMA Start of Frame Overruns Register ">
<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0" description="Count" range="" rwaccess="RW"/>
</register>
     <register id="RXMOFOVERRUNS" acronym="RXMOFOVERRUNS" offset="0x288" width="32" description="Receive FIFO or DMA Middle of Frame Overruns Register ">
<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0" description="Count" range="" rwaccess="RW"/>
</register>
     <register id="RXDMAOVERRUNS" acronym="RXDMAOVERRUNS" offset="0x28C" width="32" description="Receive DMA Start of Frame and Middle of Frame Overruns Register ">
<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0" description="Count" range="" rwaccess="RW"/>
</register>
</module>
