
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035290                       # Number of seconds simulated
sim_ticks                                 35290353048                       # Number of ticks simulated
final_tick                               563338813719                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 269746                       # Simulator instruction rate (inst/s)
host_op_rate                                   340448                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2887939                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907228                       # Number of bytes of host memory used
host_seconds                                 12219.91                       # Real time elapsed on the host
sim_insts                                  3296273078                       # Number of instructions simulated
sim_ops                                    4160238151                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       578816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1108992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2158080                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3851008                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1578496                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1578496                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4522                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8664                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        16860                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 30086                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12332                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12332                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50779                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16401536                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        47152                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     31424792                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        47152                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     61152123                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               109123533                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50779                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        47152                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        47152                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             145082                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          44728824                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               44728824                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          44728824                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50779                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16401536                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        47152                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     31424792                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        47152                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     61152123                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              153852357                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84629145                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31100311                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25353746                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2075813                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13094762                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12152989                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3350355                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91978                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31105493                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170866570                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31100311                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15503344                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37956390                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11039050                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5162629                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15352780                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1004266                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83162200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.546449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.295274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45205810     54.36%     54.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2509183      3.02%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4706083      5.66%     63.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4658663      5.60%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2908441      3.50%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2299621      2.77%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1447053      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1361957      1.64%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18065389     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83162200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.367489                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.019004                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32433933                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5102705                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36463308                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       224847                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8937399                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5261993                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          258                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205029284                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1391                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8937399                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34789316                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         991954                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       879423                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34287463                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3276637                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197729512                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           43                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1362550                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1003415                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    277600024                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    922505402                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    922505402                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       105895455                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35201                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9123345                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18300406                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9349593                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       117616                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2972213                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         186390100                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33813                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148468055                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       291427                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     63026471                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    192797535                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83162200                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.785283                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.899064                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28385820     34.13%     34.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18168217     21.85%     55.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11848828     14.25%     70.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7856261      9.45%     79.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8289482      9.97%     89.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3996175      4.81%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3163824      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       717092      0.86%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       736501      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83162200                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         924756     72.35%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177551     13.89%     86.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       175835     13.76%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124185036     83.64%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1994919      1.34%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14349260      9.66%     94.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7921934      5.34%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148468055                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.754337                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1278142                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008609                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381667879                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    249450706                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145068792                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149746197                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       466039                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7106971                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2071                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          324                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2258551                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8937399                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         507731                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        88698                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    186423918                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       369748                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18300406                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9349593                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         69464                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          324                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1296542                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1156825                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2453367                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146488030                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13693598                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1980025                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21422402                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20773694                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7728804                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.730941                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145109989                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145068792                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92469405                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265372851                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.714171                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348451                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     63294937                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2100934                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74224801                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.658872                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.151610                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28021604     37.75%     37.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20862277     28.11%     65.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8670877     11.68%     77.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4322739      5.82%     83.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4304452      5.80%     89.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1731035      2.33%     91.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1737727      2.34%     93.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       934897      1.26%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3639193      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74224801                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3639193                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257009961                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          381791926                       # The number of ROB writes
system.switch_cpus0.timesIdled                  31488                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1466945                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.846291                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.846291                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.181626                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.181626                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       658049556                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201493844                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188328633                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84629145                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30467447                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24775467                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2032538                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12904951                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12019075                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3129834                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89392                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33677622                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             166352605                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30467447                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15148909                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34949861                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10438114                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5650431                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16455053                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       803826                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82648531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.479869                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47698670     57.71%     57.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1864956      2.26%     59.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2448371      2.96%     62.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3707805      4.49%     67.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3606388      4.36%     71.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2744729      3.32%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1626161      1.97%     77.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2445332      2.96%     80.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16506119     19.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82648531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360011                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.965666                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34798444                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5536267                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33680106                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       263370                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8370343                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5174175                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          282                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     199004429                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1324                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8370343                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36628809                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         988987                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1862822                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32069759                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2727805                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     193245425                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          868                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1175951                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       858826                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           85                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    269164699                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    900014734                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    900014734                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    167559880                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       101604819                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40839                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22959                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7696470                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17905970                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9504286                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       183807                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3065501                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         179655387                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38795                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        144786346                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       259677                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58362261                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    177348735                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6079                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82648531                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.751832                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897510                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28900368     34.97%     34.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18097509     21.90%     56.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11676278     14.13%     70.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7974597      9.65%     80.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7474249      9.04%     89.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3982238      4.82%     94.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2931390      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       879252      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       732650      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82648531                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         705018     69.01%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             8      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        146345     14.32%     83.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       170316     16.67%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120481912     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2045652      1.41%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16357      0.01%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14278757      9.86%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7963668      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     144786346                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.710833                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1021687                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007057                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    373502587                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    238057291                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    140712927                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     145808033                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       492274                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6848720                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2200                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          887                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2416914                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          689                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8370343                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         577120                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        95685                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    179694185                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1163665                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17905970                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9504286                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22437                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72803                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          887                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1241723                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1147505                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2389228                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    141996698                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13444234                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2789648                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21224836                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19890891                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7780602                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.677870                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             140749666                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            140712927                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         90404442                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        253873306                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.662701                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356101                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98131755                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120608022                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59086416                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32716                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2066027                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74278188                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.623734                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.151705                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28798876     38.77%     38.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21264868     28.63%     67.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7831554     10.54%     77.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4488387      6.04%     83.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3743160      5.04%     89.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1837307      2.47%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1835795      2.47%     93.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       784988      1.06%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3693253      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74278188                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98131755                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120608022                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18144622                       # Number of memory references committed
system.switch_cpus1.commit.loads             11057250                       # Number of loads committed
system.switch_cpus1.commit.membars              16358                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17297860                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108711923                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2460921                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3693253                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           250279373                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          367763487                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31249                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1980614                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98131755                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120608022                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98131755                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.862403                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.862403                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.159550                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.159550                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       638996052                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      194318701                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      183832011                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32716                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84629145                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        29779214                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24204823                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2029090                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12377518                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11610937                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3138829                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85741                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     29857070                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             165153094                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           29779214                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14749766                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36314169                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10909845                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6823885                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14622020                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       871018                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     81830606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.493281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.300283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        45516437     55.62%     55.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3192383      3.90%     59.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2570423      3.14%     62.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6271698      7.66%     70.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1692478      2.07%     72.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2178822      2.66%     75.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1584058      1.94%     77.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          884474      1.08%     78.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17939833     21.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     81830606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.351879                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.951492                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        31236165                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6640562                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34920759                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       238009                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8795106                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5083769                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        40725                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     197451837                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        78694                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8795106                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        33524713                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1407848                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1848109                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32815960                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3438865                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     190503864                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        31622                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1424755                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1067987                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         2060                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    266716841                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    889310853                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    889310853                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    163475520                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       103241316                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        39278                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22221                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9432077                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17760604                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9052635                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       140931                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2728482                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         180147257                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37872                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143089584                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       281990                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     62244638                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    190115110                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6200                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     81830606                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.748607                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.887137                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28822513     35.22%     35.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17537909     21.43%     56.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11354264     13.88%     70.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8479090     10.36%     80.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7317326      8.94%     89.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3772108      4.61%     94.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3248268      3.97%     98.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       606599      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       692529      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     81830606                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         837272     71.01%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             7      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        171541     14.55%     85.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       170270     14.44%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119218678     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2036524      1.42%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15835      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14192966      9.92%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7625581      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143089584                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.690784                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1179090                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008240                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    369470854                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    242430363                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139449735                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     144268674                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       535571                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7001751                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2714                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          597                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2324014                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8795106                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         592032                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        78627                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    180185130                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       386575                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17760604                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9052635                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22036                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         70517                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          597                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1210173                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1145313                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2355486                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140816671                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13323027                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2272913                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20742918                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19865664                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7419891                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.663926                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             139541201                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139449735                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         90877953                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        256588215                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.647774                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354178                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     95770481                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    117615216                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     62570884                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31672                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2033625                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     73035499                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.610384                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.136794                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28769507     39.39%     39.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20072275     27.48%     66.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8166878     11.18%     78.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4593167      6.29%     84.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3745714      5.13%     89.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1514281      2.07%     91.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1802723      2.47%     94.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       908547      1.24%     95.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3462407      4.74%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     73035499                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     95770481                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     117615216                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17487474                       # Number of memory references committed
system.switch_cpus2.commit.loads             10758853                       # Number of loads committed
system.switch_cpus2.commit.membars              15836                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16899140                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        105975451                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2394443                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3462407                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           249759192                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          369173061                       # The number of ROB writes
system.switch_cpus2.timesIdled                  42724                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2798539                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           95770481                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            117615216                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     95770481                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.883666                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.883666                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.131649                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.131649                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       633470717                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      192722849                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      182202392                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31672                       # number of misc regfile writes
system.l20.replacements                          4537                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          370971                       # Total number of references to valid blocks.
system.l20.sampled_refs                         14777                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.104622                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          315.765288                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.702517                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2124.121984                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7787.410212                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.030836                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001240                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.207434                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.760489                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        34334                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  34334                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10353                       # number of Writeback hits
system.l20.Writeback_hits::total                10353                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        34334                       # number of demand (read+write) hits
system.l20.demand_hits::total                   34334                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        34334                       # number of overall hits
system.l20.overall_hits::total                  34334                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4522                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4536                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4522                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4536                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4522                       # number of overall misses
system.l20.overall_misses::total                 4536                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2292814                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    589506726                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      591799540                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2292814                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    589506726                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       591799540                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2292814                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    589506726                       # number of overall miss cycles
system.l20.overall_miss_latency::total      591799540                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38856                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38870                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10353                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10353                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38856                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38870                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38856                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38870                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.116378                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.116697                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.116378                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.116697                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.116378                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.116697                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 163772.428571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 130364.158779                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 130467.270723                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 163772.428571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 130364.158779                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 130467.270723                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 163772.428571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 130364.158779                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 130467.270723                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3247                       # number of writebacks
system.l20.writebacks::total                     3247                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4522                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4536                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4522                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4536                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4522                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4536                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2159688                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    546928524                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    549088212                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2159688                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    546928524                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    549088212                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2159688                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    546928524                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    549088212                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.116378                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.116697                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.116378                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.116697                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.116378                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.116697                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 154263.428571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 120948.368863                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 121051.193122                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 154263.428571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 120948.368863                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 121051.193122                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 154263.428571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 120948.368863                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 121051.193122                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8677                       # number of replacements
system.l21.tagsinuse                     10239.984665                       # Cycle average of tags in use
system.l21.total_refs                          553025                       # Total number of references to valid blocks.
system.l21.sampled_refs                         18917                       # Sample count of references to valid blocks.
system.l21.avg_refs                         29.234287                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          565.122880                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.943991                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3740.050153                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5926.867642                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.055188                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000776                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.365239                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.578796                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        42533                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  42533                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           24860                       # number of Writeback hits
system.l21.Writeback_hits::total                24860                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        42533                       # number of demand (read+write) hits
system.l21.demand_hits::total                   42533                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        42533                       # number of overall hits
system.l21.overall_hits::total                  42533                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8661                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8674                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8664                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8677                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8664                       # number of overall misses
system.l21.overall_misses::total                 8677                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1087503                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1082906674                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1083994177                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       317966                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       317966                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1087503                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1083224640                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1084312143                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1087503                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1083224640                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1084312143                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        51194                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              51207                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        24860                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            24860                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        51197                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               51210                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        51197                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              51210                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.169180                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.169391                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.169229                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.169440                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.169229                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.169440                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 83654.076923                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 125032.522111                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 124970.506917                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 105988.666667                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 105988.666667                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 83654.076923                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 125025.927978                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 124963.944105                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 83654.076923                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 125025.927978                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 124963.944105                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5820                       # number of writebacks
system.l21.writebacks::total                     5820                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8661                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8674                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8664                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8677                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8664                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8677                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst       966213                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1001265001                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1002231214                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       289403                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       289403                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst       966213                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1001554404                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1002520617                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst       966213                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1001554404                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1002520617                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.169180                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.169391                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.169229                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.169440                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.169229                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.169440                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 74324.076923                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 115606.165685                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 115544.294904                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 96467.666667                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 96467.666667                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 74324.076923                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 115599.538781                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 115537.699320                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 74324.076923                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 115599.538781                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 115537.699320                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         16873                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          761398                       # Total number of references to valid blocks.
system.l22.sampled_refs                         29161                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.110147                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          406.255843                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.757200                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3791.197587                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             0.248475                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          8080.540894                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.033061                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000794                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.308528                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000020                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.657596                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        52885                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  52885                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           19726                       # number of Writeback hits
system.l22.Writeback_hits::total                19726                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        52885                       # number of demand (read+write) hits
system.l22.demand_hits::total                   52885                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        52885                       # number of overall hits
system.l22.overall_hits::total                  52885                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        16860                       # number of ReadReq misses
system.l22.ReadReq_misses::total                16873                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        16860                       # number of demand (read+write) misses
system.l22.demand_misses::total                 16873                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        16860                       # number of overall misses
system.l22.overall_misses::total                16873                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1509316                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2244300200                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2245809516                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1509316                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2244300200                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2245809516                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1509316                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2244300200                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2245809516                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        69745                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              69758                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        19726                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            19726                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        69745                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               69758                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        69745                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              69758                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.241738                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.241879                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.241738                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.241879                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.241738                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.241879                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 116101.230769                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 133113.890866                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 133100.783263                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 116101.230769                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 133113.890866                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 133100.783263                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 116101.230769                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 133113.890866                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 133100.783263                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3265                       # number of writebacks
system.l22.writebacks::total                     3265                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        16860                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           16873                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        16860                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            16873                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        16860                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           16873                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1388026                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2085492563                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2086880589                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1388026                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2085492563                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2086880589                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1388026                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2085492563                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2086880589                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.241738                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.241879                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.241738                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.241879                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.241738                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.241879                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 106771.230769                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 123694.695314                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 123681.656433                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 106771.230769                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 123694.695314                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 123681.656433                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 106771.230769                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 123694.695314                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 123681.656433                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996351                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015360413                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2193003.051836                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996351                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15352764                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15352764                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15352764                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15352764                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15352764                       # number of overall hits
system.cpu0.icache.overall_hits::total       15352764                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2890581                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2890581                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2890581                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2890581                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2890581                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2890581                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15352780                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15352780                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15352780                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15352780                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15352780                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15352780                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 180661.312500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 180661.312500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 180661.312500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 180661.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 180661.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 180661.312500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2317484                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2317484                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2317484                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2317484                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2317484                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2317484                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 165534.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 165534.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38856                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               169185774                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39112                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4325.674320                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.598821                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.401179                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904683                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095317                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10443897                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10443897                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17501674                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17501674                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17501674                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17501674                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       100462                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       100462                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       100462                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        100462                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       100462                       # number of overall misses
system.cpu0.dcache.overall_misses::total       100462                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4547605540                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4547605540                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4547605540                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4547605540                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4547605540                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4547605540                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10544359                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10544359                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17602136                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17602136                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17602136                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17602136                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009528                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009528                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005707                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005707                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005707                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005707                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 45266.922219                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45266.922219                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 45266.922219                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45266.922219                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 45266.922219                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45266.922219                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10353                       # number of writebacks
system.cpu0.dcache.writebacks::total            10353                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        61606                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        61606                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        61606                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        61606                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        61606                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        61606                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38856                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38856                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38856                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38856                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38856                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38856                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    815263146                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    815263146                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    815263146                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    815263146                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    815263146                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    815263146                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003685                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003685                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002207                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002207                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002207                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002207                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20981.653953                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20981.653953                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20981.653953                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20981.653953                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20981.653953                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20981.653953                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996422                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1016720420                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2049839.556452                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996422                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16455033                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16455033                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16455033                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16455033                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16455033                       # number of overall hits
system.cpu1.icache.overall_hits::total       16455033                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1729060                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1729060                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1729060                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1729060                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1729060                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1729060                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16455053                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16455053                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16455053                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16455053                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16455053                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16455053                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst        86453                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        86453                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst        86453                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        86453                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst        86453                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        86453                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1100503                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1100503                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1100503                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1100503                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1100503                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1100503                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 84654.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 84654.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 84654.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 84654.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 84654.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 84654.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 51197                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               173321470                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 51453                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3368.539638                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.299081                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.700919                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911325                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088675                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10225840                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10225840                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7049139                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7049139                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17244                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17244                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16358                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16358                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17274979                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17274979                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17274979                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17274979                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       128553                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       128553                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         4526                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4526                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       133079                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        133079                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       133079                       # number of overall misses
system.cpu1.dcache.overall_misses::total       133079                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6327770882                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6327770882                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    461816443                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    461816443                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6789587325                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6789587325                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6789587325                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6789587325                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10354393                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10354393                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7053665                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7053665                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16358                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16358                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17408058                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17408058                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17408058                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17408058                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012415                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012415                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000642                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000642                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007645                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007645                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007645                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007645                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 49223.051053                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 49223.051053                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 102036.332965                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 102036.332965                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 51019.224107                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 51019.224107                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 51019.224107                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 51019.224107                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      3091294                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             37                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 83548.486486                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        24860                       # number of writebacks
system.cpu1.dcache.writebacks::total            24860                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        77359                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        77359                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         4523                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         4523                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81882                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81882                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81882                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81882                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51194                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51194                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        51197                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        51197                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        51197                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51197                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1439800002                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1439800002                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       323604                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       323604                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1440123606                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1440123606                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1440123606                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1440123606                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004944                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004944                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002941                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002941                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002941                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002941                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 28124.389616                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 28124.389616                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       107868                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       107868                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 28129.062367                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 28129.062367                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 28129.062367                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 28129.062367                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996246                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1016742686                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2049884.447581                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996246                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020827                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14622001                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14622001                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14622001                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14622001                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14622001                       # number of overall hits
system.cpu2.icache.overall_hits::total       14622001                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1987484                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1987484                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1987484                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1987484                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1987484                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1987484                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14622020                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14622020                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14622020                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14622020                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14622020                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14622020                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 104604.421053                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 104604.421053                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 104604.421053                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 104604.421053                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 104604.421053                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 104604.421053                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1539986                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1539986                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1539986                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1539986                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1539986                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1539986                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 118460.461538                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 118460.461538                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 118460.461538                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 118460.461538                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 118460.461538                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 118460.461538                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 69745                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180135948                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 70001                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2573.333924                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.400688                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.599312                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.900003                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.099997                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10119007                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10119007                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6696950                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6696950                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21712                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21712                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15836                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15836                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16815957                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16815957                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16815957                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16815957                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       149899                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       149899                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       149899                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        149899                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       149899                       # number of overall misses
system.cpu2.dcache.overall_misses::total       149899                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8080216175                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8080216175                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8080216175                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8080216175                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8080216175                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8080216175                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10268906                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10268906                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6696950                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6696950                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15836                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15836                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16965856                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16965856                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16965856                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16965856                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014597                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014597                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008835                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008835                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008835                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008835                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 53904.403465                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 53904.403465                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 53904.403465                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 53904.403465                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 53904.403465                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 53904.403465                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        19726                       # number of writebacks
system.cpu2.dcache.writebacks::total            19726                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        80154                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        80154                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        80154                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        80154                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        80154                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        80154                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        69745                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        69745                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        69745                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        69745                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        69745                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        69745                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2667469676                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2667469676                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2667469676                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2667469676                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2667469676                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2667469676                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006792                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006792                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004111                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004111                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004111                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004111                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 38246.034497                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 38246.034497                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 38246.034497                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 38246.034497                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 38246.034497                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 38246.034497                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
