;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB #-200, 46
	JMP 9, @140
	SUB 310, 220
	SUB <124, @406
	CMP 722, 10
	SLT 920, @12
	SLT 920, @12
	SUB #0, -0
	CMP #-200, 46
	JMZ 0, #14
	MOV -4, <-20
	SUB @121, 106
	MOV -4, <-20
	ADD #270, <-1
	SUB 920, @12
	SLT 920, @12
	MOV -4, <-20
	JMZ 0, #14
	MOV -4, <-20
	SPL -207, @-120
	SPL 0, <-2
	SPL -207, @-120
	SPL 0, <-2
	SUB @-127, 100
	SUB @121, @106
	SUB @-127, 100
	SUB -207, <-120
	SUB @124, 106
	SUB @-127, 100
	CMP @-127, 100
	DJN 130, 9
	ADD 130, 9
	MOV -4, <-20
	ADD 130, 9
	SPL 30, 9
	SUB @151, 106
	SPL 0, <2
	JMP 9, @140
	MOV 0, 110
	SPL 0, <-2
	MOV -1, <-20
	SPL 0, <-2
	CMP -207, <-120
	SPL 0, <-2
	CMP -207, <-120
