extern void __VERIFIER_error() __attribute__ ((__noreturn__));

/* Generated by CIL v. 1.3.7 */
/* print_CIL_Input is true */

typedef signed char __s8;
typedef unsigned char __u8;
typedef short __s16;
typedef unsigned short __u16;
typedef int __s32;
typedef unsigned int __u32;
typedef long long __s64;
typedef unsigned long long __u64;
typedef unsigned char u8;
typedef unsigned short u16;
typedef int s32;
typedef unsigned int u32;
typedef long long s64;
typedef unsigned long long u64;
typedef unsigned short umode_t;
typedef unsigned int __kernel_mode_t;
typedef unsigned long __kernel_nlink_t;
typedef long __kernel_off_t;
typedef int __kernel_pid_t;
typedef unsigned int __kernel_uid_t;
typedef unsigned int __kernel_gid_t;
typedef unsigned long __kernel_size_t;
typedef long __kernel_ssize_t;
typedef long __kernel_time_t;
typedef long __kernel_clock_t;
typedef int __kernel_timer_t;
typedef int __kernel_clockid_t;
typedef long long __kernel_loff_t;
typedef __kernel_uid_t __kernel_uid32_t;
typedef __kernel_gid_t __kernel_gid32_t;
typedef __u32 __kernel_dev_t;
typedef __kernel_dev_t dev_t;
typedef __kernel_mode_t mode_t;
typedef __kernel_nlink_t nlink_t;
typedef __kernel_off_t off_t;
typedef __kernel_pid_t pid_t;
typedef __kernel_clockid_t clockid_t;
typedef _Bool bool;
typedef __kernel_uid32_t uid_t;
typedef __kernel_gid32_t gid_t;
typedef __kernel_loff_t loff_t;
typedef __kernel_size_t size_t;
typedef __kernel_ssize_t ssize_t;
typedef __kernel_time_t time_t;
typedef __s32 int32_t;
typedef __u32 uint32_t;
typedef __u64 uint64_t;
typedef unsigned long sector_t;
typedef unsigned long blkcnt_t;
typedef u64 dma_addr_t;
typedef __u16 __be16;
typedef __u32 __be32;
typedef __u32 __wsum;
typedef unsigned int gfp_t;
typedef unsigned int fmode_t;
typedef u64 phys_addr_t;
typedef phys_addr_t resource_size_t;
struct __anonstruct_atomic_t_6 {
   int counter ;
};
typedef struct __anonstruct_atomic_t_6 atomic_t;
struct __anonstruct_atomic64_t_7 {
   long counter ;
};
typedef struct __anonstruct_atomic64_t_7 atomic64_t;
struct list_head {
   struct list_head *next ;
   struct list_head *prev ;
};
struct hlist_node;
struct hlist_node;
struct hlist_head {
   struct hlist_node *first ;
};
struct hlist_node {
   struct hlist_node *next ;
   struct hlist_node **pprev ;
};
struct module;
struct module;
typedef void (*ctor_fn_t)(void);
struct bug_entry {
   int bug_addr_disp ;
   int file_disp ;
   unsigned short line ;
   unsigned short flags ;
};
struct completion;
struct completion;
struct pt_regs;
struct pt_regs;
struct pid;
struct pid;
struct timespec;
struct timespec;
struct page;
struct page;
struct task_struct;
struct task_struct;
struct mm_struct;
struct mm_struct;
struct pt_regs {
   unsigned long r15 ;
   unsigned long r14 ;
   unsigned long r13 ;
   unsigned long r12 ;
   unsigned long bp ;
   unsigned long bx ;
   unsigned long r11 ;
   unsigned long r10 ;
   unsigned long r9 ;
   unsigned long r8 ;
   unsigned long ax ;
   unsigned long cx ;
   unsigned long dx ;
   unsigned long si ;
   unsigned long di ;
   unsigned long orig_ax ;
   unsigned long ip ;
   unsigned long cs ;
   unsigned long flags ;
   unsigned long sp ;
   unsigned long ss ;
};
struct kernel_vm86_regs {
   struct pt_regs pt ;
   unsigned short es ;
   unsigned short __esh ;
   unsigned short ds ;
   unsigned short __dsh ;
   unsigned short fs ;
   unsigned short __fsh ;
   unsigned short gs ;
   unsigned short __gsh ;
};
union __anonunion_ldv_2292_12 {
   struct pt_regs *regs ;
   struct kernel_vm86_regs *vm86 ;
};
struct math_emu_info {
   long ___orig_eip ;
   union __anonunion_ldv_2292_12 ldv_2292 ;
};
typedef unsigned long pgdval_t;
typedef unsigned long pgprotval_t;
struct pgprot {
   pgprotval_t pgprot ;
};
typedef struct pgprot pgprot_t;
struct __anonstruct_pgd_t_15 {
   pgdval_t pgd ;
};
typedef struct __anonstruct_pgd_t_15 pgd_t;
typedef struct page *pgtable_t;
struct file;
struct file;
struct seq_file;
struct seq_file;
struct __anonstruct_ldv_2526_19 {
   unsigned int a ;
   unsigned int b ;
};
struct __anonstruct_ldv_2541_20 {
   u16 limit0 ;
   u16 base0 ;
   unsigned char base1 ;
   unsigned char type : 4 ;
   unsigned char s : 1 ;
   unsigned char dpl : 2 ;
   unsigned char p : 1 ;
   unsigned char limit : 4 ;
   unsigned char avl : 1 ;
   unsigned char l : 1 ;
   unsigned char d : 1 ;
   unsigned char g : 1 ;
   unsigned char base2 ;
};
union __anonunion_ldv_2542_18 {
   struct __anonstruct_ldv_2526_19 ldv_2526 ;
   struct __anonstruct_ldv_2541_20 ldv_2541 ;
};
struct desc_struct {
   union __anonunion_ldv_2542_18 ldv_2542 ;
};
struct thread_struct;
struct thread_struct;
struct cpumask;
struct cpumask;
struct arch_spinlock;
struct arch_spinlock;
struct cpumask {
   unsigned long bits[64U] ;
};
typedef struct cpumask cpumask_t;
typedef struct cpumask *cpumask_var_t;
struct seq_operations;
struct seq_operations;
struct i387_fsave_struct {
   u32 cwd ;
   u32 swd ;
   u32 twd ;
   u32 fip ;
   u32 fcs ;
   u32 foo ;
   u32 fos ;
   u32 st_space[20U] ;
   u32 status ;
};
struct __anonstruct_ldv_5171_24 {
   u64 rip ;
   u64 rdp ;
};
struct __anonstruct_ldv_5177_25 {
   u32 fip ;
   u32 fcs ;
   u32 foo ;
   u32 fos ;
};
union __anonunion_ldv_5178_23 {
   struct __anonstruct_ldv_5171_24 ldv_5171 ;
   struct __anonstruct_ldv_5177_25 ldv_5177 ;
};
union __anonunion_ldv_5187_26 {
   u32 padding1[12U] ;
   u32 sw_reserved[12U] ;
};
struct i387_fxsave_struct {
   u16 cwd ;
   u16 swd ;
   u16 twd ;
   u16 fop ;
   union __anonunion_ldv_5178_23 ldv_5178 ;
   u32 mxcsr ;
   u32 mxcsr_mask ;
   u32 st_space[32U] ;
   u32 xmm_space[64U] ;
   u32 padding[12U] ;
   union __anonunion_ldv_5187_26 ldv_5187 ;
};
struct i387_soft_struct {
   u32 cwd ;
   u32 swd ;
   u32 twd ;
   u32 fip ;
   u32 fcs ;
   u32 foo ;
   u32 fos ;
   u32 st_space[20U] ;
   u8 ftop ;
   u8 changed ;
   u8 lookahead ;
   u8 no_update ;
   u8 rm ;
   u8 alimit ;
   struct math_emu_info *info ;
   u32 entry_eip ;
};
struct ymmh_struct {
   u32 ymmh_space[64U] ;
};
struct xsave_hdr_struct {
   u64 xstate_bv ;
   u64 reserved1[2U] ;
   u64 reserved2[5U] ;
};
struct xsave_struct {
   struct i387_fxsave_struct i387 ;
   struct xsave_hdr_struct xsave_hdr ;
   struct ymmh_struct ymmh ;
};
union thread_xstate {
   struct i387_fsave_struct fsave ;
   struct i387_fxsave_struct fxsave ;
   struct i387_soft_struct soft ;
   struct xsave_struct xsave ;
};
struct fpu {
   union thread_xstate *state ;
};
struct kmem_cache;
struct kmem_cache;
struct perf_event;
struct perf_event;
struct thread_struct {
   struct desc_struct tls_array[3U] ;
   unsigned long sp0 ;
   unsigned long sp ;
   unsigned long usersp ;
   unsigned short es ;
   unsigned short ds ;
   unsigned short fsindex ;
   unsigned short gsindex ;
   unsigned long fs ;
   unsigned long gs ;
   struct perf_event *ptrace_bps[4U] ;
   unsigned long debugreg6 ;
   unsigned long ptrace_dr7 ;
   unsigned long cr2 ;
   unsigned long trap_no ;
   unsigned long error_code ;
   struct fpu fpu ;
   unsigned long *io_bitmap_ptr ;
   unsigned long iopl ;
   unsigned int io_bitmap_max ;
};
typedef atomic64_t atomic_long_t;
struct arch_spinlock {
   unsigned int slock ;
};
typedef struct arch_spinlock arch_spinlock_t;
struct __anonstruct_arch_rwlock_t_29 {
   unsigned int lock ;
};
typedef struct __anonstruct_arch_rwlock_t_29 arch_rwlock_t;
struct lockdep_map;
struct lockdep_map;
struct stack_trace {
   unsigned int nr_entries ;
   unsigned int max_entries ;
   unsigned long *entries ;
   int skip ;
};
struct lockdep_subclass_key {
   char __one_byte ;
};
struct lock_class_key {
   struct lockdep_subclass_key subkeys[8U] ;
};
struct lock_class {
   struct list_head hash_entry ;
   struct list_head lock_entry ;
   struct lockdep_subclass_key *key ;
   unsigned int subclass ;
   unsigned int dep_gen_id ;
   unsigned long usage_mask ;
   struct stack_trace usage_traces[13U] ;
   struct list_head locks_after ;
   struct list_head locks_before ;
   unsigned int version ;
   unsigned long ops ;
   char const   *name ;
   int name_version ;
   unsigned long contention_point[4U] ;
   unsigned long contending_point[4U] ;
};
struct lockdep_map {
   struct lock_class_key *key ;
   struct lock_class *class_cache[2U] ;
   char const   *name ;
   int cpu ;
   unsigned long ip ;
};
struct held_lock {
   u64 prev_chain_key ;
   unsigned long acquire_ip ;
   struct lockdep_map *instance ;
   struct lockdep_map *nest_lock ;
   u64 waittime_stamp ;
   u64 holdtime_stamp ;
   unsigned short class_idx : 13 ;
   unsigned char irq_context : 2 ;
   unsigned char trylock : 1 ;
   unsigned char read : 2 ;
   unsigned char check : 2 ;
   unsigned char hardirqs_off : 1 ;
   unsigned short references : 11 ;
};
struct raw_spinlock {
   arch_spinlock_t raw_lock ;
   unsigned int magic ;
   unsigned int owner_cpu ;
   void *owner ;
   struct lockdep_map dep_map ;
};
typedef struct raw_spinlock raw_spinlock_t;
struct __anonstruct_ldv_6059_31 {
   u8 __padding[24U] ;
   struct lockdep_map dep_map ;
};
union __anonunion_ldv_6060_30 {
   struct raw_spinlock rlock ;
   struct __anonstruct_ldv_6059_31 ldv_6059 ;
};
struct spinlock {
   union __anonunion_ldv_6060_30 ldv_6060 ;
};
typedef struct spinlock spinlock_t;
struct __anonstruct_rwlock_t_32 {
   arch_rwlock_t raw_lock ;
   unsigned int magic ;
   unsigned int owner_cpu ;
   void *owner ;
   struct lockdep_map dep_map ;
};
typedef struct __anonstruct_rwlock_t_32 rwlock_t;
struct __anonstruct_seqlock_t_33 {
   unsigned int sequence ;
   spinlock_t lock ;
};
typedef struct __anonstruct_seqlock_t_33 seqlock_t;
struct seqcount {
   unsigned int sequence ;
};
typedef struct seqcount seqcount_t;
struct timespec {
   __kernel_time_t tv_sec ;
   long tv_nsec ;
};
struct kstat {
   u64 ino ;
   dev_t dev ;
   umode_t mode ;
   unsigned int nlink ;
   uid_t uid ;
   gid_t gid ;
   dev_t rdev ;
   loff_t size ;
   struct timespec atime ;
   struct timespec mtime ;
   struct timespec ctime ;
   unsigned long blksize ;
   unsigned long long blocks ;
};
struct __wait_queue_head {
   spinlock_t lock ;
   struct list_head task_list ;
};
typedef struct __wait_queue_head wait_queue_head_t;
struct __anonstruct_nodemask_t_34 {
   unsigned long bits[16U] ;
};
typedef struct __anonstruct_nodemask_t_34 nodemask_t;
struct mutex {
   atomic_t count ;
   spinlock_t wait_lock ;
   struct list_head wait_list ;
   struct task_struct *owner ;
   char const   *name ;
   void *magic ;
   struct lockdep_map dep_map ;
};
struct mutex_waiter {
   struct list_head list ;
   struct task_struct *task ;
   void *magic ;
};
struct rw_semaphore;
struct rw_semaphore;
struct rw_semaphore {
   long count ;
   spinlock_t wait_lock ;
   struct list_head wait_list ;
   struct lockdep_map dep_map ;
};
struct ctl_table;
struct ctl_table;
struct resource {
   resource_size_t start ;
   resource_size_t end ;
   char const   *name ;
   unsigned long flags ;
   struct resource *parent ;
   struct resource *sibling ;
   struct resource *child ;
};
struct pci_dev;
struct pci_dev;
struct device;
struct device;
union ktime {
   s64 tv64 ;
};
typedef union ktime ktime_t;
struct tvec_base;
struct tvec_base;
struct timer_list {
   struct list_head entry ;
   unsigned long expires ;
   struct tvec_base *base ;
   void (*function)(unsigned long  ) ;
   unsigned long data ;
   int slack ;
   int start_pid ;
   void *start_site ;
   char start_comm[16U] ;
   struct lockdep_map lockdep_map ;
};
struct hrtimer;
struct hrtimer;
enum hrtimer_restart;
enum hrtimer_restart;
enum hrtimer_restart;
struct work_struct;
struct work_struct;
struct work_struct {
   atomic_long_t data ;
   struct list_head entry ;
   void (*func)(struct work_struct * ) ;
   struct lockdep_map lockdep_map ;
};
struct delayed_work {
   struct work_struct work ;
   struct timer_list timer ;
};
struct completion {
   unsigned int done ;
   wait_queue_head_t wait ;
};
struct pm_message {
   int event ;
};
typedef struct pm_message pm_message_t;
struct dev_pm_ops {
   int (*prepare)(struct device * ) ;
   void (*complete)(struct device * ) ;
   int (*suspend)(struct device * ) ;
   int (*resume)(struct device * ) ;
   int (*freeze)(struct device * ) ;
   int (*thaw)(struct device * ) ;
   int (*poweroff)(struct device * ) ;
   int (*restore)(struct device * ) ;
   int (*suspend_noirq)(struct device * ) ;
   int (*resume_noirq)(struct device * ) ;
   int (*freeze_noirq)(struct device * ) ;
   int (*thaw_noirq)(struct device * ) ;
   int (*poweroff_noirq)(struct device * ) ;
   int (*restore_noirq)(struct device * ) ;
   int (*runtime_suspend)(struct device * ) ;
   int (*runtime_resume)(struct device * ) ;
   int (*runtime_idle)(struct device * ) ;
};
enum rpm_status {
    RPM_ACTIVE = 0,
    RPM_RESUMING = 1,
    RPM_SUSPENDED = 2,
    RPM_SUSPENDING = 3
} ;
enum rpm_request {
    RPM_REQ_NONE = 0,
    RPM_REQ_IDLE = 1,
    RPM_REQ_SUSPEND = 2,
    RPM_REQ_AUTOSUSPEND = 3,
    RPM_REQ_RESUME = 4
} ;
struct wakeup_source;
struct wakeup_source;
struct dev_pm_info {
   pm_message_t power_state ;
   unsigned char can_wakeup : 1 ;
   unsigned char async_suspend : 1 ;
   bool is_prepared ;
   bool is_suspended ;
   spinlock_t lock ;
   struct list_head entry ;
   struct completion completion ;
   struct wakeup_source *wakeup ;
   struct timer_list suspend_timer ;
   unsigned long timer_expires ;
   struct work_struct work ;
   wait_queue_head_t wait_queue ;
   atomic_t usage_count ;
   atomic_t child_count ;
   unsigned char disable_depth : 3 ;
   unsigned char ignore_children : 1 ;
   unsigned char idle_notification : 1 ;
   unsigned char request_pending : 1 ;
   unsigned char deferred_resume : 1 ;
   unsigned char run_wake : 1 ;
   unsigned char runtime_auto : 1 ;
   unsigned char no_callbacks : 1 ;
   unsigned char irq_safe : 1 ;
   unsigned char use_autosuspend : 1 ;
   unsigned char timer_autosuspends : 1 ;
   enum rpm_request request ;
   enum rpm_status runtime_status ;
   int runtime_error ;
   int autosuspend_delay ;
   unsigned long last_busy ;
   unsigned long active_jiffies ;
   unsigned long suspended_jiffies ;
   unsigned long accounting_timestamp ;
   void *subsys_data ;
};
struct dev_power_domain {
   struct dev_pm_ops ops ;
};
struct pci_bus;
struct pci_bus;
struct __anonstruct_mm_context_t_99 {
   void *ldt ;
   int size ;
   unsigned short ia32_compat ;
   struct mutex lock ;
   void *vdso ;
};
typedef struct __anonstruct_mm_context_t_99 mm_context_t;
struct vm_area_struct;
struct vm_area_struct;
struct rcu_head {
   struct rcu_head *next ;
   void (*func)(struct rcu_head * ) ;
};
struct nsproxy;
struct nsproxy;
struct ctl_table_root;
struct ctl_table_root;
struct ctl_table_set {
   struct list_head list ;
   struct ctl_table_set *parent ;
   int (*is_seen)(struct ctl_table_set * ) ;
};
struct ctl_table_header;
struct ctl_table_header;
typedef int proc_handler(struct ctl_table * , int  , void * , size_t * , loff_t * );
struct ctl_table {
   char const   *procname ;
   void *data ;
   int maxlen ;
   mode_t mode ;
   struct ctl_table *child ;
   struct ctl_table *parent ;
   proc_handler *proc_handler ;
   void *extra1 ;
   void *extra2 ;
};
struct ctl_table_root {
   struct list_head root_list ;
   struct ctl_table_set default_set ;
   struct ctl_table_set *(*lookup)(struct ctl_table_root * , struct nsproxy * ) ;
   int (*permissions)(struct ctl_table_root * , struct nsproxy * , struct ctl_table * ) ;
};
struct __anonstruct_ldv_12193_124 {
   struct ctl_table *ctl_table ;
   struct list_head ctl_entry ;
   int used ;
   int count ;
};
union __anonunion_ldv_12195_123 {
   struct __anonstruct_ldv_12193_124 ldv_12193 ;
   struct rcu_head rcu ;
};
struct ctl_table_header {
   union __anonunion_ldv_12195_123 ldv_12195 ;
   struct completion *unregistering ;
   struct ctl_table *ctl_table_arg ;
   struct ctl_table_root *root ;
   struct ctl_table_set *set ;
   struct ctl_table *attached_by ;
   struct ctl_table *attached_to ;
   struct ctl_table_header *parent ;
};
struct cred;
struct cred;
typedef __u64 Elf64_Addr;
typedef __u16 Elf64_Half;
typedef __u32 Elf64_Word;
typedef __u64 Elf64_Xword;
struct elf64_sym {
   Elf64_Word st_name ;
   unsigned char st_info ;
   unsigned char st_other ;
   Elf64_Half st_shndx ;
   Elf64_Addr st_value ;
   Elf64_Xword st_size ;
};
typedef struct elf64_sym Elf64_Sym;
struct sock;
struct sock;
struct kobject;
struct kobject;
enum kobj_ns_type {
    KOBJ_NS_TYPE_NONE = 0,
    KOBJ_NS_TYPE_NET = 1,
    KOBJ_NS_TYPES = 2
} ;
struct kobj_ns_type_operations {
   enum kobj_ns_type type ;
   void *(*grab_current_ns)(void) ;
   void const   *(*netlink_ns)(struct sock * ) ;
   void const   *(*initial_ns)(void) ;
   void (*drop_ns)(void * ) ;
};
struct attribute {
   char const   *name ;
   mode_t mode ;
   struct lock_class_key *key ;
   struct lock_class_key skey ;
};
struct attribute_group {
   char const   *name ;
   mode_t (*is_visible)(struct kobject * , struct attribute * , int  ) ;
   struct attribute **attrs ;
};
struct bin_attribute {
   struct attribute attr ;
   size_t size ;
   void *private ;
   ssize_t (*read)(struct file * , struct kobject * , struct bin_attribute * , char * ,
                   loff_t  , size_t  ) ;
   ssize_t (*write)(struct file * , struct kobject * , struct bin_attribute * , char * ,
                    loff_t  , size_t  ) ;
   int (*mmap)(struct file * , struct kobject * , struct bin_attribute * , struct vm_area_struct * ) ;
};
struct sysfs_ops {
   ssize_t (*show)(struct kobject * , struct attribute * , char * ) ;
   ssize_t (*store)(struct kobject * , struct attribute * , char const   * , size_t  ) ;
};
struct sysfs_dirent;
struct sysfs_dirent;
struct kref {
   atomic_t refcount ;
};
struct kset;
struct kset;
struct kobj_type;
struct kobj_type;
struct kobject {
   char const   *name ;
   struct list_head entry ;
   struct kobject *parent ;
   struct kset *kset ;
   struct kobj_type *ktype ;
   struct sysfs_dirent *sd ;
   struct kref kref ;
   unsigned char state_initialized : 1 ;
   unsigned char state_in_sysfs : 1 ;
   unsigned char state_add_uevent_sent : 1 ;
   unsigned char state_remove_uevent_sent : 1 ;
   unsigned char uevent_suppress : 1 ;
};
struct kobj_type {
   void (*release)(struct kobject * ) ;
   struct sysfs_ops  const  *sysfs_ops ;
   struct attribute **default_attrs ;
   struct kobj_ns_type_operations  const  *(*child_ns_type)(struct kobject * ) ;
   void const   *(*namespace)(struct kobject * ) ;
};
struct kobj_uevent_env {
   char *envp[32U] ;
   int envp_idx ;
   char buf[2048U] ;
   int buflen ;
};
struct kset_uevent_ops {
   int (* const  filter)(struct kset * , struct kobject * ) ;
   char const   *(* const  name)(struct kset * , struct kobject * ) ;
   int (* const  uevent)(struct kset * , struct kobject * , struct kobj_uevent_env * ) ;
};
struct kset {
   struct list_head list ;
   spinlock_t list_lock ;
   struct kobject kobj ;
   struct kset_uevent_ops  const  *uevent_ops ;
};
struct kernel_param;
struct kernel_param;
struct kernel_param_ops {
   int (*set)(char const   * , struct kernel_param  const  * ) ;
   int (*get)(char * , struct kernel_param  const  * ) ;
   void (*free)(void * ) ;
};
struct kparam_string;
struct kparam_string;
struct kparam_array;
struct kparam_array;
union __anonunion_ldv_12924_129 {
   void *arg ;
   struct kparam_string  const  *str ;
   struct kparam_array  const  *arr ;
};
struct kernel_param {
   char const   *name ;
   struct kernel_param_ops  const  *ops ;
   u16 perm ;
   u16 flags ;
   union __anonunion_ldv_12924_129 ldv_12924 ;
};
struct kparam_string {
   unsigned int maxlen ;
   char *string ;
};
struct kparam_array {
   unsigned int max ;
   unsigned int elemsize ;
   unsigned int *num ;
   struct kernel_param_ops  const  *ops ;
   void *elem ;
};
struct jump_label_key {
   atomic_t enabled ;
};
struct tracepoint;
struct tracepoint;
struct tracepoint_func {
   void *func ;
   void *data ;
};
struct tracepoint {
   char const   *name ;
   struct jump_label_key key ;
   void (*regfunc)(void) ;
   void (*unregfunc)(void) ;
   struct tracepoint_func *funcs ;
};
struct mod_arch_specific {

};
struct kernel_symbol {
   unsigned long value ;
   char const   *name ;
};
struct module_attribute {
   struct attribute attr ;
   ssize_t (*show)(struct module_attribute * , struct module * , char * ) ;
   ssize_t (*store)(struct module_attribute * , struct module * , char const   * ,
                    size_t  ) ;
   void (*setup)(struct module * , char const   * ) ;
   int (*test)(struct module * ) ;
   void (*free)(struct module * ) ;
};
struct module_param_attrs;
struct module_param_attrs;
struct module_kobject {
   struct kobject kobj ;
   struct module *mod ;
   struct kobject *drivers_dir ;
   struct module_param_attrs *mp ;
};
struct exception_table_entry;
struct exception_table_entry;
enum module_state {
    MODULE_STATE_LIVE = 0,
    MODULE_STATE_COMING = 1,
    MODULE_STATE_GOING = 2
} ;
struct module_ref {
   unsigned int incs ;
   unsigned int decs ;
};
struct module_sect_attrs;
struct module_sect_attrs;
struct module_notes_attrs;
struct module_notes_attrs;
struct ftrace_event_call;
struct ftrace_event_call;
struct module {
   enum module_state state ;
   struct list_head list ;
   char name[56U] ;
   struct module_kobject mkobj ;
   struct module_attribute *modinfo_attrs ;
   char const   *version ;
   char const   *srcversion ;
   struct kobject *holders_dir ;
   struct kernel_symbol  const  *syms ;
   unsigned long const   *crcs ;
   unsigned int num_syms ;
   struct kernel_param *kp ;
   unsigned int num_kp ;
   unsigned int num_gpl_syms ;
   struct kernel_symbol  const  *gpl_syms ;
   unsigned long const   *gpl_crcs ;
   struct kernel_symbol  const  *unused_syms ;
   unsigned long const   *unused_crcs ;
   unsigned int num_unused_syms ;
   unsigned int num_unused_gpl_syms ;
   struct kernel_symbol  const  *unused_gpl_syms ;
   unsigned long const   *unused_gpl_crcs ;
   struct kernel_symbol  const  *gpl_future_syms ;
   unsigned long const   *gpl_future_crcs ;
   unsigned int num_gpl_future_syms ;
   unsigned int num_exentries ;
   struct exception_table_entry *extable ;
   int (*init)(void) ;
   void *module_init ;
   void *module_core ;
   unsigned int init_size ;
   unsigned int core_size ;
   unsigned int init_text_size ;
   unsigned int core_text_size ;
   unsigned int init_ro_size ;
   unsigned int core_ro_size ;
   struct mod_arch_specific arch ;
   unsigned int taints ;
   unsigned int num_bugs ;
   struct list_head bug_list ;
   struct bug_entry *bug_table ;
   Elf64_Sym *symtab ;
   Elf64_Sym *core_symtab ;
   unsigned int num_symtab ;
   unsigned int core_num_syms ;
   char *strtab ;
   char *core_strtab ;
   struct module_sect_attrs *sect_attrs ;
   struct module_notes_attrs *notes_attrs ;
   char *args ;
   void *percpu ;
   unsigned int percpu_size ;
   unsigned int num_tracepoints ;
   struct tracepoint * const  *tracepoints_ptrs ;
   unsigned int num_trace_bprintk_fmt ;
   char const   **trace_bprintk_fmt_start ;
   struct ftrace_event_call **trace_events ;
   unsigned int num_trace_events ;
   unsigned int num_ftrace_callsites ;
   unsigned long *ftrace_callsites ;
   struct list_head source_list ;
   struct list_head target_list ;
   struct task_struct *waiter ;
   void (*exit)(void) ;
   struct module_ref *refptr ;
   ctor_fn_t (**ctors)(void) ;
   unsigned int num_ctors ;
};
typedef unsigned long kernel_ulong_t;
struct pci_device_id {
   __u32 vendor ;
   __u32 device ;
   __u32 subvendor ;
   __u32 subdevice ;
   __u32 class ;
   __u32 class_mask ;
   kernel_ulong_t driver_data ;
};
struct of_device_id {
   char name[32U] ;
   char type[32U] ;
   char compatible[128U] ;
   void *data ;
};
struct klist_node;
struct klist_node;
struct klist_node {
   void *n_klist ;
   struct list_head n_node ;
   struct kref n_ref ;
};
struct dma_map_ops;
struct dma_map_ops;
struct dev_archdata {
   void *acpi_handle ;
   struct dma_map_ops *dma_ops ;
   void *iommu ;
};
struct device_private;
struct device_private;
struct device_driver;
struct device_driver;
struct driver_private;
struct driver_private;
struct class;
struct class;
struct subsys_private;
struct subsys_private;
struct bus_type;
struct bus_type;
struct device_node;
struct device_node;
struct bus_attribute {
   struct attribute attr ;
   ssize_t (*show)(struct bus_type * , char * ) ;
   ssize_t (*store)(struct bus_type * , char const   * , size_t  ) ;
};
struct device_attribute;
struct device_attribute;
struct driver_attribute;
struct driver_attribute;
struct bus_type {
   char const   *name ;
   struct bus_attribute *bus_attrs ;
   struct device_attribute *dev_attrs ;
   struct driver_attribute *drv_attrs ;
   int (*match)(struct device * , struct device_driver * ) ;
   int (*uevent)(struct device * , struct kobj_uevent_env * ) ;
   int (*probe)(struct device * ) ;
   int (*remove)(struct device * ) ;
   void (*shutdown)(struct device * ) ;
   int (*suspend)(struct device * , pm_message_t  ) ;
   int (*resume)(struct device * ) ;
   struct dev_pm_ops  const  *pm ;
   struct subsys_private *p ;
};
struct device_driver {
   char const   *name ;
   struct bus_type *bus ;
   struct module *owner ;
   char const   *mod_name ;
   bool suppress_bind_attrs ;
   struct of_device_id  const  *of_match_table ;
   int (*probe)(struct device * ) ;
   int (*remove)(struct device * ) ;
   void (*shutdown)(struct device * ) ;
   int (*suspend)(struct device * , pm_message_t  ) ;
   int (*resume)(struct device * ) ;
   struct attribute_group  const  **groups ;
   struct dev_pm_ops  const  *pm ;
   struct driver_private *p ;
};
struct driver_attribute {
   struct attribute attr ;
   ssize_t (*show)(struct device_driver * , char * ) ;
   ssize_t (*store)(struct device_driver * , char const   * , size_t  ) ;
};
struct class_attribute;
struct class_attribute;
struct class {
   char const   *name ;
   struct module *owner ;
   struct class_attribute *class_attrs ;
   struct device_attribute *dev_attrs ;
   struct bin_attribute *dev_bin_attrs ;
   struct kobject *dev_kobj ;
   int (*dev_uevent)(struct device * , struct kobj_uevent_env * ) ;
   char *(*devnode)(struct device * , mode_t * ) ;
   void (*class_release)(struct class * ) ;
   void (*dev_release)(struct device * ) ;
   int (*suspend)(struct device * , pm_message_t  ) ;
   int (*resume)(struct device * ) ;
   struct kobj_ns_type_operations  const  *ns_type ;
   void const   *(*namespace)(struct device * ) ;
   struct dev_pm_ops  const  *pm ;
   struct subsys_private *p ;
};
struct device_type;
struct device_type;
struct class_attribute {
   struct attribute attr ;
   ssize_t (*show)(struct class * , struct class_attribute * , char * ) ;
   ssize_t (*store)(struct class * , struct class_attribute * , char const   * , size_t  ) ;
};
struct device_type {
   char const   *name ;
   struct attribute_group  const  **groups ;
   int (*uevent)(struct device * , struct kobj_uevent_env * ) ;
   char *(*devnode)(struct device * , mode_t * ) ;
   void (*release)(struct device * ) ;
   struct dev_pm_ops  const  *pm ;
};
struct device_attribute {
   struct attribute attr ;
   ssize_t (*show)(struct device * , struct device_attribute * , char * ) ;
   ssize_t (*store)(struct device * , struct device_attribute * , char const   * ,
                    size_t  ) ;
};
struct device_dma_parameters {
   unsigned int max_segment_size ;
   unsigned long segment_boundary_mask ;
};
struct dma_coherent_mem;
struct dma_coherent_mem;
struct device {
   struct device *parent ;
   struct device_private *p ;
   struct kobject kobj ;
   char const   *init_name ;
   struct device_type  const  *type ;
   struct mutex mutex ;
   struct bus_type *bus ;
   struct device_driver *driver ;
   void *platform_data ;
   struct dev_pm_info power ;
   struct dev_power_domain *pwr_domain ;
   int numa_node ;
   u64 *dma_mask ;
   u64 coherent_dma_mask ;
   struct device_dma_parameters *dma_parms ;
   struct list_head dma_pools ;
   struct dma_coherent_mem *dma_mem ;
   struct dev_archdata archdata ;
   struct device_node *of_node ;
   dev_t devt ;
   spinlock_t devres_lock ;
   struct list_head devres_head ;
   struct klist_node knode_class ;
   struct class *class ;
   struct attribute_group  const  **groups ;
   void (*release)(struct device * ) ;
};
struct wakeup_source {
   char *name ;
   struct list_head entry ;
   spinlock_t lock ;
   struct timer_list timer ;
   unsigned long timer_expires ;
   ktime_t total_time ;
   ktime_t max_time ;
   ktime_t last_time ;
   unsigned long event_count ;
   unsigned long active_count ;
   unsigned long relax_count ;
   unsigned long hit_count ;
   unsigned char active : 1 ;
};
enum irqreturn {
    IRQ_NONE = 0,
    IRQ_HANDLED = 1,
    IRQ_WAKE_THREAD = 2
} ;
typedef enum irqreturn irqreturn_t;
struct hotplug_slot;
struct hotplug_slot;
struct pci_slot {
   struct pci_bus *bus ;
   struct list_head list ;
   struct hotplug_slot *hotplug ;
   unsigned char number ;
   struct kobject kobj ;
};
typedef int pci_power_t;
typedef unsigned int pci_channel_state_t;
enum pci_channel_state {
    pci_channel_io_normal = 1,
    pci_channel_io_frozen = 2,
    pci_channel_io_perm_failure = 3
} ;
typedef unsigned short pci_dev_flags_t;
typedef unsigned short pci_bus_flags_t;
struct pcie_link_state;
struct pcie_link_state;
struct pci_vpd;
struct pci_vpd;
struct pci_sriov;
struct pci_sriov;
struct pci_ats;
struct pci_ats;
struct proc_dir_entry;
struct proc_dir_entry;
struct pci_driver;
struct pci_driver;
union __anonunion_ldv_14722_131 {
   struct pci_sriov *sriov ;
   struct pci_dev *physfn ;
};
struct pci_dev {
   struct list_head bus_list ;
   struct pci_bus *bus ;
   struct pci_bus *subordinate ;
   void *sysdata ;
   struct proc_dir_entry *procent ;
   struct pci_slot *slot ;
   unsigned int devfn ;
   unsigned short vendor ;
   unsigned short device ;
   unsigned short subsystem_vendor ;
   unsigned short subsystem_device ;
   unsigned int class ;
   u8 revision ;
   u8 hdr_type ;
   u8 pcie_cap ;
   u8 pcie_type ;
   u8 rom_base_reg ;
   u8 pin ;
   struct pci_driver *driver ;
   u64 dma_mask ;
   struct device_dma_parameters dma_parms ;
   pci_power_t current_state ;
   int pm_cap ;
   unsigned char pme_support : 5 ;
   unsigned char pme_interrupt : 1 ;
   unsigned char d1_support : 1 ;
   unsigned char d2_support : 1 ;
   unsigned char no_d1d2 : 1 ;
   unsigned char mmio_always_on : 1 ;
   unsigned char wakeup_prepared : 1 ;
   unsigned int d3_delay ;
   struct pcie_link_state *link_state ;
   pci_channel_state_t error_state ;
   struct device dev ;
   int cfg_size ;
   unsigned int irq ;
   struct resource resource[18U] ;
   resource_size_t fw_addr[18U] ;
   unsigned char transparent : 1 ;
   unsigned char multifunction : 1 ;
   unsigned char is_added : 1 ;
   unsigned char is_busmaster : 1 ;
   unsigned char no_msi : 1 ;
   unsigned char block_ucfg_access : 1 ;
   unsigned char broken_parity_status : 1 ;
   unsigned char irq_reroute_variant : 2 ;
   unsigned char msi_enabled : 1 ;
   unsigned char msix_enabled : 1 ;
   unsigned char ari_enabled : 1 ;
   unsigned char is_managed : 1 ;
   unsigned char is_pcie : 1 ;
   unsigned char needs_freset : 1 ;
   unsigned char state_saved : 1 ;
   unsigned char is_physfn : 1 ;
   unsigned char is_virtfn : 1 ;
   unsigned char reset_fn : 1 ;
   unsigned char is_hotplug_bridge : 1 ;
   unsigned char __aer_firmware_first_valid : 1 ;
   unsigned char __aer_firmware_first : 1 ;
   pci_dev_flags_t dev_flags ;
   atomic_t enable_cnt ;
   u32 saved_config_space[16U] ;
   struct hlist_head saved_cap_space ;
   struct bin_attribute *rom_attr ;
   int rom_attr_enabled ;
   struct bin_attribute *res_attr[18U] ;
   struct bin_attribute *res_attr_wc[18U] ;
   struct list_head msi_list ;
   struct pci_vpd *vpd ;
   union __anonunion_ldv_14722_131 ldv_14722 ;
   struct pci_ats *ats ;
};
struct pci_ops;
struct pci_ops;
struct pci_bus {
   struct list_head node ;
   struct pci_bus *parent ;
   struct list_head children ;
   struct list_head devices ;
   struct pci_dev *self ;
   struct list_head slots ;
   struct resource *resource[4U] ;
   struct list_head resources ;
   struct pci_ops *ops ;
   void *sysdata ;
   struct proc_dir_entry *procdir ;
   unsigned char number ;
   unsigned char primary ;
   unsigned char secondary ;
   unsigned char subordinate ;
   unsigned char max_bus_speed ;
   unsigned char cur_bus_speed ;
   char name[48U] ;
   unsigned short bridge_ctl ;
   pci_bus_flags_t bus_flags ;
   struct device *bridge ;
   struct device dev ;
   struct bin_attribute *legacy_io ;
   struct bin_attribute *legacy_mem ;
   unsigned char is_added : 1 ;
};
struct pci_ops {
   int (*read)(struct pci_bus * , unsigned int  , int  , int  , u32 * ) ;
   int (*write)(struct pci_bus * , unsigned int  , int  , int  , u32  ) ;
};
struct pci_dynids {
   spinlock_t lock ;
   struct list_head list ;
};
typedef unsigned int pci_ers_result_t;
struct pci_error_handlers {
   pci_ers_result_t (*error_detected)(struct pci_dev * , enum pci_channel_state  ) ;
   pci_ers_result_t (*mmio_enabled)(struct pci_dev * ) ;
   pci_ers_result_t (*link_reset)(struct pci_dev * ) ;
   pci_ers_result_t (*slot_reset)(struct pci_dev * ) ;
   void (*resume)(struct pci_dev * ) ;
};
struct pci_driver {
   struct list_head node ;
   char const   *name ;
   struct pci_device_id  const  *id_table ;
   int (*probe)(struct pci_dev * , struct pci_device_id  const  * ) ;
   void (*remove)(struct pci_dev * ) ;
   int (*suspend)(struct pci_dev * , pm_message_t  ) ;
   int (*suspend_late)(struct pci_dev * , pm_message_t  ) ;
   int (*resume_early)(struct pci_dev * ) ;
   int (*resume)(struct pci_dev * ) ;
   void (*shutdown)(struct pci_dev * ) ;
   struct pci_error_handlers *err_handler ;
   struct device_driver driver ;
   struct pci_dynids dynids ;
};
struct scatterlist {
   unsigned long sg_magic ;
   unsigned long page_link ;
   unsigned int offset ;
   unsigned int length ;
   dma_addr_t dma_address ;
   unsigned int dma_length ;
};
struct rb_node {
   unsigned long rb_parent_color ;
   struct rb_node *rb_right ;
   struct rb_node *rb_left ;
};
struct rb_root {
   struct rb_node *rb_node ;
};
struct prio_tree_node;
struct prio_tree_node;
struct raw_prio_tree_node {
   struct prio_tree_node *left ;
   struct prio_tree_node *right ;
   struct prio_tree_node *parent ;
};
struct prio_tree_node {
   struct prio_tree_node *left ;
   struct prio_tree_node *right ;
   struct prio_tree_node *parent ;
   unsigned long start ;
   unsigned long last ;
};
struct prio_tree_root {
   struct prio_tree_node *prio_tree_node ;
   unsigned short index_bits ;
   unsigned short raw ;
};
struct address_space;
struct address_space;
struct __anonstruct_ldv_15597_133 {
   u16 inuse ;
   u16 objects ;
};
union __anonunion_ldv_15598_132 {
   atomic_t _mapcount ;
   struct __anonstruct_ldv_15597_133 ldv_15597 ;
};
struct __anonstruct_ldv_15603_135 {
   unsigned long private ;
   struct address_space *mapping ;
};
union __anonunion_ldv_15606_134 {
   struct __anonstruct_ldv_15603_135 ldv_15603 ;
   struct kmem_cache *slab ;
   struct page *first_page ;
};
union __anonunion_ldv_15610_136 {
   unsigned long index ;
   void *freelist ;
};
struct page {
   unsigned long flags ;
   atomic_t _count ;
   union __anonunion_ldv_15598_132 ldv_15598 ;
   union __anonunion_ldv_15606_134 ldv_15606 ;
   union __anonunion_ldv_15610_136 ldv_15610 ;
   struct list_head lru ;
};
struct __anonstruct_vm_set_138 {
   struct list_head list ;
   void *parent ;
   struct vm_area_struct *head ;
};
union __anonunion_shared_137 {
   struct __anonstruct_vm_set_138 vm_set ;
   struct raw_prio_tree_node prio_tree_node ;
};
struct anon_vma;
struct anon_vma;
struct vm_operations_struct;
struct vm_operations_struct;
struct mempolicy;
struct mempolicy;
struct vm_area_struct {
   struct mm_struct *vm_mm ;
   unsigned long vm_start ;
   unsigned long vm_end ;
   struct vm_area_struct *vm_next ;
   struct vm_area_struct *vm_prev ;
   pgprot_t vm_page_prot ;
   unsigned long vm_flags ;
   struct rb_node vm_rb ;
   union __anonunion_shared_137 shared ;
   struct list_head anon_vma_chain ;
   struct anon_vma *anon_vma ;
   struct vm_operations_struct  const  *vm_ops ;
   unsigned long vm_pgoff ;
   struct file *vm_file ;
   void *vm_private_data ;
   struct mempolicy *vm_policy ;
};
struct core_thread {
   struct task_struct *task ;
   struct core_thread *next ;
};
struct core_state {
   atomic_t nr_threads ;
   struct core_thread dumper ;
   struct completion startup ;
};
struct mm_rss_stat {
   atomic_long_t count[3U] ;
};
struct linux_binfmt;
struct linux_binfmt;
struct mmu_notifier_mm;
struct mmu_notifier_mm;
struct mm_struct {
   struct vm_area_struct *mmap ;
   struct rb_root mm_rb ;
   struct vm_area_struct *mmap_cache ;
   unsigned long (*get_unmapped_area)(struct file * , unsigned long  , unsigned long  ,
                                      unsigned long  , unsigned long  ) ;
   void (*unmap_area)(struct mm_struct * , unsigned long  ) ;
   unsigned long mmap_base ;
   unsigned long task_size ;
   unsigned long cached_hole_size ;
   unsigned long free_area_cache ;
   pgd_t *pgd ;
   atomic_t mm_users ;
   atomic_t mm_count ;
   int map_count ;
   spinlock_t page_table_lock ;
   struct rw_semaphore mmap_sem ;
   struct list_head mmlist ;
   unsigned long hiwater_rss ;
   unsigned long hiwater_vm ;
   unsigned long total_vm ;
   unsigned long locked_vm ;
   unsigned long shared_vm ;
   unsigned long exec_vm ;
   unsigned long stack_vm ;
   unsigned long reserved_vm ;
   unsigned long def_flags ;
   unsigned long nr_ptes ;
   unsigned long start_code ;
   unsigned long end_code ;
   unsigned long start_data ;
   unsigned long end_data ;
   unsigned long start_brk ;
   unsigned long brk ;
   unsigned long start_stack ;
   unsigned long arg_start ;
   unsigned long arg_end ;
   unsigned long env_start ;
   unsigned long env_end ;
   unsigned long saved_auxv[44U] ;
   struct mm_rss_stat rss_stat ;
   struct linux_binfmt *binfmt ;
   cpumask_var_t cpu_vm_mask_var ;
   mm_context_t context ;
   unsigned int faultstamp ;
   unsigned int token_priority ;
   unsigned int last_interval ;
   atomic_t oom_disable_count ;
   unsigned long flags ;
   struct core_state *core_state ;
   spinlock_t ioctx_lock ;
   struct hlist_head ioctx_list ;
   struct task_struct *owner ;
   struct file *exe_file ;
   unsigned long num_exe_file_vmas ;
   struct mmu_notifier_mm *mmu_notifier_mm ;
   pgtable_t pmd_huge_pte ;
   struct cpumask cpumask_allocation ;
};
struct file_ra_state;
struct file_ra_state;
struct user_struct;
struct user_struct;
struct writeback_control;
struct writeback_control;
struct vm_fault {
   unsigned int flags ;
   unsigned long pgoff ;
   void *virtual_address ;
   struct page *page ;
};
struct vm_operations_struct {
   void (*open)(struct vm_area_struct * ) ;
   void (*close)(struct vm_area_struct * ) ;
   int (*fault)(struct vm_area_struct * , struct vm_fault * ) ;
   int (*page_mkwrite)(struct vm_area_struct * , struct vm_fault * ) ;
   int (*access)(struct vm_area_struct * , unsigned long  , void * , int  , int  ) ;
   int (*set_policy)(struct vm_area_struct * , struct mempolicy * ) ;
   struct mempolicy *(*get_policy)(struct vm_area_struct * , unsigned long  ) ;
   int (*migrate)(struct vm_area_struct * , nodemask_t const   * , nodemask_t const   * ,
                  unsigned long  ) ;
};
struct inode;
struct inode;
struct kmem_cache_cpu {
   void **freelist ;
   unsigned long tid ;
   struct page *page ;
   int node ;
   unsigned int stat[19U] ;
};
struct kmem_cache_node {
   spinlock_t list_lock ;
   unsigned long nr_partial ;
   struct list_head partial ;
   atomic_long_t nr_slabs ;
   atomic_long_t total_objects ;
   struct list_head full ;
};
struct kmem_cache_order_objects {
   unsigned long x ;
};
struct kmem_cache {
   struct kmem_cache_cpu *cpu_slab ;
   unsigned long flags ;
   unsigned long min_partial ;
   int size ;
   int objsize ;
   int offset ;
   struct kmem_cache_order_objects oo ;
   struct kmem_cache_order_objects max ;
   struct kmem_cache_order_objects min ;
   gfp_t allocflags ;
   int refcount ;
   void (*ctor)(void * ) ;
   int inuse ;
   int align ;
   int reserved ;
   char const   *name ;
   struct list_head list ;
   struct kobject kobj ;
   int remote_node_defrag_ratio ;
   struct kmem_cache_node *node[1024U] ;
};
struct dma_attrs {
   unsigned long flags[1U] ;
};
enum dma_data_direction {
    DMA_BIDIRECTIONAL = 0,
    DMA_TO_DEVICE = 1,
    DMA_FROM_DEVICE = 2,
    DMA_NONE = 3
} ;
struct dma_map_ops {
   void *(*alloc_coherent)(struct device * , size_t  , dma_addr_t * , gfp_t  ) ;
   void (*free_coherent)(struct device * , size_t  , void * , dma_addr_t  ) ;
   dma_addr_t (*map_page)(struct device * , struct page * , unsigned long  , size_t  ,
                          enum dma_data_direction  , struct dma_attrs * ) ;
   void (*unmap_page)(struct device * , dma_addr_t  , size_t  , enum dma_data_direction  ,
                      struct dma_attrs * ) ;
   int (*map_sg)(struct device * , struct scatterlist * , int  , enum dma_data_direction  ,
                 struct dma_attrs * ) ;
   void (*unmap_sg)(struct device * , struct scatterlist * , int  , enum dma_data_direction  ,
                    struct dma_attrs * ) ;
   void (*sync_single_for_cpu)(struct device * , dma_addr_t  , size_t  , enum dma_data_direction  ) ;
   void (*sync_single_for_device)(struct device * , dma_addr_t  , size_t  , enum dma_data_direction  ) ;
   void (*sync_sg_for_cpu)(struct device * , struct scatterlist * , int  , enum dma_data_direction  ) ;
   void (*sync_sg_for_device)(struct device * , struct scatterlist * , int  , enum dma_data_direction  ) ;
   int (*mapping_error)(struct device * , dma_addr_t  ) ;
   int (*dma_supported)(struct device * , u64  ) ;
   int (*set_dma_mask)(struct device * , u64  ) ;
   int is_phys ;
};
struct kernel_cap_struct {
   __u32 cap[2U] ;
};
typedef struct kernel_cap_struct kernel_cap_t;
struct dentry;
struct dentry;
struct user_namespace;
struct user_namespace;
typedef unsigned long cputime_t;
struct sem_undo_list;
struct sem_undo_list;
struct sem_undo_list {
   atomic_t refcnt ;
   spinlock_t lock ;
   struct list_head list_proc ;
};
struct sysv_sem {
   struct sem_undo_list *undo_list ;
};
struct siginfo;
struct siginfo;
struct __anonstruct_sigset_t_140 {
   unsigned long sig[1U] ;
};
typedef struct __anonstruct_sigset_t_140 sigset_t;
typedef void __signalfn_t(int  );
typedef __signalfn_t *__sighandler_t;
typedef void __restorefn_t(void);
typedef __restorefn_t *__sigrestore_t;
struct sigaction {
   __sighandler_t sa_handler ;
   unsigned long sa_flags ;
   __sigrestore_t sa_restorer ;
   sigset_t sa_mask ;
};
struct k_sigaction {
   struct sigaction sa ;
};
union sigval {
   int sival_int ;
   void *sival_ptr ;
};
typedef union sigval sigval_t;
struct __anonstruct__kill_142 {
   __kernel_pid_t _pid ;
   __kernel_uid32_t _uid ;
};
struct __anonstruct__timer_143 {
   __kernel_timer_t _tid ;
   int _overrun ;
   char _pad[0U] ;
   sigval_t _sigval ;
   int _sys_private ;
};
struct __anonstruct__rt_144 {
   __kernel_pid_t _pid ;
   __kernel_uid32_t _uid ;
   sigval_t _sigval ;
};
struct __anonstruct__sigchld_145 {
   __kernel_pid_t _pid ;
   __kernel_uid32_t _uid ;
   int _status ;
   __kernel_clock_t _utime ;
   __kernel_clock_t _stime ;
};
struct __anonstruct__sigfault_146 {
   void *_addr ;
   short _addr_lsb ;
};
struct __anonstruct__sigpoll_147 {
   long _band ;
   int _fd ;
};
union __anonunion__sifields_141 {
   int _pad[28U] ;
   struct __anonstruct__kill_142 _kill ;
   struct __anonstruct__timer_143 _timer ;
   struct __anonstruct__rt_144 _rt ;
   struct __anonstruct__sigchld_145 _sigchld ;
   struct __anonstruct__sigfault_146 _sigfault ;
   struct __anonstruct__sigpoll_147 _sigpoll ;
};
struct siginfo {
   int si_signo ;
   int si_errno ;
   int si_code ;
   union __anonunion__sifields_141 _sifields ;
};
typedef struct siginfo siginfo_t;
struct sigpending {
   struct list_head list ;
   sigset_t signal ;
};
enum pid_type {
    PIDTYPE_PID = 0,
    PIDTYPE_PGID = 1,
    PIDTYPE_SID = 2,
    PIDTYPE_MAX = 3
} ;
struct pid_namespace;
struct pid_namespace;
struct upid {
   int nr ;
   struct pid_namespace *ns ;
   struct hlist_node pid_chain ;
};
struct pid {
   atomic_t count ;
   unsigned int level ;
   struct hlist_head tasks[3U] ;
   struct rcu_head rcu ;
   struct upid numbers[1U] ;
};
struct pid_link {
   struct hlist_node node ;
   struct pid *pid ;
};
struct percpu_counter {
   spinlock_t lock ;
   s64 count ;
   struct list_head list ;
   s32 *counters ;
};
struct prop_local_single {
   unsigned long events ;
   unsigned long period ;
   int shift ;
   spinlock_t lock ;
};
struct __anonstruct_seccomp_t_150 {
   int mode ;
};
typedef struct __anonstruct_seccomp_t_150 seccomp_t;
struct plist_head {
   struct list_head node_list ;
   raw_spinlock_t *rawlock ;
   spinlock_t *spinlock ;
};
struct plist_node {
   int prio ;
   struct list_head prio_list ;
   struct list_head node_list ;
};
struct rt_mutex_waiter;
struct rt_mutex_waiter;
struct rlimit {
   unsigned long rlim_cur ;
   unsigned long rlim_max ;
};
struct timerqueue_node {
   struct rb_node node ;
   ktime_t expires ;
};
struct timerqueue_head {
   struct rb_root head ;
   struct timerqueue_node *next ;
};
struct hrtimer_clock_base;
struct hrtimer_clock_base;
struct hrtimer_cpu_base;
struct hrtimer_cpu_base;
enum hrtimer_restart {
    HRTIMER_NORESTART = 0,
    HRTIMER_RESTART = 1
} ;
struct hrtimer {
   struct timerqueue_node node ;
   ktime_t _softexpires ;
   enum hrtimer_restart (*function)(struct hrtimer * ) ;
   struct hrtimer_clock_base *base ;
   unsigned long state ;
   int start_pid ;
   void *start_site ;
   char start_comm[16U] ;
};
struct hrtimer_clock_base {
   struct hrtimer_cpu_base *cpu_base ;
   int index ;
   clockid_t clockid ;
   struct timerqueue_head active ;
   ktime_t resolution ;
   ktime_t (*get_time)(void) ;
   ktime_t softirq_time ;
   ktime_t offset ;
};
struct hrtimer_cpu_base {
   raw_spinlock_t lock ;
   unsigned long active_bases ;
   ktime_t expires_next ;
   int hres_active ;
   int hang_detected ;
   unsigned long nr_events ;
   unsigned long nr_retries ;
   unsigned long nr_hangs ;
   ktime_t max_hang_time ;
   struct hrtimer_clock_base clock_base[3U] ;
};
struct task_io_accounting {
   u64 rchar ;
   u64 wchar ;
   u64 syscr ;
   u64 syscw ;
   u64 read_bytes ;
   u64 write_bytes ;
   u64 cancelled_write_bytes ;
};
struct latency_record {
   unsigned long backtrace[12U] ;
   unsigned int count ;
   unsigned long time ;
   unsigned long max ;
};
typedef int32_t key_serial_t;
typedef uint32_t key_perm_t;
struct key;
struct key;
struct signal_struct;
struct signal_struct;
struct key_type;
struct key_type;
struct keyring_list;
struct keyring_list;
struct key_user;
struct key_user;
union __anonunion_ldv_20678_151 {
   time_t expiry ;
   time_t revoked_at ;
};
union __anonunion_type_data_152 {
   struct list_head link ;
   unsigned long x[2U] ;
   void *p[2U] ;
   int reject_error ;
};
union __anonunion_payload_153 {
   unsigned long value ;
   void *rcudata ;
   void *data ;
   struct keyring_list *subscriptions ;
};
struct key {
   atomic_t usage ;
   key_serial_t serial ;
   struct rb_node serial_node ;
   struct key_type *type ;
   struct rw_semaphore sem ;
   struct key_user *user ;
   void *security ;
   union __anonunion_ldv_20678_151 ldv_20678 ;
   uid_t uid ;
   gid_t gid ;
   key_perm_t perm ;
   unsigned short quotalen ;
   unsigned short datalen ;
   unsigned long flags ;
   char *description ;
   union __anonunion_type_data_152 type_data ;
   union __anonunion_payload_153 payload ;
};
struct audit_context;
struct audit_context;
struct group_info {
   atomic_t usage ;
   int ngroups ;
   int nblocks ;
   gid_t small_block[32U] ;
   gid_t *blocks[0U] ;
};
struct thread_group_cred {
   atomic_t usage ;
   pid_t tgid ;
   spinlock_t lock ;
   struct key *session_keyring ;
   struct key *process_keyring ;
   struct rcu_head rcu ;
};
struct cred {
   atomic_t usage ;
   atomic_t subscribers ;
   void *put_addr ;
   unsigned int magic ;
   uid_t uid ;
   gid_t gid ;
   uid_t suid ;
   gid_t sgid ;
   uid_t euid ;
   gid_t egid ;
   uid_t fsuid ;
   gid_t fsgid ;
   unsigned int securebits ;
   kernel_cap_t cap_inheritable ;
   kernel_cap_t cap_permitted ;
   kernel_cap_t cap_effective ;
   kernel_cap_t cap_bset ;
   unsigned char jit_keyring ;
   struct key *thread_keyring ;
   struct key *request_key_auth ;
   struct thread_group_cred *tgcred ;
   void *security ;
   struct user_struct *user ;
   struct user_namespace *user_ns ;
   struct group_info *group_info ;
   struct rcu_head rcu ;
};
struct futex_pi_state;
struct futex_pi_state;
struct robust_list_head;
struct robust_list_head;
struct bio_list;
struct bio_list;
struct fs_struct;
struct fs_struct;
struct perf_event_context;
struct perf_event_context;
struct blk_plug;
struct blk_plug;
struct cfs_rq;
struct cfs_rq;
struct io_event {
   __u64 data ;
   __u64 obj ;
   __s64 res ;
   __s64 res2 ;
};
struct iovec {
   void *iov_base ;
   __kernel_size_t iov_len ;
};
struct kioctx;
struct kioctx;
union __anonunion_ki_obj_154 {
   void *user ;
   struct task_struct *tsk ;
};
struct eventfd_ctx;
struct eventfd_ctx;
struct kiocb {
   struct list_head ki_run_list ;
   unsigned long ki_flags ;
   int ki_users ;
   unsigned int ki_key ;
   struct file *ki_filp ;
   struct kioctx *ki_ctx ;
   int (*ki_cancel)(struct kiocb * , struct io_event * ) ;
   ssize_t (*ki_retry)(struct kiocb * ) ;
   void (*ki_dtor)(struct kiocb * ) ;
   union __anonunion_ki_obj_154 ki_obj ;
   __u64 ki_user_data ;
   loff_t ki_pos ;
   void *private ;
   unsigned short ki_opcode ;
   size_t ki_nbytes ;
   char *ki_buf ;
   size_t ki_left ;
   struct iovec ki_inline_vec ;
   struct iovec *ki_iovec ;
   unsigned long ki_nr_segs ;
   unsigned long ki_cur_seg ;
   struct list_head ki_list ;
   struct eventfd_ctx *ki_eventfd ;
};
struct aio_ring_info {
   unsigned long mmap_base ;
   unsigned long mmap_size ;
   struct page **ring_pages ;
   spinlock_t ring_lock ;
   long nr_pages ;
   unsigned int nr ;
   unsigned int tail ;
   struct page *internal_pages[8U] ;
};
struct kioctx {
   atomic_t users ;
   int dead ;
   struct mm_struct *mm ;
   unsigned long user_id ;
   struct hlist_node list ;
   wait_queue_head_t wait ;
   spinlock_t ctx_lock ;
   int reqs_active ;
   struct list_head active_reqs ;
   struct list_head run_list ;
   unsigned int max_reqs ;
   struct aio_ring_info ring_info ;
   struct delayed_work wq ;
   struct rcu_head rcu_head ;
};
struct sighand_struct {
   atomic_t count ;
   struct k_sigaction action[64U] ;
   spinlock_t siglock ;
   wait_queue_head_t signalfd_wqh ;
};
struct pacct_struct {
   int ac_flag ;
   long ac_exitcode ;
   unsigned long ac_mem ;
   cputime_t ac_utime ;
   cputime_t ac_stime ;
   unsigned long ac_minflt ;
   unsigned long ac_majflt ;
};
struct cpu_itimer {
   cputime_t expires ;
   cputime_t incr ;
   u32 error ;
   u32 incr_error ;
};
struct task_cputime {
   cputime_t utime ;
   cputime_t stime ;
   unsigned long long sum_exec_runtime ;
};
struct thread_group_cputimer {
   struct task_cputime cputime ;
   int running ;
   spinlock_t lock ;
};
struct autogroup;
struct autogroup;
struct tty_struct;
struct tty_struct;
struct taskstats;
struct taskstats;
struct tty_audit_buf;
struct tty_audit_buf;
struct signal_struct {
   atomic_t sigcnt ;
   atomic_t live ;
   int nr_threads ;
   wait_queue_head_t wait_chldexit ;
   struct task_struct *curr_target ;
   struct sigpending shared_pending ;
   int group_exit_code ;
   int notify_count ;
   struct task_struct *group_exit_task ;
   int group_stop_count ;
   unsigned int flags ;
   struct list_head posix_timers ;
   struct hrtimer real_timer ;
   struct pid *leader_pid ;
   ktime_t it_real_incr ;
   struct cpu_itimer it[2U] ;
   struct thread_group_cputimer cputimer ;
   struct task_cputime cputime_expires ;
   struct list_head cpu_timers[3U] ;
   struct pid *tty_old_pgrp ;
   int leader ;
   struct tty_struct *tty ;
   struct autogroup *autogroup ;
   cputime_t utime ;
   cputime_t stime ;
   cputime_t cutime ;
   cputime_t cstime ;
   cputime_t gtime ;
   cputime_t cgtime ;
   cputime_t prev_utime ;
   cputime_t prev_stime ;
   unsigned long nvcsw ;
   unsigned long nivcsw ;
   unsigned long cnvcsw ;
   unsigned long cnivcsw ;
   unsigned long min_flt ;
   unsigned long maj_flt ;
   unsigned long cmin_flt ;
   unsigned long cmaj_flt ;
   unsigned long inblock ;
   unsigned long oublock ;
   unsigned long cinblock ;
   unsigned long coublock ;
   unsigned long maxrss ;
   unsigned long cmaxrss ;
   struct task_io_accounting ioac ;
   unsigned long long sum_sched_runtime ;
   struct rlimit rlim[16U] ;
   struct pacct_struct pacct ;
   struct taskstats *stats ;
   unsigned int audit_tty ;
   struct tty_audit_buf *tty_audit_buf ;
   struct rw_semaphore threadgroup_fork_lock ;
   int oom_adj ;
   int oom_score_adj ;
   int oom_score_adj_min ;
   struct mutex cred_guard_mutex ;
};
struct user_struct {
   atomic_t __count ;
   atomic_t processes ;
   atomic_t files ;
   atomic_t sigpending ;
   atomic_t inotify_watches ;
   atomic_t inotify_devs ;
   atomic_t fanotify_listeners ;
   atomic_long_t epoll_watches ;
   unsigned long mq_bytes ;
   unsigned long locked_shm ;
   struct key *uid_keyring ;
   struct key *session_keyring ;
   struct hlist_node uidhash_node ;
   uid_t uid ;
   struct user_namespace *user_ns ;
   atomic_long_t locked_vm ;
};
struct backing_dev_info;
struct backing_dev_info;
struct reclaim_state;
struct reclaim_state;
struct sched_info {
   unsigned long pcount ;
   unsigned long long run_delay ;
   unsigned long long last_arrival ;
   unsigned long long last_queued ;
};
struct task_delay_info {
   spinlock_t lock ;
   unsigned int flags ;
   struct timespec blkio_start ;
   struct timespec blkio_end ;
   u64 blkio_delay ;
   u64 swapin_delay ;
   u32 blkio_count ;
   u32 swapin_count ;
   struct timespec freepages_start ;
   struct timespec freepages_end ;
   u64 freepages_delay ;
   u32 freepages_count ;
};
struct io_context;
struct io_context;
struct pipe_inode_info;
struct pipe_inode_info;
struct rq;
struct rq;
struct sched_class {
   struct sched_class  const  *next ;
   void (*enqueue_task)(struct rq * , struct task_struct * , int  ) ;
   void (*dequeue_task)(struct rq * , struct task_struct * , int  ) ;
   void (*yield_task)(struct rq * ) ;
   bool (*yield_to_task)(struct rq * , struct task_struct * , bool  ) ;
   void (*check_preempt_curr)(struct rq * , struct task_struct * , int  ) ;
   struct task_struct *(*pick_next_task)(struct rq * ) ;
   void (*put_prev_task)(struct rq * , struct task_struct * ) ;
   int (*select_task_rq)(struct task_struct * , int  , int  ) ;
   void (*pre_schedule)(struct rq * , struct task_struct * ) ;
   void (*post_schedule)(struct rq * ) ;
   void (*task_waking)(struct task_struct * ) ;
   void (*task_woken)(struct rq * , struct task_struct * ) ;
   void (*set_cpus_allowed)(struct task_struct * , struct cpumask  const  * ) ;
   void (*rq_online)(struct rq * ) ;
   void (*rq_offline)(struct rq * ) ;
   void (*set_curr_task)(struct rq * ) ;
   void (*task_tick)(struct rq * , struct task_struct * , int  ) ;
   void (*task_fork)(struct task_struct * ) ;
   void (*switched_from)(struct rq * , struct task_struct * ) ;
   void (*switched_to)(struct rq * , struct task_struct * ) ;
   void (*prio_changed)(struct rq * , struct task_struct * , int  ) ;
   unsigned int (*get_rr_interval)(struct rq * , struct task_struct * ) ;
   void (*task_move_group)(struct task_struct * , int  ) ;
};
struct load_weight {
   unsigned long weight ;
   unsigned long inv_weight ;
};
struct sched_statistics {
   u64 wait_start ;
   u64 wait_max ;
   u64 wait_count ;
   u64 wait_sum ;
   u64 iowait_count ;
   u64 iowait_sum ;
   u64 sleep_start ;
   u64 sleep_max ;
   s64 sum_sleep_runtime ;
   u64 block_start ;
   u64 block_max ;
   u64 exec_max ;
   u64 slice_max ;
   u64 nr_migrations_cold ;
   u64 nr_failed_migrations_affine ;
   u64 nr_failed_migrations_running ;
   u64 nr_failed_migrations_hot ;
   u64 nr_forced_migrations ;
   u64 nr_wakeups ;
   u64 nr_wakeups_sync ;
   u64 nr_wakeups_migrate ;
   u64 nr_wakeups_local ;
   u64 nr_wakeups_remote ;
   u64 nr_wakeups_affine ;
   u64 nr_wakeups_affine_attempts ;
   u64 nr_wakeups_passive ;
   u64 nr_wakeups_idle ;
};
struct sched_entity {
   struct load_weight load ;
   struct rb_node run_node ;
   struct list_head group_node ;
   unsigned int on_rq ;
   u64 exec_start ;
   u64 sum_exec_runtime ;
   u64 vruntime ;
   u64 prev_sum_exec_runtime ;
   u64 nr_migrations ;
   struct sched_statistics statistics ;
   struct sched_entity *parent ;
   struct cfs_rq *cfs_rq ;
   struct cfs_rq *my_q ;
};
struct rt_rq;
struct rt_rq;
struct sched_rt_entity {
   struct list_head run_list ;
   unsigned long timeout ;
   unsigned int time_slice ;
   int nr_cpus_allowed ;
   struct sched_rt_entity *back ;
   struct sched_rt_entity *parent ;
   struct rt_rq *rt_rq ;
   struct rt_rq *my_q ;
};
struct mem_cgroup;
struct mem_cgroup;
struct memcg_batch_info {
   int do_batch ;
   struct mem_cgroup *memcg ;
   unsigned long nr_pages ;
   unsigned long memsw_nr_pages ;
};
struct files_struct;
struct files_struct;
struct irqaction;
struct irqaction;
struct css_set;
struct css_set;
struct compat_robust_list_head;
struct compat_robust_list_head;
struct ftrace_ret_stack;
struct ftrace_ret_stack;
struct task_struct {
   long volatile   state ;
   void *stack ;
   atomic_t usage ;
   unsigned int flags ;
   unsigned int ptrace ;
   struct task_struct *wake_entry ;
   int on_cpu ;
   int on_rq ;
   int prio ;
   int static_prio ;
   int normal_prio ;
   unsigned int rt_priority ;
   struct sched_class  const  *sched_class ;
   struct sched_entity se ;
   struct sched_rt_entity rt ;
   struct hlist_head preempt_notifiers ;
   unsigned char fpu_counter ;
   unsigned int btrace_seq ;
   unsigned int policy ;
   cpumask_t cpus_allowed ;
   struct sched_info sched_info ;
   struct list_head tasks ;
   struct plist_node pushable_tasks ;
   struct mm_struct *mm ;
   struct mm_struct *active_mm ;
   unsigned char brk_randomized : 1 ;
   int exit_state ;
   int exit_code ;
   int exit_signal ;
   int pdeath_signal ;
   unsigned int group_stop ;
   unsigned int personality ;
   unsigned char did_exec : 1 ;
   unsigned char in_execve : 1 ;
   unsigned char in_iowait : 1 ;
   unsigned char sched_reset_on_fork : 1 ;
   unsigned char sched_contributes_to_load : 1 ;
   pid_t pid ;
   pid_t tgid ;
   unsigned long stack_canary ;
   struct task_struct *real_parent ;
   struct task_struct *parent ;
   struct list_head children ;
   struct list_head sibling ;
   struct task_struct *group_leader ;
   struct list_head ptraced ;
   struct list_head ptrace_entry ;
   struct pid_link pids[3U] ;
   struct list_head thread_group ;
   struct completion *vfork_done ;
   int *set_child_tid ;
   int *clear_child_tid ;
   cputime_t utime ;
   cputime_t stime ;
   cputime_t utimescaled ;
   cputime_t stimescaled ;
   cputime_t gtime ;
   cputime_t prev_utime ;
   cputime_t prev_stime ;
   unsigned long nvcsw ;
   unsigned long nivcsw ;
   struct timespec start_time ;
   struct timespec real_start_time ;
   unsigned long min_flt ;
   unsigned long maj_flt ;
   struct task_cputime cputime_expires ;
   struct list_head cpu_timers[3U] ;
   struct cred  const  *real_cred ;
   struct cred  const  *cred ;
   struct cred *replacement_session_keyring ;
   char comm[16U] ;
   int link_count ;
   int total_link_count ;
   struct sysv_sem sysvsem ;
   unsigned long last_switch_count ;
   struct thread_struct thread ;
   struct fs_struct *fs ;
   struct files_struct *files ;
   struct nsproxy *nsproxy ;
   struct signal_struct *signal ;
   struct sighand_struct *sighand ;
   sigset_t blocked ;
   sigset_t real_blocked ;
   sigset_t saved_sigmask ;
   struct sigpending pending ;
   unsigned long sas_ss_sp ;
   size_t sas_ss_size ;
   int (*notifier)(void * ) ;
   void *notifier_data ;
   sigset_t *notifier_mask ;
   struct audit_context *audit_context ;
   uid_t loginuid ;
   unsigned int sessionid ;
   seccomp_t seccomp ;
   u32 parent_exec_id ;
   u32 self_exec_id ;
   spinlock_t alloc_lock ;
   struct irqaction *irqaction ;
   raw_spinlock_t pi_lock ;
   struct plist_head pi_waiters ;
   struct rt_mutex_waiter *pi_blocked_on ;
   struct mutex_waiter *blocked_on ;
   unsigned int irq_events ;
   unsigned long hardirq_enable_ip ;
   unsigned long hardirq_disable_ip ;
   unsigned int hardirq_enable_event ;
   unsigned int hardirq_disable_event ;
   int hardirqs_enabled ;
   int hardirq_context ;
   unsigned long softirq_disable_ip ;
   unsigned long softirq_enable_ip ;
   unsigned int softirq_disable_event ;
   unsigned int softirq_enable_event ;
   int softirqs_enabled ;
   int softirq_context ;
   u64 curr_chain_key ;
   int lockdep_depth ;
   unsigned int lockdep_recursion ;
   struct held_lock held_locks[48U] ;
   gfp_t lockdep_reclaim_gfp ;
   void *journal_info ;
   struct bio_list *bio_list ;
   struct blk_plug *plug ;
   struct reclaim_state *reclaim_state ;
   struct backing_dev_info *backing_dev_info ;
   struct io_context *io_context ;
   unsigned long ptrace_message ;
   siginfo_t *last_siginfo ;
   struct task_io_accounting ioac ;
   u64 acct_rss_mem1 ;
   u64 acct_vm_mem1 ;
   cputime_t acct_timexpd ;
   nodemask_t mems_allowed ;
   int mems_allowed_change_disable ;
   int cpuset_mem_spread_rotor ;
   int cpuset_slab_spread_rotor ;
   struct css_set *cgroups ;
   struct list_head cg_list ;
   struct robust_list_head *robust_list ;
   struct compat_robust_list_head *compat_robust_list ;
   struct list_head pi_state_list ;
   struct futex_pi_state *pi_state_cache ;
   struct perf_event_context *perf_event_ctxp[2U] ;
   struct mutex perf_event_mutex ;
   struct list_head perf_event_list ;
   struct mempolicy *mempolicy ;
   short il_next ;
   short pref_node_fork ;
   atomic_t fs_excl ;
   struct rcu_head rcu ;
   struct pipe_inode_info *splice_pipe ;
   struct task_delay_info *delays ;
   int make_it_fail ;
   struct prop_local_single dirties ;
   int latency_record_count ;
   struct latency_record latency_record[32U] ;
   unsigned long timer_slack_ns ;
   unsigned long default_timer_slack_ns ;
   struct list_head *scm_work_list ;
   int curr_ret_stack ;
   struct ftrace_ret_stack *ret_stack ;
   unsigned long long ftrace_timestamp ;
   atomic_t trace_overrun ;
   atomic_t tracing_graph_pause ;
   unsigned long trace ;
   unsigned long trace_recursion ;
   struct memcg_batch_info memcg_batch ;
   atomic_t ptrace_bp_refcnt ;
};
struct exception_table_entry {
   unsigned long insn ;
   unsigned long fixup ;
};
struct irqaction {
   irqreturn_t (*handler)(int  , void * ) ;
   unsigned long flags ;
   void *dev_id ;
   struct irqaction *next ;
   int irq ;
   irqreturn_t (*thread_fn)(int  , void * ) ;
   struct task_struct *thread ;
   unsigned long thread_flags ;
   unsigned long thread_mask ;
   char const   *name ;
   struct proc_dir_entry *dir ;
};
typedef unsigned short sa_family_t;
struct sockaddr {
   sa_family_t sa_family ;
   char sa_data[14U] ;
};
struct __anonstruct_sync_serial_settings_157 {
   unsigned int clock_rate ;
   unsigned int clock_type ;
   unsigned short loopback ;
};
typedef struct __anonstruct_sync_serial_settings_157 sync_serial_settings;
struct __anonstruct_te1_settings_158 {
   unsigned int clock_rate ;
   unsigned int clock_type ;
   unsigned short loopback ;
   unsigned int slot_map ;
};
typedef struct __anonstruct_te1_settings_158 te1_settings;
struct __anonstruct_raw_hdlc_proto_159 {
   unsigned short encoding ;
   unsigned short parity ;
};
typedef struct __anonstruct_raw_hdlc_proto_159 raw_hdlc_proto;
struct __anonstruct_fr_proto_160 {
   unsigned int t391 ;
   unsigned int t392 ;
   unsigned int n391 ;
   unsigned int n392 ;
   unsigned int n393 ;
   unsigned short lmi ;
   unsigned short dce ;
};
typedef struct __anonstruct_fr_proto_160 fr_proto;
struct __anonstruct_fr_proto_pvc_161 {
   unsigned int dlci ;
};
typedef struct __anonstruct_fr_proto_pvc_161 fr_proto_pvc;
struct __anonstruct_fr_proto_pvc_info_162 {
   unsigned int dlci ;
   char master[16U] ;
};
typedef struct __anonstruct_fr_proto_pvc_info_162 fr_proto_pvc_info;
struct __anonstruct_cisco_proto_163 {
   unsigned int interval ;
   unsigned int timeout ;
};
typedef struct __anonstruct_cisco_proto_163 cisco_proto;
struct ifmap {
   unsigned long mem_start ;
   unsigned long mem_end ;
   unsigned short base_addr ;
   unsigned char irq ;
   unsigned char dma ;
   unsigned char port ;
};
union __anonunion_ifs_ifsu_164 {
   raw_hdlc_proto *raw_hdlc ;
   cisco_proto *cisco ;
   fr_proto *fr ;
   fr_proto_pvc *fr_pvc ;
   fr_proto_pvc_info *fr_pvc_info ;
   sync_serial_settings *sync ;
   te1_settings *te1 ;
};
struct if_settings {
   unsigned int type ;
   unsigned int size ;
   union __anonunion_ifs_ifsu_164 ifs_ifsu ;
};
union __anonunion_ifr_ifrn_165 {
   char ifrn_name[16U] ;
};
union __anonunion_ifr_ifru_166 {
   struct sockaddr ifru_addr ;
   struct sockaddr ifru_dstaddr ;
   struct sockaddr ifru_broadaddr ;
   struct sockaddr ifru_netmask ;
   struct sockaddr ifru_hwaddr ;
   short ifru_flags ;
   int ifru_ivalue ;
   int ifru_mtu ;
   struct ifmap ifru_map ;
   char ifru_slave[16U] ;
   char ifru_newname[16U] ;
   void *ifru_data ;
   struct if_settings ifru_settings ;
};
struct ifreq {
   union __anonunion_ifr_ifrn_165 ifr_ifrn ;
   union __anonunion_ifr_ifru_166 ifr_ifru ;
};
struct ethhdr {
   unsigned char h_dest[6U] ;
   unsigned char h_source[6U] ;
   __be16 h_proto ;
};
struct poll_table_struct;
struct poll_table_struct;
struct net;
struct net;
struct fasync_struct;
struct fasync_struct;
struct sk_buff;
struct sk_buff;
typedef s32 dma_cookie_t;
struct net_device;
struct net_device;
struct nf_conntrack {
   atomic_t use ;
};
struct nf_bridge_info {
   atomic_t use ;
   struct net_device *physindev ;
   struct net_device *physoutdev ;
   unsigned int mask ;
   unsigned long data[4U] ;
};
struct sk_buff_head {
   struct sk_buff *next ;
   struct sk_buff *prev ;
   __u32 qlen ;
   spinlock_t lock ;
};
typedef unsigned int sk_buff_data_t;
struct sec_path;
struct sec_path;
struct __anonstruct_ldv_25382_170 {
   __u16 csum_start ;
   __u16 csum_offset ;
};
union __anonunion_ldv_25383_169 {
   __wsum csum ;
   struct __anonstruct_ldv_25382_170 ldv_25382 ;
};
union __anonunion_ldv_25413_171 {
   __u32 mark ;
   __u32 dropcount ;
};
struct sk_buff {
   struct sk_buff *next ;
   struct sk_buff *prev ;
   ktime_t tstamp ;
   struct sock *sk ;
   struct net_device *dev ;
   char cb[48U] ;
   unsigned long _skb_refdst ;
   struct sec_path *sp ;
   unsigned int len ;
   unsigned int data_len ;
   __u16 mac_len ;
   __u16 hdr_len ;
   union __anonunion_ldv_25383_169 ldv_25383 ;
   __u32 priority ;
   unsigned char local_df : 1 ;
   unsigned char cloned : 1 ;
   unsigned char ip_summed : 2 ;
   unsigned char nohdr : 1 ;
   unsigned char nfctinfo : 3 ;
   unsigned char pkt_type : 3 ;
   unsigned char fclone : 2 ;
   unsigned char ipvs_property : 1 ;
   unsigned char peeked : 1 ;
   unsigned char nf_trace : 1 ;
   __be16 protocol ;
   void (*destructor)(struct sk_buff * ) ;
   struct nf_conntrack *nfct ;
   struct sk_buff *nfct_reasm ;
   struct nf_bridge_info *nf_bridge ;
   int skb_iif ;
   __u16 tc_index ;
   __u16 tc_verd ;
   __u32 rxhash ;
   __u16 queue_mapping ;
   unsigned char ndisc_nodetype : 2 ;
   unsigned char ooo_okay : 1 ;
   dma_cookie_t dma_cookie ;
   __u32 secmark ;
   union __anonunion_ldv_25413_171 ldv_25413 ;
   __u16 vlan_tci ;
   sk_buff_data_t transport_header ;
   sk_buff_data_t network_header ;
   sk_buff_data_t mac_header ;
   sk_buff_data_t tail ;
   sk_buff_data_t end ;
   unsigned char *head ;
   unsigned char *data ;
   unsigned int truesize ;
   atomic_t users ;
};
struct dst_entry;
struct dst_entry;
struct nlattr {
   __u16 nla_len ;
   __u16 nla_type ;
};
struct rtnl_link_stats64 {
   __u64 rx_packets ;
   __u64 tx_packets ;
   __u64 rx_bytes ;
   __u64 tx_bytes ;
   __u64 rx_errors ;
   __u64 tx_errors ;
   __u64 rx_dropped ;
   __u64 tx_dropped ;
   __u64 multicast ;
   __u64 collisions ;
   __u64 rx_length_errors ;
   __u64 rx_over_errors ;
   __u64 rx_crc_errors ;
   __u64 rx_frame_errors ;
   __u64 rx_fifo_errors ;
   __u64 rx_missed_errors ;
   __u64 tx_aborted_errors ;
   __u64 tx_carrier_errors ;
   __u64 tx_fifo_errors ;
   __u64 tx_heartbeat_errors ;
   __u64 tx_window_errors ;
   __u64 rx_compressed ;
   __u64 tx_compressed ;
};
struct ifla_vf_info {
   __u32 vf ;
   __u8 mac[32U] ;
   __u32 vlan ;
   __u32 qos ;
   __u32 tx_rate ;
};
struct file_operations;
struct file_operations;
struct pm_qos_request_list {
   struct plist_node list ;
   int pm_qos_class ;
};
struct block_device;
struct block_device;
struct hlist_bl_node;
struct hlist_bl_node;
struct hlist_bl_head {
   struct hlist_bl_node *first ;
};
struct hlist_bl_node {
   struct hlist_bl_node *next ;
   struct hlist_bl_node **pprev ;
};
struct nameidata;
struct nameidata;
struct path;
struct path;
struct vfsmount;
struct vfsmount;
struct qstr {
   unsigned int hash ;
   unsigned int len ;
   unsigned char const   *name ;
};
struct dentry_operations;
struct dentry_operations;
struct super_block;
struct super_block;
union __anonunion_d_u_172 {
   struct list_head d_child ;
   struct rcu_head d_rcu ;
};
struct dentry {
   unsigned int d_flags ;
   seqcount_t d_seq ;
   struct hlist_bl_node d_hash ;
   struct dentry *d_parent ;
   struct qstr d_name ;
   struct inode *d_inode ;
   unsigned char d_iname[32U] ;
   unsigned int d_count ;
   spinlock_t d_lock ;
   struct dentry_operations  const  *d_op ;
   struct super_block *d_sb ;
   unsigned long d_time ;
   void *d_fsdata ;
   struct list_head d_lru ;
   union __anonunion_d_u_172 d_u ;
   struct list_head d_subdirs ;
   struct list_head d_alias ;
};
struct dentry_operations {
   int (*d_revalidate)(struct dentry * , struct nameidata * ) ;
   int (*d_hash)(struct dentry  const  * , struct inode  const  * , struct qstr * ) ;
   int (*d_compare)(struct dentry  const  * , struct inode  const  * , struct dentry  const  * ,
                    struct inode  const  * , unsigned int  , char const   * , struct qstr  const  * ) ;
   int (*d_delete)(struct dentry  const  * ) ;
   void (*d_release)(struct dentry * ) ;
   void (*d_iput)(struct dentry * , struct inode * ) ;
   char *(*d_dname)(struct dentry * , char * , int  ) ;
   struct vfsmount *(*d_automount)(struct path * ) ;
   int (*d_manage)(struct dentry * , bool  ) ;
};
struct path {
   struct vfsmount *mnt ;
   struct dentry *dentry ;
};
struct radix_tree_node;
struct radix_tree_node;
struct radix_tree_root {
   unsigned int height ;
   gfp_t gfp_mask ;
   struct radix_tree_node *rnode ;
};
struct fiemap_extent {
   __u64 fe_logical ;
   __u64 fe_physical ;
   __u64 fe_length ;
   __u64 fe_reserved64[2U] ;
   __u32 fe_flags ;
   __u32 fe_reserved[3U] ;
};
struct export_operations;
struct export_operations;
struct kstatfs;
struct kstatfs;
struct iattr {
   unsigned int ia_valid ;
   umode_t ia_mode ;
   uid_t ia_uid ;
   gid_t ia_gid ;
   loff_t ia_size ;
   struct timespec ia_atime ;
   struct timespec ia_mtime ;
   struct timespec ia_ctime ;
   struct file *ia_file ;
};
struct if_dqinfo {
   __u64 dqi_bgrace ;
   __u64 dqi_igrace ;
   __u32 dqi_flags ;
   __u32 dqi_valid ;
};
struct fs_disk_quota {
   __s8 d_version ;
   __s8 d_flags ;
   __u16 d_fieldmask ;
   __u32 d_id ;
   __u64 d_blk_hardlimit ;
   __u64 d_blk_softlimit ;
   __u64 d_ino_hardlimit ;
   __u64 d_ino_softlimit ;
   __u64 d_bcount ;
   __u64 d_icount ;
   __s32 d_itimer ;
   __s32 d_btimer ;
   __u16 d_iwarns ;
   __u16 d_bwarns ;
   __s32 d_padding2 ;
   __u64 d_rtb_hardlimit ;
   __u64 d_rtb_softlimit ;
   __u64 d_rtbcount ;
   __s32 d_rtbtimer ;
   __u16 d_rtbwarns ;
   __s16 d_padding3 ;
   char d_padding4[8U] ;
};
struct fs_qfilestat {
   __u64 qfs_ino ;
   __u64 qfs_nblks ;
   __u32 qfs_nextents ;
};
typedef struct fs_qfilestat fs_qfilestat_t;
struct fs_quota_stat {
   __s8 qs_version ;
   __u16 qs_flags ;
   __s8 qs_pad ;
   fs_qfilestat_t qs_uquota ;
   fs_qfilestat_t qs_gquota ;
   __u32 qs_incoredqs ;
   __s32 qs_btimelimit ;
   __s32 qs_itimelimit ;
   __s32 qs_rtbtimelimit ;
   __u16 qs_bwarnlimit ;
   __u16 qs_iwarnlimit ;
};
struct dquot;
struct dquot;
typedef __kernel_uid32_t qid_t;
typedef long long qsize_t;
struct mem_dqblk {
   qsize_t dqb_bhardlimit ;
   qsize_t dqb_bsoftlimit ;
   qsize_t dqb_curspace ;
   qsize_t dqb_rsvspace ;
   qsize_t dqb_ihardlimit ;
   qsize_t dqb_isoftlimit ;
   qsize_t dqb_curinodes ;
   time_t dqb_btime ;
   time_t dqb_itime ;
};
struct quota_format_type;
struct quota_format_type;
struct mem_dqinfo {
   struct quota_format_type *dqi_format ;
   int dqi_fmt_id ;
   struct list_head dqi_dirty_list ;
   unsigned long dqi_flags ;
   unsigned int dqi_bgrace ;
   unsigned int dqi_igrace ;
   qsize_t dqi_maxblimit ;
   qsize_t dqi_maxilimit ;
   void *dqi_priv ;
};
struct dquot {
   struct hlist_node dq_hash ;
   struct list_head dq_inuse ;
   struct list_head dq_free ;
   struct list_head dq_dirty ;
   struct mutex dq_lock ;
   atomic_t dq_count ;
   wait_queue_head_t dq_wait_unused ;
   struct super_block *dq_sb ;
   unsigned int dq_id ;
   loff_t dq_off ;
   unsigned long dq_flags ;
   short dq_type ;
   struct mem_dqblk dq_dqb ;
};
struct quota_format_ops {
   int (*check_quota_file)(struct super_block * , int  ) ;
   int (*read_file_info)(struct super_block * , int  ) ;
   int (*write_file_info)(struct super_block * , int  ) ;
   int (*free_file_info)(struct super_block * , int  ) ;
   int (*read_dqblk)(struct dquot * ) ;
   int (*commit_dqblk)(struct dquot * ) ;
   int (*release_dqblk)(struct dquot * ) ;
};
struct dquot_operations {
   int (*write_dquot)(struct dquot * ) ;
   struct dquot *(*alloc_dquot)(struct super_block * , int  ) ;
   void (*destroy_dquot)(struct dquot * ) ;
   int (*acquire_dquot)(struct dquot * ) ;
   int (*release_dquot)(struct dquot * ) ;
   int (*mark_dirty)(struct dquot * ) ;
   int (*write_info)(struct super_block * , int  ) ;
   qsize_t *(*get_reserved_space)(struct inode * ) ;
};
struct quotactl_ops {
   int (*quota_on)(struct super_block * , int  , int  , struct path * ) ;
   int (*quota_on_meta)(struct super_block * , int  , int  ) ;
   int (*quota_off)(struct super_block * , int  ) ;
   int (*quota_sync)(struct super_block * , int  , int  ) ;
   int (*get_info)(struct super_block * , int  , struct if_dqinfo * ) ;
   int (*set_info)(struct super_block * , int  , struct if_dqinfo * ) ;
   int (*get_dqblk)(struct super_block * , int  , qid_t  , struct fs_disk_quota * ) ;
   int (*set_dqblk)(struct super_block * , int  , qid_t  , struct fs_disk_quota * ) ;
   int (*get_xstate)(struct super_block * , struct fs_quota_stat * ) ;
   int (*set_xstate)(struct super_block * , unsigned int  , int  ) ;
};
struct quota_format_type {
   int qf_fmt_id ;
   struct quota_format_ops  const  *qf_ops ;
   struct module *qf_owner ;
   struct quota_format_type *qf_next ;
};
struct quota_info {
   unsigned int flags ;
   struct mutex dqio_mutex ;
   struct mutex dqonoff_mutex ;
   struct rw_semaphore dqptr_sem ;
   struct inode *files[2U] ;
   struct mem_dqinfo info[2U] ;
   struct quota_format_ops  const  *ops[2U] ;
};
union __anonunion_arg_174 {
   char *buf ;
   void *data ;
};
struct __anonstruct_read_descriptor_t_173 {
   size_t written ;
   size_t count ;
   union __anonunion_arg_174 arg ;
   int error ;
};
typedef struct __anonstruct_read_descriptor_t_173 read_descriptor_t;
struct address_space_operations {
   int (*writepage)(struct page * , struct writeback_control * ) ;
   int (*readpage)(struct file * , struct page * ) ;
   int (*writepages)(struct address_space * , struct writeback_control * ) ;
   int (*set_page_dirty)(struct page * ) ;
   int (*readpages)(struct file * , struct address_space * , struct list_head * ,
                    unsigned int  ) ;
   int (*write_begin)(struct file * , struct address_space * , loff_t  , unsigned int  ,
                      unsigned int  , struct page ** , void ** ) ;
   int (*write_end)(struct file * , struct address_space * , loff_t  , unsigned int  ,
                    unsigned int  , struct page * , void * ) ;
   sector_t (*bmap)(struct address_space * , sector_t  ) ;
   void (*invalidatepage)(struct page * , unsigned long  ) ;
   int (*releasepage)(struct page * , gfp_t  ) ;
   void (*freepage)(struct page * ) ;
   ssize_t (*direct_IO)(int  , struct kiocb * , struct iovec  const  * , loff_t  ,
                        unsigned long  ) ;
   int (*get_xip_mem)(struct address_space * , unsigned long  , int  , void ** , unsigned long * ) ;
   int (*migratepage)(struct address_space * , struct page * , struct page * ) ;
   int (*launder_page)(struct page * ) ;
   int (*is_partially_uptodate)(struct page * , read_descriptor_t * , unsigned long  ) ;
   int (*error_remove_page)(struct address_space * , struct page * ) ;
};
struct address_space {
   struct inode *host ;
   struct radix_tree_root page_tree ;
   spinlock_t tree_lock ;
   unsigned int i_mmap_writable ;
   struct prio_tree_root i_mmap ;
   struct list_head i_mmap_nonlinear ;
   struct mutex i_mmap_mutex ;
   unsigned long nrpages ;
   unsigned long writeback_index ;
   struct address_space_operations  const  *a_ops ;
   unsigned long flags ;
   struct backing_dev_info *backing_dev_info ;
   spinlock_t private_lock ;
   struct list_head private_list ;
   struct address_space *assoc_mapping ;
};
struct hd_struct;
struct hd_struct;
struct gendisk;
struct gendisk;
struct block_device {
   dev_t bd_dev ;
   int bd_openers ;
   struct inode *bd_inode ;
   struct super_block *bd_super ;
   struct mutex bd_mutex ;
   struct list_head bd_inodes ;
   void *bd_claiming ;
   void *bd_holder ;
   int bd_holders ;
   bool bd_write_holder ;
   struct list_head bd_holder_disks ;
   struct block_device *bd_contains ;
   unsigned int bd_block_size ;
   struct hd_struct *bd_part ;
   unsigned int bd_part_count ;
   int bd_invalidated ;
   struct gendisk *bd_disk ;
   struct list_head bd_list ;
   unsigned long bd_private ;
   int bd_fsfreeze_count ;
   struct mutex bd_fsfreeze_mutex ;
};
struct posix_acl;
struct posix_acl;
struct inode_operations;
struct inode_operations;
union __anonunion_ldv_27846_175 {
   struct list_head i_dentry ;
   struct rcu_head i_rcu ;
};
struct file_lock;
struct file_lock;
struct cdev;
struct cdev;
union __anonunion_ldv_27872_176 {
   struct pipe_inode_info *i_pipe ;
   struct block_device *i_bdev ;
   struct cdev *i_cdev ;
};
struct inode {
   umode_t i_mode ;
   uid_t i_uid ;
   gid_t i_gid ;
   struct inode_operations  const  *i_op ;
   struct super_block *i_sb ;
   spinlock_t i_lock ;
   unsigned int i_flags ;
   unsigned long i_state ;
   void *i_security ;
   struct mutex i_mutex ;
   unsigned long dirtied_when ;
   struct hlist_node i_hash ;
   struct list_head i_wb_list ;
   struct list_head i_lru ;
   struct list_head i_sb_list ;
   union __anonunion_ldv_27846_175 ldv_27846 ;
   unsigned long i_ino ;
   atomic_t i_count ;
   unsigned int i_nlink ;
   dev_t i_rdev ;
   unsigned int i_blkbits ;
   u64 i_version ;
   loff_t i_size ;
   struct timespec i_atime ;
   struct timespec i_mtime ;
   struct timespec i_ctime ;
   blkcnt_t i_blocks ;
   unsigned short i_bytes ;
   struct rw_semaphore i_alloc_sem ;
   struct file_operations  const  *i_fop ;
   struct file_lock *i_flock ;
   struct address_space *i_mapping ;
   struct address_space i_data ;
   struct dquot *i_dquot[2U] ;
   struct list_head i_devices ;
   union __anonunion_ldv_27872_176 ldv_27872 ;
   __u32 i_generation ;
   __u32 i_fsnotify_mask ;
   struct hlist_head i_fsnotify_marks ;
   atomic_t i_readcount ;
   atomic_t i_writecount ;
   struct posix_acl *i_acl ;
   struct posix_acl *i_default_acl ;
   void *i_private ;
};
struct fown_struct {
   rwlock_t lock ;
   struct pid *pid ;
   enum pid_type pid_type ;
   uid_t uid ;
   uid_t euid ;
   int signum ;
};
struct file_ra_state {
   unsigned long start ;
   unsigned int size ;
   unsigned int async_size ;
   unsigned int ra_pages ;
   unsigned int mmap_miss ;
   loff_t prev_pos ;
};
union __anonunion_f_u_177 {
   struct list_head fu_list ;
   struct rcu_head fu_rcuhead ;
};
struct file {
   union __anonunion_f_u_177 f_u ;
   struct path f_path ;
   struct file_operations  const  *f_op ;
   spinlock_t f_lock ;
   int f_sb_list_cpu ;
   atomic_long_t f_count ;
   unsigned int f_flags ;
   fmode_t f_mode ;
   loff_t f_pos ;
   struct fown_struct f_owner ;
   struct cred  const  *f_cred ;
   struct file_ra_state f_ra ;
   u64 f_version ;
   void *f_security ;
   void *private_data ;
   struct list_head f_ep_links ;
   struct address_space *f_mapping ;
   unsigned long f_mnt_write_state ;
};
typedef struct files_struct *fl_owner_t;
struct file_lock_operations {
   void (*fl_copy_lock)(struct file_lock * , struct file_lock * ) ;
   void (*fl_release_private)(struct file_lock * ) ;
};
struct lock_manager_operations {
   int (*fl_compare_owner)(struct file_lock * , struct file_lock * ) ;
   void (*fl_notify)(struct file_lock * ) ;
   int (*fl_grant)(struct file_lock * , struct file_lock * , int  ) ;
   void (*fl_release_private)(struct file_lock * ) ;
   void (*fl_break)(struct file_lock * ) ;
   int (*fl_change)(struct file_lock ** , int  ) ;
};
struct nlm_lockowner;
struct nlm_lockowner;
struct nfs_lock_info {
   u32 state ;
   struct nlm_lockowner *owner ;
   struct list_head list ;
};
struct nfs4_lock_state;
struct nfs4_lock_state;
struct nfs4_lock_info {
   struct nfs4_lock_state *owner ;
};
struct __anonstruct_afs_179 {
   struct list_head link ;
   int state ;
};
union __anonunion_fl_u_178 {
   struct nfs_lock_info nfs_fl ;
   struct nfs4_lock_info nfs4_fl ;
   struct __anonstruct_afs_179 afs ;
};
struct file_lock {
   struct file_lock *fl_next ;
   struct list_head fl_link ;
   struct list_head fl_block ;
   fl_owner_t fl_owner ;
   unsigned char fl_flags ;
   unsigned char fl_type ;
   unsigned int fl_pid ;
   struct pid *fl_nspid ;
   wait_queue_head_t fl_wait ;
   struct file *fl_file ;
   loff_t fl_start ;
   loff_t fl_end ;
   struct fasync_struct *fl_fasync ;
   unsigned long fl_break_time ;
   struct file_lock_operations  const  *fl_ops ;
   struct lock_manager_operations  const  *fl_lmops ;
   union __anonunion_fl_u_178 fl_u ;
};
struct fasync_struct {
   spinlock_t fa_lock ;
   int magic ;
   int fa_fd ;
   struct fasync_struct *fa_next ;
   struct file *fa_file ;
   struct rcu_head fa_rcu ;
};
struct file_system_type;
struct file_system_type;
struct super_operations;
struct super_operations;
struct xattr_handler;
struct xattr_handler;
struct mtd_info;
struct mtd_info;
struct super_block {
   struct list_head s_list ;
   dev_t s_dev ;
   unsigned char s_dirt ;
   unsigned char s_blocksize_bits ;
   unsigned long s_blocksize ;
   loff_t s_maxbytes ;
   struct file_system_type *s_type ;
   struct super_operations  const  *s_op ;
   struct dquot_operations  const  *dq_op ;
   struct quotactl_ops  const  *s_qcop ;
   struct export_operations  const  *s_export_op ;
   unsigned long s_flags ;
   unsigned long s_magic ;
   struct dentry *s_root ;
   struct rw_semaphore s_umount ;
   struct mutex s_lock ;
   int s_count ;
   atomic_t s_active ;
   void *s_security ;
   struct xattr_handler  const  **s_xattr ;
   struct list_head s_inodes ;
   struct hlist_bl_head s_anon ;
   struct list_head *s_files ;
   struct list_head s_dentry_lru ;
   int s_nr_dentry_unused ;
   struct block_device *s_bdev ;
   struct backing_dev_info *s_bdi ;
   struct mtd_info *s_mtd ;
   struct list_head s_instances ;
   struct quota_info s_dquot ;
   int s_frozen ;
   wait_queue_head_t s_wait_unfrozen ;
   char s_id[32U] ;
   u8 s_uuid[16U] ;
   void *s_fs_info ;
   fmode_t s_mode ;
   u32 s_time_gran ;
   struct mutex s_vfs_rename_mutex ;
   char *s_subtype ;
   char *s_options ;
   struct dentry_operations  const  *s_d_op ;
   int cleancache_poolid ;
};
struct fiemap_extent_info {
   unsigned int fi_flags ;
   unsigned int fi_extents_mapped ;
   unsigned int fi_extents_max ;
   struct fiemap_extent *fi_extents_start ;
};
struct file_operations {
   struct module *owner ;
   loff_t (*llseek)(struct file * , loff_t  , int  ) ;
   ssize_t (*read)(struct file * , char * , size_t  , loff_t * ) ;
   ssize_t (*write)(struct file * , char const   * , size_t  , loff_t * ) ;
   ssize_t (*aio_read)(struct kiocb * , struct iovec  const  * , unsigned long  ,
                       loff_t  ) ;
   ssize_t (*aio_write)(struct kiocb * , struct iovec  const  * , unsigned long  ,
                        loff_t  ) ;
   int (*readdir)(struct file * , void * , int (*)(void * , char const   * , int  ,
                                                   loff_t  , u64  , unsigned int  ) ) ;
   unsigned int (*poll)(struct file * , struct poll_table_struct * ) ;
   long (*unlocked_ioctl)(struct file * , unsigned int  , unsigned long  ) ;
   long (*compat_ioctl)(struct file * , unsigned int  , unsigned long  ) ;
   int (*mmap)(struct file * , struct vm_area_struct * ) ;
   int (*open)(struct inode * , struct file * ) ;
   int (*flush)(struct file * , fl_owner_t  ) ;
   int (*release)(struct inode * , struct file * ) ;
   int (*fsync)(struct file * , int  ) ;
   int (*aio_fsync)(struct kiocb * , int  ) ;
   int (*fasync)(int  , struct file * , int  ) ;
   int (*lock)(struct file * , int  , struct file_lock * ) ;
   ssize_t (*sendpage)(struct file * , struct page * , int  , size_t  , loff_t * ,
                       int  ) ;
   unsigned long (*get_unmapped_area)(struct file * , unsigned long  , unsigned long  ,
                                      unsigned long  , unsigned long  ) ;
   int (*check_flags)(int  ) ;
   int (*flock)(struct file * , int  , struct file_lock * ) ;
   ssize_t (*splice_write)(struct pipe_inode_info * , struct file * , loff_t * , size_t  ,
                           unsigned int  ) ;
   ssize_t (*splice_read)(struct file * , loff_t * , struct pipe_inode_info * , size_t  ,
                          unsigned int  ) ;
   int (*setlease)(struct file * , long  , struct file_lock ** ) ;
   long (*fallocate)(struct file * , int  , loff_t  , loff_t  ) ;
};
struct inode_operations {
   struct dentry *(*lookup)(struct inode * , struct dentry * , struct nameidata * ) ;
   void *(*follow_link)(struct dentry * , struct nameidata * ) ;
   int (*permission)(struct inode * , int  , unsigned int  ) ;
   int (*check_acl)(struct inode * , int  , unsigned int  ) ;
   int (*readlink)(struct dentry * , char * , int  ) ;
   void (*put_link)(struct dentry * , struct nameidata * , void * ) ;
   int (*create)(struct inode * , struct dentry * , int  , struct nameidata * ) ;
   int (*link)(struct dentry * , struct inode * , struct dentry * ) ;
   int (*unlink)(struct inode * , struct dentry * ) ;
   int (*symlink)(struct inode * , struct dentry * , char const   * ) ;
   int (*mkdir)(struct inode * , struct dentry * , int  ) ;
   int (*rmdir)(struct inode * , struct dentry * ) ;
   int (*mknod)(struct inode * , struct dentry * , int  , dev_t  ) ;
   int (*rename)(struct inode * , struct dentry * , struct inode * , struct dentry * ) ;
   void (*truncate)(struct inode * ) ;
   int (*setattr)(struct dentry * , struct iattr * ) ;
   int (*getattr)(struct vfsmount * , struct dentry * , struct kstat * ) ;
   int (*setxattr)(struct dentry * , char const   * , void const   * , size_t  , int  ) ;
   ssize_t (*getxattr)(struct dentry * , char const   * , void * , size_t  ) ;
   ssize_t (*listxattr)(struct dentry * , char * , size_t  ) ;
   int (*removexattr)(struct dentry * , char const   * ) ;
   void (*truncate_range)(struct inode * , loff_t  , loff_t  ) ;
   int (*fiemap)(struct inode * , struct fiemap_extent_info * , u64  , u64  ) ;
};
struct super_operations {
   struct inode *(*alloc_inode)(struct super_block * ) ;
   void (*destroy_inode)(struct inode * ) ;
   void (*dirty_inode)(struct inode * , int  ) ;
   int (*write_inode)(struct inode * , struct writeback_control * ) ;
   int (*drop_inode)(struct inode * ) ;
   void (*evict_inode)(struct inode * ) ;
   void (*put_super)(struct super_block * ) ;
   void (*write_super)(struct super_block * ) ;
   int (*sync_fs)(struct super_block * , int  ) ;
   int (*freeze_fs)(struct super_block * ) ;
   int (*unfreeze_fs)(struct super_block * ) ;
   int (*statfs)(struct dentry * , struct kstatfs * ) ;
   int (*remount_fs)(struct super_block * , int * , char * ) ;
   void (*umount_begin)(struct super_block * ) ;
   int (*show_options)(struct seq_file * , struct vfsmount * ) ;
   int (*show_devname)(struct seq_file * , struct vfsmount * ) ;
   int (*show_path)(struct seq_file * , struct vfsmount * ) ;
   int (*show_stats)(struct seq_file * , struct vfsmount * ) ;
   ssize_t (*quota_read)(struct super_block * , int  , char * , size_t  , loff_t  ) ;
   ssize_t (*quota_write)(struct super_block * , int  , char const   * , size_t  ,
                          loff_t  ) ;
   int (*bdev_try_to_free_page)(struct super_block * , struct page * , gfp_t  ) ;
};
struct file_system_type {
   char const   *name ;
   int fs_flags ;
   struct dentry *(*mount)(struct file_system_type * , int  , char const   * , void * ) ;
   void (*kill_sb)(struct super_block * ) ;
   struct module *owner ;
   struct file_system_type *next ;
   struct list_head fs_supers ;
   struct lock_class_key s_lock_key ;
   struct lock_class_key s_umount_key ;
   struct lock_class_key s_vfs_rename_key ;
   struct lock_class_key i_lock_key ;
   struct lock_class_key i_mutex_key ;
   struct lock_class_key i_mutex_dir_key ;
   struct lock_class_key i_alloc_sem_key ;
};
typedef s32 compat_long_t;
typedef u32 compat_uptr_t;
struct compat_robust_list {
   compat_uptr_t next ;
};
struct compat_robust_list_head {
   struct compat_robust_list list ;
   compat_long_t futex_offset ;
   compat_uptr_t list_op_pending ;
};
struct ethtool_cmd {
   __u32 cmd ;
   __u32 supported ;
   __u32 advertising ;
   __u16 speed ;
   __u8 duplex ;
   __u8 port ;
   __u8 phy_address ;
   __u8 transceiver ;
   __u8 autoneg ;
   __u8 mdio_support ;
   __u32 maxtxpkt ;
   __u32 maxrxpkt ;
   __u16 speed_hi ;
   __u8 eth_tp_mdix ;
   __u8 reserved2 ;
   __u32 lp_advertising ;
   __u32 reserved[2U] ;
};
struct ethtool_drvinfo {
   __u32 cmd ;
   char driver[32U] ;
   char version[32U] ;
   char fw_version[32U] ;
   char bus_info[32U] ;
   char reserved1[32U] ;
   char reserved2[12U] ;
   __u32 n_priv_flags ;
   __u32 n_stats ;
   __u32 testinfo_len ;
   __u32 eedump_len ;
   __u32 regdump_len ;
};
struct ethtool_wolinfo {
   __u32 cmd ;
   __u32 supported ;
   __u32 wolopts ;
   __u8 sopass[6U] ;
};
struct ethtool_regs {
   __u32 cmd ;
   __u32 version ;
   __u32 len ;
   __u8 data[0U] ;
};
struct ethtool_eeprom {
   __u32 cmd ;
   __u32 magic ;
   __u32 offset ;
   __u32 len ;
   __u8 data[0U] ;
};
struct ethtool_coalesce {
   __u32 cmd ;
   __u32 rx_coalesce_usecs ;
   __u32 rx_max_coalesced_frames ;
   __u32 rx_coalesce_usecs_irq ;
   __u32 rx_max_coalesced_frames_irq ;
   __u32 tx_coalesce_usecs ;
   __u32 tx_max_coalesced_frames ;
   __u32 tx_coalesce_usecs_irq ;
   __u32 tx_max_coalesced_frames_irq ;
   __u32 stats_block_coalesce_usecs ;
   __u32 use_adaptive_rx_coalesce ;
   __u32 use_adaptive_tx_coalesce ;
   __u32 pkt_rate_low ;
   __u32 rx_coalesce_usecs_low ;
   __u32 rx_max_coalesced_frames_low ;
   __u32 tx_coalesce_usecs_low ;
   __u32 tx_max_coalesced_frames_low ;
   __u32 pkt_rate_high ;
   __u32 rx_coalesce_usecs_high ;
   __u32 rx_max_coalesced_frames_high ;
   __u32 tx_coalesce_usecs_high ;
   __u32 tx_max_coalesced_frames_high ;
   __u32 rate_sample_interval ;
};
struct ethtool_ringparam {
   __u32 cmd ;
   __u32 rx_max_pending ;
   __u32 rx_mini_max_pending ;
   __u32 rx_jumbo_max_pending ;
   __u32 tx_max_pending ;
   __u32 rx_pending ;
   __u32 rx_mini_pending ;
   __u32 rx_jumbo_pending ;
   __u32 tx_pending ;
};
struct ethtool_channels {
   __u32 cmd ;
   __u32 max_rx ;
   __u32 max_tx ;
   __u32 max_other ;
   __u32 max_combined ;
   __u32 rx_count ;
   __u32 tx_count ;
   __u32 other_count ;
   __u32 combined_count ;
};
struct ethtool_pauseparam {
   __u32 cmd ;
   __u32 autoneg ;
   __u32 rx_pause ;
   __u32 tx_pause ;
};
struct ethtool_test {
   __u32 cmd ;
   __u32 flags ;
   __u32 reserved ;
   __u32 len ;
   __u64 data[0U] ;
};
struct ethtool_stats {
   __u32 cmd ;
   __u32 n_stats ;
   __u64 data[0U] ;
};
struct ethtool_tcpip4_spec {
   __be32 ip4src ;
   __be32 ip4dst ;
   __be16 psrc ;
   __be16 pdst ;
   __u8 tos ;
};
struct ethtool_ah_espip4_spec {
   __be32 ip4src ;
   __be32 ip4dst ;
   __be32 spi ;
   __u8 tos ;
};
struct ethtool_usrip4_spec {
   __be32 ip4src ;
   __be32 ip4dst ;
   __be32 l4_4_bytes ;
   __u8 tos ;
   __u8 ip_ver ;
   __u8 proto ;
};
union ethtool_flow_union {
   struct ethtool_tcpip4_spec tcp_ip4_spec ;
   struct ethtool_tcpip4_spec udp_ip4_spec ;
   struct ethtool_tcpip4_spec sctp_ip4_spec ;
   struct ethtool_ah_espip4_spec ah_ip4_spec ;
   struct ethtool_ah_espip4_spec esp_ip4_spec ;
   struct ethtool_usrip4_spec usr_ip4_spec ;
   struct ethhdr ether_spec ;
   __u8 hdata[60U] ;
};
struct ethtool_flow_ext {
   __be16 vlan_etype ;
   __be16 vlan_tci ;
   __be32 data[2U] ;
};
struct ethtool_rx_flow_spec {
   __u32 flow_type ;
   union ethtool_flow_union h_u ;
   struct ethtool_flow_ext h_ext ;
   union ethtool_flow_union m_u ;
   struct ethtool_flow_ext m_ext ;
   __u64 ring_cookie ;
   __u32 location ;
};
struct ethtool_rxnfc {
   __u32 cmd ;
   __u32 flow_type ;
   __u64 data ;
   struct ethtool_rx_flow_spec fs ;
   __u32 rule_cnt ;
   __u32 rule_locs[0U] ;
};
struct ethtool_rxfh_indir {
   __u32 cmd ;
   __u32 size ;
   __u32 ring_index[0U] ;
};
union __anonunion_h_u_185 {
   struct ethtool_tcpip4_spec tcp_ip4_spec ;
   struct ethtool_tcpip4_spec udp_ip4_spec ;
   struct ethtool_tcpip4_spec sctp_ip4_spec ;
   struct ethtool_ah_espip4_spec ah_ip4_spec ;
   struct ethtool_ah_espip4_spec esp_ip4_spec ;
   struct ethtool_usrip4_spec usr_ip4_spec ;
   struct ethhdr ether_spec ;
   __u8 hdata[72U] ;
};
union __anonunion_m_u_186 {
   struct ethtool_tcpip4_spec tcp_ip4_spec ;
   struct ethtool_tcpip4_spec udp_ip4_spec ;
   struct ethtool_tcpip4_spec sctp_ip4_spec ;
   struct ethtool_ah_espip4_spec ah_ip4_spec ;
   struct ethtool_ah_espip4_spec esp_ip4_spec ;
   struct ethtool_usrip4_spec usr_ip4_spec ;
   struct ethhdr ether_spec ;
   __u8 hdata[72U] ;
};
struct ethtool_rx_ntuple_flow_spec {
   __u32 flow_type ;
   union __anonunion_h_u_185 h_u ;
   union __anonunion_m_u_186 m_u ;
   __u16 vlan_tag ;
   __u16 vlan_tag_mask ;
   __u64 data ;
   __u64 data_mask ;
   __s32 action ;
};
struct ethtool_rx_ntuple {
   __u32 cmd ;
   struct ethtool_rx_ntuple_flow_spec fs ;
};
struct ethtool_flash {
   __u32 cmd ;
   __u32 region ;
   char data[128U] ;
};
struct ethtool_dump {
   __u32 cmd ;
   __u32 version ;
   __u32 flag ;
   __u32 len ;
   __u8 data[0U] ;
};
struct ethtool_rx_ntuple_list {
   struct list_head list ;
   unsigned int count ;
};
enum ethtool_phys_id_state {
    ETHTOOL_ID_INACTIVE = 0,
    ETHTOOL_ID_ACTIVE = 1,
    ETHTOOL_ID_ON = 2,
    ETHTOOL_ID_OFF = 3
} ;
struct ethtool_ops {
   int (*get_settings)(struct net_device * , struct ethtool_cmd * ) ;
   int (*set_settings)(struct net_device * , struct ethtool_cmd * ) ;
   void (*get_drvinfo)(struct net_device * , struct ethtool_drvinfo * ) ;
   int (*get_regs_len)(struct net_device * ) ;
   void (*get_regs)(struct net_device * , struct ethtool_regs * , void * ) ;
   void (*get_wol)(struct net_device * , struct ethtool_wolinfo * ) ;
   int (*set_wol)(struct net_device * , struct ethtool_wolinfo * ) ;
   u32 (*get_msglevel)(struct net_device * ) ;
   void (*set_msglevel)(struct net_device * , u32  ) ;
   int (*nway_reset)(struct net_device * ) ;
   u32 (*get_link)(struct net_device * ) ;
   int (*get_eeprom_len)(struct net_device * ) ;
   int (*get_eeprom)(struct net_device * , struct ethtool_eeprom * , u8 * ) ;
   int (*set_eeprom)(struct net_device * , struct ethtool_eeprom * , u8 * ) ;
   int (*get_coalesce)(struct net_device * , struct ethtool_coalesce * ) ;
   int (*set_coalesce)(struct net_device * , struct ethtool_coalesce * ) ;
   void (*get_ringparam)(struct net_device * , struct ethtool_ringparam * ) ;
   int (*set_ringparam)(struct net_device * , struct ethtool_ringparam * ) ;
   void (*get_pauseparam)(struct net_device * , struct ethtool_pauseparam * ) ;
   int (*set_pauseparam)(struct net_device * , struct ethtool_pauseparam * ) ;
   u32 (*get_rx_csum)(struct net_device * ) ;
   int (*set_rx_csum)(struct net_device * , u32  ) ;
   u32 (*get_tx_csum)(struct net_device * ) ;
   int (*set_tx_csum)(struct net_device * , u32  ) ;
   u32 (*get_sg)(struct net_device * ) ;
   int (*set_sg)(struct net_device * , u32  ) ;
   u32 (*get_tso)(struct net_device * ) ;
   int (*set_tso)(struct net_device * , u32  ) ;
   void (*self_test)(struct net_device * , struct ethtool_test * , u64 * ) ;
   void (*get_strings)(struct net_device * , u32  , u8 * ) ;
   int (*set_phys_id)(struct net_device * , enum ethtool_phys_id_state  ) ;
   void (*get_ethtool_stats)(struct net_device * , struct ethtool_stats * , u64 * ) ;
   int (*begin)(struct net_device * ) ;
   void (*complete)(struct net_device * ) ;
   u32 (*get_ufo)(struct net_device * ) ;
   int (*set_ufo)(struct net_device * , u32  ) ;
   u32 (*get_flags)(struct net_device * ) ;
   int (*set_flags)(struct net_device * , u32  ) ;
   u32 (*get_priv_flags)(struct net_device * ) ;
   int (*set_priv_flags)(struct net_device * , u32  ) ;
   int (*get_sset_count)(struct net_device * , int  ) ;
   int (*get_rxnfc)(struct net_device * , struct ethtool_rxnfc * , void * ) ;
   int (*set_rxnfc)(struct net_device * , struct ethtool_rxnfc * ) ;
   int (*flash_device)(struct net_device * , struct ethtool_flash * ) ;
   int (*reset)(struct net_device * , u32 * ) ;
   int (*set_rx_ntuple)(struct net_device * , struct ethtool_rx_ntuple * ) ;
   int (*get_rx_ntuple)(struct net_device * , u32  , void * ) ;
   int (*get_rxfh_indir)(struct net_device * , struct ethtool_rxfh_indir * ) ;
   int (*set_rxfh_indir)(struct net_device * , struct ethtool_rxfh_indir  const  * ) ;
   void (*get_channels)(struct net_device * , struct ethtool_channels * ) ;
   int (*set_channels)(struct net_device * , struct ethtool_channels * ) ;
   int (*get_dump_flag)(struct net_device * , struct ethtool_dump * ) ;
   int (*get_dump_data)(struct net_device * , struct ethtool_dump * , void * ) ;
   int (*set_dump)(struct net_device * , struct ethtool_dump * ) ;
};
struct prot_inuse;
struct prot_inuse;
struct netns_core {
   struct ctl_table_header *sysctl_hdr ;
   int sysctl_somaxconn ;
   struct prot_inuse *inuse ;
};
struct u64_stats_sync {

};
struct ipstats_mib {
   u64 mibs[31U] ;
   struct u64_stats_sync syncp ;
};
struct icmp_mib {
   unsigned long mibs[27U] ;
};
struct icmpmsg_mib {
   unsigned long mibs[512U] ;
};
struct icmpv6_mib {
   unsigned long mibs[5U] ;
};
struct icmpv6msg_mib {
   unsigned long mibs[512U] ;
};
struct tcp_mib {
   unsigned long mibs[15U] ;
};
struct udp_mib {
   unsigned long mibs[7U] ;
};
struct linux_mib {
   unsigned long mibs[80U] ;
};
struct linux_xfrm_mib {
   unsigned long mibs[27U] ;
};
struct netns_mib {
   struct tcp_mib *tcp_statistics[2U] ;
   struct ipstats_mib *ip_statistics[2U] ;
   struct linux_mib *net_statistics[2U] ;
   struct udp_mib *udp_statistics[2U] ;
   struct udp_mib *udplite_statistics[2U] ;
   struct icmp_mib *icmp_statistics[2U] ;
   struct icmpmsg_mib *icmpmsg_statistics[2U] ;
   struct proc_dir_entry *proc_net_devsnmp6 ;
   struct udp_mib *udp_stats_in6[2U] ;
   struct udp_mib *udplite_stats_in6[2U] ;
   struct ipstats_mib *ipv6_statistics[2U] ;
   struct icmpv6_mib *icmpv6_statistics[2U] ;
   struct icmpv6msg_mib *icmpv6msg_statistics[2U] ;
   struct linux_xfrm_mib *xfrm_statistics[2U] ;
};
struct netns_unix {
   int sysctl_max_dgram_qlen ;
   struct ctl_table_header *ctl ;
};
struct netns_packet {
   spinlock_t sklist_lock ;
   struct hlist_head sklist ;
};
struct netns_frags {
   int nqueues ;
   atomic_t mem ;
   struct list_head lru_list ;
   int timeout ;
   int high_thresh ;
   int low_thresh ;
};
struct ipv4_devconf;
struct ipv4_devconf;
struct fib_rules_ops;
struct fib_rules_ops;
struct xt_table;
struct xt_table;
struct netns_ipv4 {
   struct ctl_table_header *forw_hdr ;
   struct ctl_table_header *frags_hdr ;
   struct ctl_table_header *ipv4_hdr ;
   struct ctl_table_header *route_hdr ;
   struct ipv4_devconf *devconf_all ;
   struct ipv4_devconf *devconf_dflt ;
   struct fib_rules_ops *rules_ops ;
   struct hlist_head *fib_table_hash ;
   struct sock *fibnl ;
   struct sock **icmp_sk ;
   struct sock *tcp_sock ;
   struct netns_frags frags ;
   struct xt_table *iptable_filter ;
   struct xt_table *iptable_mangle ;
   struct xt_table *iptable_raw ;
   struct xt_table *arptable_filter ;
   struct xt_table *iptable_security ;
   struct xt_table *nat_table ;
   struct hlist_head *nat_bysource ;
   unsigned int nat_htable_size ;
   int sysctl_icmp_echo_ignore_all ;
   int sysctl_icmp_echo_ignore_broadcasts ;
   int sysctl_icmp_ignore_bogus_error_responses ;
   int sysctl_icmp_ratelimit ;
   int sysctl_icmp_ratemask ;
   int sysctl_icmp_errors_use_inbound_ifaddr ;
   int sysctl_rt_cache_rebuild_count ;
   int current_rt_cache_rebuild_count ;
   unsigned int sysctl_ping_group_range[2U] ;
   atomic_t rt_genid ;
   atomic_t dev_addr_genid ;
   struct list_head mr_tables ;
   struct fib_rules_ops *mr_rules_ops ;
};
struct dst_ops {
   unsigned short family ;
   __be16 protocol ;
   unsigned int gc_thresh ;
   int (*gc)(struct dst_ops * ) ;
   struct dst_entry *(*check)(struct dst_entry * , __u32  ) ;
   unsigned int (*default_advmss)(struct dst_entry  const  * ) ;
   unsigned int (*default_mtu)(struct dst_entry  const  * ) ;
   u32 *(*cow_metrics)(struct dst_entry * , unsigned long  ) ;
   void (*destroy)(struct dst_entry * ) ;
   void (*ifdown)(struct dst_entry * , struct net_device * , int  ) ;
   struct dst_entry *(*negative_advice)(struct dst_entry * ) ;
   void (*link_failure)(struct sk_buff * ) ;
   void (*update_pmtu)(struct dst_entry * , u32  ) ;
   int (*local_out)(struct sk_buff * ) ;
   struct kmem_cache *kmem_cachep ;
   struct percpu_counter pcpuc_entries ;
};
struct netns_sysctl_ipv6 {
   struct ctl_table_header *table ;
   struct ctl_table_header *frags_hdr ;
   int bindv6only ;
   int flush_delay ;
   int ip6_rt_max_size ;
   int ip6_rt_gc_min_interval ;
   int ip6_rt_gc_timeout ;
   int ip6_rt_gc_interval ;
   int ip6_rt_gc_elasticity ;
   int ip6_rt_mtu_expires ;
   int ip6_rt_min_advmss ;
   int icmpv6_time ;
};
struct ipv6_devconf;
struct ipv6_devconf;
struct rt6_info;
struct rt6_info;
struct rt6_statistics;
struct rt6_statistics;
struct fib6_table;
struct fib6_table;
struct netns_ipv6 {
   struct netns_sysctl_ipv6 sysctl ;
   struct ipv6_devconf *devconf_all ;
   struct ipv6_devconf *devconf_dflt ;
   struct netns_frags frags ;
   struct xt_table *ip6table_filter ;
   struct xt_table *ip6table_mangle ;
   struct xt_table *ip6table_raw ;
   struct xt_table *ip6table_security ;
   struct rt6_info *ip6_null_entry ;
   struct rt6_statistics *rt6_stats ;
   struct timer_list ip6_fib_timer ;
   struct hlist_head *fib_table_hash ;
   struct fib6_table *fib6_main_tbl ;
   struct dst_ops ip6_dst_ops ;
   unsigned int ip6_rt_gc_expire ;
   unsigned long ip6_rt_last_gc ;
   struct rt6_info *ip6_prohibit_entry ;
   struct rt6_info *ip6_blk_hole_entry ;
   struct fib6_table *fib6_local_tbl ;
   struct fib_rules_ops *fib6_rules_ops ;
   struct sock **icmp_sk ;
   struct sock *ndisc_sk ;
   struct sock *tcp_sk ;
   struct sock *igmp_sk ;
   struct list_head mr6_tables ;
   struct fib_rules_ops *mr6_rules_ops ;
};
struct netns_dccp {
   struct sock *v4_ctl_sk ;
   struct sock *v6_ctl_sk ;
};
typedef int read_proc_t(char * , char ** , off_t  , int  , int * , void * );
typedef int write_proc_t(struct file * , char const   * , unsigned long  , void * );
struct proc_dir_entry {
   unsigned int low_ino ;
   unsigned int namelen ;
   char const   *name ;
   mode_t mode ;
   nlink_t nlink ;
   uid_t uid ;
   gid_t gid ;
   loff_t size ;
   struct inode_operations  const  *proc_iops ;
   struct file_operations  const  *proc_fops ;
   struct proc_dir_entry *next ;
   struct proc_dir_entry *parent ;
   struct proc_dir_entry *subdir ;
   void *data ;
   read_proc_t *read_proc ;
   write_proc_t *write_proc ;
   atomic_t count ;
   int pde_users ;
   spinlock_t pde_unload_lock ;
   struct completion *pde_unload_completion ;
   struct list_head pde_openers ;
};
struct ebt_table;
struct ebt_table;
struct netns_xt {
   struct list_head tables[13U] ;
   struct ebt_table *broute_table ;
   struct ebt_table *frame_filter ;
   struct ebt_table *frame_nat ;
};
struct hlist_nulls_node;
struct hlist_nulls_node;
struct hlist_nulls_head {
   struct hlist_nulls_node *first ;
};
struct hlist_nulls_node {
   struct hlist_nulls_node *next ;
   struct hlist_nulls_node **pprev ;
};
struct ip_conntrack_stat;
struct ip_conntrack_stat;
struct netns_ct {
   atomic_t count ;
   unsigned int expect_count ;
   unsigned int htable_size ;
   struct kmem_cache *nf_conntrack_cachep ;
   struct hlist_nulls_head *hash ;
   struct hlist_head *expect_hash ;
   struct hlist_nulls_head unconfirmed ;
   struct hlist_nulls_head dying ;
   struct ip_conntrack_stat *stat ;
   int sysctl_events ;
   unsigned int sysctl_events_retry_timeout ;
   int sysctl_acct ;
   int sysctl_tstamp ;
   int sysctl_checksum ;
   unsigned int sysctl_log_invalid ;
   struct ctl_table_header *sysctl_header ;
   struct ctl_table_header *acct_sysctl_header ;
   struct ctl_table_header *tstamp_sysctl_header ;
   struct ctl_table_header *event_sysctl_header ;
   char *slabname ;
};
struct xfrm_policy_hash {
   struct hlist_head *table ;
   unsigned int hmask ;
};
struct netns_xfrm {
   struct list_head state_all ;
   struct hlist_head *state_bydst ;
   struct hlist_head *state_bysrc ;
   struct hlist_head *state_byspi ;
   unsigned int state_hmask ;
   unsigned int state_num ;
   struct work_struct state_hash_work ;
   struct hlist_head state_gc_list ;
   struct work_struct state_gc_work ;
   wait_queue_head_t km_waitq ;
   struct list_head policy_all ;
   struct hlist_head *policy_byidx ;
   unsigned int policy_idx_hmask ;
   struct hlist_head policy_inexact[6U] ;
   struct xfrm_policy_hash policy_bydst[6U] ;
   unsigned int policy_count[6U] ;
   struct work_struct policy_hash_work ;
   struct sock *nlsk ;
   struct sock *nlsk_stash ;
   u32 sysctl_aevent_etime ;
   u32 sysctl_aevent_rseqth ;
   int sysctl_larval_drop ;
   u32 sysctl_acq_expires ;
   struct ctl_table_header *sysctl_hdr ;
   struct dst_ops xfrm4_dst_ops ;
   struct dst_ops xfrm6_dst_ops ;
};
struct net_generic;
struct net_generic;
struct netns_ipvs;
struct netns_ipvs;
struct net {
   atomic_t passive ;
   atomic_t count ;
   spinlock_t rules_mod_lock ;
   struct list_head list ;
   struct list_head cleanup_list ;
   struct list_head exit_list ;
   struct proc_dir_entry *proc_net ;
   struct proc_dir_entry *proc_net_stat ;
   struct ctl_table_set sysctls ;
   struct sock *rtnl ;
   struct sock *genl_sock ;
   struct list_head dev_base_head ;
   struct hlist_head *dev_name_head ;
   struct hlist_head *dev_index_head ;
   struct list_head rules_ops ;
   struct net_device *loopback_dev ;
   struct netns_core core ;
   struct netns_mib mib ;
   struct netns_packet packet ;
   struct netns_unix unx ;
   struct netns_ipv4 ipv4 ;
   struct netns_ipv6 ipv6 ;
   struct netns_dccp dccp ;
   struct netns_xt xt ;
   struct netns_ct ct ;
   struct sock *nfnl ;
   struct sock *nfnl_stash ;
   struct sk_buff_head wext_nlevents ;
   struct net_generic *gen ;
   struct netns_xfrm xfrm ;
   struct netns_ipvs *ipvs ;
};
struct seq_file {
   char *buf ;
   size_t size ;
   size_t from ;
   size_t count ;
   loff_t index ;
   loff_t read_pos ;
   u64 version ;
   struct mutex lock ;
   struct seq_operations  const  *op ;
   void *private ;
};
struct seq_operations {
   void *(*start)(struct seq_file * , loff_t * ) ;
   void (*stop)(struct seq_file * , void * ) ;
   void *(*next)(struct seq_file * , void * , loff_t * ) ;
   int (*show)(struct seq_file * , void * ) ;
};
struct ieee_ets {
   __u8 willing ;
   __u8 ets_cap ;
   __u8 cbs ;
   __u8 tc_tx_bw[8U] ;
   __u8 tc_rx_bw[8U] ;
   __u8 tc_tsa[8U] ;
   __u8 prio_tc[8U] ;
   __u8 tc_reco_bw[8U] ;
   __u8 tc_reco_tsa[8U] ;
   __u8 reco_prio_tc[8U] ;
};
struct ieee_pfc {
   __u8 pfc_cap ;
   __u8 pfc_en ;
   __u8 mbc ;
   __u16 delay ;
   __u64 requests[8U] ;
   __u64 indications[8U] ;
};
struct cee_pg {
   __u8 willing ;
   __u8 error ;
   __u8 pg_en ;
   __u8 tcs_supported ;
   __u8 pg_bw[8U] ;
   __u8 prio_pg[8U] ;
};
struct cee_pfc {
   __u8 willing ;
   __u8 error ;
   __u8 pfc_en ;
   __u8 tcs_supported ;
};
struct dcb_app {
   __u8 selector ;
   __u8 priority ;
   __u16 protocol ;
};
struct dcb_peer_app_info {
   __u8 willing ;
   __u8 error ;
};
struct dcbnl_rtnl_ops {
   int (*ieee_getets)(struct net_device * , struct ieee_ets * ) ;
   int (*ieee_setets)(struct net_device * , struct ieee_ets * ) ;
   int (*ieee_getpfc)(struct net_device * , struct ieee_pfc * ) ;
   int (*ieee_setpfc)(struct net_device * , struct ieee_pfc * ) ;
   int (*ieee_getapp)(struct net_device * , struct dcb_app * ) ;
   int (*ieee_setapp)(struct net_device * , struct dcb_app * ) ;
   int (*ieee_peer_getets)(struct net_device * , struct ieee_ets * ) ;
   int (*ieee_peer_getpfc)(struct net_device * , struct ieee_pfc * ) ;
   u8 (*getstate)(struct net_device * ) ;
   u8 (*setstate)(struct net_device * , u8  ) ;
   void (*getpermhwaddr)(struct net_device * , u8 * ) ;
   void (*setpgtccfgtx)(struct net_device * , int  , u8  , u8  , u8  , u8  ) ;
   void (*setpgbwgcfgtx)(struct net_device * , int  , u8  ) ;
   void (*setpgtccfgrx)(struct net_device * , int  , u8  , u8  , u8  , u8  ) ;
   void (*setpgbwgcfgrx)(struct net_device * , int  , u8  ) ;
   void (*getpgtccfgtx)(struct net_device * , int  , u8 * , u8 * , u8 * , u8 * ) ;
   void (*getpgbwgcfgtx)(struct net_device * , int  , u8 * ) ;
   void (*getpgtccfgrx)(struct net_device * , int  , u8 * , u8 * , u8 * , u8 * ) ;
   void (*getpgbwgcfgrx)(struct net_device * , int  , u8 * ) ;
   void (*setpfccfg)(struct net_device * , int  , u8  ) ;
   void (*getpfccfg)(struct net_device * , int  , u8 * ) ;
   u8 (*setall)(struct net_device * ) ;
   u8 (*getcap)(struct net_device * , int  , u8 * ) ;
   u8 (*getnumtcs)(struct net_device * , int  , u8 * ) ;
   u8 (*setnumtcs)(struct net_device * , int  , u8  ) ;
   u8 (*getpfcstate)(struct net_device * ) ;
   void (*setpfcstate)(struct net_device * , u8  ) ;
   void (*getbcncfg)(struct net_device * , int  , u32 * ) ;
   void (*setbcncfg)(struct net_device * , int  , u32  ) ;
   void (*getbcnrp)(struct net_device * , int  , u8 * ) ;
   void (*setbcnrp)(struct net_device * , int  , u8  ) ;
   u8 (*setapp)(struct net_device * , u8  , u16  , u8  ) ;
   u8 (*getapp)(struct net_device * , u8  , u16  ) ;
   u8 (*getfeatcfg)(struct net_device * , int  , u8 * ) ;
   u8 (*setfeatcfg)(struct net_device * , int  , u8  ) ;
   u8 (*getdcbx)(struct net_device * ) ;
   u8 (*setdcbx)(struct net_device * , u8  ) ;
   int (*peer_getappinfo)(struct net_device * , struct dcb_peer_app_info * , u16 * ) ;
   int (*peer_getapptable)(struct net_device * , struct dcb_app * ) ;
   int (*cee_peer_getpg)(struct net_device * , struct cee_pg * ) ;
   int (*cee_peer_getpfc)(struct net_device * , struct cee_pfc * ) ;
};
struct vlan_group;
struct vlan_group;
struct netpoll_info;
struct netpoll_info;
struct phy_device;
struct phy_device;
struct wireless_dev;
struct wireless_dev;
enum netdev_tx {
    __NETDEV_TX_MIN = (-0x7FFFFFFF-1),
    NETDEV_TX_OK = 0,
    NETDEV_TX_BUSY = 16,
    NETDEV_TX_LOCKED = 32
} ;
typedef enum netdev_tx netdev_tx_t;
struct net_device_stats {
   unsigned long rx_packets ;
   unsigned long tx_packets ;
   unsigned long rx_bytes ;
   unsigned long tx_bytes ;
   unsigned long rx_errors ;
   unsigned long tx_errors ;
   unsigned long rx_dropped ;
   unsigned long tx_dropped ;
   unsigned long multicast ;
   unsigned long collisions ;
   unsigned long rx_length_errors ;
   unsigned long rx_over_errors ;
   unsigned long rx_crc_errors ;
   unsigned long rx_frame_errors ;
   unsigned long rx_fifo_errors ;
   unsigned long rx_missed_errors ;
   unsigned long tx_aborted_errors ;
   unsigned long tx_carrier_errors ;
   unsigned long tx_fifo_errors ;
   unsigned long tx_heartbeat_errors ;
   unsigned long tx_window_errors ;
   unsigned long rx_compressed ;
   unsigned long tx_compressed ;
};
struct neighbour;
struct neighbour;
struct neigh_parms;
struct neigh_parms;
struct netdev_hw_addr_list {
   struct list_head list ;
   int count ;
};
struct hh_cache {
   struct hh_cache *hh_next ;
   atomic_t hh_refcnt ;
   __be16 hh_type ;
   u16 hh_len ;
   int (*hh_output)(struct sk_buff * ) ;
   seqlock_t hh_lock ;
   unsigned long hh_data[16U] ;
};
struct header_ops {
   int (*create)(struct sk_buff * , struct net_device * , unsigned short  , void const   * ,
                 void const   * , unsigned int  ) ;
   int (*parse)(struct sk_buff  const  * , unsigned char * ) ;
   int (*rebuild)(struct sk_buff * ) ;
   int (*cache)(struct neighbour  const  * , struct hh_cache * ) ;
   void (*cache_update)(struct hh_cache * , struct net_device  const  * , unsigned char const   * ) ;
};
enum rx_handler_result {
    RX_HANDLER_CONSUMED = 0,
    RX_HANDLER_ANOTHER = 1,
    RX_HANDLER_EXACT = 2,
    RX_HANDLER_PASS = 3
} ;
typedef enum rx_handler_result rx_handler_result_t;
typedef rx_handler_result_t rx_handler_func_t(struct sk_buff ** );
struct Qdisc;
struct Qdisc;
struct netdev_queue {
   struct net_device *dev ;
   struct Qdisc *qdisc ;
   unsigned long state ;
   struct Qdisc *qdisc_sleeping ;
   struct kobject kobj ;
   int numa_node ;
   spinlock_t _xmit_lock ;
   int xmit_lock_owner ;
   unsigned long trans_start ;
};
struct rps_map {
   unsigned int len ;
   struct rcu_head rcu ;
   u16 cpus[0U] ;
};
struct rps_dev_flow {
   u16 cpu ;
   u16 filter ;
   unsigned int last_qtail ;
};
struct rps_dev_flow_table {
   unsigned int mask ;
   struct rcu_head rcu ;
   struct work_struct free_work ;
   struct rps_dev_flow flows[0U] ;
};
struct netdev_rx_queue {
   struct rps_map *rps_map ;
   struct rps_dev_flow_table *rps_flow_table ;
   struct kobject kobj ;
   struct net_device *dev ;
};
struct xps_map {
   unsigned int len ;
   unsigned int alloc_len ;
   struct rcu_head rcu ;
   u16 queues[0U] ;
};
struct xps_dev_maps {
   struct rcu_head rcu ;
   struct xps_map *cpu_map[0U] ;
};
struct netdev_tc_txq {
   u16 count ;
   u16 offset ;
};
struct net_device_ops {
   int (*ndo_init)(struct net_device * ) ;
   void (*ndo_uninit)(struct net_device * ) ;
   int (*ndo_open)(struct net_device * ) ;
   int (*ndo_stop)(struct net_device * ) ;
   netdev_tx_t (*ndo_start_xmit)(struct sk_buff * , struct net_device * ) ;
   u16 (*ndo_select_queue)(struct net_device * , struct sk_buff * ) ;
   void (*ndo_change_rx_flags)(struct net_device * , int  ) ;
   void (*ndo_set_rx_mode)(struct net_device * ) ;
   void (*ndo_set_multicast_list)(struct net_device * ) ;
   int (*ndo_set_mac_address)(struct net_device * , void * ) ;
   int (*ndo_validate_addr)(struct net_device * ) ;
   int (*ndo_do_ioctl)(struct net_device * , struct ifreq * , int  ) ;
   int (*ndo_set_config)(struct net_device * , struct ifmap * ) ;
   int (*ndo_change_mtu)(struct net_device * , int  ) ;
   int (*ndo_neigh_setup)(struct net_device * , struct neigh_parms * ) ;
   void (*ndo_tx_timeout)(struct net_device * ) ;
   struct rtnl_link_stats64 *(*ndo_get_stats64)(struct net_device * , struct rtnl_link_stats64 * ) ;
   struct net_device_stats *(*ndo_get_stats)(struct net_device * ) ;
   void (*ndo_vlan_rx_register)(struct net_device * , struct vlan_group * ) ;
   void (*ndo_vlan_rx_add_vid)(struct net_device * , unsigned short  ) ;
   void (*ndo_vlan_rx_kill_vid)(struct net_device * , unsigned short  ) ;
   void (*ndo_poll_controller)(struct net_device * ) ;
   int (*ndo_netpoll_setup)(struct net_device * , struct netpoll_info * ) ;
   void (*ndo_netpoll_cleanup)(struct net_device * ) ;
   int (*ndo_set_vf_mac)(struct net_device * , int  , u8 * ) ;
   int (*ndo_set_vf_vlan)(struct net_device * , int  , u16  , u8  ) ;
   int (*ndo_set_vf_tx_rate)(struct net_device * , int  , int  ) ;
   int (*ndo_get_vf_config)(struct net_device * , int  , struct ifla_vf_info * ) ;
   int (*ndo_set_vf_port)(struct net_device * , int  , struct nlattr ** ) ;
   int (*ndo_get_vf_port)(struct net_device * , int  , struct sk_buff * ) ;
   int (*ndo_setup_tc)(struct net_device * , u8  ) ;
   int (*ndo_fcoe_enable)(struct net_device * ) ;
   int (*ndo_fcoe_disable)(struct net_device * ) ;
   int (*ndo_fcoe_ddp_setup)(struct net_device * , u16  , struct scatterlist * , unsigned int  ) ;
   int (*ndo_fcoe_ddp_done)(struct net_device * , u16  ) ;
   int (*ndo_fcoe_ddp_target)(struct net_device * , u16  , struct scatterlist * ,
                              unsigned int  ) ;
   int (*ndo_fcoe_get_wwn)(struct net_device * , u64 * , int  ) ;
   int (*ndo_rx_flow_steer)(struct net_device * , struct sk_buff  const  * , u16  ,
                            u32  ) ;
   int (*ndo_add_slave)(struct net_device * , struct net_device * ) ;
   int (*ndo_del_slave)(struct net_device * , struct net_device * ) ;
   u32 (*ndo_fix_features)(struct net_device * , u32  ) ;
   int (*ndo_set_features)(struct net_device * , u32  ) ;
};
struct iw_handler_def;
struct iw_handler_def;
struct iw_public_data;
struct iw_public_data;
struct in_device;
struct in_device;
struct dn_dev;
struct dn_dev;
struct inet6_dev;
struct inet6_dev;
struct cpu_rmap;
struct cpu_rmap;
struct pcpu_lstats;
struct pcpu_lstats;
struct pcpu_tstats;
struct pcpu_tstats;
struct pcpu_dstats;
struct pcpu_dstats;
union __anonunion_ldv_33812_194 {
   void *ml_priv ;
   struct pcpu_lstats *lstats ;
   struct pcpu_tstats *tstats ;
   struct pcpu_dstats *dstats ;
};
struct garp_port;
struct garp_port;
struct rtnl_link_ops;
struct rtnl_link_ops;
struct net_device {
   char name[16U] ;
   struct pm_qos_request_list pm_qos_req ;
   struct hlist_node name_hlist ;
   char *ifalias ;
   unsigned long mem_end ;
   unsigned long mem_start ;
   unsigned long base_addr ;
   unsigned int irq ;
   unsigned long state ;
   struct list_head dev_list ;
   struct list_head napi_list ;
   struct list_head unreg_list ;
   u32 features ;
   u32 hw_features ;
   u32 wanted_features ;
   u32 vlan_features ;
   int ifindex ;
   int iflink ;
   struct net_device_stats stats ;
   atomic_long_t rx_dropped ;
   struct iw_handler_def  const  *wireless_handlers ;
   struct iw_public_data *wireless_data ;
   struct net_device_ops  const  *netdev_ops ;
   struct ethtool_ops  const  *ethtool_ops ;
   struct header_ops  const  *header_ops ;
   unsigned int flags ;
   unsigned int priv_flags ;
   unsigned short gflags ;
   unsigned short padded ;
   unsigned char operstate ;
   unsigned char link_mode ;
   unsigned char if_port ;
   unsigned char dma ;
   unsigned int mtu ;
   unsigned short type ;
   unsigned short hard_header_len ;
   unsigned short needed_headroom ;
   unsigned short needed_tailroom ;
   unsigned char perm_addr[32U] ;
   unsigned char addr_assign_type ;
   unsigned char addr_len ;
   unsigned short dev_id ;
   spinlock_t addr_list_lock ;
   struct netdev_hw_addr_list uc ;
   struct netdev_hw_addr_list mc ;
   int uc_promisc ;
   unsigned int promiscuity ;
   unsigned int allmulti ;
   struct vlan_group *vlgrp ;
   void *dsa_ptr ;
   void *atalk_ptr ;
   struct in_device *ip_ptr ;
   struct dn_dev *dn_ptr ;
   struct inet6_dev *ip6_ptr ;
   void *ec_ptr ;
   void *ax25_ptr ;
   struct wireless_dev *ieee80211_ptr ;
   unsigned long last_rx ;
   struct net_device *master ;
   unsigned char *dev_addr ;
   struct netdev_hw_addr_list dev_addrs ;
   unsigned char broadcast[32U] ;
   struct kset *queues_kset ;
   struct netdev_rx_queue *_rx ;
   unsigned int num_rx_queues ;
   unsigned int real_num_rx_queues ;
   struct cpu_rmap *rx_cpu_rmap ;
   rx_handler_func_t *rx_handler ;
   void *rx_handler_data ;
   struct netdev_queue *ingress_queue ;
   struct netdev_queue *_tx ;
   unsigned int num_tx_queues ;
   unsigned int real_num_tx_queues ;
   struct Qdisc *qdisc ;
   unsigned long tx_queue_len ;
   spinlock_t tx_global_lock ;
   struct xps_dev_maps *xps_maps ;
   unsigned long trans_start ;
   int watchdog_timeo ;
   struct timer_list watchdog_timer ;
   int *pcpu_refcnt ;
   struct list_head todo_list ;
   struct hlist_node index_hlist ;
   struct list_head link_watch_list ;
   unsigned char reg_state ;
   bool dismantle ;
   unsigned short rtnl_link_state ;
   void (*destructor)(struct net_device * ) ;
   struct netpoll_info *npinfo ;
   struct net *nd_net ;
   union __anonunion_ldv_33812_194 ldv_33812 ;
   struct garp_port *garp_port ;
   struct device dev ;
   struct attribute_group  const  *sysfs_groups[4U] ;
   struct rtnl_link_ops  const  *rtnl_link_ops ;
   unsigned int gso_max_size ;
   struct dcbnl_rtnl_ops  const  *dcbnl_ops ;
   u8 num_tc ;
   struct netdev_tc_txq tc_to_txq[16U] ;
   u8 prio_tc_map[16U] ;
   unsigned int fcoe_ddp_xid ;
   struct ethtool_rx_ntuple_list ethtool_ntuple_list ;
   struct phy_device *phydev ;
   int group ;
};
struct global_regs {
   u32 txq_start_addr ;
   u32 txq_end_addr ;
   u32 rxq_start_addr ;
   u32 rxq_end_addr ;
   u32 pm_csr ;
   u32 unused ;
   u32 int_status ;
   u32 int_mask ;
   u32 int_alias_clr_en ;
   u32 int_status_alias ;
   u32 sw_reset ;
   u32 slv_timer ;
   u32 msi_config ;
   u32 loopback ;
   u32 watchdog_timer ;
};
struct txdma_regs {
   u32 csr ;
   u32 pr_base_hi ;
   u32 pr_base_lo ;
   u32 pr_num_des ;
   u32 txq_wr_addr ;
   u32 txq_wr_addr_ext ;
   u32 txq_rd_addr ;
   u32 dma_wb_base_hi ;
   u32 dma_wb_base_lo ;
   u32 service_request ;
   u32 service_complete ;
   u32 cache_rd_index ;
   u32 cache_wr_index ;
   u32 TxDmaError ;
   u32 DescAbortCount ;
   u32 PayloadAbortCnt ;
   u32 WriteBackAbortCnt ;
   u32 DescTimeoutCnt ;
   u32 PayloadTimeoutCnt ;
   u32 WriteBackTimeoutCnt ;
   u32 DescErrorCount ;
   u32 PayloadErrorCnt ;
   u32 WriteBackErrorCnt ;
   u32 DroppedTLPCount ;
   u32 NewServiceComplete ;
   u32 EthernetPacketCount ;
};
struct rxdma_regs {
   u32 csr ;
   u32 dma_wb_base_lo ;
   u32 dma_wb_base_hi ;
   u32 num_pkt_done ;
   u32 max_pkt_time ;
   u32 rxq_rd_addr ;
   u32 rxq_rd_addr_ext ;
   u32 rxq_wr_addr ;
   u32 psr_base_lo ;
   u32 psr_base_hi ;
   u32 psr_num_des ;
   u32 psr_avail_offset ;
   u32 psr_full_offset ;
   u32 psr_access_index ;
   u32 psr_min_des ;
   u32 fbr0_base_lo ;
   u32 fbr0_base_hi ;
   u32 fbr0_num_des ;
   u32 fbr0_avail_offset ;
   u32 fbr0_full_offset ;
   u32 fbr0_rd_index ;
   u32 fbr0_min_des ;
   u32 fbr1_base_lo ;
   u32 fbr1_base_hi ;
   u32 fbr1_num_des ;
   u32 fbr1_avail_offset ;
   u32 fbr1_full_offset ;
   u32 fbr1_rd_index ;
   u32 fbr1_min_des ;
};
struct txmac_regs {
   u32 ctl ;
   u32 shadow_ptr ;
   u32 err_cnt ;
   u32 max_fill ;
   u32 cf_param ;
   u32 tx_test ;
   u32 err ;
   u32 err_int ;
   u32 bp_ctrl ;
};
struct __anonstruct_bits_195 {
   unsigned char sa6 ;
   unsigned char sa5 ;
   unsigned char sa4 ;
   unsigned char sa3 ;
};
union _RXMAC_WOL_SA_LO_t {
   u32 value ;
   struct __anonstruct_bits_195 bits ;
};
typedef union _RXMAC_WOL_SA_LO_t RXMAC_WOL_SA_LO_t;
struct __anonstruct_bits_196 {
   unsigned char sa2 ;
   unsigned char sa1 ;
   unsigned short reserved ;
};
union _RXMAC_WOL_SA_HI_t {
   u32 value ;
   struct __anonstruct_bits_196 bits ;
};
typedef union _RXMAC_WOL_SA_HI_t RXMAC_WOL_SA_HI_t;
struct __anonstruct_bits_197 {
   unsigned char addr1_6 ;
   unsigned char addr1_5 ;
   unsigned char addr1_4 ;
   unsigned char addr1_3 ;
};
union _RXMAC_UNI_PF_ADDR1_t {
   u32 value ;
   struct __anonstruct_bits_197 bits ;
};
typedef union _RXMAC_UNI_PF_ADDR1_t RXMAC_UNI_PF_ADDR1_t;
struct __anonstruct_bits_198 {
   unsigned char addr2_6 ;
   unsigned char addr2_5 ;
   unsigned char addr2_4 ;
   unsigned char addr2_3 ;
};
union _RXMAC_UNI_PF_ADDR2_t {
   u32 value ;
   struct __anonstruct_bits_198 bits ;
};
typedef union _RXMAC_UNI_PF_ADDR2_t RXMAC_UNI_PF_ADDR2_t;
struct __anonstruct_bits_199 {
   unsigned char addr1_2 ;
   unsigned char addr1_1 ;
   unsigned char addr2_2 ;
   unsigned char addr2_1 ;
};
union _RXMAC_UNI_PF_ADDR3_t {
   u32 value ;
   struct __anonstruct_bits_199 bits ;
};
typedef union _RXMAC_UNI_PF_ADDR3_t RXMAC_UNI_PF_ADDR3_t;
struct _RXMAC_t {
   u32 ctrl ;
   u32 crc0 ;
   u32 crc12 ;
   u32 crc34 ;
   RXMAC_WOL_SA_LO_t sa_lo ;
   RXMAC_WOL_SA_HI_t sa_hi ;
   u32 mask0_word0 ;
   u32 mask0_word1 ;
   u32 mask0_word2 ;
   u32 mask0_word3 ;
   u32 mask1_word0 ;
   u32 mask1_word1 ;
   u32 mask1_word2 ;
   u32 mask1_word3 ;
   u32 mask2_word0 ;
   u32 mask2_word1 ;
   u32 mask2_word2 ;
   u32 mask2_word3 ;
   u32 mask3_word0 ;
   u32 mask3_word1 ;
   u32 mask3_word2 ;
   u32 mask3_word3 ;
   u32 mask4_word0 ;
   u32 mask4_word1 ;
   u32 mask4_word2 ;
   u32 mask4_word3 ;
   RXMAC_UNI_PF_ADDR1_t uni_pf_addr1 ;
   RXMAC_UNI_PF_ADDR2_t uni_pf_addr2 ;
   RXMAC_UNI_PF_ADDR3_t uni_pf_addr3 ;
   u32 multi_hash1 ;
   u32 multi_hash2 ;
   u32 multi_hash3 ;
   u32 multi_hash4 ;
   u32 pf_ctrl ;
   u32 mcif_ctrl_max_seg ;
   u32 mcif_water_mark ;
   u32 rxq_diag ;
   u32 space_avail ;
   u32 mif_ctrl ;
   u32 err_reg ;
};
typedef struct _RXMAC_t RXMAC_t;
struct __anonstruct_bits_200 {
   unsigned char Octet3 ;
   unsigned char Octet4 ;
   unsigned char Octet5 ;
   unsigned char Octet6 ;
};
union _MAC_STATION_ADDR1_t {
   u32 value ;
   struct __anonstruct_bits_200 bits ;
};
typedef union _MAC_STATION_ADDR1_t MAC_STATION_ADDR1_t;
struct __anonstruct_bits_201 {
   unsigned short reserved ;
   unsigned char Octet1 ;
   unsigned char Octet2 ;
};
union _MAC_STATION_ADDR2_t {
   u32 value ;
   struct __anonstruct_bits_201 bits ;
};
typedef union _MAC_STATION_ADDR2_t MAC_STATION_ADDR2_t;
struct _MAC_t {
   u32 cfg1 ;
   u32 cfg2 ;
   u32 ipg ;
   u32 hfdp ;
   u32 max_fm_len ;
   u32 rsv1 ;
   u32 rsv2 ;
   u32 mac_test ;
   u32 mii_mgmt_cfg ;
   u32 mii_mgmt_cmd ;
   u32 mii_mgmt_addr ;
   u32 mii_mgmt_ctrl ;
   u32 mii_mgmt_stat ;
   u32 mii_mgmt_indicator ;
   u32 if_ctrl ;
   u32 if_stat ;
   MAC_STATION_ADDR1_t station_addr_1 ;
   MAC_STATION_ADDR2_t station_addr_2 ;
};
typedef struct _MAC_t MAC_t;
struct macstat_regs {
   u32 pad[32U] ;
   u32 TR64 ;
   u32 TR127 ;
   u32 TR255 ;
   u32 TR511 ;
   u32 TR1K ;
   u32 TRMax ;
   u32 TRMgv ;
   u32 RByt ;
   u32 RPkt ;
   u32 RFcs ;
   u32 RMca ;
   u32 RBca ;
   u32 RxCf ;
   u32 RxPf ;
   u32 RxUo ;
   u32 RAln ;
   u32 RFlr ;
   u32 RCde ;
   u32 RCse ;
   u32 RUnd ;
   u32 ROvr ;
   u32 RFrg ;
   u32 RJbr ;
   u32 RDrp ;
   u32 TByt ;
   u32 TPkt ;
   u32 TMca ;
   u32 TBca ;
   u32 TxPf ;
   u32 TDfr ;
   u32 TEdf ;
   u32 TScl ;
   u32 TMcl ;
   u32 TLcl ;
   u32 TXcl ;
   u32 TNcl ;
   u32 TPfh ;
   u32 TDrp ;
   u32 TJbr ;
   u32 TFcs ;
   u32 TxCf ;
   u32 TOvr ;
   u32 TUnd ;
   u32 TFrg ;
   u32 Carry1 ;
   u32 Carry2 ;
   u32 Carry1M ;
   u32 Carry2M ;
};
struct mmc_regs {
   u32 mmc_ctrl ;
   u32 sram_access ;
   u32 sram_word1 ;
   u32 sram_word2 ;
   u32 sram_word3 ;
   u32 sram_word4 ;
};
struct _ADDRESS_MAP_t {
   struct global_regs global ;
   u8 unused_global[4036U] ;
   struct txdma_regs txdma ;
   u8 unused_txdma[3992U] ;
   struct rxdma_regs rxdma ;
   u8 unused_rxdma[3980U] ;
   struct txmac_regs txmac ;
   u8 unused_txmac[4060U] ;
   RXMAC_t rxmac ;
   u8 unused_rxmac[3936U] ;
   MAC_t mac ;
   u8 unused_mac[4024U] ;
   struct macstat_regs macstat ;
   u8 unused_mac_stat[3776U] ;
   struct mmc_regs mmc ;
   u8 unused_mmc[4072U] ;
   u8 unused_[1015808U] ;
   u8 unused_exp_rom[4096U] ;
   u8 unused__[524288U] ;
};
typedef struct _ADDRESS_MAP_t ADDRESS_MAP_t;
struct __anonstruct_bits_203 {
   unsigned char ext_cap : 1 ;
   unsigned char jabber_detect : 1 ;
   unsigned char link_status : 1 ;
   unsigned char auto_neg_able : 1 ;
   unsigned char remote_fault : 1 ;
   unsigned char auto_neg_complete : 1 ;
   unsigned char preamble_supress : 1 ;
   unsigned char res1 : 1 ;
   unsigned char extend_status : 1 ;
   unsigned char link_100T2hdx : 1 ;
   unsigned char link_100T2fdx : 1 ;
   unsigned char link_10hdx : 1 ;
   unsigned char link_10fdx : 1 ;
   unsigned char link_100hdx : 1 ;
   unsigned char link_100fdx : 1 ;
   unsigned char link_100T4 : 1 ;
};
union _MI_BMSR_t {
   u16 value ;
   struct __anonstruct_bits_203 bits ;
};
typedef union _MI_BMSR_t MI_BMSR_t;
struct tx_desc {
   u32 addr_hi ;
   u32 addr_lo ;
   u32 len_vlan ;
   u32 flags ;
};
struct tcb {
   struct tcb *next ;
   u32 flags ;
   u32 count ;
   u32 stale ;
   struct sk_buff *skb ;
   u32 index ;
   u32 index_start ;
};
struct tx_ring {
   struct tcb *tcb_ring ;
   struct tcb *tcb_qhead ;
   struct tcb *tcb_qtail ;
   struct tcb *send_head ;
   struct tcb *send_tail ;
   int used ;
   struct tx_desc *tx_desc_ring ;
   dma_addr_t tx_desc_ring_pa ;
   u32 send_idx ;
   u32 *tx_status ;
   dma_addr_t tx_status_pa ;
   int since_irq ;
};
struct rx_status_block {
   u32 Word0 ;
   u32 Word1 ;
};
struct fbr_lookup {
   void *virt[1024U] ;
   void *buffer1[1024U] ;
   void *buffer2[1024U] ;
   u32 bus_high[1024U] ;
   u32 bus_low[1024U] ;
};
struct rx_ring {
   void *pFbr0RingVa ;
   dma_addr_t pFbr0RingPa ;
   void *Fbr0MemVa[32U] ;
   dma_addr_t Fbr0MemPa[32U] ;
   uint64_t Fbr0Realpa ;
   uint64_t Fbr0offset ;
   u32 local_Fbr0_full ;
   u32 Fbr0NumEntries ;
   u32 Fbr0BufferSize ;
   void *pFbr1RingVa ;
   dma_addr_t pFbr1RingPa ;
   void *Fbr1MemVa[32U] ;
   dma_addr_t Fbr1MemPa[32U] ;
   uint64_t Fbr1Realpa ;
   uint64_t Fbr1offset ;
   struct fbr_lookup *fbr[2U] ;
   u32 local_Fbr1_full ;
   u32 Fbr1NumEntries ;
   u32 Fbr1BufferSize ;
   void *pPSRingVa ;
   dma_addr_t pPSRingPa ;
   u32 local_psr_full ;
   u32 PsrNumEntries ;
   struct rx_status_block *rx_status_block ;
   dma_addr_t rx_status_bus ;
   struct list_head RecvBufferPool ;
   struct list_head RecvList ;
   u32 nReadyRecv ;
   u32 NumRfd ;
   bool UnfinishedReceives ;
   struct list_head RecvPacketPool ;
   struct kmem_cache *RecvLookaside ;
};
struct _ce_stats_t {
   uint64_t ipackets ;
   uint64_t opackets ;
   u32 unircv ;
   atomic_t unixmt ;
   u32 multircv ;
   atomic_t multixmt ;
   u32 brdcstrcv ;
   atomic_t brdcstxmt ;
   u32 norcvbuf ;
   u32 noxmtbuf ;
   u8 xcvr_addr ;
   u32 xcvr_id ;
   u32 tx_uflo ;
   u32 collisions ;
   u32 excessive_collisions ;
   u32 first_collision ;
   u32 late_collisions ;
   u32 max_pkt_error ;
   u32 tx_deferred ;
   u32 rx_ov_flow ;
   u32 length_err ;
   u32 alignment_err ;
   u32 crc_err ;
   u32 code_violations ;
   u32 other_errors ;
   u32 SynchrounousIterations ;
   u32 InterruptStatus ;
};
typedef struct _ce_stats_t CE_STATS_t;
enum ldv_25441 {
    NETIF_STATUS_INVALID = 0,
    NETIF_STATUS_MEDIA_CONNECT = 1,
    NETIF_STATUS_MEDIA_DISCONNECT = 2,
    NETIF_STATUS_MAX = 3
} ;
struct et131x_adapter {
   struct net_device *netdev ;
   struct pci_dev *pdev ;
   struct work_struct task ;
   u32 Flags ;
   u32 HwErrCount ;
   u8 rom_addr[6U] ;
   u8 addr[6U] ;
   bool has_eeprom ;
   u8 eeprom_data[2U] ;
   spinlock_t Lock ;
   spinlock_t TCBSendQLock ;
   spinlock_t TCBReadyQLock ;
   spinlock_t send_hw_lock ;
   spinlock_t rcv_lock ;
   spinlock_t RcvPendLock ;
   spinlock_t FbrLock ;
   spinlock_t PHYLock ;
   u32 PacketFilter ;
   u32 linkspeed ;
   u32 duplex_mode ;
   u32 MCAddressCount ;
   u8 MCList[128U][6U] ;
   ADDRESS_MAP_t *regs ;
   u8 SpeedDuplex ;
   u8 wanted_flow ;
   u8 RegistryPhyComa ;
   u32 RegistryRxMemEnd ;
   u32 RegistryJumboPacket ;
   u8 AiForceDpx ;
   u16 AiForceSpeed ;
   u8 flowcontrol ;
   enum ldv_25441 MediaState ;
   struct timer_list ErrorTimer ;
   u8 boot_coma ;
   u16 pdown_speed ;
   u8 pdown_duplex ;
   u32 CachedMaskValue ;
   MI_BMSR_t Bmsr ;
   struct tx_ring tx_ring ;
   struct rx_ring rx_ring ;
   u8 ReplicaPhyLoopbk ;
   u8 ReplicaPhyLoopbkPF ;
   CE_STATS_t Stats ;
   struct net_device_stats net_stats ;
   struct net_device_stats net_stats_prev ;
};
enum hrtimer_restart;
enum hrtimer_restart;
enum hrtimer_restart;
enum hrtimer_restart;
enum hrtimer_restart;
enum hrtimer_restart;
struct paravirt_callee_save {
   void *func ;
};
struct pv_irq_ops {
   struct paravirt_callee_save save_fl ;
   struct paravirt_callee_save restore_fl ;
   struct paravirt_callee_save irq_disable ;
   struct paravirt_callee_save irq_enable ;
   void (*safe_halt)(void) ;
   void (*halt)(void) ;
   void (*adjust_exception_frame)(void) ;
};
enum hrtimer_restart;
enum hrtimer_restart;
struct fbr_desc {
   u32 addr_lo ;
   u32 addr_hi ;
   u32 word2 ;
};
struct pkt_stat_desc {
   u32 word0 ;
   u32 word1 ;
};
struct rfd {
   struct list_head list_node ;
   struct sk_buff *skb ;
   u32 len ;
   u16 bufferindex ;
   u8 ringindex ;
};
enum hrtimer_restart;
enum hrtimer_restart;
struct skb_frag_struct;
struct skb_frag_struct;
typedef struct skb_frag_struct skb_frag_t;
struct skb_frag_struct {
   struct page *page ;
   __u32 page_offset ;
   __u32 size ;
};
struct skb_shared_hwtstamps {
   ktime_t hwtstamp ;
   ktime_t syststamp ;
};
struct skb_shared_info {
   unsigned short nr_frags ;
   unsigned short gso_size ;
   unsigned short gso_segs ;
   unsigned short gso_type ;
   __be32 ip6_frag_id ;
   __u8 tx_flags ;
   struct sk_buff *frag_list ;
   struct skb_shared_hwtstamps hwtstamps ;
   atomic_t dataref ;
   void *destructor_arg ;
   skb_frag_t frags[18U] ;
};
enum hrtimer_restart;
enum hrtimer_restart;
enum hrtimer_restart;
enum hrtimer_restart;
enum hrtimer_restart;
enum hrtimer_restart;
struct mii_ioctl_data {
   __u16 phy_id ;
   __u16 reg_num ;
   __u16 val_in ;
   __u16 val_out ;
};
struct netdev_hw_addr {
   struct list_head list ;
   unsigned char addr[32U] ;
   unsigned char type ;
   bool synced ;
   bool global_use ;
   int refcount ;
   struct rcu_head rcu_head ;
};

int ldv_try_module_get(struct module *module ) ;
void ldv_module_get(struct module *module ) ;
void ldv_module_put(struct module *module ) ;
unsigned int ldv_module_refcount(void) ;
void ldv_module_put_and_exit(void) ;
extern int dev_err(struct device  const  * , char const   *  , ...) ;
extern int pci_bus_read_config_byte(struct pci_bus * , unsigned int  , int  , u8 * ) ;
extern int pci_bus_read_config_dword(struct pci_bus * , unsigned int  , int  , u32 * ) ;
extern int pci_bus_write_config_byte(struct pci_bus * , unsigned int  , int  , u8  ) ;
extern int pci_bus_write_config_dword(struct pci_bus * , unsigned int  , int  , u32  ) ;
__inline static int pci_read_config_byte(struct pci_dev *dev , int where , u8 *val ) 
{ int tmp ;
  struct pci_bus *__cil_tmp5 ;
  unsigned int __cil_tmp6 ;

  {
  {
  __cil_tmp5 = dev->bus;
  __cil_tmp6 = dev->devfn;
  tmp = pci_bus_read_config_byte(__cil_tmp5, __cil_tmp6, where, val);
  }
  return (tmp);
}
}
__inline static int pci_read_config_dword(struct pci_dev *dev , int where , u32 *val ) 
{ int tmp ;
  struct pci_bus *__cil_tmp5 ;
  unsigned int __cil_tmp6 ;

  {
  {
  __cil_tmp5 = dev->bus;
  __cil_tmp6 = dev->devfn;
  tmp = pci_bus_read_config_dword(__cil_tmp5, __cil_tmp6, where, val);
  }
  return (tmp);
}
}
__inline static int pci_write_config_byte(struct pci_dev *dev , int where , u8 val ) 
{ int tmp ;
  struct pci_bus *__cil_tmp5 ;
  unsigned int __cil_tmp6 ;
  int __cil_tmp7 ;
  u8 __cil_tmp8 ;

  {
  {
  __cil_tmp5 = dev->bus;
  __cil_tmp6 = dev->devfn;
  __cil_tmp7 = (int )val;
  __cil_tmp8 = (u8 )__cil_tmp7;
  tmp = pci_bus_write_config_byte(__cil_tmp5, __cil_tmp6, where, __cil_tmp8);
  }
  return (tmp);
}
}
__inline static int pci_write_config_dword(struct pci_dev *dev , int where , u32 val ) 
{ int tmp ;
  struct pci_bus *__cil_tmp5 ;
  unsigned int __cil_tmp6 ;

  {
  {
  __cil_tmp5 = dev->bus;
  __cil_tmp6 = dev->devfn;
  tmp = pci_bus_write_config_dword(__cil_tmp5, __cil_tmp6, where, val);
  }
  return (tmp);
}
}
extern void __const_udelay(unsigned long  ) ;
__inline void add_10bit(u32 *v , int n ) 
{ u32 __cil_tmp3 ;
  unsigned int __cil_tmp4 ;
  u32 __cil_tmp5 ;
  u32 __cil_tmp6 ;
  u32 __cil_tmp7 ;
  unsigned int __cil_tmp8 ;

  {
  __cil_tmp3 = *v;
  __cil_tmp4 = __cil_tmp3 & 1024U;
  __cil_tmp5 = (u32 )n;
  __cil_tmp6 = *v;
  __cil_tmp7 = __cil_tmp6 + __cil_tmp5;
  __cil_tmp8 = __cil_tmp7 & 1023U;
  *v = __cil_tmp8 | __cil_tmp4;
  return;
}
}
__inline void add_12bit(u32 *v , int n ) 
{ u32 __cil_tmp3 ;
  unsigned int __cil_tmp4 ;
  u32 __cil_tmp5 ;
  u32 __cil_tmp6 ;
  u32 __cil_tmp7 ;
  unsigned int __cil_tmp8 ;

  {
  __cil_tmp3 = *v;
  __cil_tmp4 = __cil_tmp3 & 4096U;
  __cil_tmp5 = (u32 )n;
  __cil_tmp6 = *v;
  __cil_tmp7 = __cil_tmp6 + __cil_tmp5;
  __cil_tmp8 = __cil_tmp7 & 4095U;
  *v = __cil_tmp8 | __cil_tmp4;
  return;
}
}
int et131x_init_eeprom(struct et131x_adapter *etdev ) ;
static int eeprom_wait_ready(struct pci_dev *pdev , u32 *status ) 
{ u32 reg ;
  int i ;
  int tmp ;
  unsigned int __cil_tmp6 ;
  u32 *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  int __cil_tmp10 ;

  {
  i = 0;
  goto ldv_35664;
  ldv_35663: 
  {
  tmp = pci_read_config_dword(pdev, 176, & reg);
  }
  if (tmp != 0) {
    return (-5);
  } else {

  }
  {
  __cil_tmp6 = reg & 12288U;
  if (__cil_tmp6 == 12288U) {
    {
    __cil_tmp7 = (u32 *)0;
    __cil_tmp8 = (unsigned long )__cil_tmp7;
    __cil_tmp9 = (unsigned long )status;
    if (__cil_tmp9 != __cil_tmp8) {
      *status = reg;
    } else {

    }
    }
    {
    __cil_tmp10 = (int )reg;
    return (__cil_tmp10 & 255);
    }
  } else {

  }
  }
  i = i + 1;
  ldv_35664: ;
  if (i <= 999) {
    goto ldv_35663;
  } else {
    goto ldv_35665;
  }
  ldv_35665: ;
  return (-110);
}
}
static int eeprom_write(struct et131x_adapter *etdev , u32 addr , u8 data ) 
{ struct pci_dev *pdev ;
  int index ;
  int retries ;
  int err ;
  int i2c_wack ;
  int writeok ;
  u32 status ;
  u32 val ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  u32 *__cil_tmp17 ;
  u8 __cil_tmp18 ;
  int __cil_tmp19 ;
  u8 __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  struct pci_dev *__cil_tmp22 ;
  u8 __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  u8 __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  unsigned int __cil_tmp29 ;

  {
  {
  pdev = etdev->pdev;
  index = 0;
  err = 0;
  i2c_wack = 0;
  writeok = 0;
  val = 0U;
  __cil_tmp17 = (u32 *)0;
  err = eeprom_wait_ready(pdev, __cil_tmp17);
  }
  if (err != 0) {
    return (err);
  } else {

  }
  {
  __cil_tmp18 = (u8 )192;
  tmp = pci_write_config_byte(pdev, 177, __cil_tmp18);
  }
  if (tmp != 0) {
    return (-5);
  } else {

  }
  i2c_wack = 1;
  retries = 0;
  goto ldv_35682;
  ldv_35681: 
  {
  tmp___0 = pci_write_config_dword(pdev, 172, addr);
  }
  if (tmp___0 != 0) {
    goto ldv_35679;
  } else {

  }
  {
  __cil_tmp19 = (int )data;
  __cil_tmp20 = (u8 )__cil_tmp19;
  tmp___1 = pci_write_config_byte(pdev, 176, __cil_tmp20);
  }
  if (tmp___1 != 0) {
    goto ldv_35679;
  } else {

  }
  {
  err = eeprom_wait_ready(pdev, & status);
  }
  if (err < 0) {
    return (0);
  } else {

  }
  {
  __cil_tmp21 = status & 8U;
  if (__cil_tmp21 != 0U) {
    {
    __cil_tmp22 = etdev->pdev;
    __cil_tmp23 = __cil_tmp22->revision;
    __cil_tmp24 = (unsigned int )__cil_tmp23;
    if (__cil_tmp24 == 0U) {
      goto ldv_35679;
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp25 = status & 4U;
  if (__cil_tmp25 != 0U) {
    {
    __const_udelay(42950UL);
    }
    goto ldv_35680;
  } else {

  }
  }
  writeok = 1;
  goto ldv_35679;
  ldv_35680: 
  retries = retries + 1;
  ldv_35682: ;
  if (retries <= 1) {
    goto ldv_35681;
  } else {
    goto ldv_35679;
  }
  ldv_35679: 
  {
  __const_udelay(42950UL);
  }
  goto ldv_35689;
  ldv_35688: 
  {
  __cil_tmp26 = (u8 )128;
  tmp___2 = pci_write_config_byte(pdev, 177, __cil_tmp26);
  }
  if (tmp___2 != 0) {
    writeok = 0;
  } else {

  }
  ldv_35685: 
  {
  pci_write_config_dword(pdev, 172, addr);
  }
  ldv_35683: 
  {
  pci_read_config_dword(pdev, 176, & val);
  }
  {
  __cil_tmp27 = val & 65536U;
  if (__cil_tmp27 == 0U) {
    goto ldv_35683;
  } else {
    goto ldv_35684;
  }
  }
  ldv_35684: ;
  {
  __cil_tmp28 = val & 262144U;
  if (__cil_tmp28 != 0U) {
    goto ldv_35685;
  } else {
    goto ldv_35686;
  }
  }
  ldv_35686: ;
  {
  __cil_tmp29 = val & 65280U;
  if (__cil_tmp29 != 49152U) {
    goto ldv_35687;
  } else
  if (index == 10000) {
    goto ldv_35687;
  } else {

  }
  }
  index = index + 1;
  ldv_35689: ;
  if (i2c_wack != 0) {
    goto ldv_35688;
  } else {
    goto ldv_35687;
  }
  ldv_35687: ;
  if (writeok != 0) {
    tmp___3 = 0;
  } else {
    tmp___3 = -5;
  }
  return (tmp___3);
}
}
static int eeprom_read(struct et131x_adapter *etdev , u32 addr , u8 *pdata ) 
{ struct pci_dev *pdev ;
  int err ;
  u32 status ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  u32 *__cil_tmp10 ;
  u8 __cil_tmp11 ;
  unsigned int __cil_tmp12 ;

  {
  {
  pdev = etdev->pdev;
  __cil_tmp10 = (u32 *)0;
  err = eeprom_wait_ready(pdev, __cil_tmp10);
  }
  if (err != 0) {
    return (err);
  } else {

  }
  {
  __cil_tmp11 = (u8 )128;
  tmp = pci_write_config_byte(pdev, 177, __cil_tmp11);
  }
  if (tmp != 0) {
    return (-5);
  } else {

  }
  {
  tmp___0 = pci_write_config_dword(pdev, 172, addr);
  }
  if (tmp___0 != 0) {
    return (-5);
  } else {

  }
  {
  err = eeprom_wait_ready(pdev, & status);
  }
  if (err < 0) {
    return (err);
  } else {

  }
  *pdata = (u8 )err;
  {
  __cil_tmp12 = status & 4U;
  if (__cil_tmp12 != 0U) {
    tmp___1 = -5;
  } else {
    tmp___1 = 0;
  }
  }
  return (tmp___1);
}
}
int et131x_init_eeprom(struct et131x_adapter *etdev ) 
{ struct pci_dev *pdev ;
  u8 eestatus ;
  int tmp ;
  int write_failed ;
  int i ;
  u8 eedata[4U] ;
  int tmp___0 ;
  struct device *__cil_tmp9 ;
  struct device  const  *__cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  u8 __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  u32 __cil_tmp15 ;
  int __cil_tmp16 ;
  u8 __cil_tmp17 ;
  u8 __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  struct device *__cil_tmp20 ;
  struct device  const  *__cil_tmp21 ;
  int __cil_tmp22 ;
  struct device *__cil_tmp23 ;
  struct device  const  *__cil_tmp24 ;
  int __cil_tmp25 ;
  u8 (*__cil_tmp26)[2U] ;
  u8 *__cil_tmp27 ;
  u8 (*__cil_tmp28)[2U] ;
  u8 *__cil_tmp29 ;
  u8 *__cil_tmp30 ;
  u8 __cil_tmp31 ;
  unsigned int __cil_tmp32 ;

  {
  {
  pdev = etdev->pdev;
  pci_read_config_byte(pdev, 178, & eestatus);
  tmp = pci_read_config_byte(pdev, 178, & eestatus);
  }
  if (tmp != 0) {
    {
    __cil_tmp9 = & pdev->dev;
    __cil_tmp10 = (struct device  const  *)__cil_tmp9;
    dev_err(__cil_tmp10, "Could not read PCI config space for EEPROM Status\n");
    }
    return (-5);
  } else {

  }
  {
  __cil_tmp11 = (int )eestatus;
  __cil_tmp12 = __cil_tmp11 & 76;
  if (__cil_tmp12 != 0) {
    write_failed = 0;
    {
    __cil_tmp13 = pdev->revision;
    __cil_tmp14 = (unsigned int )__cil_tmp13;
    if (__cil_tmp14 == 1U) {
      eedata[0] = (u8 )254U;
      eedata[1] = (u8 )19U;
      eedata[2] = (u8 )16U;
      eedata[3] = (u8 )255U;
      i = 0;
      goto ldv_35707;
      ldv_35706: 
      {
      __cil_tmp15 = (u32 )i;
      __cil_tmp16 = (int )eedata[i];
      __cil_tmp17 = (u8 )__cil_tmp16;
      tmp___0 = eeprom_write(etdev, __cil_tmp15, __cil_tmp17);
      }
      if (tmp___0 < 0) {
        write_failed = 1;
      } else {

      }
      i = i + 1;
      ldv_35707: ;
      if (i <= 2) {
        goto ldv_35706;
      } else {
        goto ldv_35708;
      }
      ldv_35708: ;
    } else {

    }
    }
    {
    __cil_tmp18 = pdev->revision;
    __cil_tmp19 = (unsigned int )__cil_tmp18;
    if (__cil_tmp19 != 1U) {
      {
      __cil_tmp20 = & pdev->dev;
      __cil_tmp21 = (struct device  const  *)__cil_tmp20;
      __cil_tmp22 = (int )eestatus;
      dev_err(__cil_tmp21, "Fatal EEPROM Status Error - 0x%04x\n", __cil_tmp22);
      etdev->has_eeprom = (bool )0;
      }
      return (-5);
    } else
    if (write_failed != 0) {
      {
      __cil_tmp23 = & pdev->dev;
      __cil_tmp24 = (struct device  const  *)__cil_tmp23;
      __cil_tmp25 = (int )eestatus;
      dev_err(__cil_tmp24, "Fatal EEPROM Status Error - 0x%04x\n", __cil_tmp25);
      etdev->has_eeprom = (bool )0;
      }
      return (-5);
    } else {

    }
    }
  } else {

  }
  }
  {
  etdev->has_eeprom = (bool )1;
  __cil_tmp26 = & etdev->eeprom_data;
  __cil_tmp27 = (u8 *)__cil_tmp26;
  eeprom_read(etdev, 112U, __cil_tmp27);
  __cil_tmp28 = & etdev->eeprom_data;
  __cil_tmp29 = (u8 *)__cil_tmp28;
  __cil_tmp30 = __cil_tmp29 + 1UL;
  eeprom_read(etdev, 113U, __cil_tmp30);
  }
  {
  __cil_tmp31 = etdev->eeprom_data[0];
  __cil_tmp32 = (unsigned int )__cil_tmp31;
  if (__cil_tmp32 != 205U) {
    etdev->eeprom_data[1] = (u8 )0U;
  } else {

  }
  }
  return (0);
}
}
void ldv_blast_assert(void) 
{ 

  {
  ERROR: __VERIFIER_error();
}
}
extern int ldv_undefined_int(void) ;
void ldv_check_final_state(void) ;
int ldv_module_refcounter  =    1;
void ldv_module_get(struct module *module ) 
{ struct module *__cil_tmp2 ;
  unsigned long __cil_tmp3 ;
  unsigned long __cil_tmp4 ;

  {
  {
  __cil_tmp2 = (struct module *)0;
  __cil_tmp3 = (unsigned long )__cil_tmp2;
  __cil_tmp4 = (unsigned long )module;
  if (__cil_tmp4 != __cil_tmp3) {
    ldv_module_refcounter = ldv_module_refcounter + 1;
  } else {

  }
  }
  return;
}
}
int ldv_try_module_get(struct module *module ) 
{ int module_get_succeeded ;
  struct module *__cil_tmp3 ;
  unsigned long __cil_tmp4 ;
  unsigned long __cil_tmp5 ;

  {
  {
  __cil_tmp3 = (struct module *)0;
  __cil_tmp4 = (unsigned long )__cil_tmp3;
  __cil_tmp5 = (unsigned long )module;
  if (__cil_tmp5 != __cil_tmp4) {
    {
    module_get_succeeded = ldv_undefined_int();
    }
    if (module_get_succeeded == 1) {
      ldv_module_refcounter = ldv_module_refcounter + 1;
      return (1);
    } else {
      return (0);
    }
  } else {

  }
  }
  return (0);
}
}
void ldv_module_put(struct module *module ) 
{ struct module *__cil_tmp2 ;
  unsigned long __cil_tmp3 ;
  unsigned long __cil_tmp4 ;

  {
  {
  __cil_tmp2 = (struct module *)0;
  __cil_tmp3 = (unsigned long )__cil_tmp2;
  __cil_tmp4 = (unsigned long )module;
  if (__cil_tmp4 != __cil_tmp3) {
    if (ldv_module_refcounter <= 1) {
      {
      ldv_blast_assert();
      }
    } else {

    }
    ldv_module_refcounter = ldv_module_refcounter - 1;
  } else {

  }
  }
  return;
}
}
void ldv_module_put_and_exit(void) 
{ struct module *__cil_tmp1 ;

  {
  {
  __cil_tmp1 = (struct module *)1;
  ldv_module_put(__cil_tmp1);
  }
  LDV_STOP: ;
  goto LDV_STOP;
}
}
unsigned int ldv_module_refcount(void) 
{ int __cil_tmp1 ;

  {
  {
  __cil_tmp1 = ldv_module_refcounter + -1;
  return ((unsigned int )__cil_tmp1);
  }
}
}
void ldv_check_final_state(void) 
{ 

  {
  if (ldv_module_refcounter != 1) {
    {
    ldv_blast_assert();
    }
  } else {

  }
  return;
}
}
__inline static unsigned int readl(void const volatile   *addr ) 
{ unsigned int ret ;
  unsigned int volatile   *__cil_tmp3 ;

  {
  __cil_tmp3 = (unsigned int volatile   *)addr;
  __asm__  volatile   ("movl %1,%0": "=r" (ret): "m" (*__cil_tmp3): "memory");
  return (ret);
}
}
__inline static void writel(unsigned int val , void volatile   *addr ) 
{ unsigned int volatile   *__cil_tmp3 ;

  {
  __cil_tmp3 = (unsigned int volatile   *)addr;
  __asm__  volatile   ("movl %0,%1": : "r" (val), "m" (*__cil_tmp3): "memory");
  return;
}
}
extern int dev_warn(struct device  const  * , char const   *  , ...) ;
extern u32 bitrev32(u32  ) ;
extern u32 crc32_le(u32  , unsigned char const   * , size_t  ) ;
void ConfigMACRegs1(struct et131x_adapter *etdev ) ;
void ConfigMACRegs2(struct et131x_adapter *etdev ) ;
void ConfigRxMacRegs(struct et131x_adapter *etdev ) ;
void ConfigTxMacRegs(struct et131x_adapter *etdev ) ;
void ConfigMacStatRegs(struct et131x_adapter *etdev ) ;
void ConfigFlowControl(struct et131x_adapter *etdev ) ;
void UpdateMacStatHostCounters(struct et131x_adapter *etdev ) ;
void HandleMacStatInterrupt(struct et131x_adapter *etdev ) ;
void SetupDeviceForMulticast(struct et131x_adapter *etdev ) ;
void SetupDeviceForUnicast(struct et131x_adapter *etdev ) ;
void ET1310_PhyAccessMiBit(struct et131x_adapter *etdev , u16 action , u16 regnum ,
                           u16 bitnum , u8 *value ) ;
void et131x_rx_dma_enable(struct et131x_adapter *etdev ) ;
void et131x_tx_dma_enable(struct et131x_adapter *etdev ) ;
void ConfigMACRegs1(struct et131x_adapter *etdev ) 
{ struct _MAC_t *pMac ;
  MAC_STATION_ADDR1_t station1 ;
  MAC_STATION_ADDR2_t station2 ;
  u32 ipg ;
  ADDRESS_MAP_t *__cil_tmp6 ;
  u32 *__cil_tmp7 ;
  void volatile   *__cil_tmp8 ;
  u32 *__cil_tmp9 ;
  void volatile   *__cil_tmp10 ;
  u32 *__cil_tmp11 ;
  void volatile   *__cil_tmp12 ;
  u32 *__cil_tmp13 ;
  void volatile   *__cil_tmp14 ;
  u32 *__cil_tmp15 ;
  void volatile   *__cil_tmp16 ;
  u32 *__cil_tmp17 ;
  void volatile   *__cil_tmp18 ;
  u32 *__cil_tmp19 ;
  void volatile   *__cil_tmp20 ;
  u32 __cil_tmp21 ;
  u32 __cil_tmp22 ;
  u32 *__cil_tmp23 ;
  void volatile   *__cil_tmp24 ;
  u32 *__cil_tmp25 ;
  void volatile   *__cil_tmp26 ;

  {
  {
  __cil_tmp6 = etdev->regs;
  pMac = & __cil_tmp6->mac;
  __cil_tmp7 = & pMac->cfg1;
  __cil_tmp8 = (void volatile   *)__cil_tmp7;
  writel(3222208512U, __cil_tmp8);
  ipg = 939546720U;
  ipg = ipg | 20480U;
  __cil_tmp9 = & pMac->ipg;
  __cil_tmp10 = (void volatile   *)__cil_tmp9;
  writel(ipg, __cil_tmp10);
  __cil_tmp11 = & pMac->hfdp;
  __cil_tmp12 = (void volatile   *)__cil_tmp11;
  writel(10612791U, __cil_tmp12);
  __cil_tmp13 = & pMac->if_ctrl;
  __cil_tmp14 = (void volatile   *)__cil_tmp13;
  writel(0U, __cil_tmp14);
  __cil_tmp15 = & pMac->mii_mgmt_cfg;
  __cil_tmp16 = (void volatile   *)__cil_tmp15;
  writel(7U, __cil_tmp16);
  station2.bits.Octet1 = etdev->addr[0];
  station2.bits.Octet2 = etdev->addr[1];
  station1.bits.Octet3 = etdev->addr[2];
  station1.bits.Octet4 = etdev->addr[3];
  station1.bits.Octet5 = etdev->addr[4];
  station1.bits.Octet6 = etdev->addr[5];
  __cil_tmp17 = & pMac->station_addr_1.value;
  __cil_tmp18 = (void volatile   *)__cil_tmp17;
  writel(station1.value, __cil_tmp18);
  __cil_tmp19 = & pMac->station_addr_2.value;
  __cil_tmp20 = (void volatile   *)__cil_tmp19;
  writel(station2.value, __cil_tmp20);
  __cil_tmp21 = etdev->RegistryJumboPacket;
  __cil_tmp22 = __cil_tmp21 + 4U;
  __cil_tmp23 = & pMac->max_fm_len;
  __cil_tmp24 = (void volatile   *)__cil_tmp23;
  writel(__cil_tmp22, __cil_tmp24);
  __cil_tmp25 = & pMac->cfg1;
  __cil_tmp26 = (void volatile   *)__cil_tmp25;
  writel(0U, __cil_tmp26);
  }
  return;
}
}
void ConfigMACRegs2(struct et131x_adapter *etdev ) 
{ int32_t delay ;
  struct _MAC_t *pMac ;
  u32 cfg1 ;
  u32 cfg2 ;
  u32 ifctrl ;
  u32 ctl ;
  ADDRESS_MAP_t *__cil_tmp8 ;
  ADDRESS_MAP_t *__cil_tmp9 ;
  u32 *__cil_tmp10 ;
  void const volatile   *__cil_tmp11 ;
  u32 *__cil_tmp12 ;
  void const volatile   *__cil_tmp13 ;
  u32 *__cil_tmp14 ;
  void const volatile   *__cil_tmp15 ;
  u32 *__cil_tmp16 ;
  void const volatile   *__cil_tmp17 ;
  u32 __cil_tmp18 ;
  u8 __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  u8 __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  u32 *__cil_tmp23 ;
  void volatile   *__cil_tmp24 ;
  u32 __cil_tmp25 ;
  u32 __cil_tmp26 ;
  u32 *__cil_tmp27 ;
  void volatile   *__cil_tmp28 ;
  u32 *__cil_tmp29 ;
  void volatile   *__cil_tmp30 ;
  u32 *__cil_tmp31 ;
  void const volatile   *__cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  struct pci_dev *__cil_tmp34 ;
  struct device *__cil_tmp35 ;
  struct device  const  *__cil_tmp36 ;
  ADDRESS_MAP_t *__cil_tmp37 ;
  u32 *__cil_tmp38 ;
  void volatile   *__cil_tmp39 ;
  u32 __cil_tmp40 ;
  unsigned int __cil_tmp41 ;

  {
  {
  delay = 0;
  __cil_tmp8 = etdev->regs;
  pMac = & __cil_tmp8->mac;
  __cil_tmp9 = etdev->regs;
  __cil_tmp10 = & __cil_tmp9->txmac.ctl;
  __cil_tmp11 = (void const volatile   *)__cil_tmp10;
  ctl = readl(__cil_tmp11);
  __cil_tmp12 = & pMac->cfg1;
  __cil_tmp13 = (void const volatile   *)__cil_tmp12;
  cfg1 = readl(__cil_tmp13);
  __cil_tmp14 = & pMac->cfg2;
  __cil_tmp15 = (void const volatile   *)__cil_tmp14;
  cfg2 = readl(__cil_tmp15);
  __cil_tmp16 = & pMac->if_ctrl;
  __cil_tmp17 = (void const volatile   *)__cil_tmp16;
  ifctrl = readl(__cil_tmp17);
  cfg2 = cfg2 & 4294966527U;
  }
  {
  __cil_tmp18 = etdev->linkspeed;
  if (__cil_tmp18 == 2U) {
    cfg2 = cfg2 | 512U;
    ifctrl = ifctrl & 4278190079U;
  } else {
    cfg2 = cfg2 | 256U;
    ifctrl = ifctrl | 16777216U;
  }
  }
  cfg1 = cfg1 | 21U;
  cfg1 = cfg1 & 4294967007U;
  {
  __cil_tmp19 = etdev->flowcontrol;
  __cil_tmp20 = (unsigned int )__cil_tmp19;
  if (__cil_tmp20 == 2U) {
    cfg1 = cfg1 | 32U;
  } else {
    {
    __cil_tmp21 = etdev->flowcontrol;
    __cil_tmp22 = (unsigned int )__cil_tmp21;
    if (__cil_tmp22 == 0U) {
      cfg1 = cfg1 | 32U;
    } else {

    }
    }
  }
  }
  {
  __cil_tmp23 = & pMac->cfg1;
  __cil_tmp24 = (void volatile   *)__cil_tmp23;
  writel(cfg1, __cil_tmp24);
  cfg2 = cfg2 | 28694U;
  cfg2 = cfg2 & 4294967262U;
  }
  {
  __cil_tmp25 = etdev->duplex_mode;
  if (__cil_tmp25 != 0U) {
    cfg2 = cfg2 | 1U;
  } else {

  }
  }
  ifctrl = ifctrl & 4227858431U;
  {
  __cil_tmp26 = etdev->duplex_mode;
  if (__cil_tmp26 == 0U) {
    ifctrl = ifctrl | 67108864U;
  } else {

  }
  }
  {
  __cil_tmp27 = & pMac->if_ctrl;
  __cil_tmp28 = (void volatile   *)__cil_tmp27;
  writel(ifctrl, __cil_tmp28);
  __cil_tmp29 = & pMac->cfg2;
  __cil_tmp30 = (void volatile   *)__cil_tmp29;
  writel(cfg2, __cil_tmp30);
  }
  ldv_35689: 
  {
  __const_udelay(42950UL);
  delay = delay + 1;
  __cil_tmp31 = & pMac->cfg1;
  __cil_tmp32 = (void const volatile   *)__cil_tmp31;
  cfg1 = readl(__cil_tmp32);
  }
  {
  __cil_tmp33 = cfg1 & 10U;
  if (__cil_tmp33 != 10U) {
    if (delay <= 99) {
      goto ldv_35689;
    } else {
      goto ldv_35690;
    }
  } else {
    goto ldv_35690;
  }
  }
  ldv_35690: ;
  if (delay == 100) {
    {
    __cil_tmp34 = etdev->pdev;
    __cil_tmp35 = & __cil_tmp34->dev;
    __cil_tmp36 = (struct device  const  *)__cil_tmp35;
    dev_warn(__cil_tmp36, "Syncd bits did not respond correctly cfg1 word 0x%08x\n",
             cfg1);
    }
  } else {

  }
  {
  ctl = ctl | 9U;
  __cil_tmp37 = etdev->regs;
  __cil_tmp38 = & __cil_tmp37->txmac.ctl;
  __cil_tmp39 = (void volatile   *)__cil_tmp38;
  writel(ctl, __cil_tmp39);
  }
  {
  __cil_tmp40 = etdev->Flags;
  __cil_tmp41 = __cil_tmp40 & 2097152U;
  if (__cil_tmp41 != 0U) {
    {
    et131x_rx_dma_enable(etdev);
    et131x_tx_dma_enable(etdev);
    }
  } else {

  }
  }
  return;
}
}
void ConfigRxMacRegs(struct et131x_adapter *etdev ) 
{ struct _RXMAC_t *pRxMac ;
  RXMAC_WOL_SA_LO_t sa_lo ;
  RXMAC_WOL_SA_HI_t sa_hi ;
  u32 pf_ctrl ;
  ADDRESS_MAP_t *__cil_tmp6 ;
  u32 *__cil_tmp7 ;
  void volatile   *__cil_tmp8 ;
  u32 *__cil_tmp9 ;
  void volatile   *__cil_tmp10 ;
  u32 *__cil_tmp11 ;
  void volatile   *__cil_tmp12 ;
  u32 *__cil_tmp13 ;
  void volatile   *__cil_tmp14 ;
  u32 *__cil_tmp15 ;
  void volatile   *__cil_tmp16 ;
  u32 *__cil_tmp17 ;
  void volatile   *__cil_tmp18 ;
  u32 *__cil_tmp19 ;
  void volatile   *__cil_tmp20 ;
  u32 *__cil_tmp21 ;
  void volatile   *__cil_tmp22 ;
  u32 *__cil_tmp23 ;
  void volatile   *__cil_tmp24 ;
  u32 *__cil_tmp25 ;
  void volatile   *__cil_tmp26 ;
  u32 *__cil_tmp27 ;
  void volatile   *__cil_tmp28 ;
  u32 *__cil_tmp29 ;
  void volatile   *__cil_tmp30 ;
  u32 *__cil_tmp31 ;
  void volatile   *__cil_tmp32 ;
  u32 *__cil_tmp33 ;
  void volatile   *__cil_tmp34 ;
  u32 *__cil_tmp35 ;
  void volatile   *__cil_tmp36 ;
  u32 *__cil_tmp37 ;
  void volatile   *__cil_tmp38 ;
  u32 *__cil_tmp39 ;
  void volatile   *__cil_tmp40 ;
  u32 *__cil_tmp41 ;
  void volatile   *__cil_tmp42 ;
  u32 *__cil_tmp43 ;
  void volatile   *__cil_tmp44 ;
  u32 *__cil_tmp45 ;
  void volatile   *__cil_tmp46 ;
  u32 *__cil_tmp47 ;
  void volatile   *__cil_tmp48 ;
  u32 *__cil_tmp49 ;
  void volatile   *__cil_tmp50 ;
  u32 *__cil_tmp51 ;
  void volatile   *__cil_tmp52 ;
  u32 *__cil_tmp53 ;
  void volatile   *__cil_tmp54 ;
  u32 *__cil_tmp55 ;
  void volatile   *__cil_tmp56 ;
  u32 *__cil_tmp57 ;
  void volatile   *__cil_tmp58 ;
  u32 *__cil_tmp59 ;
  void volatile   *__cil_tmp60 ;
  u32 __cil_tmp61 ;
  int __cil_tmp62 ;
  u32 *__cil_tmp63 ;
  void volatile   *__cil_tmp64 ;
  u32 *__cil_tmp65 ;
  void volatile   *__cil_tmp66 ;
  u32 *__cil_tmp67 ;
  void volatile   *__cil_tmp68 ;
  u32 __cil_tmp69 ;
  unsigned int __cil_tmp70 ;
  u32 __cil_tmp71 ;
  u32 *__cil_tmp72 ;
  void volatile   *__cil_tmp73 ;
  u32 *__cil_tmp74 ;
  void volatile   *__cil_tmp75 ;
  u32 *__cil_tmp76 ;
  void volatile   *__cil_tmp77 ;
  u32 *__cil_tmp78 ;
  void volatile   *__cil_tmp79 ;
  u32 *__cil_tmp80 ;
  void volatile   *__cil_tmp81 ;
  u32 __cil_tmp82 ;
  u32 *__cil_tmp83 ;
  void volatile   *__cil_tmp84 ;
  u32 *__cil_tmp85 ;
  void volatile   *__cil_tmp86 ;
  u32 *__cil_tmp87 ;
  void volatile   *__cil_tmp88 ;
  u32 *__cil_tmp89 ;
  void volatile   *__cil_tmp90 ;

  {
  {
  __cil_tmp6 = etdev->regs;
  pRxMac = & __cil_tmp6->rxmac;
  pf_ctrl = 0U;
  __cil_tmp7 = & pRxMac->ctrl;
  __cil_tmp8 = (void volatile   *)__cil_tmp7;
  writel(8U, __cil_tmp8);
  __cil_tmp9 = & pRxMac->crc0;
  __cil_tmp10 = (void volatile   *)__cil_tmp9;
  writel(0U, __cil_tmp10);
  __cil_tmp11 = & pRxMac->crc12;
  __cil_tmp12 = (void volatile   *)__cil_tmp11;
  writel(0U, __cil_tmp12);
  __cil_tmp13 = & pRxMac->crc34;
  __cil_tmp14 = (void volatile   *)__cil_tmp13;
  writel(0U, __cil_tmp14);
  __cil_tmp15 = & pRxMac->mask0_word0;
  __cil_tmp16 = (void volatile   *)__cil_tmp15;
  writel(0U, __cil_tmp16);
  __cil_tmp17 = & pRxMac->mask0_word1;
  __cil_tmp18 = (void volatile   *)__cil_tmp17;
  writel(0U, __cil_tmp18);
  __cil_tmp19 = & pRxMac->mask0_word2;
  __cil_tmp20 = (void volatile   *)__cil_tmp19;
  writel(0U, __cil_tmp20);
  __cil_tmp21 = & pRxMac->mask0_word3;
  __cil_tmp22 = (void volatile   *)__cil_tmp21;
  writel(0U, __cil_tmp22);
  __cil_tmp23 = & pRxMac->mask1_word0;
  __cil_tmp24 = (void volatile   *)__cil_tmp23;
  writel(0U, __cil_tmp24);
  __cil_tmp25 = & pRxMac->mask1_word1;
  __cil_tmp26 = (void volatile   *)__cil_tmp25;
  writel(0U, __cil_tmp26);
  __cil_tmp27 = & pRxMac->mask1_word2;
  __cil_tmp28 = (void volatile   *)__cil_tmp27;
  writel(0U, __cil_tmp28);
  __cil_tmp29 = & pRxMac->mask1_word3;
  __cil_tmp30 = (void volatile   *)__cil_tmp29;
  writel(0U, __cil_tmp30);
  __cil_tmp31 = & pRxMac->mask2_word0;
  __cil_tmp32 = (void volatile   *)__cil_tmp31;
  writel(0U, __cil_tmp32);
  __cil_tmp33 = & pRxMac->mask2_word1;
  __cil_tmp34 = (void volatile   *)__cil_tmp33;
  writel(0U, __cil_tmp34);
  __cil_tmp35 = & pRxMac->mask2_word2;
  __cil_tmp36 = (void volatile   *)__cil_tmp35;
  writel(0U, __cil_tmp36);
  __cil_tmp37 = & pRxMac->mask2_word3;
  __cil_tmp38 = (void volatile   *)__cil_tmp37;
  writel(0U, __cil_tmp38);
  __cil_tmp39 = & pRxMac->mask3_word0;
  __cil_tmp40 = (void volatile   *)__cil_tmp39;
  writel(0U, __cil_tmp40);
  __cil_tmp41 = & pRxMac->mask3_word1;
  __cil_tmp42 = (void volatile   *)__cil_tmp41;
  writel(0U, __cil_tmp42);
  __cil_tmp43 = & pRxMac->mask3_word2;
  __cil_tmp44 = (void volatile   *)__cil_tmp43;
  writel(0U, __cil_tmp44);
  __cil_tmp45 = & pRxMac->mask3_word3;
  __cil_tmp46 = (void volatile   *)__cil_tmp45;
  writel(0U, __cil_tmp46);
  __cil_tmp47 = & pRxMac->mask4_word0;
  __cil_tmp48 = (void volatile   *)__cil_tmp47;
  writel(0U, __cil_tmp48);
  __cil_tmp49 = & pRxMac->mask4_word1;
  __cil_tmp50 = (void volatile   *)__cil_tmp49;
  writel(0U, __cil_tmp50);
  __cil_tmp51 = & pRxMac->mask4_word2;
  __cil_tmp52 = (void volatile   *)__cil_tmp51;
  writel(0U, __cil_tmp52);
  __cil_tmp53 = & pRxMac->mask4_word3;
  __cil_tmp54 = (void volatile   *)__cil_tmp53;
  writel(0U, __cil_tmp54);
  sa_lo.bits.sa3 = etdev->addr[2];
  sa_lo.bits.sa4 = etdev->addr[3];
  sa_lo.bits.sa5 = etdev->addr[4];
  sa_lo.bits.sa6 = etdev->addr[5];
  __cil_tmp55 = & pRxMac->sa_lo.value;
  __cil_tmp56 = (void volatile   *)__cil_tmp55;
  writel(sa_lo.value, __cil_tmp56);
  sa_hi.bits.sa1 = etdev->addr[0];
  sa_hi.bits.sa2 = etdev->addr[1];
  __cil_tmp57 = & pRxMac->sa_hi.value;
  __cil_tmp58 = (void volatile   *)__cil_tmp57;
  writel(sa_hi.value, __cil_tmp58);
  __cil_tmp59 = & pRxMac->pf_ctrl;
  __cil_tmp60 = (void volatile   *)__cil_tmp59;
  writel(0U, __cil_tmp60);
  }
  {
  __cil_tmp61 = etdev->PacketFilter;
  __cil_tmp62 = (int )__cil_tmp61;
  if (__cil_tmp62 & 1) {
    {
    SetupDeviceForUnicast(etdev);
    pf_ctrl = pf_ctrl | 4U;
    }
  } else {
    {
    __cil_tmp63 = & pRxMac->uni_pf_addr1.value;
    __cil_tmp64 = (void volatile   *)__cil_tmp63;
    writel(0U, __cil_tmp64);
    __cil_tmp65 = & pRxMac->uni_pf_addr2.value;
    __cil_tmp66 = (void volatile   *)__cil_tmp65;
    writel(0U, __cil_tmp66);
    __cil_tmp67 = & pRxMac->uni_pf_addr3.value;
    __cil_tmp68 = (void volatile   *)__cil_tmp67;
    writel(0U, __cil_tmp68);
    }
  }
  }
  {
  __cil_tmp69 = etdev->PacketFilter;
  __cil_tmp70 = __cil_tmp69 & 16U;
  if (__cil_tmp70 == 0U) {
    {
    pf_ctrl = pf_ctrl | 2U;
    SetupDeviceForMulticast(etdev);
    }
  } else {

  }
  }
  pf_ctrl = pf_ctrl | 4194304U;
  pf_ctrl = pf_ctrl | 8U;
  {
  __cil_tmp71 = etdev->RegistryJumboPacket;
  if (__cil_tmp71 > 8192U) {
    {
    __cil_tmp72 = & pRxMac->mcif_ctrl_max_seg;
    __cil_tmp73 = (void volatile   *)__cil_tmp72;
    writel(65U, __cil_tmp73);
    }
  } else {
    {
    __cil_tmp74 = & pRxMac->mcif_ctrl_max_seg;
    __cil_tmp75 = (void volatile   *)__cil_tmp74;
    writel(0U, __cil_tmp75);
    }
  }
  }
  {
  __cil_tmp76 = & pRxMac->mcif_water_mark;
  __cil_tmp77 = (void volatile   *)__cil_tmp76;
  writel(0U, __cil_tmp77);
  __cil_tmp78 = & pRxMac->mif_ctrl;
  __cil_tmp79 = (void volatile   *)__cil_tmp78;
  writel(0U, __cil_tmp79);
  __cil_tmp80 = & pRxMac->space_avail;
  __cil_tmp81 = (void volatile   *)__cil_tmp80;
  writel(0U, __cil_tmp81);
  }
  {
  __cil_tmp82 = etdev->linkspeed;
  if (__cil_tmp82 == 1U) {
    {
    __cil_tmp83 = & pRxMac->mif_ctrl;
    __cil_tmp84 = (void volatile   *)__cil_tmp83;
    writel(196664U, __cil_tmp84);
    }
  } else {
    {
    __cil_tmp85 = & pRxMac->mif_ctrl;
    __cil_tmp86 = (void volatile   *)__cil_tmp85;
    writel(196656U, __cil_tmp86);
    }
  }
  }
  {
  __cil_tmp87 = & pRxMac->pf_ctrl;
  __cil_tmp88 = (void volatile   *)__cil_tmp87;
  writel(pf_ctrl, __cil_tmp88);
  __cil_tmp89 = & pRxMac->ctrl;
  __cil_tmp90 = (void volatile   *)__cil_tmp89;
  writel(9U, __cil_tmp90);
  }
  return;
}
}
void ConfigTxMacRegs(struct et131x_adapter *etdev ) 
{ struct txmac_regs *txmac ;
  ADDRESS_MAP_t *__cil_tmp3 ;
  u8 __cil_tmp4 ;
  unsigned int __cil_tmp5 ;
  u32 *__cil_tmp6 ;
  void volatile   *__cil_tmp7 ;
  u32 *__cil_tmp8 ;
  void volatile   *__cil_tmp9 ;

  {
  __cil_tmp3 = etdev->regs;
  txmac = & __cil_tmp3->txmac;
  {
  __cil_tmp4 = etdev->flowcontrol;
  __cil_tmp5 = (unsigned int )__cil_tmp4;
  if (__cil_tmp5 == 3U) {
    {
    __cil_tmp6 = & txmac->cf_param;
    __cil_tmp7 = (void volatile   *)__cil_tmp6;
    writel(0U, __cil_tmp7);
    }
  } else {
    {
    __cil_tmp8 = & txmac->cf_param;
    __cil_tmp9 = (void volatile   *)__cil_tmp8;
    writel(64U, __cil_tmp9);
    }
  }
  }
  return;
}
}
void ConfigMacStatRegs(struct et131x_adapter *etdev ) 
{ struct macstat_regs *macstat ;
  ADDRESS_MAP_t *__cil_tmp3 ;
  u32 *__cil_tmp4 ;
  void volatile   *__cil_tmp5 ;
  u32 *__cil_tmp6 ;
  void volatile   *__cil_tmp7 ;
  u32 *__cil_tmp8 ;
  void volatile   *__cil_tmp9 ;
  u32 *__cil_tmp10 ;
  void volatile   *__cil_tmp11 ;
  u32 *__cil_tmp12 ;
  void volatile   *__cil_tmp13 ;
  u32 *__cil_tmp14 ;
  void volatile   *__cil_tmp15 ;
  u32 *__cil_tmp16 ;
  void volatile   *__cil_tmp17 ;
  u32 *__cil_tmp18 ;
  void volatile   *__cil_tmp19 ;
  u32 *__cil_tmp20 ;
  void volatile   *__cil_tmp21 ;
  u32 *__cil_tmp22 ;
  void volatile   *__cil_tmp23 ;
  u32 *__cil_tmp24 ;
  void volatile   *__cil_tmp25 ;
  u32 *__cil_tmp26 ;
  void volatile   *__cil_tmp27 ;
  u32 *__cil_tmp28 ;
  void volatile   *__cil_tmp29 ;
  u32 *__cil_tmp30 ;
  void volatile   *__cil_tmp31 ;
  u32 *__cil_tmp32 ;
  void volatile   *__cil_tmp33 ;
  u32 *__cil_tmp34 ;
  void volatile   *__cil_tmp35 ;

  {
  {
  __cil_tmp3 = etdev->regs;
  macstat = & __cil_tmp3->macstat;
  __cil_tmp4 = & macstat->RFcs;
  __cil_tmp5 = (void volatile   *)__cil_tmp4;
  writel(0U, __cil_tmp5);
  __cil_tmp6 = & macstat->RAln;
  __cil_tmp7 = (void volatile   *)__cil_tmp6;
  writel(0U, __cil_tmp7);
  __cil_tmp8 = & macstat->RFlr;
  __cil_tmp9 = (void volatile   *)__cil_tmp8;
  writel(0U, __cil_tmp9);
  __cil_tmp10 = & macstat->RDrp;
  __cil_tmp11 = (void volatile   *)__cil_tmp10;
  writel(0U, __cil_tmp11);
  __cil_tmp12 = & macstat->RCde;
  __cil_tmp13 = (void volatile   *)__cil_tmp12;
  writel(0U, __cil_tmp13);
  __cil_tmp14 = & macstat->ROvr;
  __cil_tmp15 = (void volatile   *)__cil_tmp14;
  writel(0U, __cil_tmp15);
  __cil_tmp16 = & macstat->RFrg;
  __cil_tmp17 = (void volatile   *)__cil_tmp16;
  writel(0U, __cil_tmp17);
  __cil_tmp18 = & macstat->TScl;
  __cil_tmp19 = (void volatile   *)__cil_tmp18;
  writel(0U, __cil_tmp19);
  __cil_tmp20 = & macstat->TDfr;
  __cil_tmp21 = (void volatile   *)__cil_tmp20;
  writel(0U, __cil_tmp21);
  __cil_tmp22 = & macstat->TMcl;
  __cil_tmp23 = (void volatile   *)__cil_tmp22;
  writel(0U, __cil_tmp23);
  __cil_tmp24 = & macstat->TLcl;
  __cil_tmp25 = (void volatile   *)__cil_tmp24;
  writel(0U, __cil_tmp25);
  __cil_tmp26 = & macstat->TNcl;
  __cil_tmp27 = (void volatile   *)__cil_tmp26;
  writel(0U, __cil_tmp27);
  __cil_tmp28 = & macstat->TOvr;
  __cil_tmp29 = (void volatile   *)__cil_tmp28;
  writel(0U, __cil_tmp29);
  __cil_tmp30 = & macstat->TUnd;
  __cil_tmp31 = (void volatile   *)__cil_tmp30;
  writel(0U, __cil_tmp31);
  __cil_tmp32 = & macstat->Carry1M;
  __cil_tmp33 = (void volatile   *)__cil_tmp32;
  writel(4294950450U, __cil_tmp33);
  __cil_tmp34 = & macstat->Carry2M;
  __cil_tmp35 = (void volatile   *)__cil_tmp34;
  writel(4294868619U, __cil_tmp35);
  }
  return;
}
}
void ConfigFlowControl(struct et131x_adapter *etdev ) 
{ char remote_pause ;
  char remote_async_pause ;
  u32 __cil_tmp4 ;
  u16 __cil_tmp5 ;
  u16 __cil_tmp6 ;
  u16 __cil_tmp7 ;
  u8 *__cil_tmp8 ;
  u16 __cil_tmp9 ;
  u16 __cil_tmp10 ;
  u16 __cil_tmp11 ;
  u8 *__cil_tmp12 ;
  signed char __cil_tmp13 ;
  int __cil_tmp14 ;
  signed char __cil_tmp15 ;
  int __cil_tmp16 ;
  signed char __cil_tmp17 ;
  int __cil_tmp18 ;
  signed char __cil_tmp19 ;
  int __cil_tmp20 ;
  u8 __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  signed char __cil_tmp23 ;
  int __cil_tmp24 ;
  signed char __cil_tmp25 ;
  int __cil_tmp26 ;
  u8 __cil_tmp27 ;
  unsigned int __cil_tmp28 ;

  {
  {
  __cil_tmp4 = etdev->duplex_mode;
  if (__cil_tmp4 == 0U) {
    etdev->flowcontrol = (u8 )3U;
  } else {
    {
    __cil_tmp5 = (u16 )2;
    __cil_tmp6 = (u16 )5;
    __cil_tmp7 = (u16 )10;
    __cil_tmp8 = (u8 *)(& remote_pause);
    ET1310_PhyAccessMiBit(etdev, __cil_tmp5, __cil_tmp6, __cil_tmp7, __cil_tmp8);
    __cil_tmp9 = (u16 )2;
    __cil_tmp10 = (u16 )5;
    __cil_tmp11 = (u16 )11;
    __cil_tmp12 = (u8 *)(& remote_async_pause);
    ET1310_PhyAccessMiBit(etdev, __cil_tmp9, __cil_tmp10, __cil_tmp11, __cil_tmp12);
    }
    {
    __cil_tmp13 = (signed char )remote_pause;
    __cil_tmp14 = (int )__cil_tmp13;
    if (__cil_tmp14 == 1) {
      {
      __cil_tmp15 = (signed char )remote_async_pause;
      __cil_tmp16 = (int )__cil_tmp15;
      if (__cil_tmp16 == 1) {
        etdev->flowcontrol = etdev->wanted_flow;
      } else {
        goto _L___1;
      }
      }
    } else {
      _L___1: 
      {
      __cil_tmp17 = (signed char )remote_pause;
      __cil_tmp18 = (int )__cil_tmp17;
      if (__cil_tmp18 == 1) {
        {
        __cil_tmp19 = (signed char )remote_async_pause;
        __cil_tmp20 = (int )__cil_tmp19;
        if (__cil_tmp20 == 0) {
          {
          __cil_tmp21 = etdev->wanted_flow;
          __cil_tmp22 = (unsigned int )__cil_tmp21;
          if (__cil_tmp22 == 0U) {
            etdev->flowcontrol = (u8 )0U;
          } else {
            etdev->flowcontrol = (u8 )3U;
          }
          }
        } else {
          goto _L___0;
        }
        }
      } else {
        _L___0: 
        {
        __cil_tmp23 = (signed char )remote_pause;
        __cil_tmp24 = (int )__cil_tmp23;
        if (__cil_tmp24 == 0) {
          {
          __cil_tmp25 = (signed char )remote_async_pause;
          __cil_tmp26 = (int )__cil_tmp25;
          if (__cil_tmp26 == 0) {
            etdev->flowcontrol = (u8 )3U;
          } else {
            goto _L;
          }
          }
        } else {
          _L: 
          {
          __cil_tmp27 = etdev->wanted_flow;
          __cil_tmp28 = (unsigned int )__cil_tmp27;
          if (__cil_tmp28 == 0U) {
            etdev->flowcontrol = (u8 )2U;
          } else {
            etdev->flowcontrol = (u8 )3U;
          }
          }
        }
        }
      }
      }
    }
    }
  }
  }
  return;
}
}
void UpdateMacStatHostCounters(struct et131x_adapter *etdev ) 
{ struct _ce_stats_t *stats ;
  struct macstat_regs *macstat ;
  unsigned int tmp ;
  unsigned int tmp___0 ;
  unsigned int tmp___1 ;
  unsigned int tmp___2 ;
  unsigned int tmp___3 ;
  unsigned int tmp___4 ;
  unsigned int tmp___5 ;
  unsigned int tmp___6 ;
  unsigned int tmp___7 ;
  unsigned int tmp___8 ;
  unsigned int tmp___9 ;
  unsigned int tmp___10 ;
  unsigned int tmp___11 ;
  unsigned int tmp___12 ;
  ADDRESS_MAP_t *__cil_tmp18 ;
  u32 *__cil_tmp19 ;
  void const volatile   *__cil_tmp20 ;
  u32 __cil_tmp21 ;
  u32 *__cil_tmp22 ;
  void const volatile   *__cil_tmp23 ;
  u32 __cil_tmp24 ;
  u32 *__cil_tmp25 ;
  void const volatile   *__cil_tmp26 ;
  u32 __cil_tmp27 ;
  u32 *__cil_tmp28 ;
  void const volatile   *__cil_tmp29 ;
  u32 __cil_tmp30 ;
  u32 *__cil_tmp31 ;
  void const volatile   *__cil_tmp32 ;
  u32 __cil_tmp33 ;
  u32 *__cil_tmp34 ;
  void const volatile   *__cil_tmp35 ;
  u32 __cil_tmp36 ;
  u32 *__cil_tmp37 ;
  void const volatile   *__cil_tmp38 ;
  u32 __cil_tmp39 ;
  u32 *__cil_tmp40 ;
  void const volatile   *__cil_tmp41 ;
  u32 __cil_tmp42 ;
  u32 *__cil_tmp43 ;
  void const volatile   *__cil_tmp44 ;
  u32 __cil_tmp45 ;
  u32 *__cil_tmp46 ;
  void const volatile   *__cil_tmp47 ;
  u32 __cil_tmp48 ;
  u32 *__cil_tmp49 ;
  void const volatile   *__cil_tmp50 ;
  u32 __cil_tmp51 ;
  u32 *__cil_tmp52 ;
  void const volatile   *__cil_tmp53 ;
  u32 __cil_tmp54 ;
  u32 *__cil_tmp55 ;
  void const volatile   *__cil_tmp56 ;
  u32 __cil_tmp57 ;
  u32 *__cil_tmp58 ;
  void const volatile   *__cil_tmp59 ;
  u32 __cil_tmp60 ;

  {
  {
  stats = & etdev->Stats;
  __cil_tmp18 = etdev->regs;
  macstat = & __cil_tmp18->macstat;
  __cil_tmp19 = & macstat->TNcl;
  __cil_tmp20 = (void const volatile   *)__cil_tmp19;
  tmp = readl(__cil_tmp20);
  __cil_tmp21 = stats->collisions;
  stats->collisions = __cil_tmp21 + tmp;
  __cil_tmp22 = & macstat->TScl;
  __cil_tmp23 = (void const volatile   *)__cil_tmp22;
  tmp___0 = readl(__cil_tmp23);
  __cil_tmp24 = stats->first_collision;
  stats->first_collision = __cil_tmp24 + tmp___0;
  __cil_tmp25 = & macstat->TDfr;
  __cil_tmp26 = (void const volatile   *)__cil_tmp25;
  tmp___1 = readl(__cil_tmp26);
  __cil_tmp27 = stats->tx_deferred;
  stats->tx_deferred = __cil_tmp27 + tmp___1;
  __cil_tmp28 = & macstat->TMcl;
  __cil_tmp29 = (void const volatile   *)__cil_tmp28;
  tmp___2 = readl(__cil_tmp29);
  __cil_tmp30 = stats->excessive_collisions;
  stats->excessive_collisions = __cil_tmp30 + tmp___2;
  __cil_tmp31 = & macstat->TLcl;
  __cil_tmp32 = (void const volatile   *)__cil_tmp31;
  tmp___3 = readl(__cil_tmp32);
  __cil_tmp33 = stats->late_collisions;
  stats->late_collisions = __cil_tmp33 + tmp___3;
  __cil_tmp34 = & macstat->TUnd;
  __cil_tmp35 = (void const volatile   *)__cil_tmp34;
  tmp___4 = readl(__cil_tmp35);
  __cil_tmp36 = stats->tx_uflo;
  stats->tx_uflo = __cil_tmp36 + tmp___4;
  __cil_tmp37 = & macstat->TOvr;
  __cil_tmp38 = (void const volatile   *)__cil_tmp37;
  tmp___5 = readl(__cil_tmp38);
  __cil_tmp39 = stats->max_pkt_error;
  stats->max_pkt_error = __cil_tmp39 + tmp___5;
  __cil_tmp40 = & macstat->RAln;
  __cil_tmp41 = (void const volatile   *)__cil_tmp40;
  tmp___6 = readl(__cil_tmp41);
  __cil_tmp42 = stats->alignment_err;
  stats->alignment_err = __cil_tmp42 + tmp___6;
  __cil_tmp43 = & macstat->RCde;
  __cil_tmp44 = (void const volatile   *)__cil_tmp43;
  tmp___7 = readl(__cil_tmp44);
  __cil_tmp45 = stats->crc_err;
  stats->crc_err = __cil_tmp45 + tmp___7;
  __cil_tmp46 = & macstat->RDrp;
  __cil_tmp47 = (void const volatile   *)__cil_tmp46;
  tmp___8 = readl(__cil_tmp47);
  __cil_tmp48 = stats->norcvbuf;
  stats->norcvbuf = __cil_tmp48 + tmp___8;
  __cil_tmp49 = & macstat->ROvr;
  __cil_tmp50 = (void const volatile   *)__cil_tmp49;
  tmp___9 = readl(__cil_tmp50);
  __cil_tmp51 = stats->rx_ov_flow;
  stats->rx_ov_flow = __cil_tmp51 + tmp___9;
  __cil_tmp52 = & macstat->RFcs;
  __cil_tmp53 = (void const volatile   *)__cil_tmp52;
  tmp___10 = readl(__cil_tmp53);
  __cil_tmp54 = stats->code_violations;
  stats->code_violations = __cil_tmp54 + tmp___10;
  __cil_tmp55 = & macstat->RFlr;
  __cil_tmp56 = (void const volatile   *)__cil_tmp55;
  tmp___11 = readl(__cil_tmp56);
  __cil_tmp57 = stats->length_err;
  stats->length_err = __cil_tmp57 + tmp___11;
  __cil_tmp58 = & macstat->RFrg;
  __cil_tmp59 = (void const volatile   *)__cil_tmp58;
  tmp___12 = readl(__cil_tmp59);
  __cil_tmp60 = stats->other_errors;
  stats->other_errors = __cil_tmp60 + tmp___12;
  }
  return;
}
}
void HandleMacStatInterrupt(struct et131x_adapter *etdev ) 
{ u32 Carry1 ;
  u32 Carry2 ;
  ADDRESS_MAP_t *__cil_tmp4 ;
  u32 *__cil_tmp5 ;
  void const volatile   *__cil_tmp6 ;
  ADDRESS_MAP_t *__cil_tmp7 ;
  u32 *__cil_tmp8 ;
  void const volatile   *__cil_tmp9 ;
  ADDRESS_MAP_t *__cil_tmp10 ;
  u32 *__cil_tmp11 ;
  void volatile   *__cil_tmp12 ;
  ADDRESS_MAP_t *__cil_tmp13 ;
  u32 *__cil_tmp14 ;
  void volatile   *__cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  u32 __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  u32 __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  u32 __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  u32 __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  u32 __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  u32 __cil_tmp27 ;
  int __cil_tmp28 ;
  u32 __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  u32 __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  u32 __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  u32 __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  u32 __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  u32 __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  u32 __cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  u32 __cil_tmp43 ;

  {
  {
  __cil_tmp4 = etdev->regs;
  __cil_tmp5 = & __cil_tmp4->macstat.Carry1;
  __cil_tmp6 = (void const volatile   *)__cil_tmp5;
  Carry1 = readl(__cil_tmp6);
  __cil_tmp7 = etdev->regs;
  __cil_tmp8 = & __cil_tmp7->macstat.Carry2;
  __cil_tmp9 = (void const volatile   *)__cil_tmp8;
  Carry2 = readl(__cil_tmp9);
  __cil_tmp10 = etdev->regs;
  __cil_tmp11 = & __cil_tmp10->macstat.Carry1;
  __cil_tmp12 = (void volatile   *)__cil_tmp11;
  writel(Carry1, __cil_tmp12);
  __cil_tmp13 = etdev->regs;
  __cil_tmp14 = & __cil_tmp13->macstat.Carry2;
  __cil_tmp15 = (void volatile   *)__cil_tmp14;
  writel(Carry2, __cil_tmp15);
  }
  {
  __cil_tmp16 = Carry1 & 16384U;
  if (__cil_tmp16 != 0U) {
    __cil_tmp17 = etdev->Stats.code_violations;
    etdev->Stats.code_violations = __cil_tmp17 + 65536U;
  } else {

  }
  }
  {
  __cil_tmp18 = Carry1 & 256U;
  if (__cil_tmp18 != 0U) {
    __cil_tmp19 = etdev->Stats.alignment_err;
    etdev->Stats.alignment_err = __cil_tmp19 + 4096U;
  } else {

  }
  }
  {
  __cil_tmp20 = Carry1 & 128U;
  if (__cil_tmp20 != 0U) {
    __cil_tmp21 = etdev->Stats.length_err;
    etdev->Stats.length_err = __cil_tmp21 + 65536U;
  } else {

  }
  }
  {
  __cil_tmp22 = Carry1 & 4U;
  if (__cil_tmp22 != 0U) {
    __cil_tmp23 = etdev->Stats.other_errors;
    etdev->Stats.other_errors = __cil_tmp23 + 65536U;
  } else {

  }
  }
  {
  __cil_tmp24 = Carry1 & 64U;
  if (__cil_tmp24 != 0U) {
    __cil_tmp25 = etdev->Stats.crc_err;
    etdev->Stats.crc_err = __cil_tmp25 + 65536U;
  } else {

  }
  }
  {
  __cil_tmp26 = Carry1 & 8U;
  if (__cil_tmp26 != 0U) {
    __cil_tmp27 = etdev->Stats.rx_ov_flow;
    etdev->Stats.rx_ov_flow = __cil_tmp27 + 65536U;
  } else {

  }
  }
  {
  __cil_tmp28 = (int )Carry1;
  if (__cil_tmp28 & 1) {
    __cil_tmp29 = etdev->Stats.norcvbuf;
    etdev->Stats.norcvbuf = __cil_tmp29 + 65536U;
  } else {

  }
  }
  {
  __cil_tmp30 = Carry2 & 65536U;
  if (__cil_tmp30 != 0U) {
    __cil_tmp31 = etdev->Stats.max_pkt_error;
    etdev->Stats.max_pkt_error = __cil_tmp31 + 4096U;
  } else {

  }
  }
  {
  __cil_tmp32 = Carry2 & 32768U;
  if (__cil_tmp32 != 0U) {
    __cil_tmp33 = etdev->Stats.tx_uflo;
    etdev->Stats.tx_uflo = __cil_tmp33 + 4096U;
  } else {

  }
  }
  {
  __cil_tmp34 = Carry2 & 64U;
  if (__cil_tmp34 != 0U) {
    __cil_tmp35 = etdev->Stats.first_collision;
    etdev->Stats.first_collision = __cil_tmp35 + 4096U;
  } else {

  }
  }
  {
  __cil_tmp36 = Carry2 & 256U;
  if (__cil_tmp36 != 0U) {
    __cil_tmp37 = etdev->Stats.tx_deferred;
    etdev->Stats.tx_deferred = __cil_tmp37 + 4096U;
  } else {

  }
  }
  {
  __cil_tmp38 = Carry2 & 32U;
  if (__cil_tmp38 != 0U) {
    __cil_tmp39 = etdev->Stats.excessive_collisions;
    etdev->Stats.excessive_collisions = __cil_tmp39 + 4096U;
  } else {

  }
  }
  {
  __cil_tmp40 = Carry2 & 16U;
  if (__cil_tmp40 != 0U) {
    __cil_tmp41 = etdev->Stats.late_collisions;
    etdev->Stats.late_collisions = __cil_tmp41 + 4096U;
  } else {

  }
  }
  {
  __cil_tmp42 = Carry2 & 4U;
  if (__cil_tmp42 != 0U) {
    __cil_tmp43 = etdev->Stats.collisions;
    etdev->Stats.collisions = __cil_tmp43 + 4096U;
  } else {

  }
  }
  return;
}
}
void SetupDeviceForMulticast(struct et131x_adapter *etdev ) 
{ struct _RXMAC_t *rxmac ;
  uint32_t nIndex ;
  uint32_t result ;
  uint32_t hash1 ;
  uint32_t hash2 ;
  uint32_t hash3 ;
  uint32_t hash4 ;
  u32 pm_csr ;
  u32 tmp ;
  ADDRESS_MAP_t *__cil_tmp11 ;
  u32 __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  u8 (*__cil_tmp15)[128U][6U] ;
  unsigned char const   *__cil_tmp16 ;
  unsigned char const   *__cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  int __cil_tmp19 ;
  int __cil_tmp20 ;
  uint32_t __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  uint32_t __cil_tmp24 ;
  int __cil_tmp25 ;
  int __cil_tmp26 ;
  uint32_t __cil_tmp27 ;
  int __cil_tmp28 ;
  int __cil_tmp29 ;
  uint32_t __cil_tmp30 ;
  int __cil_tmp31 ;
  int __cil_tmp32 ;
  uint32_t __cil_tmp33 ;
  u32 __cil_tmp34 ;
  ADDRESS_MAP_t *__cil_tmp35 ;
  u32 *__cil_tmp36 ;
  void const volatile   *__cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  u32 *__cil_tmp39 ;
  void volatile   *__cil_tmp40 ;
  u32 *__cil_tmp41 ;
  void volatile   *__cil_tmp42 ;
  u32 *__cil_tmp43 ;
  void volatile   *__cil_tmp44 ;
  u32 *__cil_tmp45 ;
  void volatile   *__cil_tmp46 ;

  {
  __cil_tmp11 = etdev->regs;
  rxmac = & __cil_tmp11->rxmac;
  hash1 = 0U;
  hash2 = 0U;
  hash3 = 0U;
  hash4 = 0U;
  {
  __cil_tmp12 = etdev->PacketFilter;
  __cil_tmp13 = __cil_tmp12 & 2U;
  if (__cil_tmp13 != 0U) {
    nIndex = 0U;
    goto ldv_35733;
    ldv_35732: 
    {
    __cil_tmp14 = (unsigned long )nIndex;
    __cil_tmp15 = & etdev->MCList;
    __cil_tmp16 = (unsigned char const   *)__cil_tmp15;
    __cil_tmp17 = __cil_tmp16 + __cil_tmp14;
    tmp = crc32_le(4294967295U, __cil_tmp17, 6UL);
    result = bitrev32(tmp);
    __cil_tmp18 = result & 1065353216U;
    result = __cil_tmp18 >> 23;
    }
    if (result <= 31U) {
      __cil_tmp19 = (int )result;
      __cil_tmp20 = 1 << __cil_tmp19;
      __cil_tmp21 = (uint32_t )__cil_tmp20;
      hash1 = __cil_tmp21 | hash1;
    } else
    if (result > 31U) {
      if (result <= 63U) {
        result = result - 32U;
        __cil_tmp22 = (int )result;
        __cil_tmp23 = 1 << __cil_tmp22;
        __cil_tmp24 = (uint32_t )__cil_tmp23;
        hash2 = __cil_tmp24 | hash2;
      } else {
        goto _L;
      }
    } else
    _L: 
    if (result > 63U) {
      if (result <= 95U) {
        result = result - 64U;
        __cil_tmp25 = (int )result;
        __cil_tmp26 = 1 << __cil_tmp25;
        __cil_tmp27 = (uint32_t )__cil_tmp26;
        hash3 = __cil_tmp27 | hash3;
      } else {
        result = result - 96U;
        __cil_tmp28 = (int )result;
        __cil_tmp29 = 1 << __cil_tmp28;
        __cil_tmp30 = (uint32_t )__cil_tmp29;
        hash4 = __cil_tmp30 | hash4;
      }
    } else {
      result = result - 96U;
      __cil_tmp31 = (int )result;
      __cil_tmp32 = 1 << __cil_tmp31;
      __cil_tmp33 = (uint32_t )__cil_tmp32;
      hash4 = __cil_tmp33 | hash4;
    }
    nIndex = nIndex + 1U;
    ldv_35733: ;
    {
    __cil_tmp34 = etdev->MCAddressCount;
    if (__cil_tmp34 > nIndex) {
      goto ldv_35732;
    } else {
      goto ldv_35734;
    }
    }
    ldv_35734: ;
  } else {

  }
  }
  {
  __cil_tmp35 = etdev->regs;
  __cil_tmp36 = & __cil_tmp35->global.pm_csr;
  __cil_tmp37 = (void const volatile   *)__cil_tmp36;
  pm_csr = readl(__cil_tmp37);
  }
  {
  __cil_tmp38 = pm_csr & 64U;
  if (__cil_tmp38 == 0U) {
    {
    __cil_tmp39 = & rxmac->multi_hash1;
    __cil_tmp40 = (void volatile   *)__cil_tmp39;
    writel(hash1, __cil_tmp40);
    __cil_tmp41 = & rxmac->multi_hash2;
    __cil_tmp42 = (void volatile   *)__cil_tmp41;
    writel(hash2, __cil_tmp42);
    __cil_tmp43 = & rxmac->multi_hash3;
    __cil_tmp44 = (void volatile   *)__cil_tmp43;
    writel(hash3, __cil_tmp44);
    __cil_tmp45 = & rxmac->multi_hash4;
    __cil_tmp46 = (void volatile   *)__cil_tmp45;
    writel(hash4, __cil_tmp46);
    }
  } else {

  }
  }
  return;
}
}
void SetupDeviceForUnicast(struct et131x_adapter *etdev ) 
{ struct _RXMAC_t *rxmac ;
  RXMAC_UNI_PF_ADDR1_t uni_pf1 ;
  RXMAC_UNI_PF_ADDR2_t uni_pf2 ;
  RXMAC_UNI_PF_ADDR3_t uni_pf3 ;
  u32 pm_csr ;
  ADDRESS_MAP_t *__cil_tmp7 ;
  ADDRESS_MAP_t *__cil_tmp8 ;
  u32 *__cil_tmp9 ;
  void const volatile   *__cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  u32 *__cil_tmp12 ;
  void volatile   *__cil_tmp13 ;
  u32 *__cil_tmp14 ;
  void volatile   *__cil_tmp15 ;
  u32 *__cil_tmp16 ;
  void volatile   *__cil_tmp17 ;

  {
  {
  __cil_tmp7 = etdev->regs;
  rxmac = & __cil_tmp7->rxmac;
  uni_pf3.bits.addr1_1 = etdev->addr[0];
  uni_pf3.bits.addr1_2 = etdev->addr[1];
  uni_pf3.bits.addr2_1 = etdev->addr[0];
  uni_pf3.bits.addr2_2 = etdev->addr[1];
  uni_pf2.bits.addr2_3 = etdev->addr[2];
  uni_pf2.bits.addr2_4 = etdev->addr[3];
  uni_pf2.bits.addr2_5 = etdev->addr[4];
  uni_pf2.bits.addr2_6 = etdev->addr[5];
  uni_pf1.bits.addr1_3 = etdev->addr[2];
  uni_pf1.bits.addr1_4 = etdev->addr[3];
  uni_pf1.bits.addr1_5 = etdev->addr[4];
  uni_pf1.bits.addr1_6 = etdev->addr[5];
  __cil_tmp8 = etdev->regs;
  __cil_tmp9 = & __cil_tmp8->global.pm_csr;
  __cil_tmp10 = (void const volatile   *)__cil_tmp9;
  pm_csr = readl(__cil_tmp10);
  }
  {
  __cil_tmp11 = pm_csr & 64U;
  if (__cil_tmp11 == 0U) {
    {
    __cil_tmp12 = & rxmac->uni_pf_addr1.value;
    __cil_tmp13 = (void volatile   *)__cil_tmp12;
    writel(uni_pf1.value, __cil_tmp13);
    __cil_tmp14 = & rxmac->uni_pf_addr2.value;
    __cil_tmp15 = (void volatile   *)__cil_tmp14;
    writel(uni_pf2.value, __cil_tmp15);
    __cil_tmp16 = & rxmac->uni_pf_addr3.value;
    __cil_tmp17 = (void volatile   *)__cil_tmp16;
    writel(uni_pf3.value, __cil_tmp17);
    }
  } else {

  }
  }
  return;
}
}
extern unsigned long _raw_spin_lock_irqsave(raw_spinlock_t * ) ;
extern void _raw_spin_unlock_irqrestore(raw_spinlock_t * , unsigned long  ) ;
__inline static raw_spinlock_t *spinlock_check(spinlock_t *lock ) 
{ 

  {
  return (& lock->ldv_6060.rlock);
}
}
__inline static void spin_unlock_irqrestore(spinlock_t *lock , unsigned long flags ) 
{ struct raw_spinlock *__cil_tmp3 ;

  {
  {
  __cil_tmp3 = & lock->ldv_6060.rlock;
  _raw_spin_unlock_irqrestore(__cil_tmp3, flags);
  }
  return;
}
}
extern void netif_carrier_on(struct net_device * ) ;
extern void netif_carrier_off(struct net_device * ) ;
int et131x_adapter_setup(struct et131x_adapter *etdev ) ;
void et131x_soft_reset(struct et131x_adapter *adapter ) ;
void EnablePhyComa(struct et131x_adapter *etdev ) ;
void ET1310_PhyInit(struct et131x_adapter *etdev ) ;
void ET1310_PhyReset(struct et131x_adapter *etdev ) ;
void ET1310_PhyPowerDown(struct et131x_adapter *etdev , bool down___0 ) ;
void ET1310_PhyAdvertise1000BaseT(struct et131x_adapter *etdev , u16 duplex ) ;
int et131x_xcvr_find(struct et131x_adapter *etdev ) ;
void et131x_setphy_normal(struct et131x_adapter *etdev ) ;
int PhyMiRead(struct et131x_adapter *etdev , u8 xcvrAddr , u8 xcvrReg , u16 *value ) ;
int32_t MiWrite(struct et131x_adapter *etdev , u8 xcvrReg , u16 value ) ;
void et131x_Mii_check(struct et131x_adapter *etdev , MI_BMSR_t bmsr , MI_BMSR_t bmsr_ints ) ;
void SetRxDmaTimer(struct et131x_adapter *etdev ) ;
void et131x_reset_recv(struct et131x_adapter *etdev ) ;
void et131x_init_send(struct et131x_adapter *adapter ) ;
void et131x_free_busy_send_packets(struct et131x_adapter *etdev ) ;
static void et131x_xcvr_init(struct et131x_adapter *etdev ) ;
int PhyMiRead(struct et131x_adapter *etdev , u8 xcvrAddr , u8 xcvrReg , u16 *value ) 
{ struct _MAC_t *mac ;
  int status ;
  u32 delay ;
  u32 miiAddr ;
  u32 miiCmd ;
  u32 miiIndicator ;
  unsigned int tmp ;
  ADDRESS_MAP_t *__cil_tmp12 ;
  u32 *__cil_tmp13 ;
  void const volatile   *__cil_tmp14 ;
  u32 *__cil_tmp15 ;
  void const volatile   *__cil_tmp16 ;
  u32 *__cil_tmp17 ;
  void volatile   *__cil_tmp18 ;
  int __cil_tmp19 ;
  int __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  u32 *__cil_tmp24 ;
  void volatile   *__cil_tmp25 ;
  u32 *__cil_tmp26 ;
  void volatile   *__cil_tmp27 ;
  u32 *__cil_tmp28 ;
  void const volatile   *__cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  struct pci_dev *__cil_tmp31 ;
  struct device *__cil_tmp32 ;
  struct device  const  *__cil_tmp33 ;
  int __cil_tmp34 ;
  struct pci_dev *__cil_tmp35 ;
  struct device *__cil_tmp36 ;
  struct device  const  *__cil_tmp37 ;
  u32 *__cil_tmp38 ;
  void const volatile   *__cil_tmp39 ;
  u32 *__cil_tmp40 ;
  void volatile   *__cil_tmp41 ;
  u32 *__cil_tmp42 ;
  void volatile   *__cil_tmp43 ;
  u32 *__cil_tmp44 ;
  void volatile   *__cil_tmp45 ;

  {
  {
  __cil_tmp12 = etdev->regs;
  mac = & __cil_tmp12->mac;
  status = 0;
  __cil_tmp13 = & mac->mii_mgmt_addr;
  __cil_tmp14 = (void const volatile   *)__cil_tmp13;
  miiAddr = readl(__cil_tmp14);
  __cil_tmp15 = & mac->mii_mgmt_cmd;
  __cil_tmp16 = (void const volatile   *)__cil_tmp15;
  miiCmd = readl(__cil_tmp16);
  __cil_tmp17 = & mac->mii_mgmt_cmd;
  __cil_tmp18 = (void volatile   *)__cil_tmp17;
  writel(0U, __cil_tmp18);
  __cil_tmp19 = (int )xcvrReg;
  __cil_tmp20 = (int )xcvrAddr;
  __cil_tmp21 = __cil_tmp20 << 8;
  __cil_tmp22 = __cil_tmp21 | __cil_tmp19;
  __cil_tmp23 = (unsigned int )__cil_tmp22;
  __cil_tmp24 = & mac->mii_mgmt_addr;
  __cil_tmp25 = (void volatile   *)__cil_tmp24;
  writel(__cil_tmp23, __cil_tmp25);
  delay = 0U;
  __cil_tmp26 = & mac->mii_mgmt_cmd;
  __cil_tmp27 = (void volatile   *)__cil_tmp26;
  writel(1U, __cil_tmp27);
  }
  ldv_35671: 
  {
  __const_udelay(214750UL);
  delay = delay + 1U;
  __cil_tmp28 = & mac->mii_mgmt_indicator;
  __cil_tmp29 = (void const volatile   *)__cil_tmp28;
  miiIndicator = readl(__cil_tmp29);
  }
  {
  __cil_tmp30 = miiIndicator & 5U;
  if (__cil_tmp30 != 0U) {
    if (delay <= 49U) {
      goto ldv_35671;
    } else {
      goto ldv_35672;
    }
  } else {
    goto ldv_35672;
  }
  }
  ldv_35672: ;
  if (delay == 50U) {
    {
    __cil_tmp31 = etdev->pdev;
    __cil_tmp32 = & __cil_tmp31->dev;
    __cil_tmp33 = (struct device  const  *)__cil_tmp32;
    __cil_tmp34 = (int )xcvrReg;
    dev_warn(__cil_tmp33, "xcvrReg 0x%08x could not be read\n", __cil_tmp34);
    __cil_tmp35 = etdev->pdev;
    __cil_tmp36 = & __cil_tmp35->dev;
    __cil_tmp37 = (struct device  const  *)__cil_tmp36;
    dev_warn(__cil_tmp37, "status is  0x%08x\n", miiIndicator);
    status = -5;
    }
  } else {

  }
  {
  __cil_tmp38 = & mac->mii_mgmt_stat;
  __cil_tmp39 = (void const volatile   *)__cil_tmp38;
  tmp = readl(__cil_tmp39);
  *value = (u16 )tmp;
  __cil_tmp40 = & mac->mii_mgmt_cmd;
  __cil_tmp41 = (void volatile   *)__cil_tmp40;
  writel(0U, __cil_tmp41);
  __cil_tmp42 = & mac->mii_mgmt_addr;
  __cil_tmp43 = (void volatile   *)__cil_tmp42;
  writel(miiAddr, __cil_tmp43);
  __cil_tmp44 = & mac->mii_mgmt_cmd;
  __cil_tmp45 = (void volatile   *)__cil_tmp44;
  writel(miiCmd, __cil_tmp45);
  }
  return (status);
}
}
int32_t MiWrite(struct et131x_adapter *etdev , u8 xcvrReg , u16 value ) 
{ struct _MAC_t *mac ;
  int status ;
  u8 xcvrAddr ;
  u32 delay ;
  u32 miiAddr ;
  u32 miiCmd ;
  u32 miiIndicator ;
  u16 TempValue ;
  unsigned int tmp ;
  ADDRESS_MAP_t *__cil_tmp13 ;
  u32 *__cil_tmp14 ;
  void const volatile   *__cil_tmp15 ;
  u32 *__cil_tmp16 ;
  void const volatile   *__cil_tmp17 ;
  u32 *__cil_tmp18 ;
  void volatile   *__cil_tmp19 ;
  int __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  u32 *__cil_tmp25 ;
  void volatile   *__cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  u32 *__cil_tmp28 ;
  void volatile   *__cil_tmp29 ;
  u32 *__cil_tmp30 ;
  void const volatile   *__cil_tmp31 ;
  int __cil_tmp32 ;
  struct pci_dev *__cil_tmp33 ;
  struct device *__cil_tmp34 ;
  struct device  const  *__cil_tmp35 ;
  int __cil_tmp36 ;
  struct pci_dev *__cil_tmp37 ;
  struct device *__cil_tmp38 ;
  struct device  const  *__cil_tmp39 ;
  u32 *__cil_tmp40 ;
  void const volatile   *__cil_tmp41 ;
  struct pci_dev *__cil_tmp42 ;
  struct device *__cil_tmp43 ;
  struct device  const  *__cil_tmp44 ;
  u8 __cil_tmp45 ;
  int __cil_tmp46 ;
  u8 __cil_tmp47 ;
  int __cil_tmp48 ;
  u8 __cil_tmp49 ;
  u32 *__cil_tmp50 ;
  void volatile   *__cil_tmp51 ;
  u32 *__cil_tmp52 ;
  void volatile   *__cil_tmp53 ;
  u32 *__cil_tmp54 ;
  void volatile   *__cil_tmp55 ;

  {
  {
  __cil_tmp13 = etdev->regs;
  mac = & __cil_tmp13->mac;
  status = 0;
  xcvrAddr = etdev->Stats.xcvr_addr;
  __cil_tmp14 = & mac->mii_mgmt_addr;
  __cil_tmp15 = (void const volatile   *)__cil_tmp14;
  miiAddr = readl(__cil_tmp15);
  __cil_tmp16 = & mac->mii_mgmt_cmd;
  __cil_tmp17 = (void const volatile   *)__cil_tmp16;
  miiCmd = readl(__cil_tmp17);
  __cil_tmp18 = & mac->mii_mgmt_cmd;
  __cil_tmp19 = (void volatile   *)__cil_tmp18;
  writel(0U, __cil_tmp19);
  __cil_tmp20 = (int )xcvrReg;
  __cil_tmp21 = (int )xcvrAddr;
  __cil_tmp22 = __cil_tmp21 << 8;
  __cil_tmp23 = __cil_tmp22 | __cil_tmp20;
  __cil_tmp24 = (unsigned int )__cil_tmp23;
  __cil_tmp25 = & mac->mii_mgmt_addr;
  __cil_tmp26 = (void volatile   *)__cil_tmp25;
  writel(__cil_tmp24, __cil_tmp26);
  __cil_tmp27 = (unsigned int )value;
  __cil_tmp28 = & mac->mii_mgmt_ctrl;
  __cil_tmp29 = (void volatile   *)__cil_tmp28;
  writel(__cil_tmp27, __cil_tmp29);
  delay = 0U;
  }
  ldv_35685: 
  {
  __const_udelay(214750UL);
  delay = delay + 1U;
  __cil_tmp30 = & mac->mii_mgmt_indicator;
  __cil_tmp31 = (void const volatile   *)__cil_tmp30;
  miiIndicator = readl(__cil_tmp31);
  }
  {
  __cil_tmp32 = (int )miiIndicator;
  if (__cil_tmp32 & 1) {
    if (delay <= 99U) {
      goto ldv_35685;
    } else {
      goto ldv_35686;
    }
  } else {
    goto ldv_35686;
  }
  }
  ldv_35686: ;
  if (delay == 100U) {
    {
    __cil_tmp33 = etdev->pdev;
    __cil_tmp34 = & __cil_tmp33->dev;
    __cil_tmp35 = (struct device  const  *)__cil_tmp34;
    __cil_tmp36 = (int )xcvrReg;
    dev_warn(__cil_tmp35, "xcvrReg 0x%08x could not be written", __cil_tmp36);
    __cil_tmp37 = etdev->pdev;
    __cil_tmp38 = & __cil_tmp37->dev;
    __cil_tmp39 = (struct device  const  *)__cil_tmp38;
    dev_warn(__cil_tmp39, "status is  0x%08x\n", miiIndicator);
    __cil_tmp40 = & mac->mii_mgmt_cmd;
    __cil_tmp41 = (void const volatile   *)__cil_tmp40;
    tmp = readl(__cil_tmp41);
    __cil_tmp42 = etdev->pdev;
    __cil_tmp43 = & __cil_tmp42->dev;
    __cil_tmp44 = (struct device  const  *)__cil_tmp43;
    dev_warn(__cil_tmp44, "command is  0x%08x\n", tmp);
    __cil_tmp45 = etdev->Stats.xcvr_addr;
    __cil_tmp46 = (int )__cil_tmp45;
    __cil_tmp47 = (u8 )__cil_tmp46;
    __cil_tmp48 = (int )xcvrReg;
    __cil_tmp49 = (u8 )__cil_tmp48;
    PhyMiRead(etdev, __cil_tmp47, __cil_tmp49, & TempValue);
    status = -5;
    }
  } else {

  }
  {
  __cil_tmp50 = & mac->mii_mgmt_cmd;
  __cil_tmp51 = (void volatile   *)__cil_tmp50;
  writel(0U, __cil_tmp51);
  __cil_tmp52 = & mac->mii_mgmt_addr;
  __cil_tmp53 = (void volatile   *)__cil_tmp52;
  writel(miiAddr, __cil_tmp53);
  __cil_tmp54 = & mac->mii_mgmt_cmd;
  __cil_tmp55 = (void volatile   *)__cil_tmp54;
  writel(miiCmd, __cil_tmp55);
  }
  return (status);
}
}
int et131x_xcvr_find(struct et131x_adapter *etdev ) 
{ u8 xcvr_addr ;
  u16 idr1 ;
  u16 idr2 ;
  u32 xcvr_id ;
  int __cil_tmp6 ;
  u8 __cil_tmp7 ;
  u8 __cil_tmp8 ;
  int __cil_tmp9 ;
  u8 __cil_tmp10 ;
  u8 __cil_tmp11 ;
  int __cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;
  unsigned int __cil_tmp20 ;

  {
  xcvr_addr = (u8 )0U;
  goto ldv_35696;
  ldv_35695: 
  {
  __cil_tmp6 = (int )xcvr_addr;
  __cil_tmp7 = (u8 )__cil_tmp6;
  __cil_tmp8 = (u8 )2;
  PhyMiRead(etdev, __cil_tmp7, __cil_tmp8, & idr1);
  __cil_tmp9 = (int )xcvr_addr;
  __cil_tmp10 = (u8 )__cil_tmp9;
  __cil_tmp11 = (u8 )3;
  PhyMiRead(etdev, __cil_tmp10, __cil_tmp11, & idr2);
  __cil_tmp12 = (int )idr2;
  __cil_tmp13 = (int )idr1;
  __cil_tmp14 = __cil_tmp13 << 16;
  __cil_tmp15 = __cil_tmp14 | __cil_tmp12;
  xcvr_id = (unsigned int )__cil_tmp15;
  }
  {
  __cil_tmp16 = (unsigned int )idr1;
  if (__cil_tmp16 != 0U) {
    {
    __cil_tmp17 = (unsigned int )idr1;
    if (__cil_tmp17 != 65535U) {
      etdev->Stats.xcvr_id = xcvr_id;
      etdev->Stats.xcvr_addr = xcvr_addr;
      return (0);
    } else {

    }
    }
  } else {

  }
  }
  __cil_tmp18 = (int )xcvr_addr;
  __cil_tmp19 = __cil_tmp18 + 1;
  xcvr_addr = (u8 )__cil_tmp19;
  ldv_35696: ;
  {
  __cil_tmp20 = (unsigned int )xcvr_addr;
  if (__cil_tmp20 <= 31U) {
    goto ldv_35695;
  } else {
    goto ldv_35697;
  }
  }
  ldv_35697: ;
  return (-19);
}
}
void ET1310_PhyReset(struct et131x_adapter *etdev ) 
{ u8 __cil_tmp2 ;
  u16 __cil_tmp3 ;

  {
  {
  __cil_tmp2 = (u8 )0;
  __cil_tmp3 = (u16 )32768;
  MiWrite(etdev, __cil_tmp2, __cil_tmp3);
  }
  return;
}
}
void ET1310_PhyPowerDown(struct et131x_adapter *etdev , bool down___0 ) 
{ u16 data ;
  u8 __cil_tmp4 ;
  int __cil_tmp5 ;
  u8 __cil_tmp6 ;
  u8 __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  u8 __cil_tmp12 ;
  int __cil_tmp13 ;
  u16 __cil_tmp14 ;

  {
  {
  __cil_tmp4 = etdev->Stats.xcvr_addr;
  __cil_tmp5 = (int )__cil_tmp4;
  __cil_tmp6 = (u8 )__cil_tmp5;
  __cil_tmp7 = (u8 )0;
  PhyMiRead(etdev, __cil_tmp6, __cil_tmp7, & data);
  __cil_tmp8 = (unsigned int )data;
  __cil_tmp9 = __cil_tmp8 & 63487U;
  data = (u16 )__cil_tmp9;
  }
  if ((int )down___0) {
    __cil_tmp10 = (unsigned int )data;
    __cil_tmp11 = __cil_tmp10 | 2048U;
    data = (u16 )__cil_tmp11;
  } else {

  }
  {
  __cil_tmp12 = (u8 )0;
  __cil_tmp13 = (int )data;
  __cil_tmp14 = (u16 )__cil_tmp13;
  MiWrite(etdev, __cil_tmp12, __cil_tmp14);
  }
  return;
}
}
static void ET1310_PhyAutoNeg(struct et131x_adapter *etdev , bool enable ) 
{ u16 data ;
  u8 __cil_tmp4 ;
  int __cil_tmp5 ;
  u8 __cil_tmp6 ;
  u8 __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  u8 __cil_tmp12 ;
  int __cil_tmp13 ;
  u16 __cil_tmp14 ;

  {
  {
  __cil_tmp4 = etdev->Stats.xcvr_addr;
  __cil_tmp5 = (int )__cil_tmp4;
  __cil_tmp6 = (u8 )__cil_tmp5;
  __cil_tmp7 = (u8 )0;
  PhyMiRead(etdev, __cil_tmp6, __cil_tmp7, & data);
  __cil_tmp8 = (unsigned int )data;
  __cil_tmp9 = __cil_tmp8 & 61439U;
  data = (u16 )__cil_tmp9;
  }
  if ((int )enable) {
    __cil_tmp10 = (unsigned int )data;
    __cil_tmp11 = __cil_tmp10 | 4096U;
    data = (u16 )__cil_tmp11;
  } else {

  }
  {
  __cil_tmp12 = (u8 )0;
  __cil_tmp13 = (int )data;
  __cil_tmp14 = (u16 )__cil_tmp13;
  MiWrite(etdev, __cil_tmp12, __cil_tmp14);
  }
  return;
}
}
static void ET1310_PhyDuplexMode(struct et131x_adapter *etdev , u16 duplex ) 
{ u16 data ;
  u8 __cil_tmp4 ;
  int __cil_tmp5 ;
  u8 __cil_tmp6 ;
  u8 __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  u8 __cil_tmp13 ;
  int __cil_tmp14 ;
  u16 __cil_tmp15 ;

  {
  {
  __cil_tmp4 = etdev->Stats.xcvr_addr;
  __cil_tmp5 = (int )__cil_tmp4;
  __cil_tmp6 = (u8 )__cil_tmp5;
  __cil_tmp7 = (u8 )0;
  PhyMiRead(etdev, __cil_tmp6, __cil_tmp7, & data);
  __cil_tmp8 = (unsigned int )data;
  __cil_tmp9 = __cil_tmp8 & 65279U;
  data = (u16 )__cil_tmp9;
  }
  {
  __cil_tmp10 = (unsigned int )duplex;
  if (__cil_tmp10 == 1U) {
    __cil_tmp11 = (unsigned int )data;
    __cil_tmp12 = __cil_tmp11 | 256U;
    data = (u16 )__cil_tmp12;
  } else {

  }
  }
  {
  __cil_tmp13 = (u8 )0;
  __cil_tmp14 = (int )data;
  __cil_tmp15 = (u16 )__cil_tmp14;
  MiWrite(etdev, __cil_tmp13, __cil_tmp15);
  }
  return;
}
}
static void ET1310_PhySpeedSelect(struct et131x_adapter *etdev , u16 speed ) 
{ u16 data ;
  u16 bits[3U] ;
  u8 __cil_tmp5 ;
  int __cil_tmp6 ;
  u8 __cil_tmp7 ;
  u8 __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  u8 __cil_tmp11 ;
  int __cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  u16 __cil_tmp15 ;

  {
  {
  bits[0] = (u16 )0U;
  bits[1] = (u16 )8192U;
  bits[2] = (u16 )64U;
  __cil_tmp5 = etdev->Stats.xcvr_addr;
  __cil_tmp6 = (int )__cil_tmp5;
  __cil_tmp7 = (u8 )__cil_tmp6;
  __cil_tmp8 = (u8 )0;
  PhyMiRead(etdev, __cil_tmp7, __cil_tmp8, & data);
  __cil_tmp9 = (unsigned int )data;
  __cil_tmp10 = __cil_tmp9 & 57279U;
  data = (u16 )__cil_tmp10;
  __cil_tmp11 = (u8 )0;
  __cil_tmp12 = (int )data;
  __cil_tmp13 = (int )bits[(int )speed];
  __cil_tmp14 = __cil_tmp13 | __cil_tmp12;
  __cil_tmp15 = (u16 )__cil_tmp14;
  MiWrite(etdev, __cil_tmp11, __cil_tmp15);
  }
  return;
}
}
static void ET1310_PhyLinkStatus(struct et131x_adapter *etdev , u8 *link_status ,
                                 u32 *autoneg , u32 *linkspeed , u32 *duplex_mode ,
                                 u32 *mdi_mdix , u32 *masterslave , u32 *polarity ) 
{ u16 mistatus ;
  u16 is1000BaseT ;
  u16 vmi_phystatus ;
  u16 control ;
  u8 __cil_tmp13 ;
  int __cil_tmp14 ;
  u8 __cil_tmp15 ;
  u8 __cil_tmp16 ;
  u8 __cil_tmp17 ;
  int __cil_tmp18 ;
  u8 __cil_tmp19 ;
  u8 __cil_tmp20 ;
  u8 __cil_tmp21 ;
  int __cil_tmp22 ;
  u8 __cil_tmp23 ;
  u8 __cil_tmp24 ;
  u8 __cil_tmp25 ;
  int __cil_tmp26 ;
  u8 __cil_tmp27 ;
  u8 __cil_tmp28 ;
  int __cil_tmp29 ;
  int __cil_tmp30 ;
  int __cil_tmp31 ;
  int __cil_tmp32 ;
  int __cil_tmp33 ;
  int __cil_tmp34 ;
  int __cil_tmp35 ;
  int __cil_tmp36 ;
  int __cil_tmp37 ;
  int __cil_tmp38 ;
  int __cil_tmp39 ;
  int __cil_tmp40 ;
  int __cil_tmp41 ;
  int __cil_tmp42 ;
  int __cil_tmp43 ;
  int __cil_tmp44 ;
  int __cil_tmp45 ;
  int __cil_tmp46 ;
  int __cil_tmp47 ;
  int __cil_tmp48 ;

  {
  {
  mistatus = (u16 )0U;
  is1000BaseT = (u16 )0U;
  vmi_phystatus = (u16 )0U;
  control = (u16 )0U;
  __cil_tmp13 = etdev->Stats.xcvr_addr;
  __cil_tmp14 = (int )__cil_tmp13;
  __cil_tmp15 = (u8 )__cil_tmp14;
  __cil_tmp16 = (u8 )1;
  PhyMiRead(etdev, __cil_tmp15, __cil_tmp16, & mistatus);
  __cil_tmp17 = etdev->Stats.xcvr_addr;
  __cil_tmp18 = (int )__cil_tmp17;
  __cil_tmp19 = (u8 )__cil_tmp18;
  __cil_tmp20 = (u8 )10;
  PhyMiRead(etdev, __cil_tmp19, __cil_tmp20, & is1000BaseT);
  __cil_tmp21 = etdev->Stats.xcvr_addr;
  __cil_tmp22 = (int )__cil_tmp21;
  __cil_tmp23 = (u8 )__cil_tmp22;
  __cil_tmp24 = (u8 )26;
  PhyMiRead(etdev, __cil_tmp23, __cil_tmp24, & vmi_phystatus);
  __cil_tmp25 = etdev->Stats.xcvr_addr;
  __cil_tmp26 = (int )__cil_tmp25;
  __cil_tmp27 = (u8 )__cil_tmp26;
  __cil_tmp28 = (u8 )0;
  PhyMiRead(etdev, __cil_tmp27, __cil_tmp28, & control);
  __cil_tmp29 = (int )vmi_phystatus;
  __cil_tmp30 = __cil_tmp29 & 64;
  __cil_tmp31 = __cil_tmp30 != 0;
  *link_status = (u8 )__cil_tmp31;
  }
  {
  __cil_tmp32 = (int )control;
  __cil_tmp33 = __cil_tmp32 & 4096;
  if (__cil_tmp33 != 0) {
    __cil_tmp34 = (int )vmi_phystatus;
    __cil_tmp35 = __cil_tmp34 & 32;
    __cil_tmp36 = __cil_tmp35 != 0;
    *autoneg = (u32 )__cil_tmp36;
  } else {
    *autoneg = 2U;
  }
  }
  __cil_tmp37 = (int )vmi_phystatus;
  __cil_tmp38 = __cil_tmp37 & 768;
  __cil_tmp39 = __cil_tmp38 >> 8;
  *linkspeed = (u32 )__cil_tmp39;
  __cil_tmp40 = (int )vmi_phystatus;
  __cil_tmp41 = __cil_tmp40 & 128;
  __cil_tmp42 = __cil_tmp41 >> 7;
  *duplex_mode = (u32 )__cil_tmp42;
  *mdi_mdix = 0U;
  __cil_tmp43 = (int )is1000BaseT;
  __cil_tmp44 = __cil_tmp43 & 16384;
  __cil_tmp45 = __cil_tmp44 != 0;
  *masterslave = (u32 )__cil_tmp45;
  __cil_tmp46 = (int )vmi_phystatus;
  __cil_tmp47 = __cil_tmp46 & 1024;
  __cil_tmp48 = __cil_tmp47 != 0;
  *polarity = (u32 )__cil_tmp48;
  return;
}
}
static void ET1310_PhyAndOrReg(struct et131x_adapter *etdev , u16 regnum , u16 andMask ,
                               u16 orMask ) 
{ u16 reg ;
  u8 __cil_tmp6 ;
  int __cil_tmp7 ;
  u8 __cil_tmp8 ;
  u8 __cil_tmp9 ;
  int __cil_tmp10 ;
  u8 __cil_tmp11 ;
  int __cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  u8 __cil_tmp18 ;
  int __cil_tmp19 ;
  u8 __cil_tmp20 ;
  int __cil_tmp21 ;
  u16 __cil_tmp22 ;

  {
  {
  __cil_tmp6 = etdev->Stats.xcvr_addr;
  __cil_tmp7 = (int )__cil_tmp6;
  __cil_tmp8 = (u8 )__cil_tmp7;
  __cil_tmp9 = (u8 )regnum;
  __cil_tmp10 = (int )__cil_tmp9;
  __cil_tmp11 = (u8 )__cil_tmp10;
  PhyMiRead(etdev, __cil_tmp8, __cil_tmp11, & reg);
  __cil_tmp12 = (int )andMask;
  __cil_tmp13 = (int )reg;
  __cil_tmp14 = __cil_tmp13 & __cil_tmp12;
  reg = (u16 )__cil_tmp14;
  __cil_tmp15 = (int )orMask;
  __cil_tmp16 = (int )reg;
  __cil_tmp17 = __cil_tmp16 | __cil_tmp15;
  reg = (u16 )__cil_tmp17;
  __cil_tmp18 = (u8 )regnum;
  __cil_tmp19 = (int )__cil_tmp18;
  __cil_tmp20 = (u8 )__cil_tmp19;
  __cil_tmp21 = (int )reg;
  __cil_tmp22 = (u16 )__cil_tmp21;
  MiWrite(etdev, __cil_tmp20, __cil_tmp22);
  }
  return;
}
}
void ET1310_PhyAccessMiBit(struct et131x_adapter *etdev , u16 action , u16 regnum ,
                           u16 bitnum , u8 *value ) 
{ u16 reg ;
  u16 mask ;
  int __cil_tmp8 ;
  int __cil_tmp9 ;
  u8 __cil_tmp10 ;
  int __cil_tmp11 ;
  u8 __cil_tmp12 ;
  u8 __cil_tmp13 ;
  int __cil_tmp14 ;
  u8 __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;
  int __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  u8 __cil_tmp24 ;
  int __cil_tmp25 ;
  u8 __cil_tmp26 ;
  int __cil_tmp27 ;
  int __cil_tmp28 ;
  int __cil_tmp29 ;
  u16 __cil_tmp30 ;
  u8 __cil_tmp31 ;
  int __cil_tmp32 ;
  u8 __cil_tmp33 ;
  short __cil_tmp34 ;
  int __cil_tmp35 ;
  short __cil_tmp36 ;
  int __cil_tmp37 ;
  int __cil_tmp38 ;
  int __cil_tmp39 ;
  u16 __cil_tmp40 ;
  int __cil_tmp41 ;
  u16 __cil_tmp42 ;

  {
  {
  __cil_tmp8 = (int )bitnum;
  __cil_tmp9 = 1 << __cil_tmp8;
  mask = (u16 )__cil_tmp9;
  __cil_tmp10 = etdev->Stats.xcvr_addr;
  __cil_tmp11 = (int )__cil_tmp10;
  __cil_tmp12 = (u8 )__cil_tmp11;
  __cil_tmp13 = (u8 )regnum;
  __cil_tmp14 = (int )__cil_tmp13;
  __cil_tmp15 = (u8 )__cil_tmp14;
  PhyMiRead(etdev, __cil_tmp12, __cil_tmp15, & reg);
  }
  {
  __cil_tmp16 = (int )action;
  if (__cil_tmp16 == 2) {
    goto case_2;
  } else {
    {
    __cil_tmp17 = (int )action;
    if (__cil_tmp17 == 1) {
      goto case_1;
    } else {
      {
      __cil_tmp18 = (int )action;
      if (__cil_tmp18 == 0) {
        goto case_0;
      } else {
        goto switch_default;
        if (0) {
          case_2: 
          __cil_tmp19 = (int )bitnum;
          __cil_tmp20 = (int )mask;
          __cil_tmp21 = (int )reg;
          __cil_tmp22 = __cil_tmp21 & __cil_tmp20;
          __cil_tmp23 = __cil_tmp22 >> __cil_tmp19;
          *value = (u8 )__cil_tmp23;
          goto ldv_35753;
          case_1: 
          {
          __cil_tmp24 = (u8 )regnum;
          __cil_tmp25 = (int )__cil_tmp24;
          __cil_tmp26 = (u8 )__cil_tmp25;
          __cil_tmp27 = (int )mask;
          __cil_tmp28 = (int )reg;
          __cil_tmp29 = __cil_tmp28 | __cil_tmp27;
          __cil_tmp30 = (u16 )__cil_tmp29;
          MiWrite(etdev, __cil_tmp26, __cil_tmp30);
          }
          goto ldv_35753;
          case_0: 
          {
          __cil_tmp31 = (u8 )regnum;
          __cil_tmp32 = (int )__cil_tmp31;
          __cil_tmp33 = (u8 )__cil_tmp32;
          __cil_tmp34 = (short )reg;
          __cil_tmp35 = (int )__cil_tmp34;
          __cil_tmp36 = (short )mask;
          __cil_tmp37 = (int )__cil_tmp36;
          __cil_tmp38 = ~ __cil_tmp37;
          __cil_tmp39 = __cil_tmp38 & __cil_tmp35;
          __cil_tmp40 = (u16 )__cil_tmp39;
          __cil_tmp41 = (int )__cil_tmp40;
          __cil_tmp42 = (u16 )__cil_tmp41;
          MiWrite(etdev, __cil_tmp33, __cil_tmp42);
          }
          goto ldv_35753;
          switch_default: ;
          goto ldv_35753;
        } else {

        }
      }
      }
    }
    }
  }
  }
  ldv_35753: ;
  return;
}
}
void ET1310_PhyAdvertise1000BaseT(struct et131x_adapter *etdev , u16 duplex ) 
{ u16 data ;
  u8 __cil_tmp4 ;
  int __cil_tmp5 ;
  u8 __cil_tmp6 ;
  u8 __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  u8 __cil_tmp20 ;
  int __cil_tmp21 ;
  u16 __cil_tmp22 ;

  {
  {
  __cil_tmp4 = etdev->Stats.xcvr_addr;
  __cil_tmp5 = (int )__cil_tmp4;
  __cil_tmp6 = (u8 )__cil_tmp5;
  __cil_tmp7 = (u8 )9;
  PhyMiRead(etdev, __cil_tmp6, __cil_tmp7, & data);
  __cil_tmp8 = (unsigned int )data;
  __cil_tmp9 = __cil_tmp8 & 64767U;
  data = (u16 )__cil_tmp9;
  }
  {
  __cil_tmp10 = (int )duplex;
  if (__cil_tmp10 == 0) {
    goto case_0;
  } else {
    {
    __cil_tmp11 = (int )duplex;
    if (__cil_tmp11 == 1) {
      goto case_1;
    } else {
      {
      __cil_tmp12 = (int )duplex;
      if (__cil_tmp12 == 2) {
        goto case_2;
      } else {
        {
        __cil_tmp13 = (int )duplex;
        if (__cil_tmp13 == 3) {
          goto case_3;
        } else {
          goto switch_default;
          if (0) {
            case_0: ;
            goto ldv_35763;
            case_1: 
            __cil_tmp14 = (unsigned int )data;
            __cil_tmp15 = __cil_tmp14 | 512U;
            data = (u16 )__cil_tmp15;
            goto ldv_35763;
            case_2: 
            __cil_tmp16 = (unsigned int )data;
            __cil_tmp17 = __cil_tmp16 | 256U;
            data = (u16 )__cil_tmp17;
            goto ldv_35763;
            case_3: ;
            switch_default: 
            __cil_tmp18 = (unsigned int )data;
            __cil_tmp19 = __cil_tmp18 | 768U;
            data = (u16 )__cil_tmp19;
            goto ldv_35763;
          } else {

          }
        }
        }
      }
      }
    }
    }
  }
  }
  ldv_35763: 
  {
  __cil_tmp20 = (u8 )9;
  __cil_tmp21 = (int )data;
  __cil_tmp22 = (u16 )__cil_tmp21;
  MiWrite(etdev, __cil_tmp20, __cil_tmp22);
  }
  return;
}
}
static void ET1310_PhyAdvertise100BaseT(struct et131x_adapter *etdev , u16 duplex ) 
{ u16 data ;
  u8 __cil_tmp4 ;
  int __cil_tmp5 ;
  u8 __cil_tmp6 ;
  u8 __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  u8 __cil_tmp20 ;
  int __cil_tmp21 ;
  u16 __cil_tmp22 ;

  {
  {
  __cil_tmp4 = etdev->Stats.xcvr_addr;
  __cil_tmp5 = (int )__cil_tmp4;
  __cil_tmp6 = (u8 )__cil_tmp5;
  __cil_tmp7 = (u8 )4;
  PhyMiRead(etdev, __cil_tmp6, __cil_tmp7, & data);
  __cil_tmp8 = (unsigned int )data;
  __cil_tmp9 = __cil_tmp8 & 65151U;
  data = (u16 )__cil_tmp9;
  }
  {
  __cil_tmp10 = (int )duplex;
  if (__cil_tmp10 == 0) {
    goto case_0;
  } else {
    {
    __cil_tmp11 = (int )duplex;
    if (__cil_tmp11 == 1) {
      goto case_1;
    } else {
      {
      __cil_tmp12 = (int )duplex;
      if (__cil_tmp12 == 2) {
        goto case_2;
      } else {
        {
        __cil_tmp13 = (int )duplex;
        if (__cil_tmp13 == 3) {
          goto case_3;
        } else {
          goto switch_default;
          if (0) {
            case_0: ;
            goto ldv_35774;
            case_1: 
            __cil_tmp14 = (unsigned int )data;
            __cil_tmp15 = __cil_tmp14 | 256U;
            data = (u16 )__cil_tmp15;
            goto ldv_35774;
            case_2: 
            __cil_tmp16 = (unsigned int )data;
            __cil_tmp17 = __cil_tmp16 | 128U;
            data = (u16 )__cil_tmp17;
            goto ldv_35774;
            case_3: ;
            switch_default: 
            __cil_tmp18 = (unsigned int )data;
            __cil_tmp19 = __cil_tmp18 | 384U;
            data = (u16 )__cil_tmp19;
            goto ldv_35774;
          } else {

          }
        }
        }
      }
      }
    }
    }
  }
  }
  ldv_35774: 
  {
  __cil_tmp20 = (u8 )4;
  __cil_tmp21 = (int )data;
  __cil_tmp22 = (u16 )__cil_tmp21;
  MiWrite(etdev, __cil_tmp20, __cil_tmp22);
  }
  return;
}
}
static void ET1310_PhyAdvertise10BaseT(struct et131x_adapter *etdev , u16 duplex ) 
{ u16 data ;
  u8 __cil_tmp4 ;
  int __cil_tmp5 ;
  u8 __cil_tmp6 ;
  u8 __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  u8 __cil_tmp20 ;
  int __cil_tmp21 ;
  u16 __cil_tmp22 ;

  {
  {
  __cil_tmp4 = etdev->Stats.xcvr_addr;
  __cil_tmp5 = (int )__cil_tmp4;
  __cil_tmp6 = (u8 )__cil_tmp5;
  __cil_tmp7 = (u8 )4;
  PhyMiRead(etdev, __cil_tmp6, __cil_tmp7, & data);
  __cil_tmp8 = (unsigned int )data;
  __cil_tmp9 = __cil_tmp8 & 65439U;
  data = (u16 )__cil_tmp9;
  }
  {
  __cil_tmp10 = (int )duplex;
  if (__cil_tmp10 == 0) {
    goto case_0;
  } else {
    {
    __cil_tmp11 = (int )duplex;
    if (__cil_tmp11 == 1) {
      goto case_1;
    } else {
      {
      __cil_tmp12 = (int )duplex;
      if (__cil_tmp12 == 2) {
        goto case_2;
      } else {
        {
        __cil_tmp13 = (int )duplex;
        if (__cil_tmp13 == 3) {
          goto case_3;
        } else {
          goto switch_default;
          if (0) {
            case_0: ;
            goto ldv_35785;
            case_1: 
            __cil_tmp14 = (unsigned int )data;
            __cil_tmp15 = __cil_tmp14 | 64U;
            data = (u16 )__cil_tmp15;
            goto ldv_35785;
            case_2: 
            __cil_tmp16 = (unsigned int )data;
            __cil_tmp17 = __cil_tmp16 | 32U;
            data = (u16 )__cil_tmp17;
            goto ldv_35785;
            case_3: ;
            switch_default: 
            __cil_tmp18 = (unsigned int )data;
            __cil_tmp19 = __cil_tmp18 | 96U;
            data = (u16 )__cil_tmp19;
            goto ldv_35785;
          } else {

          }
        }
        }
      }
      }
    }
    }
  }
  }
  ldv_35785: 
  {
  __cil_tmp20 = (u8 )4;
  __cil_tmp21 = (int )data;
  __cil_tmp22 = (u16 )__cil_tmp21;
  MiWrite(etdev, __cil_tmp20, __cil_tmp22);
  }
  return;
}
}
void et131x_setphy_normal(struct et131x_adapter *etdev ) 
{ bool __cil_tmp2 ;

  {
  {
  __cil_tmp2 = (bool )0;
  ET1310_PhyPowerDown(etdev, __cil_tmp2);
  et131x_xcvr_init(etdev);
  }
  return;
}
}
static void et131x_xcvr_init(struct et131x_adapter *etdev ) 
{ u16 imr ;
  u16 isr ;
  u16 lcr2 ;
  u8 __cil_tmp5 ;
  int __cil_tmp6 ;
  u8 __cil_tmp7 ;
  u8 __cil_tmp8 ;
  u8 __cil_tmp9 ;
  int __cil_tmp10 ;
  u8 __cil_tmp11 ;
  u8 __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  u8 __cil_tmp15 ;
  int __cil_tmp16 ;
  u16 __cil_tmp17 ;
  u8 __cil_tmp18 ;
  int __cil_tmp19 ;
  int __cil_tmp20 ;
  u8 __cil_tmp21 ;
  int __cil_tmp22 ;
  u8 __cil_tmp23 ;
  u8 __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  u8 __cil_tmp29 ;
  int __cil_tmp30 ;
  int __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  u8 __cil_tmp36 ;
  int __cil_tmp37 ;
  u16 __cil_tmp38 ;
  u16 __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  u8 __cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  u8 __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  u16 __cil_tmp45 ;
  u16 __cil_tmp46 ;
  u16 __cil_tmp47 ;
  u8 *__cil_tmp48 ;
  u8 __cil_tmp49 ;
  unsigned int __cil_tmp50 ;
  u16 __cil_tmp51 ;
  u16 __cil_tmp52 ;
  u16 __cil_tmp53 ;
  u8 *__cil_tmp54 ;
  u16 __cil_tmp55 ;
  u16 __cil_tmp56 ;
  u16 __cil_tmp57 ;
  u8 *__cil_tmp58 ;
  u8 __cil_tmp59 ;
  unsigned int __cil_tmp60 ;
  u16 __cil_tmp61 ;
  u16 __cil_tmp62 ;
  u16 __cil_tmp63 ;
  u8 *__cil_tmp64 ;
  u16 __cil_tmp65 ;
  u16 __cil_tmp66 ;
  u16 __cil_tmp67 ;
  u8 *__cil_tmp68 ;
  bool __cil_tmp69 ;
  u16 __cil_tmp70 ;
  u16 __cil_tmp71 ;
  u16 __cil_tmp72 ;
  u8 *__cil_tmp73 ;
  bool __cil_tmp74 ;
  u8 __cil_tmp75 ;
  unsigned int __cil_tmp76 ;
  u8 __cil_tmp77 ;
  unsigned int __cil_tmp78 ;
  u16 __cil_tmp79 ;
  u16 __cil_tmp80 ;
  u16 __cil_tmp81 ;
  u8 *__cil_tmp82 ;
  u8 __cil_tmp83 ;
  unsigned int __cil_tmp84 ;
  u16 __cil_tmp85 ;
  u16 __cil_tmp86 ;
  u16 __cil_tmp87 ;
  u8 *__cil_tmp88 ;
  u16 __cil_tmp89 ;
  u16 __cil_tmp90 ;
  u16 __cil_tmp91 ;
  u8 *__cil_tmp92 ;
  u8 __cil_tmp93 ;
  unsigned int __cil_tmp94 ;
  u16 __cil_tmp95 ;
  u16 __cil_tmp96 ;
  u16 __cil_tmp97 ;
  u8 *__cil_tmp98 ;
  u16 __cil_tmp99 ;
  u16 __cil_tmp100 ;
  u16 __cil_tmp101 ;
  u8 *__cil_tmp102 ;
  u16 __cil_tmp103 ;
  u16 __cil_tmp104 ;
  u16 __cil_tmp105 ;
  u8 *__cil_tmp106 ;
  u16 __cil_tmp107 ;
  u16 __cil_tmp108 ;
  u16 __cil_tmp109 ;
  u8 *__cil_tmp110 ;
  bool __cil_tmp111 ;
  u16 __cil_tmp112 ;
  int __cil_tmp113 ;
  u16 __cil_tmp114 ;
  int __cil_tmp115 ;
  u16 __cil_tmp116 ;
  int __cil_tmp117 ;
  u16 __cil_tmp118 ;
  u16 __cil_tmp119 ;
  u8 __cil_tmp120 ;
  unsigned int __cil_tmp121 ;
  u16 __cil_tmp122 ;
  u8 __cil_tmp123 ;
  unsigned int __cil_tmp124 ;
  u16 __cil_tmp125 ;
  bool __cil_tmp126 ;
  u16 __cil_tmp127 ;
  u16 __cil_tmp128 ;
  u16 __cil_tmp129 ;
  u16 __cil_tmp130 ;
  u16 __cil_tmp131 ;
  u8 __cil_tmp132 ;
  unsigned int __cil_tmp133 ;
  u16 __cil_tmp134 ;
  u16 __cil_tmp135 ;
  u8 __cil_tmp136 ;
  unsigned int __cil_tmp137 ;
  u16 __cil_tmp138 ;
  bool __cil_tmp139 ;
  u16 __cil_tmp140 ;
  u16 __cil_tmp141 ;
  u16 __cil_tmp142 ;
  u16 __cil_tmp143 ;
  u16 __cil_tmp144 ;
  u16 __cil_tmp145 ;
  bool __cil_tmp146 ;

  {
  {
  etdev->Bmsr.value = (u16 )0U;
  __cil_tmp5 = etdev->Stats.xcvr_addr;
  __cil_tmp6 = (int )__cil_tmp5;
  __cil_tmp7 = (u8 )__cil_tmp6;
  __cil_tmp8 = (u8 )25;
  PhyMiRead(etdev, __cil_tmp7, __cil_tmp8, & isr);
  __cil_tmp9 = etdev->Stats.xcvr_addr;
  __cil_tmp10 = (int )__cil_tmp9;
  __cil_tmp11 = (u8 )__cil_tmp10;
  __cil_tmp12 = (u8 )24;
  PhyMiRead(etdev, __cil_tmp11, __cil_tmp12, & imr);
  __cil_tmp13 = (unsigned int )imr;
  __cil_tmp14 = __cil_tmp13 | 261U;
  imr = (u16 )__cil_tmp14;
  __cil_tmp15 = (u8 )24;
  __cil_tmp16 = (int )imr;
  __cil_tmp17 = (u16 )__cil_tmp16;
  MiWrite(etdev, __cil_tmp15, __cil_tmp17);
  }
  {
  __cil_tmp18 = etdev->eeprom_data[1];
  __cil_tmp19 = (int )__cil_tmp18;
  __cil_tmp20 = __cil_tmp19 & 4;
  if (__cil_tmp20 == 0) {
    {
    __cil_tmp21 = etdev->Stats.xcvr_addr;
    __cil_tmp22 = (int )__cil_tmp21;
    __cil_tmp23 = (u8 )__cil_tmp22;
    __cil_tmp24 = (u8 )28;
    PhyMiRead(etdev, __cil_tmp23, __cil_tmp24, & lcr2);
    __cil_tmp25 = (unsigned int )lcr2;
    __cil_tmp26 = __cil_tmp25 & 255U;
    lcr2 = (u16 )__cil_tmp26;
    __cil_tmp27 = (unsigned int )lcr2;
    __cil_tmp28 = __cil_tmp27 | 40960U;
    lcr2 = (u16 )__cil_tmp28;
    }
    {
    __cil_tmp29 = etdev->eeprom_data[1];
    __cil_tmp30 = (int )__cil_tmp29;
    __cil_tmp31 = __cil_tmp30 & 8;
    if (__cil_tmp31 == 0) {
      __cil_tmp32 = (unsigned int )lcr2;
      __cil_tmp33 = __cil_tmp32 | 768U;
      lcr2 = (u16 )__cil_tmp33;
    } else {
      __cil_tmp34 = (unsigned int )lcr2;
      __cil_tmp35 = __cil_tmp34 | 1024U;
      lcr2 = (u16 )__cil_tmp35;
    }
    }
    {
    __cil_tmp36 = (u8 )28;
    __cil_tmp37 = (int )lcr2;
    __cil_tmp38 = (u16 )__cil_tmp37;
    MiWrite(etdev, __cil_tmp36, __cil_tmp38);
    }
  } else {

  }
  }
  {
  __cil_tmp39 = etdev->AiForceSpeed;
  __cil_tmp40 = (unsigned int )__cil_tmp39;
  if (__cil_tmp40 == 0U) {
    {
    __cil_tmp41 = etdev->AiForceDpx;
    __cil_tmp42 = (unsigned int )__cil_tmp41;
    if (__cil_tmp42 == 0U) {
      {
      __cil_tmp43 = etdev->wanted_flow;
      __cil_tmp44 = (unsigned int )__cil_tmp43;
      if (__cil_tmp44 == 1U) {
        {
        __cil_tmp45 = (u16 )1;
        __cil_tmp46 = (u16 )4;
        __cil_tmp47 = (u16 )11;
        __cil_tmp48 = (u8 *)0;
        ET1310_PhyAccessMiBit(etdev, __cil_tmp45, __cil_tmp46, __cil_tmp47, __cil_tmp48);
        }
      } else {
        {
        __cil_tmp49 = etdev->wanted_flow;
        __cil_tmp50 = (unsigned int )__cil_tmp49;
        if (__cil_tmp50 == 0U) {
          {
          __cil_tmp51 = (u16 )1;
          __cil_tmp52 = (u16 )4;
          __cil_tmp53 = (u16 )11;
          __cil_tmp54 = (u8 *)0;
          ET1310_PhyAccessMiBit(etdev, __cil_tmp51, __cil_tmp52, __cil_tmp53, __cil_tmp54);
          }
        } else {
          {
          __cil_tmp55 = (u16 )0;
          __cil_tmp56 = (u16 )4;
          __cil_tmp57 = (u16 )11;
          __cil_tmp58 = (u8 *)0;
          ET1310_PhyAccessMiBit(etdev, __cil_tmp55, __cil_tmp56, __cil_tmp57, __cil_tmp58);
          }
        }
        }
      }
      }
      {
      __cil_tmp59 = etdev->wanted_flow;
      __cil_tmp60 = (unsigned int )__cil_tmp59;
      if (__cil_tmp60 == 0U) {
        {
        __cil_tmp61 = (u16 )1;
        __cil_tmp62 = (u16 )4;
        __cil_tmp63 = (u16 )10;
        __cil_tmp64 = (u8 *)0;
        ET1310_PhyAccessMiBit(etdev, __cil_tmp61, __cil_tmp62, __cil_tmp63, __cil_tmp64);
        }
      } else {
        {
        __cil_tmp65 = (u16 )0;
        __cil_tmp66 = (u16 )4;
        __cil_tmp67 = (u16 )10;
        __cil_tmp68 = (u8 *)0;
        ET1310_PhyAccessMiBit(etdev, __cil_tmp65, __cil_tmp66, __cil_tmp67, __cil_tmp68);
        }
      }
      }
      {
      __cil_tmp69 = (bool )1;
      ET1310_PhyAutoNeg(etdev, __cil_tmp69);
      __cil_tmp70 = (u16 )1;
      __cil_tmp71 = (u16 )0;
      __cil_tmp72 = (u16 )9;
      __cil_tmp73 = (u8 *)0;
      ET1310_PhyAccessMiBit(etdev, __cil_tmp70, __cil_tmp71, __cil_tmp72, __cil_tmp73);
      }
      return;
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp74 = (bool )0;
  ET1310_PhyAutoNeg(etdev, __cil_tmp74);
  }
  {
  __cil_tmp75 = etdev->AiForceDpx;
  __cil_tmp76 = (unsigned int )__cil_tmp75;
  if (__cil_tmp76 != 1U) {
    {
    __cil_tmp77 = etdev->wanted_flow;
    __cil_tmp78 = (unsigned int )__cil_tmp77;
    if (__cil_tmp78 == 1U) {
      {
      __cil_tmp79 = (u16 )1;
      __cil_tmp80 = (u16 )4;
      __cil_tmp81 = (u16 )11;
      __cil_tmp82 = (u8 *)0;
      ET1310_PhyAccessMiBit(etdev, __cil_tmp79, __cil_tmp80, __cil_tmp81, __cil_tmp82);
      }
    } else {
      {
      __cil_tmp83 = etdev->wanted_flow;
      __cil_tmp84 = (unsigned int )__cil_tmp83;
      if (__cil_tmp84 == 0U) {
        {
        __cil_tmp85 = (u16 )1;
        __cil_tmp86 = (u16 )4;
        __cil_tmp87 = (u16 )11;
        __cil_tmp88 = (u8 *)0;
        ET1310_PhyAccessMiBit(etdev, __cil_tmp85, __cil_tmp86, __cil_tmp87, __cil_tmp88);
        }
      } else {
        {
        __cil_tmp89 = (u16 )0;
        __cil_tmp90 = (u16 )4;
        __cil_tmp91 = (u16 )11;
        __cil_tmp92 = (u8 *)0;
        ET1310_PhyAccessMiBit(etdev, __cil_tmp89, __cil_tmp90, __cil_tmp91, __cil_tmp92);
        }
      }
      }
    }
    }
    {
    __cil_tmp93 = etdev->wanted_flow;
    __cil_tmp94 = (unsigned int )__cil_tmp93;
    if (__cil_tmp94 == 0U) {
      {
      __cil_tmp95 = (u16 )1;
      __cil_tmp96 = (u16 )4;
      __cil_tmp97 = (u16 )10;
      __cil_tmp98 = (u8 *)0;
      ET1310_PhyAccessMiBit(etdev, __cil_tmp95, __cil_tmp96, __cil_tmp97, __cil_tmp98);
      }
    } else {
      {
      __cil_tmp99 = (u16 )0;
      __cil_tmp100 = (u16 )4;
      __cil_tmp101 = (u16 )10;
      __cil_tmp102 = (u8 *)0;
      ET1310_PhyAccessMiBit(etdev, __cil_tmp99, __cil_tmp100, __cil_tmp101, __cil_tmp102);
      }
    }
    }
  } else {
    {
    __cil_tmp103 = (u16 )0;
    __cil_tmp104 = (u16 )4;
    __cil_tmp105 = (u16 )10;
    __cil_tmp106 = (u8 *)0;
    ET1310_PhyAccessMiBit(etdev, __cil_tmp103, __cil_tmp104, __cil_tmp105, __cil_tmp106);
    __cil_tmp107 = (u16 )0;
    __cil_tmp108 = (u16 )4;
    __cil_tmp109 = (u16 )11;
    __cil_tmp110 = (u8 *)0;
    ET1310_PhyAccessMiBit(etdev, __cil_tmp107, __cil_tmp108, __cil_tmp109, __cil_tmp110);
    }
  }
  }
  {
  __cil_tmp111 = (bool )1;
  ET1310_PhyPowerDown(etdev, __cil_tmp111);
  }
  {
  __cil_tmp112 = etdev->AiForceSpeed;
  __cil_tmp113 = (int )__cil_tmp112;
  if (__cil_tmp113 == 10) {
    goto case_10;
  } else {
    {
    __cil_tmp114 = etdev->AiForceSpeed;
    __cil_tmp115 = (int )__cil_tmp114;
    if (__cil_tmp115 == 100) {
      goto case_100;
    } else {
      {
      __cil_tmp116 = etdev->AiForceSpeed;
      __cil_tmp117 = (int )__cil_tmp116;
      if (__cil_tmp117 == 1000) {
        goto case_1000;
      } else
      if (0) {
        case_10: 
        {
        __cil_tmp118 = (u16 )0;
        ET1310_PhyAdvertise1000BaseT(etdev, __cil_tmp118);
        __cil_tmp119 = (u16 )0;
        ET1310_PhyAdvertise100BaseT(etdev, __cil_tmp119);
        }
        {
        __cil_tmp120 = etdev->AiForceDpx;
        __cil_tmp121 = (unsigned int )__cil_tmp120;
        if (__cil_tmp121 == 1U) {
          {
          __cil_tmp122 = (u16 )2;
          ET1310_PhyAdvertise10BaseT(etdev, __cil_tmp122);
          }
        } else {
          {
          __cil_tmp123 = etdev->AiForceDpx;
          __cil_tmp124 = (unsigned int )__cil_tmp123;
          if (__cil_tmp124 == 2U) {
            {
            __cil_tmp125 = (u16 )1;
            ET1310_PhyAdvertise10BaseT(etdev, __cil_tmp125);
            }
          } else {
            {
            __cil_tmp126 = (bool )0;
            ET1310_PhyAutoNeg(etdev, __cil_tmp126);
            __cil_tmp127 = (u16 )0;
            ET1310_PhyAdvertise10BaseT(etdev, __cil_tmp127);
            __cil_tmp128 = (u16 )0;
            ET1310_PhySpeedSelect(etdev, __cil_tmp128);
            __cil_tmp129 = (u16 )1;
            ET1310_PhyDuplexMode(etdev, __cil_tmp129);
            }
          }
          }
        }
        }
        goto ldv_35800;
        case_100: 
        {
        __cil_tmp130 = (u16 )0;
        ET1310_PhyAdvertise1000BaseT(etdev, __cil_tmp130);
        __cil_tmp131 = (u16 )0;
        ET1310_PhyAdvertise10BaseT(etdev, __cil_tmp131);
        }
        {
        __cil_tmp132 = etdev->AiForceDpx;
        __cil_tmp133 = (unsigned int )__cil_tmp132;
        if (__cil_tmp133 == 1U) {
          {
          __cil_tmp134 = (u16 )2;
          ET1310_PhyAdvertise100BaseT(etdev, __cil_tmp134);
          __cil_tmp135 = (u16 )1;
          ET1310_PhySpeedSelect(etdev, __cil_tmp135);
          }
        } else {
          {
          __cil_tmp136 = etdev->AiForceDpx;
          __cil_tmp137 = (unsigned int )__cil_tmp136;
          if (__cil_tmp137 == 2U) {
            {
            __cil_tmp138 = (u16 )1;
            ET1310_PhyAdvertise100BaseT(etdev, __cil_tmp138);
            }
          } else {
            {
            __cil_tmp139 = (bool )0;
            ET1310_PhyAutoNeg(etdev, __cil_tmp139);
            __cil_tmp140 = (u16 )0;
            ET1310_PhyAdvertise100BaseT(etdev, __cil_tmp140);
            __cil_tmp141 = (u16 )1;
            ET1310_PhySpeedSelect(etdev, __cil_tmp141);
            __cil_tmp142 = (u16 )1;
            ET1310_PhyDuplexMode(etdev, __cil_tmp142);
            }
          }
          }
        }
        }
        goto ldv_35800;
        case_1000: 
        {
        __cil_tmp143 = (u16 )0;
        ET1310_PhyAdvertise100BaseT(etdev, __cil_tmp143);
        __cil_tmp144 = (u16 )0;
        ET1310_PhyAdvertise10BaseT(etdev, __cil_tmp144);
        __cil_tmp145 = (u16 )1;
        ET1310_PhyAdvertise1000BaseT(etdev, __cil_tmp145);
        }
        goto ldv_35800;
      } else {

      }
      }
    }
    }
  }
  }
  ldv_35800: 
  {
  __cil_tmp146 = (bool )0;
  ET1310_PhyPowerDown(etdev, __cil_tmp146);
  }
  return;
}
}
void et131x_Mii_check(struct et131x_adapter *etdev , MI_BMSR_t bmsr , MI_BMSR_t bmsr_ints ) 
{ u8 link_status ;
  u32 autoneg_status ;
  u32 speed ;
  u32 duplex ;
  u32 mdi_mdix ;
  u32 masterslave ;
  u32 polarity ;
  unsigned long flags ;
  raw_spinlock_t *tmp ;
  u16 Register18 ;
  raw_spinlock_t *tmp___0 ;
  u16 Register18___0 ;
  unsigned char *__cil_tmp16 ;
  unsigned char *__cil_tmp17 ;
  unsigned char __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  unsigned char *__cil_tmp20 ;
  unsigned char *__cil_tmp21 ;
  unsigned char __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  spinlock_t *__cil_tmp24 ;
  u32 __cil_tmp25 ;
  spinlock_t *__cil_tmp26 ;
  struct net_device *__cil_tmp27 ;
  struct pci_dev *__cil_tmp28 ;
  struct device *__cil_tmp29 ;
  struct device  const  *__cil_tmp30 ;
  u32 __cil_tmp31 ;
  u8 __cil_tmp32 ;
  int __cil_tmp33 ;
  u8 __cil_tmp34 ;
  u8 __cil_tmp35 ;
  u8 __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  int __cil_tmp39 ;
  u16 __cil_tmp40 ;
  u8 __cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  int __cil_tmp44 ;
  u16 __cil_tmp45 ;
  u8 __cil_tmp46 ;
  unsigned int __cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  int __cil_tmp49 ;
  u16 __cil_tmp50 ;
  u8 __cil_tmp51 ;
  int __cil_tmp52 ;
  u16 __cil_tmp53 ;
  u32 __cil_tmp54 ;
  unsigned int __cil_tmp55 ;
  spinlock_t *__cil_tmp56 ;
  spinlock_t *__cil_tmp57 ;
  struct net_device *__cil_tmp58 ;
  enum ldv_25441 __cil_tmp59 ;
  unsigned int __cil_tmp60 ;
  spinlock_t *__cil_tmp61 ;
  spinlock_t *__cil_tmp62 ;
  struct net_device *__cil_tmp63 ;
  u8 __cil_tmp64 ;
  unsigned int __cil_tmp65 ;
  unsigned char *__cil_tmp66 ;
  unsigned char *__cil_tmp67 ;
  unsigned char __cil_tmp68 ;
  unsigned int __cil_tmp69 ;
  u8 __cil_tmp70 ;
  unsigned int __cil_tmp71 ;
  unsigned char *__cil_tmp72 ;
  unsigned char *__cil_tmp73 ;
  unsigned char __cil_tmp74 ;
  unsigned int __cil_tmp75 ;
  unsigned char *__cil_tmp76 ;
  unsigned char *__cil_tmp77 ;
  unsigned char __cil_tmp78 ;
  unsigned int __cil_tmp79 ;
  u8 __cil_tmp80 ;
  unsigned int __cil_tmp81 ;
  u32 __cil_tmp82 ;
  u8 __cil_tmp83 ;
  int __cil_tmp84 ;
  u8 __cil_tmp85 ;
  u8 __cil_tmp86 ;
  u8 __cil_tmp87 ;
  unsigned int __cil_tmp88 ;
  unsigned int __cil_tmp89 ;
  int __cil_tmp90 ;
  u16 __cil_tmp91 ;
  u8 __cil_tmp92 ;
  unsigned int __cil_tmp93 ;
  unsigned int __cil_tmp94 ;
  int __cil_tmp95 ;
  u16 __cil_tmp96 ;
  u8 __cil_tmp97 ;
  unsigned int __cil_tmp98 ;
  unsigned int __cil_tmp99 ;
  int __cil_tmp100 ;
  u16 __cil_tmp101 ;
  u8 __cil_tmp102 ;
  int __cil_tmp103 ;
  u16 __cil_tmp104 ;
  u32 __cil_tmp105 ;
  u32 __cil_tmp106 ;
  u16 __cil_tmp107 ;
  u16 __cil_tmp108 ;
  u16 __cil_tmp109 ;

  {
  {
  __cil_tmp16 = (unsigned char *)(& bmsr_ints);
  __cil_tmp17 = __cil_tmp16 + 0UL;
  __cil_tmp18 = *__cil_tmp17;
  __cil_tmp19 = (unsigned int )__cil_tmp18;
  if (__cil_tmp19 != 0U) {
    {
    __cil_tmp20 = (unsigned char *)(& bmsr);
    __cil_tmp21 = __cil_tmp20 + 0UL;
    __cil_tmp22 = *__cil_tmp21;
    __cil_tmp23 = (unsigned int )__cil_tmp22;
    if (__cil_tmp23 != 0U) {
      {
      etdev->boot_coma = (u8 )20U;
      __cil_tmp24 = & etdev->Lock;
      tmp = spinlock_check(__cil_tmp24);
      flags = _raw_spin_lock_irqsave(tmp);
      etdev->MediaState = (enum ldv_25441 )1;
      __cil_tmp25 = etdev->Flags;
      etdev->Flags = __cil_tmp25 & 3758096383U;
      __cil_tmp26 = & etdev->Lock;
      spin_unlock_irqrestore(__cil_tmp26, flags);
      __cil_tmp27 = etdev->netdev;
      netif_carrier_on(__cil_tmp27);
      }
    } else {
      {
      __cil_tmp28 = etdev->pdev;
      __cil_tmp29 = & __cil_tmp28->dev;
      __cil_tmp30 = (struct device  const  *)__cil_tmp29;
      dev_warn(__cil_tmp30, "Link down - cable problem ?\n");
      }
      {
      __cil_tmp31 = etdev->linkspeed;
      if (__cil_tmp31 == 0U) {
        {
        __cil_tmp32 = etdev->Stats.xcvr_addr;
        __cil_tmp33 = (int )__cil_tmp32;
        __cil_tmp34 = (u8 )__cil_tmp33;
        __cil_tmp35 = (u8 )18;
        PhyMiRead(etdev, __cil_tmp34, __cil_tmp35, & Register18);
        __cil_tmp36 = (u8 )18;
        __cil_tmp37 = (unsigned int )Register18;
        __cil_tmp38 = __cil_tmp37 | 4U;
        __cil_tmp39 = (int )__cil_tmp38;
        __cil_tmp40 = (u16 )__cil_tmp39;
        MiWrite(etdev, __cil_tmp36, __cil_tmp40);
        __cil_tmp41 = (u8 )16;
        __cil_tmp42 = (unsigned int )Register18;
        __cil_tmp43 = __cil_tmp42 | 33794U;
        __cil_tmp44 = (int )__cil_tmp43;
        __cil_tmp45 = (u16 )__cil_tmp44;
        MiWrite(etdev, __cil_tmp41, __cil_tmp45);
        __cil_tmp46 = (u8 )17;
        __cil_tmp47 = (unsigned int )Register18;
        __cil_tmp48 = __cil_tmp47 | 511U;
        __cil_tmp49 = (int )__cil_tmp48;
        __cil_tmp50 = (u16 )__cil_tmp49;
        MiWrite(etdev, __cil_tmp46, __cil_tmp50);
        __cil_tmp51 = (u8 )18;
        __cil_tmp52 = (int )Register18;
        __cil_tmp53 = (u16 )__cil_tmp52;
        MiWrite(etdev, __cil_tmp51, __cil_tmp53);
        }
      } else {

      }
      }
      {
      __cil_tmp54 = etdev->Flags;
      __cil_tmp55 = __cil_tmp54 & 536870912U;
      if (__cil_tmp55 == 0U) {
        {
        __cil_tmp56 = & etdev->Lock;
        tmp___0 = spinlock_check(__cil_tmp56);
        flags = _raw_spin_lock_irqsave(tmp___0);
        etdev->MediaState = (enum ldv_25441 )2;
        __cil_tmp57 = & etdev->Lock;
        spin_unlock_irqrestore(__cil_tmp57, flags);
        __cil_tmp58 = etdev->netdev;
        netif_carrier_off(__cil_tmp58);
        }
      } else {
        {
        __cil_tmp59 = etdev->MediaState;
        __cil_tmp60 = (unsigned int )__cil_tmp59;
        if (__cil_tmp60 == 2U) {
          {
          __cil_tmp61 = & etdev->Lock;
          tmp___0 = spinlock_check(__cil_tmp61);
          flags = _raw_spin_lock_irqsave(tmp___0);
          etdev->MediaState = (enum ldv_25441 )2;
          __cil_tmp62 = & etdev->Lock;
          spin_unlock_irqrestore(__cil_tmp62, flags);
          __cil_tmp63 = etdev->netdev;
          netif_carrier_off(__cil_tmp63);
          }
        } else {

        }
        }
      }
      }
      {
      etdev->linkspeed = 0U;
      etdev->duplex_mode = 0U;
      et131x_free_busy_send_packets(etdev);
      et131x_init_send(etdev);
      et131x_reset_recv(etdev);
      et131x_soft_reset(etdev);
      et131x_adapter_setup(etdev);
      }
      {
      __cil_tmp64 = etdev->RegistryPhyComa;
      __cil_tmp65 = (unsigned int )__cil_tmp64;
      if (__cil_tmp65 == 1U) {
        {
        EnablePhyComa(etdev);
        }
      } else {

      }
      }
    }
    }
  } else {

  }
  }
  {
  __cil_tmp66 = (unsigned char *)(& bmsr_ints);
  __cil_tmp67 = __cil_tmp66 + 0UL;
  __cil_tmp68 = *__cil_tmp67;
  __cil_tmp69 = (unsigned int )__cil_tmp68;
  if (__cil_tmp69 != 0U) {
    goto _L___0;
  } else {
    {
    __cil_tmp70 = etdev->AiForceDpx;
    __cil_tmp71 = (unsigned int )__cil_tmp70;
    if (__cil_tmp71 == 3U) {
      {
      __cil_tmp72 = (unsigned char *)(& bmsr_ints);
      __cil_tmp73 = __cil_tmp72 + 0UL;
      __cil_tmp74 = *__cil_tmp73;
      __cil_tmp75 = (unsigned int )__cil_tmp74;
      if (__cil_tmp75 != 0U) {
        _L___0: 
        {
        __cil_tmp76 = (unsigned char *)(& bmsr);
        __cil_tmp77 = __cil_tmp76 + 0UL;
        __cil_tmp78 = *__cil_tmp77;
        __cil_tmp79 = (unsigned int )__cil_tmp78;
        if (__cil_tmp79 != 0U) {
          goto _L;
        } else {
          {
          __cil_tmp80 = etdev->AiForceDpx;
          __cil_tmp81 = (unsigned int )__cil_tmp80;
          if (__cil_tmp81 == 3U) {
            _L: 
            {
            ET1310_PhyLinkStatus(etdev, & link_status, & autoneg_status, & speed,
                                 & duplex, & mdi_mdix, & masterslave, & polarity);
            etdev->linkspeed = speed;
            etdev->duplex_mode = duplex;
            etdev->boot_coma = (u8 )20U;
            }
            {
            __cil_tmp82 = etdev->linkspeed;
            if (__cil_tmp82 == 0U) {
              {
              __cil_tmp83 = etdev->Stats.xcvr_addr;
              __cil_tmp84 = (int )__cil_tmp83;
              __cil_tmp85 = (u8 )__cil_tmp84;
              __cil_tmp86 = (u8 )18;
              PhyMiRead(etdev, __cil_tmp85, __cil_tmp86, & Register18___0);
              __cil_tmp87 = (u8 )18;
              __cil_tmp88 = (unsigned int )Register18___0;
              __cil_tmp89 = __cil_tmp88 | 4U;
              __cil_tmp90 = (int )__cil_tmp89;
              __cil_tmp91 = (u16 )__cil_tmp90;
              MiWrite(etdev, __cil_tmp87, __cil_tmp91);
              __cil_tmp92 = (u8 )16;
              __cil_tmp93 = (unsigned int )Register18___0;
              __cil_tmp94 = __cil_tmp93 | 33794U;
              __cil_tmp95 = (int )__cil_tmp94;
              __cil_tmp96 = (u16 )__cil_tmp95;
              MiWrite(etdev, __cil_tmp92, __cil_tmp96);
              __cil_tmp97 = (u8 )17;
              __cil_tmp98 = (unsigned int )Register18___0;
              __cil_tmp99 = __cil_tmp98 | 511U;
              __cil_tmp100 = (int )__cil_tmp99;
              __cil_tmp101 = (u16 )__cil_tmp100;
              MiWrite(etdev, __cil_tmp97, __cil_tmp101);
              __cil_tmp102 = (u8 )18;
              __cil_tmp103 = (int )Register18___0;
              __cil_tmp104 = (u16 )__cil_tmp103;
              MiWrite(etdev, __cil_tmp102, __cil_tmp104);
              }
            } else {

            }
            }
            {
            ConfigFlowControl(etdev);
            }
            {
            __cil_tmp105 = etdev->linkspeed;
            if (__cil_tmp105 == 2U) {
              {
              __cil_tmp106 = etdev->RegistryJumboPacket;
              if (__cil_tmp106 > 2048U) {
                {
                __cil_tmp107 = (u16 )22;
                __cil_tmp108 = (u16 )53247;
                __cil_tmp109 = (u16 )8192;
                ET1310_PhyAndOrReg(etdev, __cil_tmp107, __cil_tmp108, __cil_tmp109);
                }
              } else {

              }
              }
            } else {

            }
            }
            {
            SetRxDmaTimer(etdev);
            ConfigMACRegs2(etdev);
            }
          } else {

          }
          }
        }
        }
      } else {

      }
      }
    } else {

    }
    }
  }
  }
  return;
}
}
static u16 const   ConfigPhy[25U][2U]  = 
  { {        (u16 const   )34827U,        (u16 const   )2342U}, 
   {        (u16 const   )34828U,        (u16 const   )2342U}, 
   {        (u16 const   )34829U,        (u16 const   )2342U}, 
   {        (u16 const   )34830U,        (u16 const   )46291U}, 
   {        (u16 const   )34831U,        (u16 const   )46291U}, 
   {        (u16 const   )34832U,        (u16 const   )46291U}, 
   {        (u16 const   )34821U,        (u16 const   )45118U}, 
   {        (u16 const   )34822U,        (u16 const   )45118U}, 
   {        (u16 const   )34823U,        (u16 const   )65280U}, 
   {        (u16 const   )34824U,        (u16 const   )57488U}, 
   {        (u16 const   )34825U,        (u16 const   )57616U}, 
   {        (u16 const   )34826U,        (u16 const   )0U}, 
   {        (u16 const   )12301U,        (u16 const   )1U}, 
   {        (u16 const   )10252U,        (u16 const   )384U}, 
   {        (u16 const   )7201U,        (u16 const   )2U}, 
   {        (u16 const   )14369U,        (u16 const   )6U}, 
   {        (u16 const   )14365U,        (u16 const   )1U}, 
   {        (u16 const   )14366U,        (u16 const   )1U}, 
   {        (u16 const   )14367U,        (u16 const   )1U}, 
   {        (u16 const   )14368U,        (u16 const   )1U}, 
   {        (u16 const   )33794U,        (u16 const   )496U}, 
   {        (u16 const   )32782U,        (u16 const   )20U}, 
   {        (u16 const   )32783U,        (u16 const   )24U}, 
   {        (u16 const   )32784U,        (u16 const   )46U}, 
   {        (u16 const   )0U,        (u16 const   )0U}};
void ET1310_PhyInit(struct et131x_adapter *etdev ) 
{ u16 data ;
  u16 index ;
  struct et131x_adapter *__cil_tmp4 ;
  unsigned long __cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  u8 __cil_tmp7 ;
  int __cil_tmp8 ;
  u8 __cil_tmp9 ;
  u8 __cil_tmp10 ;
  u8 __cil_tmp11 ;
  int __cil_tmp12 ;
  u8 __cil_tmp13 ;
  u8 __cil_tmp14 ;
  u8 __cil_tmp15 ;
  int __cil_tmp16 ;
  u8 __cil_tmp17 ;
  u8 __cil_tmp18 ;
  u8 __cil_tmp19 ;
  u16 __cil_tmp20 ;
  u8 __cil_tmp21 ;
  u16 __cil_tmp22 ;
  u8 __cil_tmp23 ;
  int __cil_tmp24 ;
  u8 __cil_tmp25 ;
  u8 __cil_tmp26 ;
  u8 __cil_tmp27 ;
  u16 __cil_tmp28 ;
  u8 __cil_tmp29 ;
  int __cil_tmp30 ;
  u8 __cil_tmp31 ;
  u8 __cil_tmp32 ;
  u8 __cil_tmp33 ;
  int __cil_tmp34 ;
  u8 __cil_tmp35 ;
  u8 __cil_tmp36 ;
  u8 __cil_tmp37 ;
  int __cil_tmp38 ;
  u8 __cil_tmp39 ;
  u8 __cil_tmp40 ;
  u8 __cil_tmp41 ;
  u16 __cil_tmp42 ;
  u8 __cil_tmp43 ;
  u16 __cil_tmp44 ;
  u8 __cil_tmp45 ;
  int __cil_tmp46 ;
  u8 __cil_tmp47 ;
  u8 __cil_tmp48 ;
  u8 __cil_tmp49 ;
  u16 __cil_tmp50 ;
  u8 __cil_tmp51 ;
  int __cil_tmp52 ;
  u8 __cil_tmp53 ;
  u8 __cil_tmp54 ;
  u8 __cil_tmp55 ;
  int __cil_tmp56 ;
  u8 __cil_tmp57 ;
  u8 __cil_tmp58 ;
  u8 __cil_tmp59 ;
  u16 __cil_tmp60 ;
  u8 __cil_tmp61 ;
  u16 __cil_tmp62 ;
  u8 __cil_tmp63 ;
  int __cil_tmp64 ;
  u16 __cil_tmp65 ;
  u8 __cil_tmp66 ;
  int __cil_tmp67 ;
  u16 __cil_tmp68 ;
  u8 __cil_tmp69 ;
  int __cil_tmp70 ;
  u16 __cil_tmp71 ;
  u8 __cil_tmp72 ;
  int __cil_tmp73 ;
  u8 __cil_tmp74 ;
  u8 __cil_tmp75 ;
  int __cil_tmp76 ;
  int __cil_tmp77 ;
  unsigned short __cil_tmp78 ;
  unsigned int __cil_tmp79 ;
  u8 __cil_tmp80 ;
  int __cil_tmp81 ;
  u8 __cil_tmp82 ;
  u8 __cil_tmp83 ;
  u8 __cil_tmp84 ;
  int __cil_tmp85 ;
  u8 __cil_tmp86 ;
  u8 __cil_tmp87 ;
  u8 __cil_tmp88 ;
  u16 __cil_tmp89 ;
  u8 __cil_tmp90 ;
  u16 __cil_tmp91 ;

  {
  {
  __cil_tmp4 = (struct et131x_adapter *)0;
  __cil_tmp5 = (unsigned long )__cil_tmp4;
  __cil_tmp6 = (unsigned long )etdev;
  if (__cil_tmp6 == __cil_tmp5) {
    return;
  } else {

  }
  }
  {
  __cil_tmp7 = etdev->Stats.xcvr_addr;
  __cil_tmp8 = (int )__cil_tmp7;
  __cil_tmp9 = (u8 )__cil_tmp8;
  __cil_tmp10 = (u8 )2;
  PhyMiRead(etdev, __cil_tmp9, __cil_tmp10, & data);
  __cil_tmp11 = etdev->Stats.xcvr_addr;
  __cil_tmp12 = (int )__cil_tmp11;
  __cil_tmp13 = (u8 )__cil_tmp12;
  __cil_tmp14 = (u8 )3;
  PhyMiRead(etdev, __cil_tmp13, __cil_tmp14, & data);
  __cil_tmp15 = etdev->Stats.xcvr_addr;
  __cil_tmp16 = (int )__cil_tmp15;
  __cil_tmp17 = (u8 )__cil_tmp16;
  __cil_tmp18 = (u8 )18;
  PhyMiRead(etdev, __cil_tmp17, __cil_tmp18, & data);
  __cil_tmp19 = (u8 )18;
  __cil_tmp20 = (u16 )6;
  MiWrite(etdev, __cil_tmp19, __cil_tmp20);
  __cil_tmp21 = (u8 )16;
  __cil_tmp22 = (u16 )1026;
  MiWrite(etdev, __cil_tmp21, __cil_tmp22);
  __cil_tmp23 = etdev->Stats.xcvr_addr;
  __cil_tmp24 = (int )__cil_tmp23;
  __cil_tmp25 = (u8 )__cil_tmp24;
  __cil_tmp26 = (u8 )17;
  PhyMiRead(etdev, __cil_tmp25, __cil_tmp26, & data);
  __cil_tmp27 = (u8 )18;
  __cil_tmp28 = (u16 )2;
  MiWrite(etdev, __cil_tmp27, __cil_tmp28);
  __cil_tmp29 = etdev->Stats.xcvr_addr;
  __cil_tmp30 = (int )__cil_tmp29;
  __cil_tmp31 = (u8 )__cil_tmp30;
  __cil_tmp32 = (u8 )2;
  PhyMiRead(etdev, __cil_tmp31, __cil_tmp32, & data);
  __cil_tmp33 = etdev->Stats.xcvr_addr;
  __cil_tmp34 = (int )__cil_tmp33;
  __cil_tmp35 = (u8 )__cil_tmp34;
  __cil_tmp36 = (u8 )3;
  PhyMiRead(etdev, __cil_tmp35, __cil_tmp36, & data);
  __cil_tmp37 = etdev->Stats.xcvr_addr;
  __cil_tmp38 = (int )__cil_tmp37;
  __cil_tmp39 = (u8 )__cil_tmp38;
  __cil_tmp40 = (u8 )18;
  PhyMiRead(etdev, __cil_tmp39, __cil_tmp40, & data);
  __cil_tmp41 = (u8 )18;
  __cil_tmp42 = (u16 )6;
  MiWrite(etdev, __cil_tmp41, __cil_tmp42);
  __cil_tmp43 = (u8 )16;
  __cil_tmp44 = (u16 )1026;
  MiWrite(etdev, __cil_tmp43, __cil_tmp44);
  __cil_tmp45 = etdev->Stats.xcvr_addr;
  __cil_tmp46 = (int )__cil_tmp45;
  __cil_tmp47 = (u8 )__cil_tmp46;
  __cil_tmp48 = (u8 )17;
  PhyMiRead(etdev, __cil_tmp47, __cil_tmp48, & data);
  __cil_tmp49 = (u8 )18;
  __cil_tmp50 = (u16 )2;
  MiWrite(etdev, __cil_tmp49, __cil_tmp50);
  __cil_tmp51 = etdev->Stats.xcvr_addr;
  __cil_tmp52 = (int )__cil_tmp51;
  __cil_tmp53 = (u8 )__cil_tmp52;
  __cil_tmp54 = (u8 )0;
  PhyMiRead(etdev, __cil_tmp53, __cil_tmp54, & data);
  __cil_tmp55 = etdev->Stats.xcvr_addr;
  __cil_tmp56 = (int )__cil_tmp55;
  __cil_tmp57 = (u8 )__cil_tmp56;
  __cil_tmp58 = (u8 )18;
  PhyMiRead(etdev, __cil_tmp57, __cil_tmp58, & data);
  __cil_tmp59 = (u8 )0;
  __cil_tmp60 = (u16 )6208;
  MiWrite(etdev, __cil_tmp59, __cil_tmp60);
  __cil_tmp61 = (u8 )18;
  __cil_tmp62 = (u16 )7;
  MiWrite(etdev, __cil_tmp61, __cil_tmp62);
  index = (u16 )0U;
  }
  goto ldv_35831;
  ldv_35830: 
  {
  __cil_tmp63 = (u8 )16;
  __cil_tmp64 = (int )ConfigPhy[(int )index][0];
  __cil_tmp65 = (u16 )__cil_tmp64;
  MiWrite(etdev, __cil_tmp63, __cil_tmp65);
  __cil_tmp66 = (u8 )17;
  __cil_tmp67 = (int )ConfigPhy[(int )index][1];
  __cil_tmp68 = (u16 )__cil_tmp67;
  MiWrite(etdev, __cil_tmp66, __cil_tmp68);
  __cil_tmp69 = (u8 )16;
  __cil_tmp70 = (int )ConfigPhy[(int )index][0];
  __cil_tmp71 = (u16 )__cil_tmp70;
  MiWrite(etdev, __cil_tmp69, __cil_tmp71);
  __cil_tmp72 = etdev->Stats.xcvr_addr;
  __cil_tmp73 = (int )__cil_tmp72;
  __cil_tmp74 = (u8 )__cil_tmp73;
  __cil_tmp75 = (u8 )17;
  PhyMiRead(etdev, __cil_tmp74, __cil_tmp75, & data);
  __cil_tmp76 = (int )index;
  __cil_tmp77 = __cil_tmp76 + 1;
  index = (u16 )__cil_tmp77;
  }
  ldv_35831: ;
  {
  __cil_tmp78 = (unsigned short )ConfigPhy[(int )index][0];
  __cil_tmp79 = (unsigned int )__cil_tmp78;
  if (__cil_tmp79 != 0U) {
    goto ldv_35830;
  } else {
    goto ldv_35832;
  }
  }
  ldv_35832: 
  {
  __cil_tmp80 = etdev->Stats.xcvr_addr;
  __cil_tmp81 = (int )__cil_tmp80;
  __cil_tmp82 = (u8 )__cil_tmp81;
  __cil_tmp83 = (u8 )0;
  PhyMiRead(etdev, __cil_tmp82, __cil_tmp83, & data);
  __cil_tmp84 = etdev->Stats.xcvr_addr;
  __cil_tmp85 = (int )__cil_tmp84;
  __cil_tmp86 = (u8 )__cil_tmp85;
  __cil_tmp87 = (u8 )18;
  PhyMiRead(etdev, __cil_tmp86, __cil_tmp87, & data);
  __cil_tmp88 = (u8 )0;
  __cil_tmp89 = (u16 )4160;
  MiWrite(etdev, __cil_tmp88, __cil_tmp89);
  __cil_tmp90 = (u8 )18;
  __cil_tmp91 = (u16 )2;
  MiWrite(etdev, __cil_tmp90, __cil_tmp91);
  }
  return;
}
}
void DisablePhyComa(struct et131x_adapter *etdev ) ;
void EnablePhyComa(struct et131x_adapter *etdev ) 
{ unsigned long flags ;
  u32 pmcsr ;
  raw_spinlock_t *tmp ;
  ADDRESS_MAP_t *__cil_tmp5 ;
  u32 *__cil_tmp6 ;
  void const volatile   *__cil_tmp7 ;
  spinlock_t *__cil_tmp8 ;
  u32 __cil_tmp9 ;
  spinlock_t *__cil_tmp10 ;
  ADDRESS_MAP_t *__cil_tmp11 ;
  u32 *__cil_tmp12 ;
  void volatile   *__cil_tmp13 ;
  ADDRESS_MAP_t *__cil_tmp14 ;
  u32 *__cil_tmp15 ;
  void volatile   *__cil_tmp16 ;

  {
  {
  __cil_tmp5 = etdev->regs;
  __cil_tmp6 = & __cil_tmp5->global.pm_csr;
  __cil_tmp7 = (void const volatile   *)__cil_tmp6;
  pmcsr = readl(__cil_tmp7);
  etdev->pdown_speed = etdev->AiForceSpeed;
  etdev->pdown_duplex = etdev->AiForceDpx;
  __cil_tmp8 = & etdev->send_hw_lock;
  tmp = spinlock_check(__cil_tmp8);
  flags = _raw_spin_lock_irqsave(tmp);
  __cil_tmp9 = etdev->Flags;
  etdev->Flags = __cil_tmp9 | 2097152U;
  __cil_tmp10 = & etdev->send_hw_lock;
  spin_unlock_irqrestore(__cil_tmp10, flags);
  pmcsr = pmcsr & 4294967239U;
  __cil_tmp11 = etdev->regs;
  __cil_tmp12 = & __cil_tmp11->global.pm_csr;
  __cil_tmp13 = (void volatile   *)__cil_tmp12;
  writel(pmcsr, __cil_tmp13);
  pmcsr = pmcsr | 64U;
  __cil_tmp14 = etdev->regs;
  __cil_tmp15 = & __cil_tmp14->global.pm_csr;
  __cil_tmp16 = (void volatile   *)__cil_tmp15;
  writel(pmcsr, __cil_tmp16);
  }
  return;
}
}
void DisablePhyComa(struct et131x_adapter *etdev ) 
{ u32 pmcsr ;
  ADDRESS_MAP_t *__cil_tmp3 ;
  u32 *__cil_tmp4 ;
  void const volatile   *__cil_tmp5 ;
  ADDRESS_MAP_t *__cil_tmp6 ;
  u32 *__cil_tmp7 ;
  void volatile   *__cil_tmp8 ;
  u32 __cil_tmp9 ;

  {
  {
  __cil_tmp3 = etdev->regs;
  __cil_tmp4 = & __cil_tmp3->global.pm_csr;
  __cil_tmp5 = (void const volatile   *)__cil_tmp4;
  pmcsr = readl(__cil_tmp5);
  pmcsr = pmcsr | 56U;
  pmcsr = pmcsr & 4294967231U;
  __cil_tmp6 = etdev->regs;
  __cil_tmp7 = & __cil_tmp6->global.pm_csr;
  __cil_tmp8 = (void volatile   *)__cil_tmp7;
  writel(pmcsr, __cil_tmp8);
  etdev->AiForceSpeed = etdev->pdown_speed;
  etdev->AiForceDpx = etdev->pdown_duplex;
  et131x_init_send(etdev);
  et131x_reset_recv(etdev);
  et131x_soft_reset(etdev);
  et131x_adapter_setup(etdev);
  __cil_tmp9 = etdev->Flags;
  etdev->Flags = __cil_tmp9 & 4292870143U;
  et131x_rx_dma_enable(etdev);
  }
  return;
}
}
__inline static void INIT_LIST_HEAD(struct list_head *list ) 
{ 

  {
  list->next = list;
  list->prev = list;
  return;
}
}
extern void __list_add(struct list_head * , struct list_head * , struct list_head * ) ;
__inline static void list_add_tail(struct list_head *new , struct list_head *head ) 
{ struct list_head *__cil_tmp3 ;

  {
  {
  __cil_tmp3 = head->prev;
  __list_add(new, __cil_tmp3, head);
  }
  return;
}
}
extern void list_del(struct list_head * ) ;
__inline static int list_empty(struct list_head  const  *head ) 
{ unsigned long __cil_tmp2 ;
  struct list_head *__cil_tmp3 ;
  struct list_head  const  *__cil_tmp4 ;
  unsigned long __cil_tmp5 ;

  {
  {
  __cil_tmp2 = (unsigned long )head;
  __cil_tmp3 = head->next;
  __cil_tmp4 = (struct list_head  const  *)__cil_tmp3;
  __cil_tmp5 = (unsigned long )__cil_tmp4;
  return (__cil_tmp5 == __cil_tmp2);
  }
}
}
extern int printk(char const   *  , ...) ;
extern void warn_slowpath_null(char const   * , int  ) ;
extern struct pv_irq_ops pv_irq_ops ;
extern void *memset(void * , int  , size_t  ) ;
extern int memcmp(void const   * , void const   * , size_t  ) ;
__inline static unsigned long arch_local_save_flags(void) 
{ unsigned long __ret ;
  unsigned long __edi ;
  unsigned long __esi ;
  unsigned long __edx ;
  unsigned long __ecx ;
  unsigned long __eax ;
  long tmp ;
  void *__cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  int __cil_tmp11 ;
  long __cil_tmp12 ;

  {
  {
  __edi = __edi;
  __esi = __esi;
  __edx = __edx;
  __ecx = __ecx;
  __eax = __eax;
  __cil_tmp8 = (void *)0;
  __cil_tmp9 = (unsigned long )__cil_tmp8;
  __cil_tmp10 = (unsigned long )pv_irq_ops.save_fl.func;
  __cil_tmp11 = __cil_tmp10 == __cil_tmp9;
  __cil_tmp12 = (long )__cil_tmp11;
  tmp = __builtin_expect(__cil_tmp12, 0L);
  }
  if (tmp != 0L) {
    __asm__  volatile   ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/arch/x86/include/asm/paravirt.h"),
                         "i" (853), "i" (12UL));
    ldv_4705: ;
    goto ldv_4705;
  } else {

  }
  __asm__  volatile   ("771:\n\tcall *%c2;\n772:\n.pushsection .parainstructions,\"a\"\n .balign 8 \n .quad  771b\n  .byte %c1\n  .byte 772b-771b\n  .short %c3\n.popsection\n": "=a" (__eax): [paravirt_typenum] "i" (46UL),
                       [paravirt_opptr] "i" (& pv_irq_ops.save_fl.func), [paravirt_clobber] "i" (1): "memory",
                       "cc");
  __ret = __eax;
  return (__ret);
}
}
__inline static int arch_irqs_disabled_flags(unsigned long flags ) 
{ unsigned long __cil_tmp2 ;

  {
  {
  __cil_tmp2 = flags & 512UL;
  return (__cil_tmp2 == 0UL);
  }
}
}
extern void kfree(void const   * ) ;
extern struct kmem_cache *kmem_cache_create(char const   * , size_t  , size_t  , unsigned long  ,
                                            void (*)(void * ) ) ;
extern void kmem_cache_destroy(struct kmem_cache * ) ;
extern void kmem_cache_free(struct kmem_cache * , void * ) ;
extern void *kmem_cache_alloc(struct kmem_cache * , gfp_t  ) ;
extern void *__kmalloc(size_t  , gfp_t  ) ;
__inline static void *kmalloc(size_t size , gfp_t flags ) 
{ void *tmp___2 ;

  {
  {
  tmp___2 = __kmalloc(size, flags);
  }
  return (tmp___2);
}
}
__inline static int is_device_dma_capable(struct device *dev ) 
{ int tmp ;
  u64 *__cil_tmp3 ;
  unsigned long __cil_tmp4 ;
  u64 *__cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  u64 *__cil_tmp7 ;
  u64 __cil_tmp8 ;

  {
  {
  __cil_tmp3 = (u64 *)0;
  __cil_tmp4 = (unsigned long )__cil_tmp3;
  __cil_tmp5 = dev->dma_mask;
  __cil_tmp6 = (unsigned long )__cil_tmp5;
  if (__cil_tmp6 != __cil_tmp4) {
    {
    __cil_tmp7 = dev->dma_mask;
    __cil_tmp8 = *__cil_tmp7;
    if (__cil_tmp8 != 0ULL) {
      tmp = 1;
    } else {
      tmp = 0;
    }
    }
  } else {
    tmp = 0;
  }
  }
  return (tmp);
}
}
extern void debug_dma_alloc_coherent(struct device * , size_t  , dma_addr_t  , void * ) ;
extern void debug_dma_free_coherent(struct device * , size_t  , void * , dma_addr_t  ) ;
extern struct device x86_dma_fallback_dev ;
extern struct dma_map_ops *dma_ops ;
__inline static struct dma_map_ops *get_dma_ops(struct device *dev ) 
{ long tmp ;
  struct device *__cil_tmp3 ;
  unsigned long __cil_tmp4 ;
  unsigned long __cil_tmp5 ;
  int __cil_tmp6 ;
  long __cil_tmp7 ;
  struct dma_map_ops *__cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  struct dma_map_ops *__cil_tmp10 ;
  unsigned long __cil_tmp11 ;

  {
  {
  __cil_tmp3 = (struct device *)0;
  __cil_tmp4 = (unsigned long )__cil_tmp3;
  __cil_tmp5 = (unsigned long )dev;
  __cil_tmp6 = __cil_tmp5 == __cil_tmp4;
  __cil_tmp7 = (long )__cil_tmp6;
  tmp = __builtin_expect(__cil_tmp7, 0L);
  }
  if (tmp != 0L) {
    return (dma_ops);
  } else {
    {
    __cil_tmp8 = (struct dma_map_ops *)0;
    __cil_tmp9 = (unsigned long )__cil_tmp8;
    __cil_tmp10 = dev->archdata.dma_ops;
    __cil_tmp11 = (unsigned long )__cil_tmp10;
    if (__cil_tmp11 == __cil_tmp9) {
      return (dma_ops);
    } else {
      return (dev->archdata.dma_ops);
    }
    }
  }
}
}
__inline static unsigned long dma_alloc_coherent_mask(struct device *dev , gfp_t gfp ) 
{ unsigned long dma_mask ;
  u64 __cil_tmp4 ;
  int __cil_tmp5 ;

  {
  dma_mask = 0UL;
  __cil_tmp4 = dev->coherent_dma_mask;
  dma_mask = (unsigned long )__cil_tmp4;
  if (dma_mask == 0UL) {
    {
    __cil_tmp5 = (int )gfp;
    if (__cil_tmp5 & 1) {
      dma_mask = 16777215UL;
    } else {
      dma_mask = 4294967295UL;
    }
    }
  } else {

  }
  return (dma_mask);
}
}
__inline static gfp_t dma_alloc_coherent_gfp_flags(struct device *dev , gfp_t gfp ) 
{ unsigned long dma_mask ;
  unsigned long tmp ;
  unsigned long long __cil_tmp5 ;
  unsigned long long __cil_tmp6 ;
  unsigned int __cil_tmp7 ;

  {
  {
  tmp = dma_alloc_coherent_mask(dev, gfp);
  dma_mask = tmp;
  }
  {
  __cil_tmp5 = (unsigned long long )dma_mask;
  if (__cil_tmp5 <= 16777215ULL) {
    gfp = gfp | 1U;
  } else {

  }
  }
  {
  __cil_tmp6 = (unsigned long long )dma_mask;
  if (__cil_tmp6 <= 4294967295ULL) {
    {
    __cil_tmp7 = gfp & 1U;
    if (__cil_tmp7 == 0U) {
      gfp = gfp | 4U;
    } else {

    }
    }
  } else {

  }
  }
  return (gfp);
}
}
__inline static void *dma_alloc_coherent(struct device *dev , size_t size , dma_addr_t *dma_handle ,
                                         gfp_t gfp ) 
{ struct dma_map_ops *ops ;
  struct dma_map_ops *tmp ;
  void *memory ;
  int tmp___0 ;
  gfp_t tmp___1 ;
  struct device *__cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  void *(*__cil_tmp13)(struct device * , size_t  , dma_addr_t * , gfp_t  ) ;
  unsigned long __cil_tmp14 ;
  void *(*__cil_tmp15)(struct device * , size_t  , dma_addr_t * , gfp_t  ) ;
  unsigned long __cil_tmp16 ;
  void *(*__cil_tmp17)(struct device * , size_t  , dma_addr_t * , gfp_t  ) ;
  dma_addr_t __cil_tmp18 ;

  {
  {
  tmp = get_dma_ops(dev);
  ops = tmp;
  gfp = gfp & 4294967288U;
  }
  {
  __cil_tmp10 = (struct device *)0;
  __cil_tmp11 = (unsigned long )__cil_tmp10;
  __cil_tmp12 = (unsigned long )dev;
  if (__cil_tmp12 == __cil_tmp11) {
    dev = & x86_dma_fallback_dev;
  } else {

  }
  }
  {
  tmp___0 = is_device_dma_capable(dev);
  }
  if (tmp___0 == 0) {
    return ((void *)0);
  } else {

  }
  {
  __cil_tmp13 = (void *(*)(struct device * , size_t  , dma_addr_t * , gfp_t  ))0;
  __cil_tmp14 = (unsigned long )__cil_tmp13;
  __cil_tmp15 = ops->alloc_coherent;
  __cil_tmp16 = (unsigned long )__cil_tmp15;
  if (__cil_tmp16 == __cil_tmp14) {
    return ((void *)0);
  } else {

  }
  }
  {
  tmp___1 = dma_alloc_coherent_gfp_flags(dev, gfp);
  __cil_tmp17 = ops->alloc_coherent;
  memory = (*__cil_tmp17)(dev, size, dma_handle, tmp___1);
  __cil_tmp18 = *dma_handle;
  debug_dma_alloc_coherent(dev, size, __cil_tmp18, memory);
  }
  return (memory);
}
}
__inline static void dma_free_coherent(struct device *dev , size_t size , void *vaddr ,
                                       dma_addr_t bus ) 
{ struct dma_map_ops *ops ;
  struct dma_map_ops *tmp ;
  int __ret_warn_on ;
  unsigned long _flags ;
  int tmp___0 ;
  long tmp___1 ;
  int __cil_tmp11 ;
  long __cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  long __cil_tmp16 ;
  void (*__cil_tmp17)(struct device * , size_t  , void * , dma_addr_t  ) ;
  unsigned long __cil_tmp18 ;
  void (*__cil_tmp19)(struct device * , size_t  , void * , dma_addr_t  ) ;
  unsigned long __cil_tmp20 ;
  void (*__cil_tmp21)(struct device * , size_t  , void * , dma_addr_t  ) ;

  {
  {
  tmp = get_dma_ops(dev);
  ops = tmp;
  _flags = arch_local_save_flags();
  tmp___0 = arch_irqs_disabled_flags(_flags);
  __ret_warn_on = tmp___0 != 0;
  __cil_tmp11 = __ret_warn_on != 0;
  __cil_tmp12 = (long )__cil_tmp11;
  tmp___1 = __builtin_expect(__cil_tmp12, 0L);
  }
  if (tmp___1 != 0L) {
    {
    __cil_tmp13 = (int const   )147;
    __cil_tmp14 = (int )__cil_tmp13;
    warn_slowpath_null("/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/arch/x86/include/asm/dma-mapping.h",
                       __cil_tmp14);
    }
  } else {

  }
  {
  __cil_tmp15 = __ret_warn_on != 0;
  __cil_tmp16 = (long )__cil_tmp15;
  __builtin_expect(__cil_tmp16, 0L);
  debug_dma_free_coherent(dev, size, vaddr, bus);
  }
  {
  __cil_tmp17 = (void (*)(struct device * , size_t  , void * , dma_addr_t  ))0;
  __cil_tmp18 = (unsigned long )__cil_tmp17;
  __cil_tmp19 = ops->free_coherent;
  __cil_tmp20 = (unsigned long )__cil_tmp19;
  if (__cil_tmp20 != __cil_tmp18) {
    {
    __cil_tmp21 = ops->free_coherent;
    (*__cil_tmp21)(dev, size, vaddr, bus);
    }
  } else {

  }
  }
  return;
}
}
__inline static void *pci_alloc_consistent(struct pci_dev *hwdev , size_t size , dma_addr_t *dma_handle ) 
{ struct device *tmp ;
  void *tmp___0 ;
  struct pci_dev *__cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  unsigned long __cil_tmp8 ;

  {
  {
  __cil_tmp6 = (struct pci_dev *)0;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  __cil_tmp8 = (unsigned long )hwdev;
  if (__cil_tmp8 != __cil_tmp7) {
    tmp = & hwdev->dev;
  } else {
    tmp = (struct device *)0;
  }
  }
  {
  tmp___0 = dma_alloc_coherent(tmp, size, dma_handle, 32U);
  }
  return (tmp___0);
}
}
__inline static void pci_free_consistent(struct pci_dev *hwdev , size_t size , void *vaddr ,
                                         dma_addr_t dma_handle ) 
{ struct device *tmp ;
  struct pci_dev *__cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  unsigned long __cil_tmp8 ;

  {
  {
  __cil_tmp6 = (struct pci_dev *)0;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  __cil_tmp8 = (unsigned long )hwdev;
  if (__cil_tmp8 != __cil_tmp7) {
    tmp = & hwdev->dev;
  } else {
    tmp = (struct device *)0;
  }
  }
  {
  dma_free_coherent(tmp, size, vaddr, dma_handle);
  }
  return;
}
}
extern unsigned char *skb_put(struct sk_buff * , unsigned int  ) ;
extern struct sk_buff *dev_alloc_skb(unsigned int  ) ;
extern int netif_rx(struct sk_buff * ) ;
extern __be16 eth_type_trans(struct sk_buff * , struct net_device * ) ;
void et131x_align_allocated_memory(struct et131x_adapter *adapter , unsigned long long *phys_addr ,
                                   unsigned long long *offset , unsigned long long mask ) ;
int et131x_rx_dma_memory_alloc(struct et131x_adapter *adapter ) ;
void et131x_rx_dma_memory_free(struct et131x_adapter *adapter ) ;
int et131x_init_recv(struct et131x_adapter *adapter ) ;
void ConfigRxDmaRegs(struct et131x_adapter *etdev ) ;
void et131x_rx_dma_disable(struct et131x_adapter *etdev ) ;
void et131x_handle_recv_interrupt(struct et131x_adapter *etdev ) ;
void nic_return_rfd(struct et131x_adapter *etdev , struct rfd *rfd ) ;
int et131x_rx_dma_memory_alloc(struct et131x_adapter *adapter ) 
{ u32 i ;
  u32 j ;
  u32 bufsize ;
  u32 pktStatRingSize ;
  u32 FBRChunkSize ;
  struct rx_ring *rx_ring ;
  void *tmp ;
  void *tmp___0 ;
  u64 Fbr1Offset ;
  u64 Fbr1TempPa ;
  u32 Fbr1Align ;
  u32 index ;
  u64 Fbr0Offset ;
  u64 Fbr0TempPa ;
  u32 index___0 ;
  void *tmp___1 ;
  u32 __cil_tmp18 ;
  u32 __cil_tmp19 ;
  u32 __cil_tmp20 ;
  u32 __cil_tmp21 ;
  u32 __cil_tmp22 ;
  u32 __cil_tmp23 ;
  struct pci_dev *__cil_tmp24 ;
  size_t __cil_tmp25 ;
  dma_addr_t *__cil_tmp26 ;
  void *__cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  void *__cil_tmp29 ;
  unsigned long __cil_tmp30 ;
  struct pci_dev *__cil_tmp31 ;
  struct device *__cil_tmp32 ;
  struct device  const  *__cil_tmp33 ;
  uint64_t *__cil_tmp34 ;
  uint64_t *__cil_tmp35 ;
  uint64_t __cil_tmp36 ;
  unsigned long __cil_tmp37 ;
  void *__cil_tmp38 ;
  u32 __cil_tmp39 ;
  u32 __cil_tmp40 ;
  struct pci_dev *__cil_tmp41 ;
  size_t __cil_tmp42 ;
  dma_addr_t *__cil_tmp43 ;
  void *__cil_tmp44 ;
  unsigned long __cil_tmp45 ;
  void *__cil_tmp46 ;
  unsigned long __cil_tmp47 ;
  struct pci_dev *__cil_tmp48 ;
  struct device *__cil_tmp49 ;
  struct device  const  *__cil_tmp50 ;
  uint64_t *__cil_tmp51 ;
  uint64_t *__cil_tmp52 ;
  uint64_t __cil_tmp53 ;
  unsigned long __cil_tmp54 ;
  void *__cil_tmp55 ;
  u32 __cil_tmp56 ;
  u32 __cil_tmp57 ;
  u32 __cil_tmp58 ;
  u32 __cil_tmp59 ;
  struct pci_dev *__cil_tmp60 ;
  size_t __cil_tmp61 ;
  unsigned long __cil_tmp62 ;
  dma_addr_t (*__cil_tmp63)[32U] ;
  dma_addr_t *__cil_tmp64 ;
  dma_addr_t *__cil_tmp65 ;
  void *__cil_tmp66 ;
  unsigned long __cil_tmp67 ;
  void *__cil_tmp68 ;
  unsigned long __cil_tmp69 ;
  struct pci_dev *__cil_tmp70 ;
  struct device *__cil_tmp71 ;
  struct device  const  *__cil_tmp72 ;
  u32 __cil_tmp73 ;
  u64 __cil_tmp74 ;
  u32 __cil_tmp75 ;
  struct fbr_lookup *__cil_tmp76 ;
  unsigned long __cil_tmp77 ;
  u32 __cil_tmp78 ;
  u32 __cil_tmp79 ;
  unsigned long __cil_tmp80 ;
  unsigned long __cil_tmp81 ;
  void *__cil_tmp82 ;
  struct fbr_lookup *__cil_tmp83 ;
  u64 __cil_tmp84 ;
  struct fbr_lookup *__cil_tmp85 ;
  u32 __cil_tmp86 ;
  u64 __cil_tmp87 ;
  struct fbr_lookup *__cil_tmp88 ;
  struct fbr_lookup *__cil_tmp89 ;
  struct fbr_lookup *__cil_tmp90 ;
  struct fbr_lookup *__cil_tmp91 ;
  void *__cil_tmp92 ;
  u32 __cil_tmp93 ;
  u32 __cil_tmp94 ;
  u32 __cil_tmp95 ;
  u32 __cil_tmp96 ;
  struct pci_dev *__cil_tmp97 ;
  size_t __cil_tmp98 ;
  unsigned long __cil_tmp99 ;
  dma_addr_t (*__cil_tmp100)[32U] ;
  dma_addr_t *__cil_tmp101 ;
  dma_addr_t *__cil_tmp102 ;
  void *__cil_tmp103 ;
  unsigned long __cil_tmp104 ;
  void *__cil_tmp105 ;
  unsigned long __cil_tmp106 ;
  struct pci_dev *__cil_tmp107 ;
  struct device *__cil_tmp108 ;
  struct device  const  *__cil_tmp109 ;
  u32 __cil_tmp110 ;
  u32 __cil_tmp111 ;
  u64 __cil_tmp112 ;
  u32 __cil_tmp113 ;
  struct fbr_lookup *__cil_tmp114 ;
  unsigned long __cil_tmp115 ;
  u32 __cil_tmp116 ;
  u32 __cil_tmp117 ;
  unsigned long __cil_tmp118 ;
  unsigned long __cil_tmp119 ;
  void *__cil_tmp120 ;
  struct fbr_lookup *__cil_tmp121 ;
  u64 __cil_tmp122 ;
  struct fbr_lookup *__cil_tmp123 ;
  u32 __cil_tmp124 ;
  u64 __cil_tmp125 ;
  struct fbr_lookup *__cil_tmp126 ;
  struct fbr_lookup *__cil_tmp127 ;
  struct fbr_lookup *__cil_tmp128 ;
  struct fbr_lookup *__cil_tmp129 ;
  void *__cil_tmp130 ;
  u32 __cil_tmp131 ;
  u32 __cil_tmp132 ;
  u32 __cil_tmp133 ;
  struct pci_dev *__cil_tmp134 ;
  size_t __cil_tmp135 ;
  dma_addr_t *__cil_tmp136 ;
  void *__cil_tmp137 ;
  unsigned long __cil_tmp138 ;
  void *__cil_tmp139 ;
  unsigned long __cil_tmp140 ;
  struct pci_dev *__cil_tmp141 ;
  struct device *__cil_tmp142 ;
  struct device  const  *__cil_tmp143 ;
  dma_addr_t __cil_tmp144 ;
  unsigned long __cil_tmp145 ;
  struct pci_dev *__cil_tmp146 ;
  dma_addr_t *__cil_tmp147 ;
  struct rx_status_block *__cil_tmp148 ;
  unsigned long __cil_tmp149 ;
  struct rx_status_block *__cil_tmp150 ;
  unsigned long __cil_tmp151 ;
  struct pci_dev *__cil_tmp152 ;
  struct device *__cil_tmp153 ;
  struct device  const  *__cil_tmp154 ;
  dma_addr_t __cil_tmp155 ;
  unsigned long __cil_tmp156 ;
  struct net_device *__cil_tmp157 ;
  char (*__cil_tmp158)[16U] ;
  char const   *__cil_tmp159 ;
  void (*__cil_tmp160)(void * ) ;
  u32 __cil_tmp161 ;
  struct list_head *__cil_tmp162 ;

  {
  {
  rx_ring = & adapter->rx_ring;
  tmp = kmalloc(32768UL, 208U);
  rx_ring->fbr[0] = (struct fbr_lookup *)tmp;
  tmp___0 = kmalloc(32768UL, 208U);
  rx_ring->fbr[1] = (struct fbr_lookup *)tmp___0;
  }
  {
  __cil_tmp18 = adapter->RegistryJumboPacket;
  if (__cil_tmp18 <= 2047U) {
    rx_ring->Fbr0BufferSize = 256U;
    rx_ring->Fbr0NumEntries = 512U;
    rx_ring->Fbr1BufferSize = 2048U;
    rx_ring->Fbr1NumEntries = 512U;
  } else {
    {
    __cil_tmp19 = adapter->RegistryJumboPacket;
    if (__cil_tmp19 <= 4095U) {
      rx_ring->Fbr0BufferSize = 512U;
      rx_ring->Fbr0NumEntries = 1024U;
      rx_ring->Fbr1BufferSize = 4096U;
      rx_ring->Fbr1NumEntries = 512U;
    } else {
      rx_ring->Fbr0BufferSize = 1024U;
      rx_ring->Fbr0NumEntries = 768U;
      rx_ring->Fbr1BufferSize = 16384U;
      rx_ring->Fbr1NumEntries = 128U;
    }
    }
  }
  }
  {
  __cil_tmp20 = adapter->rx_ring.Fbr1NumEntries;
  __cil_tmp21 = adapter->rx_ring.Fbr0NumEntries;
  adapter->rx_ring.PsrNumEntries = __cil_tmp21 + __cil_tmp20;
  __cil_tmp22 = rx_ring->Fbr1NumEntries;
  __cil_tmp23 = __cil_tmp22 * 12U;
  bufsize = __cil_tmp23 + 4095U;
  __cil_tmp24 = adapter->pdev;
  __cil_tmp25 = (size_t )bufsize;
  __cil_tmp26 = & rx_ring->pFbr1RingPa;
  rx_ring->pFbr1RingVa = pci_alloc_consistent(__cil_tmp24, __cil_tmp25, __cil_tmp26);
  }
  {
  __cil_tmp27 = (void *)0;
  __cil_tmp28 = (unsigned long )__cil_tmp27;
  __cil_tmp29 = rx_ring->pFbr1RingVa;
  __cil_tmp30 = (unsigned long )__cil_tmp29;
  if (__cil_tmp30 == __cil_tmp28) {
    {
    __cil_tmp31 = adapter->pdev;
    __cil_tmp32 = & __cil_tmp31->dev;
    __cil_tmp33 = (struct device  const  *)__cil_tmp32;
    dev_err(__cil_tmp33, "Cannot alloc memory for Free Buffer Ring 1\n");
    }
    return (-12);
  } else {

  }
  }
  {
  rx_ring->Fbr1Realpa = rx_ring->pFbr1RingPa;
  __cil_tmp34 = & rx_ring->Fbr1Realpa;
  __cil_tmp35 = & rx_ring->Fbr1offset;
  et131x_align_allocated_memory(adapter, __cil_tmp34, __cil_tmp35, 4095ULL);
  __cil_tmp36 = rx_ring->Fbr1offset;
  __cil_tmp37 = (unsigned long )__cil_tmp36;
  __cil_tmp38 = rx_ring->pFbr1RingVa;
  rx_ring->pFbr1RingVa = __cil_tmp38 + __cil_tmp37;
  __cil_tmp39 = rx_ring->Fbr0NumEntries;
  __cil_tmp40 = __cil_tmp39 * 12U;
  bufsize = __cil_tmp40 + 4095U;
  __cil_tmp41 = adapter->pdev;
  __cil_tmp42 = (size_t )bufsize;
  __cil_tmp43 = & rx_ring->pFbr0RingPa;
  rx_ring->pFbr0RingVa = pci_alloc_consistent(__cil_tmp41, __cil_tmp42, __cil_tmp43);
  }
  {
  __cil_tmp44 = (void *)0;
  __cil_tmp45 = (unsigned long )__cil_tmp44;
  __cil_tmp46 = rx_ring->pFbr0RingVa;
  __cil_tmp47 = (unsigned long )__cil_tmp46;
  if (__cil_tmp47 == __cil_tmp45) {
    {
    __cil_tmp48 = adapter->pdev;
    __cil_tmp49 = & __cil_tmp48->dev;
    __cil_tmp50 = (struct device  const  *)__cil_tmp49;
    dev_err(__cil_tmp50, "Cannot alloc memory for Free Buffer Ring 0\n");
    }
    return (-12);
  } else {

  }
  }
  {
  rx_ring->Fbr0Realpa = rx_ring->pFbr0RingPa;
  __cil_tmp51 = & rx_ring->Fbr0Realpa;
  __cil_tmp52 = & rx_ring->Fbr0offset;
  et131x_align_allocated_memory(adapter, __cil_tmp51, __cil_tmp52, 4095ULL);
  __cil_tmp53 = rx_ring->Fbr0offset;
  __cil_tmp54 = (unsigned long )__cil_tmp53;
  __cil_tmp55 = rx_ring->pFbr0RingVa;
  rx_ring->pFbr0RingVa = __cil_tmp55 + __cil_tmp54;
  i = 0U;
  }
  goto ldv_35677;
  ldv_35676: ;
  {
  __cil_tmp56 = rx_ring->Fbr1BufferSize;
  if (__cil_tmp56 > 4096U) {
    Fbr1Align = 4096U;
  } else {
    Fbr1Align = rx_ring->Fbr1BufferSize;
  }
  }
  {
  __cil_tmp57 = rx_ring->Fbr1BufferSize;
  __cil_tmp58 = __cil_tmp57 * 32U;
  __cil_tmp59 = __cil_tmp58 + Fbr1Align;
  FBRChunkSize = __cil_tmp59 - 1U;
  __cil_tmp60 = adapter->pdev;
  __cil_tmp61 = (size_t )FBRChunkSize;
  __cil_tmp62 = (unsigned long )i;
  __cil_tmp63 = & rx_ring->Fbr1MemPa;
  __cil_tmp64 = (dma_addr_t *)__cil_tmp63;
  __cil_tmp65 = __cil_tmp64 + __cil_tmp62;
  rx_ring->Fbr1MemVa[i] = pci_alloc_consistent(__cil_tmp60, __cil_tmp61, __cil_tmp65);
  }
  {
  __cil_tmp66 = (void *)0;
  __cil_tmp67 = (unsigned long )__cil_tmp66;
  __cil_tmp68 = rx_ring->Fbr1MemVa[i];
  __cil_tmp69 = (unsigned long )__cil_tmp68;
  if (__cil_tmp69 == __cil_tmp67) {
    {
    __cil_tmp70 = adapter->pdev;
    __cil_tmp71 = & __cil_tmp70->dev;
    __cil_tmp72 = (struct device  const  *)__cil_tmp71;
    dev_err(__cil_tmp72, "Could not alloc memory\n");
    }
    return (-12);
  } else {

  }
  }
  {
  Fbr1TempPa = rx_ring->Fbr1MemPa[i];
  __cil_tmp73 = Fbr1Align - 1U;
  __cil_tmp74 = (u64 )__cil_tmp73;
  et131x_align_allocated_memory(adapter, & Fbr1TempPa, & Fbr1Offset, __cil_tmp74);
  j = 0U;
  }
  goto ldv_35674;
  ldv_35673: 
  __cil_tmp75 = i * 32U;
  index = __cil_tmp75 + j;
  __cil_tmp76 = rx_ring->fbr[1];
  __cil_tmp77 = (unsigned long )Fbr1Offset;
  __cil_tmp78 = rx_ring->Fbr1BufferSize;
  __cil_tmp79 = __cil_tmp78 * j;
  __cil_tmp80 = (unsigned long )__cil_tmp79;
  __cil_tmp81 = __cil_tmp80 + __cil_tmp77;
  __cil_tmp82 = rx_ring->Fbr1MemVa[i];
  __cil_tmp76->virt[index] = __cil_tmp82 + __cil_tmp81;
  __cil_tmp83 = rx_ring->fbr[1];
  __cil_tmp84 = Fbr1TempPa >> 32;
  __cil_tmp83->bus_high[index] = (unsigned int )__cil_tmp84;
  __cil_tmp85 = rx_ring->fbr[1];
  __cil_tmp85->bus_low[index] = (unsigned int )Fbr1TempPa;
  __cil_tmp86 = rx_ring->Fbr1BufferSize;
  __cil_tmp87 = (u64 )__cil_tmp86;
  Fbr1TempPa = __cil_tmp87 + Fbr1TempPa;
  __cil_tmp88 = rx_ring->fbr[1];
  __cil_tmp89 = rx_ring->fbr[1];
  __cil_tmp88->buffer1[index] = __cil_tmp89->virt[index];
  __cil_tmp90 = rx_ring->fbr[1];
  __cil_tmp91 = rx_ring->fbr[1];
  __cil_tmp92 = __cil_tmp91->virt[index];
  __cil_tmp90->buffer2[index] = __cil_tmp92 + 1152921504606846972UL;
  j = j + 1U;
  ldv_35674: ;
  if (j <= 31U) {
    goto ldv_35673;
  } else {
    goto ldv_35675;
  }
  ldv_35675: 
  i = i + 1U;
  ldv_35677: ;
  {
  __cil_tmp93 = rx_ring->Fbr1NumEntries;
  __cil_tmp94 = __cil_tmp93 / 32U;
  if (__cil_tmp94 > i) {
    goto ldv_35676;
  } else {
    goto ldv_35678;
  }
  }
  ldv_35678: 
  i = 0U;
  goto ldv_35686;
  ldv_35685: 
  {
  __cil_tmp95 = rx_ring->Fbr0BufferSize;
  __cil_tmp96 = __cil_tmp95 * 33U;
  FBRChunkSize = __cil_tmp96 - 1U;
  __cil_tmp97 = adapter->pdev;
  __cil_tmp98 = (size_t )FBRChunkSize;
  __cil_tmp99 = (unsigned long )i;
  __cil_tmp100 = & rx_ring->Fbr0MemPa;
  __cil_tmp101 = (dma_addr_t *)__cil_tmp100;
  __cil_tmp102 = __cil_tmp101 + __cil_tmp99;
  rx_ring->Fbr0MemVa[i] = pci_alloc_consistent(__cil_tmp97, __cil_tmp98, __cil_tmp102);
  }
  {
  __cil_tmp103 = (void *)0;
  __cil_tmp104 = (unsigned long )__cil_tmp103;
  __cil_tmp105 = rx_ring->Fbr0MemVa[i];
  __cil_tmp106 = (unsigned long )__cil_tmp105;
  if (__cil_tmp106 == __cil_tmp104) {
    {
    __cil_tmp107 = adapter->pdev;
    __cil_tmp108 = & __cil_tmp107->dev;
    __cil_tmp109 = (struct device  const  *)__cil_tmp108;
    dev_err(__cil_tmp109, "Could not alloc memory\n");
    }
    return (-12);
  } else {

  }
  }
  {
  Fbr0TempPa = rx_ring->Fbr0MemPa[i];
  __cil_tmp110 = rx_ring->Fbr0BufferSize;
  __cil_tmp111 = __cil_tmp110 - 1U;
  __cil_tmp112 = (u64 )__cil_tmp111;
  et131x_align_allocated_memory(adapter, & Fbr0TempPa, & Fbr0Offset, __cil_tmp112);
  j = 0U;
  }
  goto ldv_35683;
  ldv_35682: 
  __cil_tmp113 = i * 32U;
  index___0 = __cil_tmp113 + j;
  __cil_tmp114 = rx_ring->fbr[0];
  __cil_tmp115 = (unsigned long )Fbr0Offset;
  __cil_tmp116 = rx_ring->Fbr0BufferSize;
  __cil_tmp117 = __cil_tmp116 * j;
  __cil_tmp118 = (unsigned long )__cil_tmp117;
  __cil_tmp119 = __cil_tmp118 + __cil_tmp115;
  __cil_tmp120 = rx_ring->Fbr0MemVa[i];
  __cil_tmp114->virt[index___0] = __cil_tmp120 + __cil_tmp119;
  __cil_tmp121 = rx_ring->fbr[0];
  __cil_tmp122 = Fbr0TempPa >> 32;
  __cil_tmp121->bus_high[index___0] = (unsigned int )__cil_tmp122;
  __cil_tmp123 = rx_ring->fbr[0];
  __cil_tmp123->bus_low[index___0] = (unsigned int )Fbr0TempPa;
  __cil_tmp124 = rx_ring->Fbr0BufferSize;
  __cil_tmp125 = (u64 )__cil_tmp124;
  Fbr0TempPa = __cil_tmp125 + Fbr0TempPa;
  __cil_tmp126 = rx_ring->fbr[0];
  __cil_tmp127 = rx_ring->fbr[0];
  __cil_tmp126->buffer1[index___0] = __cil_tmp127->virt[index___0];
  __cil_tmp128 = rx_ring->fbr[0];
  __cil_tmp129 = rx_ring->fbr[0];
  __cil_tmp130 = __cil_tmp129->virt[index___0];
  __cil_tmp128->buffer2[index___0] = __cil_tmp130 + 1152921504606846972UL;
  j = j + 1U;
  ldv_35683: ;
  if (j <= 31U) {
    goto ldv_35682;
  } else {
    goto ldv_35684;
  }
  ldv_35684: 
  i = i + 1U;
  ldv_35686: ;
  {
  __cil_tmp131 = rx_ring->Fbr0NumEntries;
  __cil_tmp132 = __cil_tmp131 / 32U;
  if (__cil_tmp132 > i) {
    goto ldv_35685;
  } else {
    goto ldv_35687;
  }
  }
  ldv_35687: 
  {
  __cil_tmp133 = adapter->rx_ring.PsrNumEntries;
  pktStatRingSize = __cil_tmp133 * 8U;
  __cil_tmp134 = adapter->pdev;
  __cil_tmp135 = (size_t )pktStatRingSize;
  __cil_tmp136 = & rx_ring->pPSRingPa;
  rx_ring->pPSRingVa = pci_alloc_consistent(__cil_tmp134, __cil_tmp135, __cil_tmp136);
  }
  {
  __cil_tmp137 = (void *)0;
  __cil_tmp138 = (unsigned long )__cil_tmp137;
  __cil_tmp139 = rx_ring->pPSRingVa;
  __cil_tmp140 = (unsigned long )__cil_tmp139;
  if (__cil_tmp140 == __cil_tmp138) {
    {
    __cil_tmp141 = adapter->pdev;
    __cil_tmp142 = & __cil_tmp141->dev;
    __cil_tmp143 = (struct device  const  *)__cil_tmp142;
    dev_err(__cil_tmp143, "Cannot alloc memory for Packet Status Ring\n");
    }
    return (-12);
  } else {

  }
  }
  {
  __cil_tmp144 = rx_ring->pPSRingPa;
  __cil_tmp145 = (unsigned long )__cil_tmp144;
  printk("<6>PSR %lx\n", __cil_tmp145);
  __cil_tmp146 = adapter->pdev;
  __cil_tmp147 = & rx_ring->rx_status_bus;
  tmp___1 = pci_alloc_consistent(__cil_tmp146, 8UL, __cil_tmp147);
  rx_ring->rx_status_block = (struct rx_status_block *)tmp___1;
  }
  {
  __cil_tmp148 = (struct rx_status_block *)0;
  __cil_tmp149 = (unsigned long )__cil_tmp148;
  __cil_tmp150 = rx_ring->rx_status_block;
  __cil_tmp151 = (unsigned long )__cil_tmp150;
  if (__cil_tmp151 == __cil_tmp149) {
    {
    __cil_tmp152 = adapter->pdev;
    __cil_tmp153 = & __cil_tmp152->dev;
    __cil_tmp154 = (struct device  const  *)__cil_tmp153;
    dev_err(__cil_tmp154, "Cannot alloc memory for Status Block\n");
    }
    return (-12);
  } else {

  }
  }
  {
  rx_ring->NumRfd = 1024U;
  __cil_tmp155 = rx_ring->rx_status_bus;
  __cil_tmp156 = (unsigned long )__cil_tmp155;
  printk("<6>PRS %lx\n", __cil_tmp156);
  __cil_tmp157 = adapter->netdev;
  __cil_tmp158 = & __cil_tmp157->name;
  __cil_tmp159 = (char const   *)__cil_tmp158;
  __cil_tmp160 = (void (*)(void * ))0;
  rx_ring->RecvLookaside = kmem_cache_create(__cil_tmp159, 32UL, 0UL, 24576UL, __cil_tmp160);
  __cil_tmp161 = adapter->Flags;
  adapter->Flags = __cil_tmp161 | 4U;
  __cil_tmp162 = & rx_ring->RecvList;
  INIT_LIST_HEAD(__cil_tmp162);
  }
  return (0);
}
}
void et131x_rx_dma_memory_free(struct et131x_adapter *adapter ) 
{ u32 index ;
  u32 bufsize ;
  u32 pktStatRingSize ;
  struct rfd *rfd ;
  struct rx_ring *rx_ring ;
  int __ret_warn_on ;
  long tmp ;
  struct list_head  const  *__mptr ;
  int tmp___0 ;
  u32 Fbr1Align ;
  u32 __cil_tmp12 ;
  u32 __cil_tmp13 ;
  int __cil_tmp14 ;
  long __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  long __cil_tmp19 ;
  struct list_head *__cil_tmp20 ;
  struct list_head *__cil_tmp21 ;
  struct kmem_cache *__cil_tmp22 ;
  void *__cil_tmp23 ;
  struct list_head *__cil_tmp24 ;
  struct list_head  const  *__cil_tmp25 ;
  void *__cil_tmp26 ;
  unsigned long __cil_tmp27 ;
  void *__cil_tmp28 ;
  unsigned long __cil_tmp29 ;
  void *__cil_tmp30 ;
  unsigned long __cil_tmp31 ;
  void *__cil_tmp32 ;
  unsigned long __cil_tmp33 ;
  u32 __cil_tmp34 ;
  u32 __cil_tmp35 ;
  u32 __cil_tmp36 ;
  u32 __cil_tmp37 ;
  struct pci_dev *__cil_tmp38 ;
  size_t __cil_tmp39 ;
  void *__cil_tmp40 ;
  dma_addr_t __cil_tmp41 ;
  u32 __cil_tmp42 ;
  u32 __cil_tmp43 ;
  uint64_t __cil_tmp44 ;
  uint64_t __cil_tmp45 ;
  void *__cil_tmp46 ;
  u32 __cil_tmp47 ;
  u32 __cil_tmp48 ;
  struct pci_dev *__cil_tmp49 ;
  size_t __cil_tmp50 ;
  void *__cil_tmp51 ;
  dma_addr_t __cil_tmp52 ;
  void *__cil_tmp53 ;
  unsigned long __cil_tmp54 ;
  void *__cil_tmp55 ;
  unsigned long __cil_tmp56 ;
  void *__cil_tmp57 ;
  unsigned long __cil_tmp58 ;
  void *__cil_tmp59 ;
  unsigned long __cil_tmp60 ;
  u32 __cil_tmp61 ;
  u32 __cil_tmp62 ;
  struct pci_dev *__cil_tmp63 ;
  size_t __cil_tmp64 ;
  void *__cil_tmp65 ;
  dma_addr_t __cil_tmp66 ;
  u32 __cil_tmp67 ;
  u32 __cil_tmp68 ;
  uint64_t __cil_tmp69 ;
  uint64_t __cil_tmp70 ;
  void *__cil_tmp71 ;
  u32 __cil_tmp72 ;
  u32 __cil_tmp73 ;
  struct pci_dev *__cil_tmp74 ;
  size_t __cil_tmp75 ;
  void *__cil_tmp76 ;
  dma_addr_t __cil_tmp77 ;
  void *__cil_tmp78 ;
  unsigned long __cil_tmp79 ;
  void *__cil_tmp80 ;
  unsigned long __cil_tmp81 ;
  u32 __cil_tmp82 ;
  struct pci_dev *__cil_tmp83 ;
  size_t __cil_tmp84 ;
  void *__cil_tmp85 ;
  dma_addr_t __cil_tmp86 ;
  struct rx_status_block *__cil_tmp87 ;
  unsigned long __cil_tmp88 ;
  struct rx_status_block *__cil_tmp89 ;
  unsigned long __cil_tmp90 ;
  struct pci_dev *__cil_tmp91 ;
  struct rx_status_block *__cil_tmp92 ;
  void *__cil_tmp93 ;
  dma_addr_t __cil_tmp94 ;
  u32 __cil_tmp95 ;
  unsigned int __cil_tmp96 ;
  struct kmem_cache *__cil_tmp97 ;
  u32 __cil_tmp98 ;
  struct fbr_lookup *__cil_tmp99 ;
  void const   *__cil_tmp100 ;
  struct fbr_lookup *__cil_tmp101 ;
  void const   *__cil_tmp102 ;

  {
  {
  rx_ring = & adapter->rx_ring;
  __cil_tmp12 = rx_ring->NumRfd;
  __cil_tmp13 = rx_ring->nReadyRecv;
  __ret_warn_on = __cil_tmp13 != __cil_tmp12;
  __cil_tmp14 = __ret_warn_on != 0;
  __cil_tmp15 = (long )__cil_tmp14;
  tmp = __builtin_expect(__cil_tmp15, 0L);
  }
  if (tmp != 0L) {
    {
    __cil_tmp16 = (int const   )413;
    __cil_tmp17 = (int )__cil_tmp16;
    warn_slowpath_null("/anthill/stuff/tacas-comp/work/current--X--drivers/staging/et131x/et131x.ko--X--bulklinux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/19/dscv_tempdir/dscv/ri/08_1/drivers/staging/et131x/et1310_rx.c.p",
                       __cil_tmp17);
    }
  } else {

  }
  {
  __cil_tmp18 = __ret_warn_on != 0;
  __cil_tmp19 = (long )__cil_tmp18;
  __builtin_expect(__cil_tmp19, 0L);
  }
  goto ldv_35701;
  ldv_35700: 
  {
  __cil_tmp20 = rx_ring->RecvList.next;
  __mptr = (struct list_head  const  *)__cil_tmp20;
  rfd = (struct rfd *)__mptr;
  __cil_tmp21 = & rfd->list_node;
  list_del(__cil_tmp21);
  rfd->skb = (struct sk_buff *)0;
  __cil_tmp22 = adapter->rx_ring.RecvLookaside;
  __cil_tmp23 = (void *)rfd;
  kmem_cache_free(__cil_tmp22, __cil_tmp23);
  }
  ldv_35701: 
  {
  __cil_tmp24 = & rx_ring->RecvList;
  __cil_tmp25 = (struct list_head  const  *)__cil_tmp24;
  tmp___0 = list_empty(__cil_tmp25);
  }
  if (tmp___0 == 0) {
    goto ldv_35700;
  } else {
    goto ldv_35702;
  }
  ldv_35702: ;
  {
  __cil_tmp26 = (void *)0;
  __cil_tmp27 = (unsigned long )__cil_tmp26;
  __cil_tmp28 = rx_ring->pFbr1RingVa;
  __cil_tmp29 = (unsigned long )__cil_tmp28;
  if (__cil_tmp29 != __cil_tmp27) {
    index = 0U;
    goto ldv_35705;
    ldv_35704: ;
    {
    __cil_tmp30 = (void *)0;
    __cil_tmp31 = (unsigned long )__cil_tmp30;
    __cil_tmp32 = rx_ring->Fbr1MemVa[index];
    __cil_tmp33 = (unsigned long )__cil_tmp32;
    if (__cil_tmp33 != __cil_tmp31) {
      {
      __cil_tmp34 = rx_ring->Fbr1BufferSize;
      if (__cil_tmp34 > 4096U) {
        Fbr1Align = 4096U;
      } else {
        Fbr1Align = rx_ring->Fbr1BufferSize;
      }
      }
      {
      __cil_tmp35 = rx_ring->Fbr1BufferSize;
      __cil_tmp36 = __cil_tmp35 * 32U;
      __cil_tmp37 = __cil_tmp36 + Fbr1Align;
      bufsize = __cil_tmp37 - 1U;
      __cil_tmp38 = adapter->pdev;
      __cil_tmp39 = (size_t )bufsize;
      __cil_tmp40 = rx_ring->Fbr1MemVa[index];
      __cil_tmp41 = rx_ring->Fbr1MemPa[index];
      pci_free_consistent(__cil_tmp38, __cil_tmp39, __cil_tmp40, __cil_tmp41);
      rx_ring->Fbr1MemVa[index] = (void *)0;
      }
    } else {

    }
    }
    index = index + 1U;
    ldv_35705: ;
    {
    __cil_tmp42 = rx_ring->Fbr1NumEntries;
    __cil_tmp43 = __cil_tmp42 / 32U;
    if (__cil_tmp43 > index) {
      goto ldv_35704;
    } else {
      goto ldv_35706;
    }
    }
    ldv_35706: 
    {
    __cil_tmp44 = rx_ring->Fbr1offset;
    __cil_tmp45 = - __cil_tmp44;
    __cil_tmp46 = rx_ring->pFbr1RingVa;
    rx_ring->pFbr1RingVa = __cil_tmp46 + __cil_tmp45;
    __cil_tmp47 = rx_ring->Fbr1NumEntries;
    __cil_tmp48 = __cil_tmp47 * 12U;
    bufsize = __cil_tmp48 + 4095U;
    __cil_tmp49 = adapter->pdev;
    __cil_tmp50 = (size_t )bufsize;
    __cil_tmp51 = rx_ring->pFbr1RingVa;
    __cil_tmp52 = rx_ring->pFbr1RingPa;
    pci_free_consistent(__cil_tmp49, __cil_tmp50, __cil_tmp51, __cil_tmp52);
    rx_ring->pFbr1RingVa = (void *)0;
    }
  } else {

  }
  }
  {
  __cil_tmp53 = (void *)0;
  __cil_tmp54 = (unsigned long )__cil_tmp53;
  __cil_tmp55 = rx_ring->pFbr0RingVa;
  __cil_tmp56 = (unsigned long )__cil_tmp55;
  if (__cil_tmp56 != __cil_tmp54) {
    index = 0U;
    goto ldv_35708;
    ldv_35707: ;
    {
    __cil_tmp57 = (void *)0;
    __cil_tmp58 = (unsigned long )__cil_tmp57;
    __cil_tmp59 = rx_ring->Fbr0MemVa[index];
    __cil_tmp60 = (unsigned long )__cil_tmp59;
    if (__cil_tmp60 != __cil_tmp58) {
      {
      __cil_tmp61 = rx_ring->Fbr0BufferSize;
      __cil_tmp62 = __cil_tmp61 * 33U;
      bufsize = __cil_tmp62 - 1U;
      __cil_tmp63 = adapter->pdev;
      __cil_tmp64 = (size_t )bufsize;
      __cil_tmp65 = rx_ring->Fbr0MemVa[index];
      __cil_tmp66 = rx_ring->Fbr0MemPa[index];
      pci_free_consistent(__cil_tmp63, __cil_tmp64, __cil_tmp65, __cil_tmp66);
      rx_ring->Fbr0MemVa[index] = (void *)0;
      }
    } else {

    }
    }
    index = index + 1U;
    ldv_35708: ;
    {
    __cil_tmp67 = rx_ring->Fbr0NumEntries;
    __cil_tmp68 = __cil_tmp67 / 32U;
    if (__cil_tmp68 > index) {
      goto ldv_35707;
    } else {
      goto ldv_35709;
    }
    }
    ldv_35709: 
    {
    __cil_tmp69 = rx_ring->Fbr0offset;
    __cil_tmp70 = - __cil_tmp69;
    __cil_tmp71 = rx_ring->pFbr0RingVa;
    rx_ring->pFbr0RingVa = __cil_tmp71 + __cil_tmp70;
    __cil_tmp72 = rx_ring->Fbr0NumEntries;
    __cil_tmp73 = __cil_tmp72 * 12U;
    bufsize = __cil_tmp73 + 4095U;
    __cil_tmp74 = adapter->pdev;
    __cil_tmp75 = (size_t )bufsize;
    __cil_tmp76 = rx_ring->pFbr0RingVa;
    __cil_tmp77 = rx_ring->pFbr0RingPa;
    pci_free_consistent(__cil_tmp74, __cil_tmp75, __cil_tmp76, __cil_tmp77);
    rx_ring->pFbr0RingVa = (void *)0;
    }
  } else {

  }
  }
  {
  __cil_tmp78 = (void *)0;
  __cil_tmp79 = (unsigned long )__cil_tmp78;
  __cil_tmp80 = rx_ring->pPSRingVa;
  __cil_tmp81 = (unsigned long )__cil_tmp80;
  if (__cil_tmp81 != __cil_tmp79) {
    {
    __cil_tmp82 = adapter->rx_ring.PsrNumEntries;
    pktStatRingSize = __cil_tmp82 * 8U;
    __cil_tmp83 = adapter->pdev;
    __cil_tmp84 = (size_t )pktStatRingSize;
    __cil_tmp85 = rx_ring->pPSRingVa;
    __cil_tmp86 = rx_ring->pPSRingPa;
    pci_free_consistent(__cil_tmp83, __cil_tmp84, __cil_tmp85, __cil_tmp86);
    rx_ring->pPSRingVa = (void *)0;
    }
  } else {

  }
  }
  {
  __cil_tmp87 = (struct rx_status_block *)0;
  __cil_tmp88 = (unsigned long )__cil_tmp87;
  __cil_tmp89 = rx_ring->rx_status_block;
  __cil_tmp90 = (unsigned long )__cil_tmp89;
  if (__cil_tmp90 != __cil_tmp88) {
    {
    __cil_tmp91 = adapter->pdev;
    __cil_tmp92 = rx_ring->rx_status_block;
    __cil_tmp93 = (void *)__cil_tmp92;
    __cil_tmp94 = rx_ring->rx_status_bus;
    pci_free_consistent(__cil_tmp91, 8UL, __cil_tmp93, __cil_tmp94);
    rx_ring->rx_status_block = (struct rx_status_block *)0;
    }
  } else {

  }
  }
  {
  __cil_tmp95 = adapter->Flags;
  __cil_tmp96 = __cil_tmp95 & 4U;
  if (__cil_tmp96 != 0U) {
    {
    __cil_tmp97 = rx_ring->RecvLookaside;
    kmem_cache_destroy(__cil_tmp97);
    __cil_tmp98 = adapter->Flags;
    adapter->Flags = __cil_tmp98 & 4294967291U;
    }
  } else {

  }
  }
  {
  __cil_tmp99 = rx_ring->fbr[0];
  __cil_tmp100 = (void const   *)__cil_tmp99;
  kfree(__cil_tmp100);
  __cil_tmp101 = rx_ring->fbr[1];
  __cil_tmp102 = (void const   *)__cil_tmp101;
  kfree(__cil_tmp102);
  rx_ring->nReadyRecv = 0U;
  }
  return;
}
}
int et131x_init_recv(struct et131x_adapter *adapter ) 
{ int status ;
  struct rfd *rfd ;
  u32 rfdct ;
  u32 numrfd ;
  struct rx_ring *rx_ring ;
  void *tmp ;
  struct kmem_cache *__cil_tmp8 ;
  struct rfd *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  struct pci_dev *__cil_tmp12 ;
  struct device *__cil_tmp13 ;
  struct device  const  *__cil_tmp14 ;
  struct list_head *__cil_tmp15 ;
  struct list_head *__cil_tmp16 ;
  u32 __cil_tmp17 ;
  u32 __cil_tmp18 ;
  struct kmem_cache *__cil_tmp19 ;
  void *__cil_tmp20 ;
  struct pci_dev *__cil_tmp21 ;
  struct device *__cil_tmp22 ;
  struct device  const  *__cil_tmp23 ;

  {
  status = -12;
  rfd = (struct rfd *)0;
  numrfd = 0U;
  rx_ring = & adapter->rx_ring;
  rfdct = 0U;
  goto ldv_35720;
  ldv_35719: 
  {
  __cil_tmp8 = rx_ring->RecvLookaside;
  tmp = kmem_cache_alloc(__cil_tmp8, 33U);
  rfd = (struct rfd *)tmp;
  }
  {
  __cil_tmp9 = (struct rfd *)0;
  __cil_tmp10 = (unsigned long )__cil_tmp9;
  __cil_tmp11 = (unsigned long )rfd;
  if (__cil_tmp11 == __cil_tmp10) {
    {
    __cil_tmp12 = adapter->pdev;
    __cil_tmp13 = & __cil_tmp12->dev;
    __cil_tmp14 = (struct device  const  *)__cil_tmp13;
    dev_err(__cil_tmp14, "Couldn\'t alloc RFD out of kmem_cache\n");
    status = -12;
    }
    goto ldv_35718;
  } else {

  }
  }
  {
  rfd->skb = (struct sk_buff *)0;
  __cil_tmp15 = & rfd->list_node;
  __cil_tmp16 = & rx_ring->RecvList;
  list_add_tail(__cil_tmp15, __cil_tmp16);
  __cil_tmp17 = rx_ring->nReadyRecv;
  rx_ring->nReadyRecv = __cil_tmp17 + 1U;
  numrfd = numrfd + 1U;
  }
  ldv_35718: 
  rfdct = rfdct + 1U;
  ldv_35720: ;
  {
  __cil_tmp18 = rx_ring->NumRfd;
  if (__cil_tmp18 > rfdct) {
    goto ldv_35719;
  } else {
    goto ldv_35721;
  }
  }
  ldv_35721: ;
  if (numrfd > 64U) {
    status = 0;
  } else {

  }
  rx_ring->NumRfd = numrfd;
  if (status != 0) {
    {
    __cil_tmp19 = rx_ring->RecvLookaside;
    __cil_tmp20 = (void *)rfd;
    kmem_cache_free(__cil_tmp19, __cil_tmp20);
    __cil_tmp21 = adapter->pdev;
    __cil_tmp22 = & __cil_tmp21->dev;
    __cil_tmp23 = (struct device  const  *)__cil_tmp22;
    dev_err(__cil_tmp23, "Allocation problems in et131x_init_recv\n");
    }
  } else {

  }
  return (status);
}
}
void ConfigRxDmaRegs(struct et131x_adapter *etdev ) 
{ struct rxdma_regs *rx_dma ;
  struct rx_ring *rx_local ;
  struct fbr_desc *fbr_entry ;
  u32 entry ;
  u32 psr_num_des ;
  unsigned long flags ;
  unsigned int tmp ;
  raw_spinlock_t *tmp___0 ;
  ADDRESS_MAP_t *__cil_tmp10 ;
  dma_addr_t __cil_tmp11 ;
  dma_addr_t __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  u32 *__cil_tmp14 ;
  void volatile   *__cil_tmp15 ;
  dma_addr_t __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  u32 *__cil_tmp18 ;
  void volatile   *__cil_tmp19 ;
  struct rx_status_block *__cil_tmp20 ;
  void *__cil_tmp21 ;
  dma_addr_t __cil_tmp22 ;
  dma_addr_t __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  u32 *__cil_tmp25 ;
  void volatile   *__cil_tmp26 ;
  dma_addr_t __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  u32 *__cil_tmp29 ;
  void volatile   *__cil_tmp30 ;
  u32 __cil_tmp31 ;
  u32 __cil_tmp32 ;
  u32 *__cil_tmp33 ;
  void volatile   *__cil_tmp34 ;
  u32 *__cil_tmp35 ;
  void volatile   *__cil_tmp36 ;
  u32 *__cil_tmp37 ;
  void const volatile   *__cil_tmp38 ;
  u32 __cil_tmp39 ;
  u32 __cil_tmp40 ;
  u32 *__cil_tmp41 ;
  void volatile   *__cil_tmp42 ;
  spinlock_t *__cil_tmp43 ;
  void *__cil_tmp44 ;
  struct fbr_lookup *__cil_tmp45 ;
  struct fbr_lookup *__cil_tmp46 ;
  u32 __cil_tmp47 ;
  uint64_t __cil_tmp48 ;
  uint64_t __cil_tmp49 ;
  unsigned int __cil_tmp50 ;
  u32 *__cil_tmp51 ;
  void volatile   *__cil_tmp52 ;
  uint64_t __cil_tmp53 ;
  unsigned int __cil_tmp54 ;
  u32 *__cil_tmp55 ;
  void volatile   *__cil_tmp56 ;
  u32 __cil_tmp57 ;
  u32 __cil_tmp58 ;
  u32 *__cil_tmp59 ;
  void volatile   *__cil_tmp60 ;
  u32 *__cil_tmp61 ;
  void volatile   *__cil_tmp62 ;
  u32 __cil_tmp63 ;
  u32 __cil_tmp64 ;
  u32 __cil_tmp65 ;
  u32 __cil_tmp66 ;
  u32 *__cil_tmp67 ;
  void volatile   *__cil_tmp68 ;
  void *__cil_tmp69 ;
  struct fbr_lookup *__cil_tmp70 ;
  struct fbr_lookup *__cil_tmp71 ;
  u32 __cil_tmp72 ;
  uint64_t __cil_tmp73 ;
  uint64_t __cil_tmp74 ;
  unsigned int __cil_tmp75 ;
  u32 *__cil_tmp76 ;
  void volatile   *__cil_tmp77 ;
  uint64_t __cil_tmp78 ;
  unsigned int __cil_tmp79 ;
  u32 *__cil_tmp80 ;
  void volatile   *__cil_tmp81 ;
  u32 __cil_tmp82 ;
  u32 __cil_tmp83 ;
  u32 *__cil_tmp84 ;
  void volatile   *__cil_tmp85 ;
  u32 *__cil_tmp86 ;
  void volatile   *__cil_tmp87 ;
  u32 __cil_tmp88 ;
  u32 __cil_tmp89 ;
  u32 __cil_tmp90 ;
  u32 __cil_tmp91 ;
  u32 *__cil_tmp92 ;
  void volatile   *__cil_tmp93 ;
  u32 *__cil_tmp94 ;
  void volatile   *__cil_tmp95 ;
  u32 *__cil_tmp96 ;
  void volatile   *__cil_tmp97 ;
  spinlock_t *__cil_tmp98 ;

  {
  {
  __cil_tmp10 = etdev->regs;
  rx_dma = & __cil_tmp10->rxdma;
  rx_local = & etdev->rx_ring;
  et131x_rx_dma_disable(etdev);
  __cil_tmp11 = rx_local->rx_status_bus;
  __cil_tmp12 = __cil_tmp11 >> 32;
  __cil_tmp13 = (unsigned int )__cil_tmp12;
  __cil_tmp14 = & rx_dma->dma_wb_base_hi;
  __cil_tmp15 = (void volatile   *)__cil_tmp14;
  writel(__cil_tmp13, __cil_tmp15);
  __cil_tmp16 = rx_local->rx_status_bus;
  __cil_tmp17 = (unsigned int )__cil_tmp16;
  __cil_tmp18 = & rx_dma->dma_wb_base_lo;
  __cil_tmp19 = (void volatile   *)__cil_tmp18;
  writel(__cil_tmp17, __cil_tmp19);
  __cil_tmp20 = rx_local->rx_status_block;
  __cil_tmp21 = (void *)__cil_tmp20;
  memset(__cil_tmp21, 0, 8UL);
  __cil_tmp22 = rx_local->pPSRingPa;
  __cil_tmp23 = __cil_tmp22 >> 32;
  __cil_tmp24 = (unsigned int )__cil_tmp23;
  __cil_tmp25 = & rx_dma->psr_base_hi;
  __cil_tmp26 = (void volatile   *)__cil_tmp25;
  writel(__cil_tmp24, __cil_tmp26);
  __cil_tmp27 = rx_local->pPSRingPa;
  __cil_tmp28 = (unsigned int )__cil_tmp27;
  __cil_tmp29 = & rx_dma->psr_base_lo;
  __cil_tmp30 = (void volatile   *)__cil_tmp29;
  writel(__cil_tmp28, __cil_tmp30);
  __cil_tmp31 = rx_local->PsrNumEntries;
  __cil_tmp32 = __cil_tmp31 - 1U;
  __cil_tmp33 = & rx_dma->psr_num_des;
  __cil_tmp34 = (void volatile   *)__cil_tmp33;
  writel(__cil_tmp32, __cil_tmp34);
  __cil_tmp35 = & rx_dma->psr_full_offset;
  __cil_tmp36 = (void volatile   *)__cil_tmp35;
  writel(0U, __cil_tmp36);
  __cil_tmp37 = & rx_dma->psr_num_des;
  __cil_tmp38 = (void const volatile   *)__cil_tmp37;
  tmp = readl(__cil_tmp38);
  psr_num_des = tmp & 4095U;
  __cil_tmp39 = psr_num_des * 15U;
  __cil_tmp40 = __cil_tmp39 / 100U;
  __cil_tmp41 = & rx_dma->psr_min_des;
  __cil_tmp42 = (void volatile   *)__cil_tmp41;
  writel(__cil_tmp40, __cil_tmp42);
  __cil_tmp43 = & etdev->rcv_lock;
  tmp___0 = spinlock_check(__cil_tmp43);
  flags = _raw_spin_lock_irqsave(tmp___0);
  rx_local->local_psr_full = 0U;
  __cil_tmp44 = rx_local->pFbr1RingVa;
  fbr_entry = (struct fbr_desc *)__cil_tmp44;
  entry = 0U;
  }
  goto ldv_35735;
  ldv_35734: 
  __cil_tmp45 = rx_local->fbr[1];
  fbr_entry->addr_hi = __cil_tmp45->bus_high[entry];
  __cil_tmp46 = rx_local->fbr[1];
  fbr_entry->addr_lo = __cil_tmp46->bus_low[entry];
  fbr_entry->word2 = entry;
  fbr_entry = fbr_entry + 1;
  entry = entry + 1U;
  ldv_35735: ;
  {
  __cil_tmp47 = rx_local->Fbr1NumEntries;
  if (__cil_tmp47 > entry) {
    goto ldv_35734;
  } else {
    goto ldv_35736;
  }
  }
  ldv_35736: 
  {
  __cil_tmp48 = rx_local->Fbr1Realpa;
  __cil_tmp49 = __cil_tmp48 >> 32;
  __cil_tmp50 = (unsigned int )__cil_tmp49;
  __cil_tmp51 = & rx_dma->fbr1_base_hi;
  __cil_tmp52 = (void volatile   *)__cil_tmp51;
  writel(__cil_tmp50, __cil_tmp52);
  __cil_tmp53 = rx_local->Fbr1Realpa;
  __cil_tmp54 = (unsigned int )__cil_tmp53;
  __cil_tmp55 = & rx_dma->fbr1_base_lo;
  __cil_tmp56 = (void volatile   *)__cil_tmp55;
  writel(__cil_tmp54, __cil_tmp56);
  __cil_tmp57 = rx_local->Fbr1NumEntries;
  __cil_tmp58 = __cil_tmp57 - 1U;
  __cil_tmp59 = & rx_dma->fbr1_num_des;
  __cil_tmp60 = (void volatile   *)__cil_tmp59;
  writel(__cil_tmp58, __cil_tmp60);
  __cil_tmp61 = & rx_dma->fbr1_full_offset;
  __cil_tmp62 = (void volatile   *)__cil_tmp61;
  writel(1024U, __cil_tmp62);
  rx_local->local_Fbr1_full = 1024U;
  __cil_tmp63 = rx_local->Fbr1NumEntries;
  __cil_tmp64 = __cil_tmp63 * 15U;
  __cil_tmp65 = __cil_tmp64 / 100U;
  __cil_tmp66 = __cil_tmp65 - 1U;
  __cil_tmp67 = & rx_dma->fbr1_min_des;
  __cil_tmp68 = (void volatile   *)__cil_tmp67;
  writel(__cil_tmp66, __cil_tmp68);
  __cil_tmp69 = rx_local->pFbr0RingVa;
  fbr_entry = (struct fbr_desc *)__cil_tmp69;
  entry = 0U;
  }
  goto ldv_35738;
  ldv_35737: 
  __cil_tmp70 = rx_local->fbr[0];
  fbr_entry->addr_hi = __cil_tmp70->bus_high[entry];
  __cil_tmp71 = rx_local->fbr[0];
  fbr_entry->addr_lo = __cil_tmp71->bus_low[entry];
  fbr_entry->word2 = entry;
  fbr_entry = fbr_entry + 1;
  entry = entry + 1U;
  ldv_35738: ;
  {
  __cil_tmp72 = rx_local->Fbr0NumEntries;
  if (__cil_tmp72 > entry) {
    goto ldv_35737;
  } else {
    goto ldv_35739;
  }
  }
  ldv_35739: 
  {
  __cil_tmp73 = rx_local->Fbr0Realpa;
  __cil_tmp74 = __cil_tmp73 >> 32;
  __cil_tmp75 = (unsigned int )__cil_tmp74;
  __cil_tmp76 = & rx_dma->fbr0_base_hi;
  __cil_tmp77 = (void volatile   *)__cil_tmp76;
  writel(__cil_tmp75, __cil_tmp77);
  __cil_tmp78 = rx_local->Fbr0Realpa;
  __cil_tmp79 = (unsigned int )__cil_tmp78;
  __cil_tmp80 = & rx_dma->fbr0_base_lo;
  __cil_tmp81 = (void volatile   *)__cil_tmp80;
  writel(__cil_tmp79, __cil_tmp81);
  __cil_tmp82 = rx_local->Fbr0NumEntries;
  __cil_tmp83 = __cil_tmp82 - 1U;
  __cil_tmp84 = & rx_dma->fbr0_num_des;
  __cil_tmp85 = (void volatile   *)__cil_tmp84;
  writel(__cil_tmp83, __cil_tmp85);
  __cil_tmp86 = & rx_dma->fbr0_full_offset;
  __cil_tmp87 = (void volatile   *)__cil_tmp86;
  writel(1024U, __cil_tmp87);
  rx_local->local_Fbr0_full = 1024U;
  __cil_tmp88 = rx_local->Fbr0NumEntries;
  __cil_tmp89 = __cil_tmp88 * 15U;
  __cil_tmp90 = __cil_tmp89 / 100U;
  __cil_tmp91 = __cil_tmp90 - 1U;
  __cil_tmp92 = & rx_dma->fbr0_min_des;
  __cil_tmp93 = (void volatile   *)__cil_tmp92;
  writel(__cil_tmp91, __cil_tmp93);
  __cil_tmp94 = & rx_dma->num_pkt_done;
  __cil_tmp95 = (void volatile   *)__cil_tmp94;
  writel(4U, __cil_tmp95);
  __cil_tmp96 = & rx_dma->max_pkt_time;
  __cil_tmp97 = (void volatile   *)__cil_tmp96;
  writel(10U, __cil_tmp97);
  __cil_tmp98 = & etdev->rcv_lock;
  spin_unlock_irqrestore(__cil_tmp98, flags);
  }
  return;
}
}
void SetRxDmaTimer(struct et131x_adapter *etdev ) 
{ u32 __cil_tmp2 ;
  ADDRESS_MAP_t *__cil_tmp3 ;
  u32 *__cil_tmp4 ;
  void volatile   *__cil_tmp5 ;
  ADDRESS_MAP_t *__cil_tmp6 ;
  u32 *__cil_tmp7 ;
  void volatile   *__cil_tmp8 ;
  u32 __cil_tmp9 ;
  ADDRESS_MAP_t *__cil_tmp10 ;
  u32 *__cil_tmp11 ;
  void volatile   *__cil_tmp12 ;
  ADDRESS_MAP_t *__cil_tmp13 ;
  u32 *__cil_tmp14 ;
  void volatile   *__cil_tmp15 ;

  {
  {
  __cil_tmp2 = etdev->linkspeed;
  if (__cil_tmp2 == 1U) {
    {
    __cil_tmp3 = etdev->regs;
    __cil_tmp4 = & __cil_tmp3->rxdma.max_pkt_time;
    __cil_tmp5 = (void volatile   *)__cil_tmp4;
    writel(0U, __cil_tmp5);
    __cil_tmp6 = etdev->regs;
    __cil_tmp7 = & __cil_tmp6->rxdma.num_pkt_done;
    __cil_tmp8 = (void volatile   *)__cil_tmp7;
    writel(1U, __cil_tmp8);
    }
  } else {
    {
    __cil_tmp9 = etdev->linkspeed;
    if (__cil_tmp9 == 0U) {
      {
      __cil_tmp10 = etdev->regs;
      __cil_tmp11 = & __cil_tmp10->rxdma.max_pkt_time;
      __cil_tmp12 = (void volatile   *)__cil_tmp11;
      writel(0U, __cil_tmp12);
      __cil_tmp13 = etdev->regs;
      __cil_tmp14 = & __cil_tmp13->rxdma.num_pkt_done;
      __cil_tmp15 = (void volatile   *)__cil_tmp14;
      writel(1U, __cil_tmp15);
      }
    } else {

    }
    }
  }
  }
  return;
}
}
void et131x_rx_dma_disable(struct et131x_adapter *etdev ) 
{ u32 csr ;
  ADDRESS_MAP_t *__cil_tmp3 ;
  u32 *__cil_tmp4 ;
  void volatile   *__cil_tmp5 ;
  ADDRESS_MAP_t *__cil_tmp6 ;
  u32 *__cil_tmp7 ;
  void const volatile   *__cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  ADDRESS_MAP_t *__cil_tmp10 ;
  u32 *__cil_tmp11 ;
  void const volatile   *__cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  struct pci_dev *__cil_tmp14 ;
  struct device *__cil_tmp15 ;
  struct device  const  *__cil_tmp16 ;

  {
  {
  __cil_tmp3 = etdev->regs;
  __cil_tmp4 = & __cil_tmp3->rxdma.csr;
  __cil_tmp5 = (void volatile   *)__cil_tmp4;
  writel(8193U, __cil_tmp5);
  __cil_tmp6 = etdev->regs;
  __cil_tmp7 = & __cil_tmp6->rxdma.csr;
  __cil_tmp8 = (void const volatile   *)__cil_tmp7;
  csr = readl(__cil_tmp8);
  }
  {
  __cil_tmp9 = csr & 131072U;
  if (__cil_tmp9 == 0U) {
    {
    __const_udelay(21475UL);
    __cil_tmp10 = etdev->regs;
    __cil_tmp11 = & __cil_tmp10->rxdma.csr;
    __cil_tmp12 = (void const volatile   *)__cil_tmp11;
    csr = readl(__cil_tmp12);
    }
    {
    __cil_tmp13 = csr & 131072U;
    if (__cil_tmp13 == 0U) {
      {
      __cil_tmp14 = etdev->pdev;
      __cil_tmp15 = & __cil_tmp14->dev;
      __cil_tmp16 = (struct device  const  *)__cil_tmp15;
      dev_err(__cil_tmp16, "RX Dma failed to enter halt state. CSR 0x%08x\n", csr);
      }
    } else {

    }
    }
  } else {

  }
  }
  return;
}
}
void et131x_rx_dma_enable(struct et131x_adapter *etdev ) 
{ u32 csr ;
  u32 __cil_tmp3 ;
  u32 __cil_tmp4 ;
  u32 __cil_tmp5 ;
  u32 __cil_tmp6 ;
  u32 __cil_tmp7 ;
  u32 __cil_tmp8 ;
  ADDRESS_MAP_t *__cil_tmp9 ;
  u32 *__cil_tmp10 ;
  void volatile   *__cil_tmp11 ;
  ADDRESS_MAP_t *__cil_tmp12 ;
  u32 *__cil_tmp13 ;
  void const volatile   *__cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  ADDRESS_MAP_t *__cil_tmp16 ;
  u32 *__cil_tmp17 ;
  void const volatile   *__cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  struct pci_dev *__cil_tmp20 ;
  struct device *__cil_tmp21 ;
  struct device  const  *__cil_tmp22 ;

  {
  csr = 8192U;
  {
  __cil_tmp3 = etdev->rx_ring.Fbr1BufferSize;
  if (__cil_tmp3 == 4096U) {
    csr = csr | 2048U;
  } else {
    {
    __cil_tmp4 = etdev->rx_ring.Fbr1BufferSize;
    if (__cil_tmp4 == 8192U) {
      csr = csr | 4096U;
    } else {
      {
      __cil_tmp5 = etdev->rx_ring.Fbr1BufferSize;
      if (__cil_tmp5 == 16384U) {
        csr = csr | 6144U;
      } else {

      }
      }
    }
    }
  }
  }
  csr = csr | 1024U;
  {
  __cil_tmp6 = etdev->rx_ring.Fbr0BufferSize;
  if (__cil_tmp6 == 256U) {
    csr = csr | 256U;
  } else {
    {
    __cil_tmp7 = etdev->rx_ring.Fbr0BufferSize;
    if (__cil_tmp7 == 512U) {
      csr = csr | 512U;
    } else {
      {
      __cil_tmp8 = etdev->rx_ring.Fbr0BufferSize;
      if (__cil_tmp8 == 1024U) {
        csr = csr | 768U;
      } else {

      }
      }
    }
    }
  }
  }
  {
  __cil_tmp9 = etdev->regs;
  __cil_tmp10 = & __cil_tmp9->rxdma.csr;
  __cil_tmp11 = (void volatile   *)__cil_tmp10;
  writel(csr, __cil_tmp11);
  __cil_tmp12 = etdev->regs;
  __cil_tmp13 = & __cil_tmp12->rxdma.csr;
  __cil_tmp14 = (void const volatile   *)__cil_tmp13;
  csr = readl(__cil_tmp14);
  }
  {
  __cil_tmp15 = csr & 131072U;
  if (__cil_tmp15 != 0U) {
    {
    __const_udelay(21475UL);
    __cil_tmp16 = etdev->regs;
    __cil_tmp17 = & __cil_tmp16->rxdma.csr;
    __cil_tmp18 = (void const volatile   *)__cil_tmp17;
    csr = readl(__cil_tmp18);
    }
    {
    __cil_tmp19 = csr & 131072U;
    if (__cil_tmp19 != 0U) {
      {
      __cil_tmp20 = etdev->pdev;
      __cil_tmp21 = & __cil_tmp20->dev;
      __cil_tmp22 = (struct device  const  *)__cil_tmp21;
      dev_err(__cil_tmp22, "RX Dma failed to exit halt state.  CSR 0x%08x\n", csr);
      }
    } else {

    }
    }
  } else {

  }
  }
  return;
}
}
struct rfd *nic_rx_pkts(struct et131x_adapter *etdev ) 
{ struct rx_ring *rx_local ;
  struct rx_status_block *status ;
  struct pkt_stat_desc *psr ;
  struct rfd *rfd ;
  u32 i ;
  u8 *buf ;
  unsigned long flags ;
  struct list_head *element ;
  u8 rindex ;
  u16 bindex ;
  u32 len ;
  u32 word0 ;
  u32 word1 ;
  raw_spinlock_t *tmp ;
  struct list_head  const  *__mptr ;
  int tmp___0 ;
  int tmp___1 ;
  struct sk_buff *skb ;
  size_t __len ;
  void *__ret ;
  unsigned char *tmp___3 ;
  u32 __cil_tmp23 ;
  u32 __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  u32 __cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  unsigned long __cil_tmp29 ;
  void *__cil_tmp30 ;
  struct pkt_stat_desc *__cil_tmp31 ;
  u32 __cil_tmp32 ;
  u32 __cil_tmp33 ;
  u32 __cil_tmp34 ;
  u8 __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  u32 __cil_tmp38 ;
  u32 __cil_tmp39 ;
  u16 __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  u32 *__cil_tmp43 ;
  u32 __cil_tmp44 ;
  u32 __cil_tmp45 ;
  u32 __cil_tmp46 ;
  unsigned int __cil_tmp47 ;
  u32 __cil_tmp48 ;
  u32 __cil_tmp49 ;
  u32 __cil_tmp50 ;
  ADDRESS_MAP_t *__cil_tmp51 ;
  u32 *__cil_tmp52 ;
  void volatile   *__cil_tmp53 ;
  unsigned int __cil_tmp54 ;
  struct pci_dev *__cil_tmp55 ;
  struct device *__cil_tmp56 ;
  struct device  const  *__cil_tmp57 ;
  u32 __cil_tmp58 ;
  unsigned int __cil_tmp59 ;
  int __cil_tmp60 ;
  unsigned int __cil_tmp61 ;
  u32 __cil_tmp62 ;
  u32 __cil_tmp63 ;
  u32 __cil_tmp64 ;
  struct pci_dev *__cil_tmp65 ;
  struct device *__cil_tmp66 ;
  struct device  const  *__cil_tmp67 ;
  u32 __cil_tmp68 ;
  unsigned int __cil_tmp69 ;
  int __cil_tmp70 ;
  unsigned int __cil_tmp71 ;
  u32 __cil_tmp72 ;
  u32 __cil_tmp73 ;
  u32 __cil_tmp74 ;
  struct pci_dev *__cil_tmp75 ;
  struct device *__cil_tmp76 ;
  struct device  const  *__cil_tmp77 ;
  u32 __cil_tmp78 ;
  unsigned int __cil_tmp79 ;
  int __cil_tmp80 ;
  spinlock_t *__cil_tmp81 ;
  struct rfd *__cil_tmp82 ;
  unsigned long __cil_tmp83 ;
  unsigned long __cil_tmp84 ;
  spinlock_t *__cil_tmp85 ;
  struct list_head *__cil_tmp86 ;
  u32 __cil_tmp87 ;
  spinlock_t *__cil_tmp88 ;
  u32 __cil_tmp89 ;
  u8 __cil_tmp90 ;
  unsigned int __cil_tmp91 ;
  struct fbr_lookup *__cil_tmp92 ;
  void *__cil_tmp93 ;
  void const   *__cil_tmp94 ;
  void const   *__cil_tmp95 ;
  u8 (*__cil_tmp96)[6U] ;
  void const   *__cil_tmp97 ;
  void const   *__cil_tmp98 ;
  void const   *__cil_tmp99 ;
  void const   *__cil_tmp100 ;
  unsigned int __cil_tmp101 ;
  unsigned int __cil_tmp102 ;
  u32 __cil_tmp103 ;
  unsigned int __cil_tmp104 ;
  u32 __cil_tmp105 ;
  unsigned int __cil_tmp106 ;
  u32 __cil_tmp107 ;
  unsigned int __cil_tmp108 ;
  struct fbr_lookup *__cil_tmp109 ;
  void *__cil_tmp110 ;
  u8 __cil_tmp111 ;
  int __cil_tmp112 ;
  u8 __cil_tmp113 ;
  int __cil_tmp114 ;
  u8 __cil_tmp115 ;
  int __cil_tmp116 ;
  u8 *__cil_tmp117 ;
  u8 __cil_tmp118 ;
  int __cil_tmp119 ;
  u8 __cil_tmp120 ;
  int __cil_tmp121 ;
  u8 *__cil_tmp122 ;
  u8 __cil_tmp123 ;
  int __cil_tmp124 ;
  u8 __cil_tmp125 ;
  int __cil_tmp126 ;
  u8 *__cil_tmp127 ;
  u8 __cil_tmp128 ;
  int __cil_tmp129 ;
  u8 __cil_tmp130 ;
  int __cil_tmp131 ;
  u8 *__cil_tmp132 ;
  u8 __cil_tmp133 ;
  int __cil_tmp134 ;
  u8 __cil_tmp135 ;
  int __cil_tmp136 ;
  u8 *__cil_tmp137 ;
  u8 __cil_tmp138 ;
  int __cil_tmp139 ;
  u32 __cil_tmp140 ;
  u32 __cil_tmp141 ;
  u32 __cil_tmp142 ;
  unsigned int __cil_tmp143 ;
  u32 __cil_tmp144 ;
  u32 __cil_tmp145 ;
  u32 __cil_tmp146 ;
  u32 __cil_tmp147 ;
  struct sk_buff *__cil_tmp148 ;
  unsigned long __cil_tmp149 ;
  unsigned long __cil_tmp150 ;
  struct pci_dev *__cil_tmp151 ;
  struct device *__cil_tmp152 ;
  struct device  const  *__cil_tmp153 ;
  u32 __cil_tmp154 ;
  unsigned long __cil_tmp155 ;
  unsigned long __cil_tmp156 ;
  u32 __cil_tmp157 ;
  u32 __cil_tmp158 ;
  void *__cil_tmp159 ;
  struct fbr_lookup *__cil_tmp160 ;
  void *__cil_tmp161 ;
  void const   *__cil_tmp162 ;
  struct net_device *__cil_tmp163 ;

  {
  rx_local = & etdev->rx_ring;
  status = rx_local->rx_status_block;
  __cil_tmp23 = status->Word1;
  word1 = __cil_tmp23 >> 16;
  {
  __cil_tmp24 = rx_local->local_psr_full;
  __cil_tmp25 = __cil_tmp24 ^ word1;
  __cil_tmp26 = __cil_tmp25 & 8191U;
  if (__cil_tmp26 == 0U) {
    return ((struct rfd *)0);
  } else {

  }
  }
  {
  __cil_tmp27 = rx_local->local_psr_full;
  __cil_tmp28 = (unsigned long )__cil_tmp27;
  __cil_tmp29 = __cil_tmp28 & 4095UL;
  __cil_tmp30 = rx_local->pPSRingVa;
  __cil_tmp31 = (struct pkt_stat_desc *)__cil_tmp30;
  psr = __cil_tmp31 + __cil_tmp29;
  __cil_tmp32 = psr->word1;
  len = __cil_tmp32 & 65535U;
  __cil_tmp33 = psr->word1;
  __cil_tmp34 = __cil_tmp33 >> 26;
  __cil_tmp35 = (u8 )__cil_tmp34;
  __cil_tmp36 = (unsigned int )__cil_tmp35;
  __cil_tmp37 = __cil_tmp36 & 3U;
  rindex = (u8 )__cil_tmp37;
  __cil_tmp38 = psr->word1;
  __cil_tmp39 = __cil_tmp38 >> 16;
  __cil_tmp40 = (u16 )__cil_tmp39;
  __cil_tmp41 = (unsigned int )__cil_tmp40;
  __cil_tmp42 = __cil_tmp41 & 1023U;
  bindex = (u16 )__cil_tmp42;
  word0 = psr->word0;
  __cil_tmp43 = & rx_local->local_psr_full;
  add_12bit(__cil_tmp43, 1);
  }
  {
  __cil_tmp44 = rx_local->PsrNumEntries;
  __cil_tmp45 = __cil_tmp44 - 1U;
  __cil_tmp46 = rx_local->local_psr_full;
  __cil_tmp47 = __cil_tmp46 & 4095U;
  if (__cil_tmp47 > __cil_tmp45) {
    __cil_tmp48 = rx_local->local_psr_full;
    rx_local->local_psr_full = __cil_tmp48 & 4294963200U;
    __cil_tmp49 = rx_local->local_psr_full;
    rx_local->local_psr_full = __cil_tmp49 ^ 4096U;
  } else {

  }
  }
  {
  __cil_tmp50 = rx_local->local_psr_full;
  __cil_tmp51 = etdev->regs;
  __cil_tmp52 = & __cil_tmp51->rxdma.psr_full_offset;
  __cil_tmp53 = (void volatile   *)__cil_tmp52;
  writel(__cil_tmp50, __cil_tmp53);
  }
  {
  __cil_tmp54 = (unsigned int )rindex;
  if (__cil_tmp54 > 1U) {
    {
    __cil_tmp55 = etdev->pdev;
    __cil_tmp56 = & __cil_tmp55->dev;
    __cil_tmp57 = (struct device  const  *)__cil_tmp56;
    __cil_tmp58 = rx_local->local_psr_full;
    __cil_tmp59 = __cil_tmp58 & 4095U;
    __cil_tmp60 = (int )bindex;
    dev_err(__cil_tmp57, "NICRxPkts PSR Entry %d indicates length of %d and/or bad bi(%d)\n",
            __cil_tmp59, len, __cil_tmp60);
    }
    return ((struct rfd *)0);
  } else {
    {
    __cil_tmp61 = (unsigned int )rindex;
    if (__cil_tmp61 == 0U) {
      {
      __cil_tmp62 = rx_local->Fbr0NumEntries;
      __cil_tmp63 = __cil_tmp62 - 1U;
      __cil_tmp64 = (u32 )bindex;
      if (__cil_tmp64 > __cil_tmp63) {
        {
        __cil_tmp65 = etdev->pdev;
        __cil_tmp66 = & __cil_tmp65->dev;
        __cil_tmp67 = (struct device  const  *)__cil_tmp66;
        __cil_tmp68 = rx_local->local_psr_full;
        __cil_tmp69 = __cil_tmp68 & 4095U;
        __cil_tmp70 = (int )bindex;
        dev_err(__cil_tmp67, "NICRxPkts PSR Entry %d indicates length of %d and/or bad bi(%d)\n",
                __cil_tmp69, len, __cil_tmp70);
        }
        return ((struct rfd *)0);
      } else {
        goto _L;
      }
      }
    } else {
      _L: 
      {
      __cil_tmp71 = (unsigned int )rindex;
      if (__cil_tmp71 == 1U) {
        {
        __cil_tmp72 = rx_local->Fbr1NumEntries;
        __cil_tmp73 = __cil_tmp72 - 1U;
        __cil_tmp74 = (u32 )bindex;
        if (__cil_tmp74 > __cil_tmp73) {
          {
          __cil_tmp75 = etdev->pdev;
          __cil_tmp76 = & __cil_tmp75->dev;
          __cil_tmp77 = (struct device  const  *)__cil_tmp76;
          __cil_tmp78 = rx_local->local_psr_full;
          __cil_tmp79 = __cil_tmp78 & 4095U;
          __cil_tmp80 = (int )bindex;
          dev_err(__cil_tmp77, "NICRxPkts PSR Entry %d indicates length of %d and/or bad bi(%d)\n",
                  __cil_tmp79, len, __cil_tmp80);
          }
          return ((struct rfd *)0);
        } else {

        }
        }
      } else {

      }
      }
    }
    }
  }
  }
  {
  __cil_tmp81 = & etdev->rcv_lock;
  tmp = spinlock_check(__cil_tmp81);
  flags = _raw_spin_lock_irqsave(tmp);
  rfd = (struct rfd *)0;
  element = rx_local->RecvList.next;
  __mptr = (struct list_head  const  *)element;
  rfd = (struct rfd *)__mptr;
  }
  {
  __cil_tmp82 = (struct rfd *)0;
  __cil_tmp83 = (unsigned long )__cil_tmp82;
  __cil_tmp84 = (unsigned long )rfd;
  if (__cil_tmp84 == __cil_tmp83) {
    {
    __cil_tmp85 = & etdev->rcv_lock;
    spin_unlock_irqrestore(__cil_tmp85, flags);
    }
    return ((struct rfd *)0);
  } else {

  }
  }
  {
  __cil_tmp86 = & rfd->list_node;
  list_del(__cil_tmp86);
  __cil_tmp87 = rx_local->nReadyRecv;
  rx_local->nReadyRecv = __cil_tmp87 - 1U;
  __cil_tmp88 = & etdev->rcv_lock;
  spin_unlock_irqrestore(__cil_tmp88, flags);
  rfd->bufferindex = bindex;
  rfd->ringindex = rindex;
  }
  if (len <= 63U) {
    __cil_tmp89 = etdev->Stats.other_errors;
    etdev->Stats.other_errors = __cil_tmp89 + 1U;
    len = 0U;
  } else {

  }
  if (len != 0U) {
    {
    __cil_tmp90 = etdev->ReplicaPhyLoopbk;
    __cil_tmp91 = (unsigned int )__cil_tmp90;
    if (__cil_tmp91 == 1U) {
      {
      __cil_tmp92 = rx_local->fbr[(int )rindex];
      __cil_tmp93 = __cil_tmp92->virt[(int )bindex];
      buf = (u8 *)__cil_tmp93;
      __cil_tmp94 = (void const   *)buf;
      __cil_tmp95 = __cil_tmp94 + 6U;
      __cil_tmp96 = & etdev->addr;
      __cil_tmp97 = (void const   *)__cil_tmp96;
      tmp___1 = memcmp(__cil_tmp95, __cil_tmp97, 6UL);
      }
      if (tmp___1 == 0) {
        {
        __cil_tmp98 = (void const   *)buf;
        __cil_tmp99 = __cil_tmp98 + 42U;
        __cil_tmp100 = (void const   *)"Replica packet";
        tmp___0 = memcmp(__cil_tmp99, __cil_tmp100, 14UL);
        }
        if (tmp___0 != 0) {
          etdev->ReplicaPhyLoopbkPF = (u8 )1U;
        } else {

        }
      } else {

      }
    } else {

    }
    }
    {
    __cil_tmp101 = word0 & 16777216U;
    if (__cil_tmp101 != 0U) {
      {
      __cil_tmp102 = word0 & 33554432U;
      if (__cil_tmp102 == 0U) {
        {
        __cil_tmp103 = etdev->PacketFilter;
        __cil_tmp104 = __cil_tmp103 & 2U;
        if (__cil_tmp104 != 0U) {
          {
          __cil_tmp105 = etdev->PacketFilter;
          __cil_tmp106 = __cil_tmp105 & 8U;
          if (__cil_tmp106 == 0U) {
            {
            __cil_tmp107 = etdev->PacketFilter;
            __cil_tmp108 = __cil_tmp107 & 16U;
            if (__cil_tmp108 == 0U) {
              __cil_tmp109 = rx_local->fbr[(int )rindex];
              __cil_tmp110 = __cil_tmp109->virt[(int )bindex];
              buf = (u8 *)__cil_tmp110;
              i = 0U;
              goto ldv_35774;
              ldv_35773: ;
              {
              __cil_tmp111 = etdev->MCList[i][0];
              __cil_tmp112 = (int )__cil_tmp111;
              __cil_tmp113 = *buf;
              __cil_tmp114 = (int )__cil_tmp113;
              if (__cil_tmp114 == __cil_tmp112) {
                {
                __cil_tmp115 = etdev->MCList[i][1];
                __cil_tmp116 = (int )__cil_tmp115;
                __cil_tmp117 = buf + 1UL;
                __cil_tmp118 = *__cil_tmp117;
                __cil_tmp119 = (int )__cil_tmp118;
                if (__cil_tmp119 == __cil_tmp116) {
                  {
                  __cil_tmp120 = etdev->MCList[i][2];
                  __cil_tmp121 = (int )__cil_tmp120;
                  __cil_tmp122 = buf + 2UL;
                  __cil_tmp123 = *__cil_tmp122;
                  __cil_tmp124 = (int )__cil_tmp123;
                  if (__cil_tmp124 == __cil_tmp121) {
                    {
                    __cil_tmp125 = etdev->MCList[i][3];
                    __cil_tmp126 = (int )__cil_tmp125;
                    __cil_tmp127 = buf + 3UL;
                    __cil_tmp128 = *__cil_tmp127;
                    __cil_tmp129 = (int )__cil_tmp128;
                    if (__cil_tmp129 == __cil_tmp126) {
                      {
                      __cil_tmp130 = etdev->MCList[i][4];
                      __cil_tmp131 = (int )__cil_tmp130;
                      __cil_tmp132 = buf + 4UL;
                      __cil_tmp133 = *__cil_tmp132;
                      __cil_tmp134 = (int )__cil_tmp133;
                      if (__cil_tmp134 == __cil_tmp131) {
                        {
                        __cil_tmp135 = etdev->MCList[i][5];
                        __cil_tmp136 = (int )__cil_tmp135;
                        __cil_tmp137 = buf + 5UL;
                        __cil_tmp138 = *__cil_tmp137;
                        __cil_tmp139 = (int )__cil_tmp138;
                        if (__cil_tmp139 == __cil_tmp136) {
                          goto ldv_35772;
                        } else {

                        }
                        }
                      } else {

                      }
                      }
                    } else {

                    }
                    }
                  } else {

                  }
                  }
                } else {

                }
                }
              } else {

              }
              }
              i = i + 1U;
              ldv_35774: ;
              {
              __cil_tmp140 = etdev->MCAddressCount;
              if (__cil_tmp140 > i) {
                goto ldv_35773;
              } else {
                goto ldv_35772;
              }
              }
              ldv_35772: ;
              {
              __cil_tmp141 = etdev->MCAddressCount;
              if (__cil_tmp141 == i) {
                len = 0U;
              } else {

              }
              }
            } else {

            }
            }
          } else {

          }
          }
        } else {

        }
        }
        if (len != 0U) {
          __cil_tmp142 = etdev->Stats.multircv;
          etdev->Stats.multircv = __cil_tmp142 + 1U;
        } else {

        }
      } else {
        goto _L___0;
      }
      }
    } else {
      _L___0: 
      {
      __cil_tmp143 = word0 & 33554432U;
      if (__cil_tmp143 != 0U) {
        __cil_tmp144 = etdev->Stats.brdcstrcv;
        etdev->Stats.brdcstrcv = __cil_tmp144 + 1U;
      } else {
        __cil_tmp145 = etdev->Stats.unircv;
        etdev->Stats.unircv = __cil_tmp145 + 1U;
      }
      }
    }
    }
  } else {

  }
  if (len != 0U) {
    {
    skb = (struct sk_buff *)0;
    rfd->len = len;
    __cil_tmp146 = rfd->len;
    __cil_tmp147 = __cil_tmp146 + 2U;
    skb = dev_alloc_skb(__cil_tmp147);
    }
    {
    __cil_tmp148 = (struct sk_buff *)0;
    __cil_tmp149 = (unsigned long )__cil_tmp148;
    __cil_tmp150 = (unsigned long )skb;
    if (__cil_tmp150 == __cil_tmp149) {
      {
      __cil_tmp151 = etdev->pdev;
      __cil_tmp152 = & __cil_tmp151->dev;
      __cil_tmp153 = (struct device  const  *)__cil_tmp152;
      dev_err(__cil_tmp153, "Couldn\'t alloc an SKB for Rx\n");
      }
      return ((struct rfd *)0);
    } else {

    }
    }
    {
    __cil_tmp154 = rfd->len;
    __cil_tmp155 = (unsigned long )__cil_tmp154;
    __cil_tmp156 = etdev->net_stats.rx_bytes;
    etdev->net_stats.rx_bytes = __cil_tmp156 + __cil_tmp155;
    __cil_tmp157 = rfd->len;
    __len = (size_t )__cil_tmp157;
    __cil_tmp158 = rfd->len;
    tmp___3 = skb_put(skb, __cil_tmp158);
    __cil_tmp159 = (void *)tmp___3;
    __cil_tmp160 = rx_local->fbr[(int )rindex];
    __cil_tmp161 = __cil_tmp160->virt[(int )bindex];
    __cil_tmp162 = (void const   *)__cil_tmp161;
    __ret = __builtin_memcpy(__cil_tmp159, __cil_tmp162, __len);
    skb->dev = etdev->netdev;
    __cil_tmp163 = etdev->netdev;
    skb->protocol = eth_type_trans(skb, __cil_tmp163);
    skb->ip_summed = (unsigned char)0;
    netif_rx(skb);
    }
  } else {
    rfd->len = 0U;
  }
  {
  nic_return_rfd(etdev, rfd);
  }
  return (rfd);
}
}
void et131x_reset_recv(struct et131x_adapter *etdev ) 
{ int __ret_warn_on ;
  int tmp ;
  long tmp___0 ;
  struct list_head *__cil_tmp5 ;
  struct list_head  const  *__cil_tmp6 ;
  int __cil_tmp7 ;
  long __cil_tmp8 ;
  int __cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  long __cil_tmp12 ;

  {
  {
  __cil_tmp5 = & etdev->rx_ring.RecvList;
  __cil_tmp6 = (struct list_head  const  *)__cil_tmp5;
  tmp = list_empty(__cil_tmp6);
  __ret_warn_on = tmp != 0;
  __cil_tmp7 = __ret_warn_on != 0;
  __cil_tmp8 = (long )__cil_tmp7;
  tmp___0 = __builtin_expect(__cil_tmp8, 0L);
  }
  if (tmp___0 != 0L) {
    {
    __cil_tmp9 = (int const   )1009;
    __cil_tmp10 = (int )__cil_tmp9;
    warn_slowpath_null("/anthill/stuff/tacas-comp/work/current--X--drivers/staging/et131x/et131x.ko--X--bulklinux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/19/dscv_tempdir/dscv/ri/08_1/drivers/staging/et131x/et1310_rx.c.p",
                       __cil_tmp10);
    }
  } else {

  }
  {
  __cil_tmp11 = __ret_warn_on != 0;
  __cil_tmp12 = (long )__cil_tmp11;
  __builtin_expect(__cil_tmp12, 0L);
  }
  return;
}
}
void et131x_handle_recv_interrupt(struct et131x_adapter *etdev ) 
{ struct rfd *rfd ;
  u32 count ;
  bool done ;
  int __ret_warn_on ;
  long tmp ;
  int tmp___0 ;
  struct list_head *__cil_tmp8 ;
  struct list_head  const  *__cil_tmp9 ;
  u32 __cil_tmp10 ;
  int __cil_tmp11 ;
  long __cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  long __cil_tmp16 ;
  struct rfd *__cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  u32 __cil_tmp20 ;
  u32 __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  u32 __cil_tmp23 ;
  uint64_t __cil_tmp24 ;
  u32 __cil_tmp25 ;
  struct pci_dev *__cil_tmp26 ;
  struct device *__cil_tmp27 ;
  struct device  const  *__cil_tmp28 ;
  ADDRESS_MAP_t *__cil_tmp29 ;
  u32 *__cil_tmp30 ;
  void volatile   *__cil_tmp31 ;
  ADDRESS_MAP_t *__cil_tmp32 ;
  u32 *__cil_tmp33 ;
  void volatile   *__cil_tmp34 ;

  {
  rfd = (struct rfd *)0;
  count = 0U;
  done = (bool )1;
  goto ldv_35793;
  ldv_35794: 
  {
  __cil_tmp8 = & etdev->rx_ring.RecvList;
  __cil_tmp9 = (struct list_head  const  *)__cil_tmp8;
  tmp___0 = list_empty(__cil_tmp9);
  }
  if (tmp___0 != 0) {
    {
    __cil_tmp10 = etdev->rx_ring.nReadyRecv;
    __ret_warn_on = __cil_tmp10 != 0U;
    __cil_tmp11 = __ret_warn_on != 0;
    __cil_tmp12 = (long )__cil_tmp11;
    tmp = __builtin_expect(__cil_tmp12, 0L);
    }
    if (tmp != 0L) {
      {
      __cil_tmp13 = (int const   )1028;
      __cil_tmp14 = (int )__cil_tmp13;
      warn_slowpath_null("/anthill/stuff/tacas-comp/work/current--X--drivers/staging/et131x/et131x.ko--X--bulklinux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/19/dscv_tempdir/dscv/ri/08_1/drivers/staging/et131x/et1310_rx.c.p",
                         __cil_tmp14);
      }
    } else {

    }
    {
    __cil_tmp15 = __ret_warn_on != 0;
    __cil_tmp16 = (long )__cil_tmp15;
    __builtin_expect(__cil_tmp16, 0L);
    done = (bool )0;
    }
    goto ldv_35792;
  } else {

  }
  {
  rfd = nic_rx_pkts(etdev);
  }
  {
  __cil_tmp17 = (struct rfd *)0;
  __cil_tmp18 = (unsigned long )__cil_tmp17;
  __cil_tmp19 = (unsigned long )rfd;
  if (__cil_tmp19 == __cil_tmp18) {
    goto ldv_35792;
  } else {

  }
  }
  {
  __cil_tmp20 = etdev->PacketFilter;
  if (__cil_tmp20 == 0U) {
    goto ldv_35793;
  } else {
    {
    __cil_tmp21 = etdev->Flags;
    __cil_tmp22 = __cil_tmp21 & 536870912U;
    if (__cil_tmp22 == 0U) {
      goto ldv_35793;
    } else {
      {
      __cil_tmp23 = rfd->len;
      if (__cil_tmp23 == 0U) {
        goto ldv_35793;
      } else {

      }
      }
    }
    }
  }
  }
  __cil_tmp24 = etdev->Stats.ipackets;
  etdev->Stats.ipackets = __cil_tmp24 + 1ULL;
  {
  __cil_tmp25 = etdev->rx_ring.nReadyRecv;
  if (__cil_tmp25 <= 39U) {
    {
    __cil_tmp26 = etdev->pdev;
    __cil_tmp27 = & __cil_tmp26->dev;
    __cil_tmp28 = (struct device  const  *)__cil_tmp27;
    dev_warn(__cil_tmp28, "RFD\'s are running out\n");
    }
  } else {

  }
  }
  count = count + 1U;
  ldv_35793: ;
  if (count <= 255U) {
    goto ldv_35794;
  } else {
    goto ldv_35792;
  }
  ldv_35792: ;
  if (count == 256U) {
    {
    etdev->rx_ring.UnfinishedReceives = (bool )1;
    __cil_tmp29 = etdev->regs;
    __cil_tmp30 = & __cil_tmp29->global.watchdog_timer;
    __cil_tmp31 = (void volatile   *)__cil_tmp30;
    writel(40000U, __cil_tmp31);
    }
  } else
  if (! done) {
    {
    etdev->rx_ring.UnfinishedReceives = (bool )1;
    __cil_tmp32 = etdev->regs;
    __cil_tmp33 = & __cil_tmp32->global.watchdog_timer;
    __cil_tmp34 = (void volatile   *)__cil_tmp33;
    writel(40000U, __cil_tmp34);
    }
  } else {
    etdev->rx_ring.UnfinishedReceives = (bool )0;
  }
  return;
}
}
__inline static u32 bump_fbr(u32 *fbr , u32 limit ) 
{ u32 v ;
  unsigned int __cil_tmp4 ;

  {
  v = *fbr;
  v = v + 1U;
  {
  __cil_tmp4 = v & 1023U;
  if (__cil_tmp4 > limit) {
    v = v & 4294966272U;
    v = v ^ 1024U;
  } else {

  }
  }
  v = v & 2047U;
  *fbr = v;
  return (v);
}
}
void nic_return_rfd(struct et131x_adapter *etdev , struct rfd *rfd ) 
{ struct rx_ring *rx_local ;
  struct rxdma_regs *rx_dma ;
  u16 bi ;
  u8 ri ;
  unsigned long flags ;
  raw_spinlock_t *tmp ;
  struct fbr_desc *next ;
  u32 tmp___0 ;
  struct fbr_desc *next___0 ;
  u32 tmp___1 ;
  raw_spinlock_t *tmp___2 ;
  int __ret_warn_on ;
  long tmp___3 ;
  ADDRESS_MAP_t *__cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  u32 __cil_tmp18 ;
  u32 __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  u32 __cil_tmp21 ;
  u32 __cil_tmp22 ;
  spinlock_t *__cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  u32 __cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  unsigned long __cil_tmp27 ;
  void *__cil_tmp28 ;
  struct fbr_desc *__cil_tmp29 ;
  struct fbr_lookup *__cil_tmp30 ;
  struct fbr_lookup *__cil_tmp31 ;
  u32 *__cil_tmp32 ;
  u32 __cil_tmp33 ;
  u32 __cil_tmp34 ;
  u32 *__cil_tmp35 ;
  void volatile   *__cil_tmp36 ;
  u32 __cil_tmp37 ;
  unsigned long __cil_tmp38 ;
  unsigned long __cil_tmp39 ;
  void *__cil_tmp40 ;
  struct fbr_desc *__cil_tmp41 ;
  struct fbr_lookup *__cil_tmp42 ;
  struct fbr_lookup *__cil_tmp43 ;
  u32 *__cil_tmp44 ;
  u32 __cil_tmp45 ;
  u32 __cil_tmp46 ;
  u32 *__cil_tmp47 ;
  void volatile   *__cil_tmp48 ;
  spinlock_t *__cil_tmp49 ;
  struct pci_dev *__cil_tmp50 ;
  struct device *__cil_tmp51 ;
  struct device  const  *__cil_tmp52 ;
  struct pci_dev *__cil_tmp53 ;
  struct device *__cil_tmp54 ;
  struct device  const  *__cil_tmp55 ;
  spinlock_t *__cil_tmp56 ;
  struct list_head *__cil_tmp57 ;
  struct list_head *__cil_tmp58 ;
  u32 __cil_tmp59 ;
  spinlock_t *__cil_tmp60 ;
  u32 __cil_tmp61 ;
  u32 __cil_tmp62 ;
  int __cil_tmp63 ;
  long __cil_tmp64 ;
  int __cil_tmp65 ;
  int __cil_tmp66 ;
  int __cil_tmp67 ;
  long __cil_tmp68 ;

  {
  rx_local = & etdev->rx_ring;
  __cil_tmp16 = etdev->regs;
  rx_dma = & __cil_tmp16->rxdma;
  bi = rfd->bufferindex;
  ri = rfd->ringindex;
  {
  __cil_tmp17 = (unsigned int )ri;
  if (__cil_tmp17 == 0U) {
    {
    __cil_tmp18 = rx_local->Fbr0NumEntries;
    __cil_tmp19 = (u32 )bi;
    if (__cil_tmp19 < __cil_tmp18) {
      goto _L;
    } else {
      goto _L___0;
    }
    }
  } else {
    _L___0: 
    {
    __cil_tmp20 = (unsigned int )ri;
    if (__cil_tmp20 == 1U) {
      {
      __cil_tmp21 = rx_local->Fbr1NumEntries;
      __cil_tmp22 = (u32 )bi;
      if (__cil_tmp22 < __cil_tmp21) {
        _L: 
        {
        __cil_tmp23 = & etdev->FbrLock;
        tmp = spinlock_check(__cil_tmp23);
        flags = _raw_spin_lock_irqsave(tmp);
        }
        {
        __cil_tmp24 = (unsigned int )ri;
        if (__cil_tmp24 == 1U) {
          {
          __cil_tmp25 = rx_local->local_Fbr1_full;
          __cil_tmp26 = (unsigned long )__cil_tmp25;
          __cil_tmp27 = __cil_tmp26 & 1023UL;
          __cil_tmp28 = rx_local->pFbr1RingVa;
          __cil_tmp29 = (struct fbr_desc *)__cil_tmp28;
          next = __cil_tmp29 + __cil_tmp27;
          __cil_tmp30 = rx_local->fbr[1];
          next->addr_hi = __cil_tmp30->bus_high[(int )bi];
          __cil_tmp31 = rx_local->fbr[1];
          next->addr_lo = __cil_tmp31->bus_low[(int )bi];
          next->word2 = (u32 )bi;
          __cil_tmp32 = & rx_local->local_Fbr1_full;
          __cil_tmp33 = rx_local->Fbr1NumEntries;
          __cil_tmp34 = __cil_tmp33 - 1U;
          tmp___0 = bump_fbr(__cil_tmp32, __cil_tmp34);
          __cil_tmp35 = & rx_dma->fbr1_full_offset;
          __cil_tmp36 = (void volatile   *)__cil_tmp35;
          writel(tmp___0, __cil_tmp36);
          }
        } else {
          {
          __cil_tmp37 = rx_local->local_Fbr0_full;
          __cil_tmp38 = (unsigned long )__cil_tmp37;
          __cil_tmp39 = __cil_tmp38 & 1023UL;
          __cil_tmp40 = rx_local->pFbr0RingVa;
          __cil_tmp41 = (struct fbr_desc *)__cil_tmp40;
          next___0 = __cil_tmp41 + __cil_tmp39;
          __cil_tmp42 = rx_local->fbr[0];
          next___0->addr_hi = __cil_tmp42->bus_high[(int )bi];
          __cil_tmp43 = rx_local->fbr[0];
          next___0->addr_lo = __cil_tmp43->bus_low[(int )bi];
          next___0->word2 = (u32 )bi;
          __cil_tmp44 = & rx_local->local_Fbr0_full;
          __cil_tmp45 = rx_local->Fbr0NumEntries;
          __cil_tmp46 = __cil_tmp45 - 1U;
          tmp___1 = bump_fbr(__cil_tmp44, __cil_tmp46);
          __cil_tmp47 = & rx_dma->fbr0_full_offset;
          __cil_tmp48 = (void volatile   *)__cil_tmp47;
          writel(tmp___1, __cil_tmp48);
          }
        }
        }
        {
        __cil_tmp49 = & etdev->FbrLock;
        spin_unlock_irqrestore(__cil_tmp49, flags);
        }
      } else {
        {
        __cil_tmp50 = etdev->pdev;
        __cil_tmp51 = & __cil_tmp50->dev;
        __cil_tmp52 = (struct device  const  *)__cil_tmp51;
        dev_err(__cil_tmp52, "NICReturnRFD illegal Buffer Index returned\n");
        }
      }
      }
    } else {
      {
      __cil_tmp53 = etdev->pdev;
      __cil_tmp54 = & __cil_tmp53->dev;
      __cil_tmp55 = (struct device  const  *)__cil_tmp54;
      dev_err(__cil_tmp55, "NICReturnRFD illegal Buffer Index returned\n");
      }
    }
    }
  }
  }
  {
  __cil_tmp56 = & etdev->rcv_lock;
  tmp___2 = spinlock_check(__cil_tmp56);
  flags = _raw_spin_lock_irqsave(tmp___2);
  __cil_tmp57 = & rfd->list_node;
  __cil_tmp58 = & rx_local->RecvList;
  list_add_tail(__cil_tmp57, __cil_tmp58);
  __cil_tmp59 = rx_local->nReadyRecv;
  rx_local->nReadyRecv = __cil_tmp59 + 1U;
  __cil_tmp60 = & etdev->rcv_lock;
  spin_unlock_irqrestore(__cil_tmp60, flags);
  __cil_tmp61 = rx_local->NumRfd;
  __cil_tmp62 = rx_local->nReadyRecv;
  __ret_warn_on = __cil_tmp62 > __cil_tmp61;
  __cil_tmp63 = __ret_warn_on != 0;
  __cil_tmp64 = (long )__cil_tmp63;
  tmp___3 = __builtin_expect(__cil_tmp64, 0L);
  }
  if (tmp___3 != 0L) {
    {
    __cil_tmp65 = (int const   )1160;
    __cil_tmp66 = (int )__cil_tmp65;
    warn_slowpath_null("/anthill/stuff/tacas-comp/work/current--X--drivers/staging/et131x/et131x.ko--X--bulklinux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/19/dscv_tempdir/dscv/ri/08_1/drivers/staging/et131x/et1310_rx.c.p",
                       __cil_tmp66);
    }
  } else {

  }
  {
  __cil_tmp67 = __ret_warn_on != 0;
  __cil_tmp68 = (long )__cil_tmp67;
  __builtin_expect(__cil_tmp68, 0L);
  }
  return;
}
}
__inline static void clear_bit(int nr , unsigned long volatile   *addr ) 
{ long volatile   *__cil_tmp3 ;

  {
  __cil_tmp3 = (long volatile   *)addr;
  __asm__  volatile   (".section .smp_locks,\"a\"\n.balign 4\n.long 671f - .\n.previous\n671:\n\tlock; btr %1,%0": "+m" (*__cil_tmp3): "Ir" (nr));
  return;
}
}
__inline static int test_and_clear_bit(int nr , unsigned long volatile   *addr ) 
{ int oldbit ;
  long volatile   *__cil_tmp4 ;

  {
  __cil_tmp4 = (long volatile   *)addr;
  __asm__  volatile   (".section .smp_locks,\"a\"\n.balign 4\n.long 671f - .\n.previous\n671:\n\tlock; btr %2,%1\n\tsbb %0,%0": "=r" (oldbit),
                       "+m" (*__cil_tmp4): "Ir" (nr): "memory");
  return (oldbit);
}
}
__inline static int constant_test_bit(unsigned int nr , unsigned long const volatile   *addr ) 
{ int __cil_tmp3 ;
  int __cil_tmp4 ;
  unsigned int __cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  unsigned long const volatile   *__cil_tmp7 ;
  unsigned long volatile   __cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  int __cil_tmp11 ;

  {
  {
  __cil_tmp3 = (int )nr;
  __cil_tmp4 = __cil_tmp3 & 63;
  __cil_tmp5 = nr / 64U;
  __cil_tmp6 = (unsigned long )__cil_tmp5;
  __cil_tmp7 = addr + __cil_tmp6;
  __cil_tmp8 = *__cil_tmp7;
  __cil_tmp9 = (unsigned long )__cil_tmp8;
  __cil_tmp10 = __cil_tmp9 >> __cil_tmp4;
  __cil_tmp11 = (int )__cil_tmp10;
  return (__cil_tmp11 & 1);
  }
}
}
extern unsigned long __phys_addr(unsigned long  ) ;
__inline static void atomic_inc(atomic_t *v ) 
{ 

  {
  __asm__  volatile   (".section .smp_locks,\"a\"\n.balign 4\n.long 671f - .\n.previous\n671:\n\tlock; incl %0": "+m" (v->counter));
  return;
}
}
extern void _raw_spin_lock(raw_spinlock_t * ) ;
extern void _raw_spin_unlock(raw_spinlock_t * ) ;
__inline static void spin_lock(spinlock_t *lock ) 
{ struct raw_spinlock *__cil_tmp2 ;

  {
  {
  __cil_tmp2 = & lock->ldv_6060.rlock;
  _raw_spin_lock(__cil_tmp2);
  }
  return;
}
}
__inline static void spin_unlock(spinlock_t *lock ) 
{ struct raw_spinlock *__cil_tmp2 ;

  {
  {
  __cil_tmp2 = & lock->ldv_6060.rlock;
  _raw_spin_unlock(__cil_tmp2);
  }
  return;
}
}
__inline static void *lowmem_page_address(struct page *page ) 
{ long __cil_tmp2 ;
  long __cil_tmp3 ;
  long __cil_tmp4 ;
  unsigned long long __cil_tmp5 ;
  unsigned long long __cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  unsigned long __cil_tmp8 ;

  {
  {
  __cil_tmp2 = (long )page;
  __cil_tmp3 = __cil_tmp2 + 24189255811072L;
  __cil_tmp4 = __cil_tmp3 / 56L;
  __cil_tmp5 = (unsigned long long )__cil_tmp4;
  __cil_tmp6 = __cil_tmp5 << 12;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  __cil_tmp8 = __cil_tmp7 + 1152789563211513856UL;
  return ((void *)__cil_tmp8);
  }
}
}
__inline static void *kcalloc(size_t n , size_t size , gfp_t flags ) 
{ void *tmp ;
  unsigned long __cil_tmp5 ;
  size_t __cil_tmp6 ;
  unsigned int __cil_tmp7 ;

  {
  if (size != 0UL) {
    {
    __cil_tmp5 = 1152921504606846975UL / size;
    if (__cil_tmp5 < n) {
      return ((void *)0);
    } else {

    }
    }
  } else {

  }
  {
  __cil_tmp6 = n * size;
  __cil_tmp7 = flags | 32768U;
  tmp = __kmalloc(__cil_tmp6, __cil_tmp7);
  }
  return (tmp);
}
}
__inline static int valid_dma_direction(int dma_direction ) 
{ int tmp ;

  {
  if (dma_direction == 0) {
    tmp = 1;
  } else
  if (dma_direction == 1) {
    tmp = 1;
  } else
  if (dma_direction == 2) {
    tmp = 1;
  } else {
    tmp = 0;
  }
  return (tmp);
}
}
__inline static void kmemcheck_mark_initialized(void *address , unsigned int n ) 
{ 

  {
  return;
}
}
extern void debug_dma_map_page(struct device * , struct page * , size_t  , size_t  ,
                               int  , dma_addr_t  , bool  ) ;
extern void debug_dma_unmap_page(struct device * , dma_addr_t  , size_t  , int  ,
                                 bool  ) ;
__inline static dma_addr_t dma_map_single_attrs(struct device *dev , void *ptr , size_t size ,
                                                enum dma_data_direction dir , struct dma_attrs *attrs ) 
{ struct dma_map_ops *ops ;
  struct dma_map_ops *tmp ;
  dma_addr_t addr ;
  int tmp___0 ;
  long tmp___1 ;
  unsigned long tmp___2 ;
  unsigned long tmp___3 ;
  unsigned int __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  long __cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  dma_addr_t (*__cil_tmp18)(struct device * , struct page * , unsigned long  , size_t  ,
                            enum dma_data_direction  , struct dma_attrs * ) ;
  unsigned long __cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  struct page *__cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  struct page *__cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  unsigned long __cil_tmp29 ;
  int __cil_tmp30 ;
  bool __cil_tmp31 ;

  {
  {
  tmp = get_dma_ops(dev);
  ops = tmp;
  __cil_tmp13 = (unsigned int )size;
  kmemcheck_mark_initialized(ptr, __cil_tmp13);
  __cil_tmp14 = (int )dir;
  tmp___0 = valid_dma_direction(__cil_tmp14);
  __cil_tmp15 = tmp___0 == 0;
  __cil_tmp16 = (long )__cil_tmp15;
  tmp___1 = __builtin_expect(__cil_tmp16, 0L);
  }
  if (tmp___1 != 0L) {
    __asm__  volatile   ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"include/asm-generic/dma-mapping-common.h"),
                         "i" (18), "i" (12UL));
    ldv_18949: ;
    goto ldv_18949;
  } else {

  }
  {
  __cil_tmp17 = (unsigned long )ptr;
  tmp___2 = __phys_addr(__cil_tmp17);
  __cil_tmp18 = ops->map_page;
  __cil_tmp19 = tmp___2 >> 12;
  __cil_tmp20 = 1152897315351035904UL + __cil_tmp19;
  __cil_tmp21 = (struct page *)__cil_tmp20;
  __cil_tmp22 = (unsigned long )ptr;
  __cil_tmp23 = __cil_tmp22 & 4095UL;
  addr = (*__cil_tmp18)(dev, __cil_tmp21, __cil_tmp23, size, dir, attrs);
  __cil_tmp24 = (unsigned long )ptr;
  tmp___3 = __phys_addr(__cil_tmp24);
  __cil_tmp25 = tmp___3 >> 12;
  __cil_tmp26 = 1152897315351035904UL + __cil_tmp25;
  __cil_tmp27 = (struct page *)__cil_tmp26;
  __cil_tmp28 = (unsigned long )ptr;
  __cil_tmp29 = __cil_tmp28 & 4095UL;
  __cil_tmp30 = (int )dir;
  __cil_tmp31 = (bool )1;
  debug_dma_map_page(dev, __cil_tmp27, __cil_tmp29, size, __cil_tmp30, addr, __cil_tmp31);
  }
  return (addr);
}
}
__inline static void dma_unmap_single_attrs(struct device *dev , dma_addr_t addr ,
                                            size_t size , enum dma_data_direction dir ,
                                            struct dma_attrs *attrs ) 
{ struct dma_map_ops *ops ;
  struct dma_map_ops *tmp ;
  int tmp___0 ;
  long tmp___1 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  long __cil_tmp12 ;
  void (*__cil_tmp13)(struct device * , dma_addr_t  , size_t  , enum dma_data_direction  ,
                      struct dma_attrs * ) ;
  unsigned long __cil_tmp14 ;
  void (*__cil_tmp15)(struct device * , dma_addr_t  , size_t  , enum dma_data_direction  ,
                      struct dma_attrs * ) ;
  unsigned long __cil_tmp16 ;
  void (*__cil_tmp17)(struct device * , dma_addr_t  , size_t  , enum dma_data_direction  ,
                      struct dma_attrs * ) ;
  int __cil_tmp18 ;
  bool __cil_tmp19 ;

  {
  {
  tmp = get_dma_ops(dev);
  ops = tmp;
  __cil_tmp10 = (int )dir;
  tmp___0 = valid_dma_direction(__cil_tmp10);
  __cil_tmp11 = tmp___0 == 0;
  __cil_tmp12 = (long )__cil_tmp11;
  tmp___1 = __builtin_expect(__cil_tmp12, 0L);
  }
  if (tmp___1 != 0L) {
    __asm__  volatile   ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"include/asm-generic/dma-mapping-common.h"),
                         "i" (35), "i" (12UL));
    ldv_18958: ;
    goto ldv_18958;
  } else {

  }
  {
  __cil_tmp13 = (void (*)(struct device * , dma_addr_t  , size_t  , enum dma_data_direction  ,
                          struct dma_attrs * ))0;
  __cil_tmp14 = (unsigned long )__cil_tmp13;
  __cil_tmp15 = ops->unmap_page;
  __cil_tmp16 = (unsigned long )__cil_tmp15;
  if (__cil_tmp16 != __cil_tmp14) {
    {
    __cil_tmp17 = ops->unmap_page;
    (*__cil_tmp17)(dev, addr, size, dir, attrs);
    }
  } else {

  }
  }
  {
  __cil_tmp18 = (int )dir;
  __cil_tmp19 = (bool )1;
  debug_dma_unmap_page(dev, addr, size, __cil_tmp18, __cil_tmp19);
  }
  return;
}
}
__inline static dma_addr_t dma_map_page(struct device *dev , struct page *page , size_t offset ,
                                        size_t size , enum dma_data_direction dir ) 
{ struct dma_map_ops *ops ;
  struct dma_map_ops *tmp ;
  dma_addr_t addr ;
  void *tmp___0 ;
  int tmp___1 ;
  long tmp___2 ;
  void *__cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  long __cil_tmp16 ;
  dma_addr_t (*__cil_tmp17)(struct device * , struct page * , unsigned long  , size_t  ,
                            enum dma_data_direction  , struct dma_attrs * ) ;
  struct dma_attrs *__cil_tmp18 ;
  int __cil_tmp19 ;
  bool __cil_tmp20 ;

  {
  {
  tmp = get_dma_ops(dev);
  ops = tmp;
  tmp___0 = lowmem_page_address(page);
  __cil_tmp12 = tmp___0 + offset;
  __cil_tmp13 = (unsigned int )size;
  kmemcheck_mark_initialized(__cil_tmp12, __cil_tmp13);
  __cil_tmp14 = (int )dir;
  tmp___1 = valid_dma_direction(__cil_tmp14);
  __cil_tmp15 = tmp___1 == 0;
  __cil_tmp16 = (long )__cil_tmp15;
  tmp___2 = __builtin_expect(__cil_tmp16, 0L);
  }
  if (tmp___2 != 0L) {
    __asm__  volatile   ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"include/asm-generic/dma-mapping-common.h"),
                         "i" (78), "i" (12UL));
    ldv_18992: ;
    goto ldv_18992;
  } else {

  }
  {
  __cil_tmp17 = ops->map_page;
  __cil_tmp18 = (struct dma_attrs *)0;
  addr = (*__cil_tmp17)(dev, page, offset, size, dir, __cil_tmp18);
  __cil_tmp19 = (int )dir;
  __cil_tmp20 = (bool )0;
  debug_dma_map_page(dev, page, offset, size, __cil_tmp19, addr, __cil_tmp20);
  }
  return (addr);
}
}
__inline static dma_addr_t pci_map_single(struct pci_dev *hwdev , void *ptr , size_t size ,
                                          int direction ) 
{ struct device *tmp ;
  dma_addr_t tmp___0 ;
  struct pci_dev *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  enum dma_data_direction __cil_tmp10 ;
  struct dma_attrs *__cil_tmp11 ;

  {
  {
  __cil_tmp7 = (struct pci_dev *)0;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  __cil_tmp9 = (unsigned long )hwdev;
  if (__cil_tmp9 != __cil_tmp8) {
    tmp = & hwdev->dev;
  } else {
    tmp = (struct device *)0;
  }
  }
  {
  __cil_tmp10 = (enum dma_data_direction )direction;
  __cil_tmp11 = (struct dma_attrs *)0;
  tmp___0 = dma_map_single_attrs(tmp, ptr, size, __cil_tmp10, __cil_tmp11);
  }
  return (tmp___0);
}
}
__inline static void pci_unmap_single(struct pci_dev *hwdev , dma_addr_t dma_addr ,
                                      size_t size , int direction ) 
{ struct device *tmp ;
  struct pci_dev *__cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  enum dma_data_direction __cil_tmp9 ;
  struct dma_attrs *__cil_tmp10 ;

  {
  {
  __cil_tmp6 = (struct pci_dev *)0;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  __cil_tmp8 = (unsigned long )hwdev;
  if (__cil_tmp8 != __cil_tmp7) {
    tmp = & hwdev->dev;
  } else {
    tmp = (struct device *)0;
  }
  }
  {
  __cil_tmp9 = (enum dma_data_direction )direction;
  __cil_tmp10 = (struct dma_attrs *)0;
  dma_unmap_single_attrs(tmp, dma_addr, size, __cil_tmp9, __cil_tmp10);
  }
  return;
}
}
__inline static dma_addr_t pci_map_page(struct pci_dev *hwdev , struct page *page ,
                                        unsigned long offset , size_t size , int direction ) 
{ struct device *tmp ;
  dma_addr_t tmp___0 ;
  struct pci_dev *__cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  enum dma_data_direction __cil_tmp11 ;

  {
  {
  __cil_tmp8 = (struct pci_dev *)0;
  __cil_tmp9 = (unsigned long )__cil_tmp8;
  __cil_tmp10 = (unsigned long )hwdev;
  if (__cil_tmp10 != __cil_tmp9) {
    tmp = & hwdev->dev;
  } else {
    tmp = (struct device *)0;
  }
  }
  {
  __cil_tmp11 = (enum dma_data_direction )direction;
  tmp___0 = dma_map_page(tmp, page, offset, size, __cil_tmp11);
  }
  return (tmp___0);
}
}
__inline static unsigned char *skb_end_pointer(struct sk_buff  const  *skb ) 
{ sk_buff_data_t __cil_tmp2 ;
  unsigned long __cil_tmp3 ;
  unsigned char *__cil_tmp4 ;
  unsigned char *__cil_tmp5 ;

  {
  {
  __cil_tmp2 = skb->end;
  __cil_tmp3 = (unsigned long )__cil_tmp2;
  __cil_tmp4 = skb->head;
  __cil_tmp5 = (unsigned char *)__cil_tmp4;
  return (__cil_tmp5 + __cil_tmp3);
  }
}
}
__inline static struct netdev_queue *netdev_get_tx_queue(struct net_device  const  *dev ,
                                                         unsigned int index ) 
{ unsigned long __cil_tmp3 ;
  struct netdev_queue *__cil_tmp4 ;
  struct netdev_queue *__cil_tmp5 ;

  {
  {
  __cil_tmp3 = (unsigned long )index;
  __cil_tmp4 = dev->_tx;
  __cil_tmp5 = (struct netdev_queue *)__cil_tmp4;
  return (__cil_tmp5 + __cil_tmp3);
  }
}
}
__inline static void *netdev_priv(struct net_device  const  *dev ) 
{ void *__cil_tmp2 ;

  {
  {
  __cil_tmp2 = (void *)dev;
  return (__cil_tmp2 + 2560U);
  }
}
}
extern int netpoll_trap(void) ;
extern void __netif_schedule(struct Qdisc * ) ;
__inline static void netif_tx_start_queue(struct netdev_queue *dev_queue ) 
{ unsigned long *__cil_tmp2 ;
  unsigned long volatile   *__cil_tmp3 ;

  {
  {
  __cil_tmp2 = & dev_queue->state;
  __cil_tmp3 = (unsigned long volatile   *)__cil_tmp2;
  clear_bit(0, __cil_tmp3);
  }
  return;
}
}
__inline static void netif_tx_wake_queue(struct netdev_queue *dev_queue ) 
{ int tmp ;
  int tmp___0 ;
  unsigned long *__cil_tmp4 ;
  unsigned long volatile   *__cil_tmp5 ;
  struct Qdisc *__cil_tmp6 ;

  {
  {
  tmp = netpoll_trap();
  }
  if (tmp != 0) {
    {
    netif_tx_start_queue(dev_queue);
    }
    return;
  } else {

  }
  {
  __cil_tmp4 = & dev_queue->state;
  __cil_tmp5 = (unsigned long volatile   *)__cil_tmp4;
  tmp___0 = test_and_clear_bit(0, __cil_tmp5);
  }
  if (tmp___0 != 0) {
    {
    __cil_tmp6 = dev_queue->qdisc;
    __netif_schedule(__cil_tmp6);
    }
  } else {

  }
  return;
}
}
__inline static void netif_wake_queue(struct net_device *dev ) 
{ struct netdev_queue *tmp ;
  struct net_device  const  *__cil_tmp3 ;

  {
  {
  __cil_tmp3 = (struct net_device  const  *)dev;
  tmp = netdev_get_tx_queue(__cil_tmp3, 0U);
  netif_tx_wake_queue(tmp);
  }
  return;
}
}
extern void dev_kfree_skb_any(struct sk_buff * ) ;
__inline static int netif_carrier_ok(struct net_device  const  *dev ) 
{ int tmp ;
  unsigned long const   *__cil_tmp3 ;
  unsigned long const volatile   *__cil_tmp4 ;

  {
  {
  __cil_tmp3 = & dev->state;
  __cil_tmp4 = (unsigned long const volatile   *)__cil_tmp3;
  tmp = constant_test_bit(2U, __cil_tmp4);
  }
  return (tmp == 0);
}
}
int et131x_tx_dma_memory_alloc(struct et131x_adapter *adapter ) ;
void et131x_tx_dma_memory_free(struct et131x_adapter *adapter ) ;
void ConfigTxDmaRegs(struct et131x_adapter *etdev ) ;
void et131x_tx_dma_disable(struct et131x_adapter *etdev ) ;
void et131x_handle_send_interrupt(struct et131x_adapter *etdev ) ;
int et131x_send_packets(struct sk_buff *skb , struct net_device *netdev ) ;
__inline static void et131x_free_send_packet(struct et131x_adapter *etdev , struct tcb *tcb ) ;
static int et131x_send_packet(struct sk_buff *skb , struct et131x_adapter *etdev ) ;
static int nic_send_packet(struct et131x_adapter *etdev , struct tcb *tcb ) ;
int et131x_tx_dma_memory_alloc(struct et131x_adapter *adapter ) 
{ int desc_size ;
  struct tx_ring *tx_ring ;
  void *tmp ;
  void *tmp___0 ;
  void *tmp___1 ;
  struct tcb *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  struct tcb *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  struct pci_dev *__cil_tmp11 ;
  struct device *__cil_tmp12 ;
  struct device  const  *__cil_tmp13 ;
  struct pci_dev *__cil_tmp14 ;
  size_t __cil_tmp15 ;
  dma_addr_t *__cil_tmp16 ;
  struct tx_desc *__cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  struct tx_desc *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  struct pci_dev *__cil_tmp21 ;
  struct device *__cil_tmp22 ;
  struct device  const  *__cil_tmp23 ;
  struct pci_dev *__cil_tmp24 ;
  dma_addr_t *__cil_tmp25 ;
  dma_addr_t __cil_tmp26 ;
  struct pci_dev *__cil_tmp27 ;
  struct device *__cil_tmp28 ;
  struct device  const  *__cil_tmp29 ;

  {
  {
  desc_size = 0;
  tx_ring = & adapter->tx_ring;
  tmp = kcalloc(64UL, 40UL, 33U);
  adapter->tx_ring.tcb_ring = (struct tcb *)tmp;
  }
  {
  __cil_tmp7 = (struct tcb *)0;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  __cil_tmp9 = adapter->tx_ring.tcb_ring;
  __cil_tmp10 = (unsigned long )__cil_tmp9;
  if (__cil_tmp10 == __cil_tmp8) {
    {
    __cil_tmp11 = adapter->pdev;
    __cil_tmp12 = & __cil_tmp11->dev;
    __cil_tmp13 = (struct device  const  *)__cil_tmp12;
    dev_err(__cil_tmp13, "Cannot alloc memory for TCBs\n");
    }
    return (-12);
  } else {

  }
  }
  {
  desc_size = 12287;
  __cil_tmp14 = adapter->pdev;
  __cil_tmp15 = (size_t )desc_size;
  __cil_tmp16 = & tx_ring->tx_desc_ring_pa;
  tmp___0 = pci_alloc_consistent(__cil_tmp14, __cil_tmp15, __cil_tmp16);
  tx_ring->tx_desc_ring = (struct tx_desc *)tmp___0;
  }
  {
  __cil_tmp17 = (struct tx_desc *)0;
  __cil_tmp18 = (unsigned long )__cil_tmp17;
  __cil_tmp19 = adapter->tx_ring.tx_desc_ring;
  __cil_tmp20 = (unsigned long )__cil_tmp19;
  if (__cil_tmp20 == __cil_tmp18) {
    {
    __cil_tmp21 = adapter->pdev;
    __cil_tmp22 = & __cil_tmp21->dev;
    __cil_tmp23 = (struct device  const  *)__cil_tmp22;
    dev_err(__cil_tmp23, "Cannot alloc memory for Tx Ring\n");
    }
    return (-12);
  } else {

  }
  }
  {
  __cil_tmp24 = adapter->pdev;
  __cil_tmp25 = & tx_ring->tx_status_pa;
  tmp___1 = pci_alloc_consistent(__cil_tmp24, 4UL, __cil_tmp25);
  tx_ring->tx_status = (u32 *)tmp___1;
  }
  {
  __cil_tmp26 = adapter->tx_ring.tx_status_pa;
  if (__cil_tmp26 == 0ULL) {
    {
    __cil_tmp27 = adapter->pdev;
    __cil_tmp28 = & __cil_tmp27->dev;
    __cil_tmp29 = (struct device  const  *)__cil_tmp28;
    dev_err(__cil_tmp29, "Cannot alloc memory for Tx status block\n");
    }
    return (-12);
  } else {

  }
  }
  return (0);
}
}
void et131x_tx_dma_memory_free(struct et131x_adapter *adapter ) 
{ int desc_size ;
  struct tx_desc *__cil_tmp3 ;
  unsigned long __cil_tmp4 ;
  struct tx_desc *__cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  struct pci_dev *__cil_tmp7 ;
  size_t __cil_tmp8 ;
  struct tx_desc *__cil_tmp9 ;
  void *__cil_tmp10 ;
  dma_addr_t __cil_tmp11 ;
  u32 *__cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  u32 *__cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  struct pci_dev *__cil_tmp16 ;
  u32 *__cil_tmp17 ;
  void *__cil_tmp18 ;
  dma_addr_t __cil_tmp19 ;
  struct tcb *__cil_tmp20 ;
  void const   *__cil_tmp21 ;

  {
  desc_size = 0;
  {
  __cil_tmp3 = (struct tx_desc *)0;
  __cil_tmp4 = (unsigned long )__cil_tmp3;
  __cil_tmp5 = adapter->tx_ring.tx_desc_ring;
  __cil_tmp6 = (unsigned long )__cil_tmp5;
  if (__cil_tmp6 != __cil_tmp4) {
    {
    desc_size = 12287;
    __cil_tmp7 = adapter->pdev;
    __cil_tmp8 = (size_t )desc_size;
    __cil_tmp9 = adapter->tx_ring.tx_desc_ring;
    __cil_tmp10 = (void *)__cil_tmp9;
    __cil_tmp11 = adapter->tx_ring.tx_desc_ring_pa;
    pci_free_consistent(__cil_tmp7, __cil_tmp8, __cil_tmp10, __cil_tmp11);
    adapter->tx_ring.tx_desc_ring = (struct tx_desc *)0;
    }
  } else {

  }
  }
  {
  __cil_tmp12 = (u32 *)0;
  __cil_tmp13 = (unsigned long )__cil_tmp12;
  __cil_tmp14 = adapter->tx_ring.tx_status;
  __cil_tmp15 = (unsigned long )__cil_tmp14;
  if (__cil_tmp15 != __cil_tmp13) {
    {
    __cil_tmp16 = adapter->pdev;
    __cil_tmp17 = adapter->tx_ring.tx_status;
    __cil_tmp18 = (void *)__cil_tmp17;
    __cil_tmp19 = adapter->tx_ring.tx_status_pa;
    pci_free_consistent(__cil_tmp16, 4UL, __cil_tmp18, __cil_tmp19);
    adapter->tx_ring.tx_status = (u32 *)0;
    }
  } else {

  }
  }
  {
  __cil_tmp20 = adapter->tx_ring.tcb_ring;
  __cil_tmp21 = (void const   *)__cil_tmp20;
  kfree(__cil_tmp21);
  }
  return;
}
}
void ConfigTxDmaRegs(struct et131x_adapter *etdev ) 
{ struct txdma_regs *txdma ;
  ADDRESS_MAP_t *__cil_tmp3 ;
  dma_addr_t __cil_tmp4 ;
  dma_addr_t __cil_tmp5 ;
  unsigned int __cil_tmp6 ;
  u32 *__cil_tmp7 ;
  void volatile   *__cil_tmp8 ;
  dma_addr_t __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  u32 *__cil_tmp11 ;
  void volatile   *__cil_tmp12 ;
  u32 *__cil_tmp13 ;
  void volatile   *__cil_tmp14 ;
  dma_addr_t __cil_tmp15 ;
  dma_addr_t __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  u32 *__cil_tmp18 ;
  void volatile   *__cil_tmp19 ;
  dma_addr_t __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  u32 *__cil_tmp22 ;
  void volatile   *__cil_tmp23 ;
  u32 *__cil_tmp24 ;
  u32 *__cil_tmp25 ;
  void volatile   *__cil_tmp26 ;

  {
  {
  __cil_tmp3 = etdev->regs;
  txdma = & __cil_tmp3->txdma;
  __cil_tmp4 = etdev->tx_ring.tx_desc_ring_pa;
  __cil_tmp5 = __cil_tmp4 >> 32;
  __cil_tmp6 = (unsigned int )__cil_tmp5;
  __cil_tmp7 = & txdma->pr_base_hi;
  __cil_tmp8 = (void volatile   *)__cil_tmp7;
  writel(__cil_tmp6, __cil_tmp8);
  __cil_tmp9 = etdev->tx_ring.tx_desc_ring_pa;
  __cil_tmp10 = (unsigned int )__cil_tmp9;
  __cil_tmp11 = & txdma->pr_base_lo;
  __cil_tmp12 = (void volatile   *)__cil_tmp11;
  writel(__cil_tmp10, __cil_tmp12);
  __cil_tmp13 = & txdma->pr_num_des;
  __cil_tmp14 = (void volatile   *)__cil_tmp13;
  writel(511U, __cil_tmp14);
  __cil_tmp15 = etdev->tx_ring.tx_status_pa;
  __cil_tmp16 = __cil_tmp15 >> 32;
  __cil_tmp17 = (unsigned int )__cil_tmp16;
  __cil_tmp18 = & txdma->dma_wb_base_hi;
  __cil_tmp19 = (void volatile   *)__cil_tmp18;
  writel(__cil_tmp17, __cil_tmp19);
  __cil_tmp20 = etdev->tx_ring.tx_status_pa;
  __cil_tmp21 = (unsigned int )__cil_tmp20;
  __cil_tmp22 = & txdma->dma_wb_base_lo;
  __cil_tmp23 = (void volatile   *)__cil_tmp22;
  writel(__cil_tmp21, __cil_tmp23);
  __cil_tmp24 = etdev->tx_ring.tx_status;
  *__cil_tmp24 = 0U;
  __cil_tmp25 = & txdma->service_request;
  __cil_tmp26 = (void volatile   *)__cil_tmp25;
  writel(0U, __cil_tmp26);
  etdev->tx_ring.send_idx = 0U;
  }
  return;
}
}
void et131x_tx_dma_disable(struct et131x_adapter *etdev ) 
{ ADDRESS_MAP_t *__cil_tmp2 ;
  u32 *__cil_tmp3 ;
  void volatile   *__cil_tmp4 ;

  {
  {
  __cil_tmp2 = etdev->regs;
  __cil_tmp3 = & __cil_tmp2->txdma.csr;
  __cil_tmp4 = (void volatile   *)__cil_tmp3;
  writel(257U, __cil_tmp4);
  }
  return;
}
}
void et131x_tx_dma_enable(struct et131x_adapter *etdev ) 
{ ADDRESS_MAP_t *__cil_tmp2 ;
  u32 *__cil_tmp3 ;
  void volatile   *__cil_tmp4 ;

  {
  {
  __cil_tmp2 = etdev->regs;
  __cil_tmp3 = & __cil_tmp2->txdma.csr;
  __cil_tmp4 = (void volatile   *)__cil_tmp3;
  writel(256U, __cil_tmp4);
  }
  return;
}
}
void et131x_init_send(struct et131x_adapter *adapter ) 
{ struct tcb *tcb ;
  u32 ct ;
  struct tx_ring *tx_ring ;
  u32 tmp ;
  void *__cil_tmp6 ;

  {
  {
  tx_ring = & adapter->tx_ring;
  tcb = adapter->tx_ring.tcb_ring;
  tx_ring->tcb_qhead = tcb;
  __cil_tmp6 = (void *)tcb;
  memset(__cil_tmp6, 0, 2560UL);
  ct = 0U;
  }
  goto ldv_35692;
  ldv_35691: 
  tcb->next = tcb + 1UL;
  tcb = tcb + 1;
  ldv_35692: 
  tmp = ct;
  ct = ct + 1U;
  if (tmp <= 63U) {
    goto ldv_35691;
  } else {
    goto ldv_35693;
  }
  ldv_35693: 
  tcb = tcb - 1;
  tx_ring->tcb_qtail = tcb;
  tcb->next = (struct tcb *)0;
  tx_ring->send_head = (struct tcb *)0;
  tx_ring->send_tail = (struct tcb *)0;
  return;
}
}
int et131x_send_packets(struct sk_buff *skb , struct net_device *netdev ) 
{ int status ;
  struct et131x_adapter *etdev ;
  void *tmp ;
  int tmp___0 ;
  struct net_device  const  *__cil_tmp7 ;
  int __cil_tmp8 ;
  u32 __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  struct net_device  const  *__cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  unsigned long __cil_tmp14 ;

  {
  {
  status = 0;
  etdev = (struct et131x_adapter *)0;
  __cil_tmp7 = (struct net_device  const  *)netdev;
  tmp = netdev_priv(__cil_tmp7);
  etdev = (struct et131x_adapter *)tmp;
  }
  {
  __cil_tmp8 = etdev->tx_ring.used;
  if (__cil_tmp8 > 63) {
    status = -12;
  } else {
    {
    __cil_tmp9 = etdev->Flags;
    __cil_tmp10 = __cil_tmp9 & 1072693248U;
    if (__cil_tmp10 != 0U) {
      {
      dev_kfree_skb_any(skb);
      skb = (struct sk_buff *)0;
      __cil_tmp11 = etdev->net_stats.tx_dropped;
      etdev->net_stats.tx_dropped = __cil_tmp11 + 1UL;
      }
    } else {
      {
      __cil_tmp12 = (struct net_device  const  *)netdev;
      tmp___0 = netif_carrier_ok(__cil_tmp12);
      }
      if (tmp___0 == 0) {
        {
        dev_kfree_skb_any(skb);
        skb = (struct sk_buff *)0;
        __cil_tmp13 = etdev->net_stats.tx_dropped;
        etdev->net_stats.tx_dropped = __cil_tmp13 + 1UL;
        }
      } else {
        {
        status = et131x_send_packet(skb, etdev);
        }
        if (status != 0) {
          if (status != -12) {
            {
            dev_kfree_skb_any(skb);
            skb = (struct sk_buff *)0;
            __cil_tmp14 = etdev->net_stats.tx_dropped;
            etdev->net_stats.tx_dropped = __cil_tmp14 + 1UL;
            }
          } else {

          }
        } else {

        }
      }
    }
    }
  }
  }
  return (status);
}
}
static int et131x_send_packet(struct sk_buff *skb , struct et131x_adapter *etdev ) 
{ int status ;
  struct tcb *tcb ;
  u16 *shbufva ;
  unsigned long flags ;
  raw_spinlock_t *tmp ;
  raw_spinlock_t *tmp___0 ;
  int __ret_warn_on ;
  long tmp___1 ;
  unsigned int __cil_tmp11 ;
  spinlock_t *__cil_tmp12 ;
  struct tcb *__cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  spinlock_t *__cil_tmp16 ;
  struct tcb *__cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  struct tcb *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  spinlock_t *__cil_tmp21 ;
  unsigned char *__cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  unsigned char *__cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  unsigned char *__cil_tmp29 ;
  u16 __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  u16 *__cil_tmp32 ;
  u16 __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  u16 *__cil_tmp35 ;
  u16 __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  u32 __cil_tmp38 ;
  u16 __cil_tmp39 ;
  int __cil_tmp40 ;
  int __cil_tmp41 ;
  u32 __cil_tmp42 ;
  spinlock_t *__cil_tmp43 ;
  struct tcb *__cil_tmp44 ;
  unsigned long __cil_tmp45 ;
  struct tcb *__cil_tmp46 ;
  unsigned long __cil_tmp47 ;
  struct tcb *__cil_tmp48 ;
  spinlock_t *__cil_tmp49 ;
  int __cil_tmp50 ;
  int __cil_tmp51 ;
  long __cil_tmp52 ;
  int __cil_tmp53 ;
  int __cil_tmp54 ;
  int __cil_tmp55 ;
  long __cil_tmp56 ;

  {
  tcb = (struct tcb *)0;
  {
  __cil_tmp11 = skb->len;
  if (__cil_tmp11 <= 13U) {
    return (-5);
  } else {

  }
  }
  {
  __cil_tmp12 = & etdev->TCBReadyQLock;
  tmp = spinlock_check(__cil_tmp12);
  flags = _raw_spin_lock_irqsave(tmp);
  tcb = etdev->tx_ring.tcb_qhead;
  }
  {
  __cil_tmp13 = (struct tcb *)0;
  __cil_tmp14 = (unsigned long )__cil_tmp13;
  __cil_tmp15 = (unsigned long )tcb;
  if (__cil_tmp15 == __cil_tmp14) {
    {
    __cil_tmp16 = & etdev->TCBReadyQLock;
    spin_unlock_irqrestore(__cil_tmp16, flags);
    }
    return (-12);
  } else {

  }
  }
  etdev->tx_ring.tcb_qhead = tcb->next;
  {
  __cil_tmp17 = (struct tcb *)0;
  __cil_tmp18 = (unsigned long )__cil_tmp17;
  __cil_tmp19 = etdev->tx_ring.tcb_qhead;
  __cil_tmp20 = (unsigned long )__cil_tmp19;
  if (__cil_tmp20 == __cil_tmp18) {
    etdev->tx_ring.tcb_qtail = (struct tcb *)0;
  } else {

  }
  }
  {
  __cil_tmp21 = & etdev->TCBReadyQLock;
  spin_unlock_irqrestore(__cil_tmp21, flags);
  tcb->skb = skb;
  }
  {
  __cil_tmp22 = (unsigned char *)0;
  __cil_tmp23 = (unsigned long )__cil_tmp22;
  __cil_tmp24 = skb->data;
  __cil_tmp25 = (unsigned long )__cil_tmp24;
  if (__cil_tmp25 != __cil_tmp23) {
    {
    __cil_tmp26 = skb->data_len;
    __cil_tmp27 = skb->len;
    __cil_tmp28 = __cil_tmp27 - __cil_tmp26;
    if (__cil_tmp28 > 5U) {
      __cil_tmp29 = skb->data;
      shbufva = (u16 *)__cil_tmp29;
      {
      __cil_tmp30 = *shbufva;
      __cil_tmp31 = (unsigned int )__cil_tmp30;
      if (__cil_tmp31 == 65535U) {
        {
        __cil_tmp32 = shbufva + 1UL;
        __cil_tmp33 = *__cil_tmp32;
        __cil_tmp34 = (unsigned int )__cil_tmp33;
        if (__cil_tmp34 == 65535U) {
          {
          __cil_tmp35 = shbufva + 2UL;
          __cil_tmp36 = *__cil_tmp35;
          __cil_tmp37 = (unsigned int )__cil_tmp36;
          if (__cil_tmp37 == 65535U) {
            __cil_tmp38 = tcb->flags;
            tcb->flags = __cil_tmp38 | 2U;
          } else {
            goto _L___0;
          }
          }
        } else {
          goto _L___0;
        }
        }
      } else {
        _L___0: 
        {
        __cil_tmp39 = *shbufva;
        __cil_tmp40 = (int )__cil_tmp39;
        __cil_tmp41 = __cil_tmp40 & 3;
        if (__cil_tmp41 == 1) {
          __cil_tmp42 = tcb->flags;
          tcb->flags = __cil_tmp42 | 1U;
        } else {

        }
        }
      }
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  tcb->next = (struct tcb *)0;
  status = nic_send_packet(etdev, tcb);
  }
  if (status != 0) {
    {
    __cil_tmp43 = & etdev->TCBReadyQLock;
    tmp___0 = spinlock_check(__cil_tmp43);
    flags = _raw_spin_lock_irqsave(tmp___0);
    }
    {
    __cil_tmp44 = (struct tcb *)0;
    __cil_tmp45 = (unsigned long )__cil_tmp44;
    __cil_tmp46 = etdev->tx_ring.tcb_qtail;
    __cil_tmp47 = (unsigned long )__cil_tmp46;
    if (__cil_tmp47 != __cil_tmp45) {
      __cil_tmp48 = etdev->tx_ring.tcb_qtail;
      __cil_tmp48->next = tcb;
    } else {
      etdev->tx_ring.tcb_qhead = tcb;
    }
    }
    {
    etdev->tx_ring.tcb_qtail = tcb;
    __cil_tmp49 = & etdev->TCBReadyQLock;
    spin_unlock_irqrestore(__cil_tmp49, flags);
    }
    return (status);
  } else {

  }
  {
  __cil_tmp50 = etdev->tx_ring.used;
  __ret_warn_on = __cil_tmp50 > 64;
  __cil_tmp51 = __ret_warn_on != 0;
  __cil_tmp52 = (long )__cil_tmp51;
  tmp___1 = __builtin_expect(__cil_tmp52, 0L);
  }
  if (tmp___1 != 0L) {
    {
    __cil_tmp53 = (int const   )407;
    __cil_tmp54 = (int )__cil_tmp53;
    warn_slowpath_null("/anthill/stuff/tacas-comp/work/current--X--drivers/staging/et131x/et131x.ko--X--bulklinux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/19/dscv_tempdir/dscv/ri/08_1/drivers/staging/et131x/et1310_tx.c.p",
                       __cil_tmp54);
    }
  } else {

  }
  {
  __cil_tmp55 = __ret_warn_on != 0;
  __cil_tmp56 = (long )__cil_tmp55;
  __builtin_expect(__cil_tmp56, 0L);
  }
  return (0);
}
}
static int nic_send_packet(struct et131x_adapter *etdev , struct tcb *tcb ) 
{ u32 i ;
  struct tx_desc desc[24U] ;
  u32 frag ;
  u32 thiscopy ;
  u32 remainder ;
  struct sk_buff *skb ;
  u32 nr_frags ;
  unsigned char *tmp ;
  struct skb_frag_struct *frags ;
  unsigned char *tmp___0 ;
  unsigned long flags ;
  u32 tmp___1 ;
  dma_addr_t tmp___2 ;
  u32 tmp___3 ;
  dma_addr_t tmp___4 ;
  u32 tmp___5 ;
  dma_addr_t tmp___6 ;
  u32 tmp___7 ;
  dma_addr_t tmp___8 ;
  raw_spinlock_t *tmp___9 ;
  size_t __len ;
  void *__ret ;
  size_t __len___0 ;
  void *__ret___0 ;
  int __ret_warn_on ;
  long tmp___10 ;
  struct sk_buff  const  *__cil_tmp29 ;
  struct skb_shared_info *__cil_tmp30 ;
  unsigned short __cil_tmp31 ;
  int __cil_tmp32 ;
  int __cil_tmp33 ;
  struct sk_buff  const  *__cil_tmp34 ;
  struct skb_shared_info *__cil_tmp35 ;
  skb_frag_t (*__cil_tmp36)[18U] ;
  void *__cil_tmp37 ;
  u32 __cil_tmp38 ;
  unsigned long __cil_tmp39 ;
  unsigned long __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  unsigned int __cil_tmp45 ;
  struct pci_dev *__cil_tmp46 ;
  unsigned char *__cil_tmp47 ;
  void *__cil_tmp48 ;
  unsigned int __cil_tmp49 ;
  unsigned int __cil_tmp50 ;
  unsigned int __cil_tmp51 ;
  size_t __cil_tmp52 ;
  unsigned int __cil_tmp53 ;
  unsigned int __cil_tmp54 ;
  unsigned int __cil_tmp55 ;
  struct pci_dev *__cil_tmp56 ;
  unsigned char *__cil_tmp57 ;
  void *__cil_tmp58 ;
  unsigned int __cil_tmp59 ;
  unsigned int __cil_tmp60 ;
  unsigned int __cil_tmp61 ;
  unsigned int __cil_tmp62 ;
  size_t __cil_tmp63 ;
  unsigned int __cil_tmp64 ;
  unsigned int __cil_tmp65 ;
  unsigned int __cil_tmp66 ;
  struct pci_dev *__cil_tmp67 ;
  unsigned int __cil_tmp68 ;
  unsigned int __cil_tmp69 ;
  unsigned int __cil_tmp70 ;
  unsigned int __cil_tmp71 ;
  unsigned long __cil_tmp72 ;
  unsigned char *__cil_tmp73 ;
  void *__cil_tmp74 ;
  void *__cil_tmp75 ;
  unsigned int __cil_tmp76 ;
  unsigned int __cil_tmp77 ;
  unsigned int __cil_tmp78 ;
  unsigned int __cil_tmp79 ;
  size_t __cil_tmp80 ;
  u32 __cil_tmp81 ;
  unsigned long __cil_tmp82 ;
  struct skb_frag_struct *__cil_tmp83 ;
  struct pci_dev *__cil_tmp84 ;
  u32 __cil_tmp85 ;
  unsigned long __cil_tmp86 ;
  struct skb_frag_struct *__cil_tmp87 ;
  struct page *__cil_tmp88 ;
  u32 __cil_tmp89 ;
  unsigned long __cil_tmp90 ;
  struct skb_frag_struct *__cil_tmp91 ;
  __u32 __cil_tmp92 ;
  unsigned long __cil_tmp93 ;
  u32 __cil_tmp94 ;
  unsigned long __cil_tmp95 ;
  struct skb_frag_struct *__cil_tmp96 ;
  __u32 __cil_tmp97 ;
  size_t __cil_tmp98 ;
  u32 __cil_tmp99 ;
  int __cil_tmp100 ;
  int __cil_tmp101 ;
  spinlock_t *__cil_tmp102 ;
  u32 __cil_tmp103 ;
  unsigned int __cil_tmp104 ;
  unsigned long __cil_tmp105 ;
  u32 __cil_tmp106 ;
  unsigned long __cil_tmp107 ;
  unsigned long __cil_tmp108 ;
  struct tx_desc *__cil_tmp109 ;
  struct tx_desc *__cil_tmp110 ;
  void *__cil_tmp111 ;
  void const   *__cil_tmp112 ;
  u32 *__cil_tmp113 ;
  int __cil_tmp114 ;
  u32 __cil_tmp115 ;
  unsigned int __cil_tmp116 ;
  u32 __cil_tmp117 ;
  u32 __cil_tmp118 ;
  u32 __cil_tmp119 ;
  unsigned int __cil_tmp120 ;
  u32 __cil_tmp121 ;
  u32 __cil_tmp122 ;
  unsigned long __cil_tmp123 ;
  struct tx_desc *__cil_tmp124 ;
  void *__cil_tmp125 ;
  unsigned long __cil_tmp126 ;
  void const   *__cil_tmp127 ;
  void const   *__cil_tmp128 ;
  u32 *__cil_tmp129 ;
  int __cil_tmp130 ;
  u32 __cil_tmp131 ;
  unsigned int __cil_tmp132 ;
  u32 __cil_tmp133 ;
  u32 __cil_tmp134 ;
  spinlock_t *__cil_tmp135 ;
  struct tcb *__cil_tmp136 ;
  unsigned long __cil_tmp137 ;
  struct tcb *__cil_tmp138 ;
  unsigned long __cil_tmp139 ;
  struct tcb *__cil_tmp140 ;
  struct tcb *__cil_tmp141 ;
  unsigned long __cil_tmp142 ;
  struct tcb *__cil_tmp143 ;
  unsigned long __cil_tmp144 ;
  int __cil_tmp145 ;
  long __cil_tmp146 ;
  int __cil_tmp147 ;
  int __cil_tmp148 ;
  int __cil_tmp149 ;
  long __cil_tmp150 ;
  int __cil_tmp151 ;
  spinlock_t *__cil_tmp152 ;
  u32 __cil_tmp153 ;
  ADDRESS_MAP_t *__cil_tmp154 ;
  u32 *__cil_tmp155 ;
  void volatile   *__cil_tmp156 ;
  u32 __cil_tmp157 ;
  ADDRESS_MAP_t *__cil_tmp158 ;
  u32 *__cil_tmp159 ;
  void volatile   *__cil_tmp160 ;
  spinlock_t *__cil_tmp161 ;

  {
  {
  frag = 0U;
  skb = tcb->skb;
  __cil_tmp29 = (struct sk_buff  const  *)skb;
  tmp = skb_end_pointer(__cil_tmp29);
  __cil_tmp30 = (struct skb_shared_info *)tmp;
  __cil_tmp31 = __cil_tmp30->nr_frags;
  __cil_tmp32 = (int )__cil_tmp31;
  __cil_tmp33 = __cil_tmp32 + 1;
  nr_frags = (u32 )__cil_tmp33;
  __cil_tmp34 = (struct sk_buff  const  *)skb;
  tmp___0 = skb_end_pointer(__cil_tmp34);
  __cil_tmp35 = (struct skb_shared_info *)tmp___0;
  __cil_tmp36 = & __cil_tmp35->frags;
  frags = (struct skb_frag_struct *)__cil_tmp36;
  }
  if (nr_frags > 23U) {
    return (-5);
  } else {

  }
  {
  __cil_tmp37 = (void *)(& desc);
  __cil_tmp38 = nr_frags + 1U;
  __cil_tmp39 = (unsigned long )__cil_tmp38;
  __cil_tmp40 = __cil_tmp39 * 16UL;
  memset(__cil_tmp37, 0, __cil_tmp40);
  i = 0U;
  }
  goto ldv_35730;
  ldv_35729: ;
  if (i == 0U) {
    {
    __cil_tmp41 = skb->data_len;
    __cil_tmp42 = skb->len;
    __cil_tmp43 = __cil_tmp42 - __cil_tmp41;
    if (__cil_tmp43 <= 1514U) {
      {
      desc[frag].addr_hi = 0U;
      __cil_tmp44 = skb->data_len;
      __cil_tmp45 = skb->len;
      desc[frag].len_vlan = __cil_tmp45 - __cil_tmp44;
      tmp___1 = frag;
      frag = frag + 1U;
      __cil_tmp46 = etdev->pdev;
      __cil_tmp47 = skb->data;
      __cil_tmp48 = (void *)__cil_tmp47;
      __cil_tmp49 = skb->data_len;
      __cil_tmp50 = skb->len;
      __cil_tmp51 = __cil_tmp50 - __cil_tmp49;
      __cil_tmp52 = (size_t )__cil_tmp51;
      tmp___2 = pci_map_single(__cil_tmp46, __cil_tmp48, __cil_tmp52, 1);
      desc[tmp___1].addr_lo = (u32 )tmp___2;
      }
    } else {
      {
      desc[frag].addr_hi = 0U;
      __cil_tmp53 = skb->data_len;
      __cil_tmp54 = skb->len;
      __cil_tmp55 = __cil_tmp54 - __cil_tmp53;
      desc[frag].len_vlan = __cil_tmp55 / 2U;
      tmp___3 = frag;
      frag = frag + 1U;
      __cil_tmp56 = etdev->pdev;
      __cil_tmp57 = skb->data;
      __cil_tmp58 = (void *)__cil_tmp57;
      __cil_tmp59 = skb->data_len;
      __cil_tmp60 = skb->len;
      __cil_tmp61 = __cil_tmp60 - __cil_tmp59;
      __cil_tmp62 = __cil_tmp61 / 2U;
      __cil_tmp63 = (size_t )__cil_tmp62;
      tmp___4 = pci_map_single(__cil_tmp56, __cil_tmp58, __cil_tmp63, 1);
      desc[tmp___3].addr_lo = (u32 )tmp___4;
      desc[frag].addr_hi = 0U;
      __cil_tmp64 = skb->data_len;
      __cil_tmp65 = skb->len;
      __cil_tmp66 = __cil_tmp65 - __cil_tmp64;
      desc[frag].len_vlan = __cil_tmp66 / 2U;
      tmp___5 = frag;
      frag = frag + 1U;
      __cil_tmp67 = etdev->pdev;
      __cil_tmp68 = skb->data_len;
      __cil_tmp69 = skb->len;
      __cil_tmp70 = __cil_tmp69 - __cil_tmp68;
      __cil_tmp71 = __cil_tmp70 / 2U;
      __cil_tmp72 = (unsigned long )__cil_tmp71;
      __cil_tmp73 = skb->data;
      __cil_tmp74 = (void *)__cil_tmp73;
      __cil_tmp75 = __cil_tmp74 + __cil_tmp72;
      __cil_tmp76 = skb->data_len;
      __cil_tmp77 = skb->len;
      __cil_tmp78 = __cil_tmp77 - __cil_tmp76;
      __cil_tmp79 = __cil_tmp78 / 2U;
      __cil_tmp80 = (size_t )__cil_tmp79;
      tmp___6 = pci_map_single(__cil_tmp67, __cil_tmp75, __cil_tmp80, 1);
      desc[tmp___5].addr_lo = (u32 )tmp___6;
      }
    }
    }
  } else {
    {
    desc[frag].addr_hi = 0U;
    __cil_tmp81 = i - 1U;
    __cil_tmp82 = (unsigned long )__cil_tmp81;
    __cil_tmp83 = frags + __cil_tmp82;
    desc[frag].len_vlan = __cil_tmp83->size;
    tmp___7 = frag;
    frag = frag + 1U;
    __cil_tmp84 = etdev->pdev;
    __cil_tmp85 = i - 1U;
    __cil_tmp86 = (unsigned long )__cil_tmp85;
    __cil_tmp87 = frags + __cil_tmp86;
    __cil_tmp88 = __cil_tmp87->page;
    __cil_tmp89 = i - 1U;
    __cil_tmp90 = (unsigned long )__cil_tmp89;
    __cil_tmp91 = frags + __cil_tmp90;
    __cil_tmp92 = __cil_tmp91->page_offset;
    __cil_tmp93 = (unsigned long )__cil_tmp92;
    __cil_tmp94 = i - 1U;
    __cil_tmp95 = (unsigned long )__cil_tmp94;
    __cil_tmp96 = frags + __cil_tmp95;
    __cil_tmp97 = __cil_tmp96->size;
    __cil_tmp98 = (size_t )__cil_tmp97;
    tmp___8 = pci_map_page(__cil_tmp84, __cil_tmp88, __cil_tmp93, __cil_tmp98, 1);
    desc[tmp___7].addr_lo = (u32 )tmp___8;
    }
  }
  i = i + 1U;
  ldv_35730: ;
  if (i < nr_frags) {
    goto ldv_35729;
  } else {
    goto ldv_35731;
  }
  ldv_35731: ;
  if (frag == 0U) {
    return (-5);
  } else {

  }
  {
  __cil_tmp99 = etdev->linkspeed;
  if (__cil_tmp99 == 2U) {
    __cil_tmp100 = etdev->tx_ring.since_irq;
    etdev->tx_ring.since_irq = __cil_tmp100 + 1;
    {
    __cil_tmp101 = etdev->tx_ring.since_irq;
    if (__cil_tmp101 == 4) {
      desc[frag - 1U].flags = 5U;
      etdev->tx_ring.since_irq = 0;
    } else {
      desc[frag - 1U].flags = 1U;
    }
    }
  } else {
    desc[frag - 1U].flags = 5U;
  }
  }
  {
  desc[0].flags = desc[0].flags | 2U;
  tcb->index_start = etdev->tx_ring.send_idx;
  tcb->stale = 0U;
  __cil_tmp102 = & etdev->send_hw_lock;
  tmp___9 = spinlock_check(__cil_tmp102);
  flags = _raw_spin_lock_irqsave(tmp___9);
  __cil_tmp103 = etdev->tx_ring.send_idx;
  __cil_tmp104 = __cil_tmp103 & 1023U;
  thiscopy = 512U - __cil_tmp104;
  }
  if (thiscopy >= frag) {
    remainder = 0U;
    thiscopy = frag;
  } else {
    remainder = frag - thiscopy;
  }
  {
  __cil_tmp105 = (unsigned long )thiscopy;
  __len = __cil_tmp105 * 16UL;
  __cil_tmp106 = etdev->tx_ring.send_idx;
  __cil_tmp107 = (unsigned long )__cil_tmp106;
  __cil_tmp108 = __cil_tmp107 & 1023UL;
  __cil_tmp109 = etdev->tx_ring.tx_desc_ring;
  __cil_tmp110 = __cil_tmp109 + __cil_tmp108;
  __cil_tmp111 = (void *)__cil_tmp110;
  __cil_tmp112 = (void const   *)(& desc);
  __ret = __builtin_memcpy(__cil_tmp111, __cil_tmp112, __len);
  __cil_tmp113 = & etdev->tx_ring.send_idx;
  __cil_tmp114 = (int )thiscopy;
  add_10bit(__cil_tmp113, __cil_tmp114);
  }
  {
  __cil_tmp115 = etdev->tx_ring.send_idx;
  __cil_tmp116 = __cil_tmp115 & 1023U;
  if (__cil_tmp116 == 0U) {
    __cil_tmp117 = etdev->tx_ring.send_idx;
    etdev->tx_ring.send_idx = __cil_tmp117 & 4294966272U;
    __cil_tmp118 = etdev->tx_ring.send_idx;
    etdev->tx_ring.send_idx = __cil_tmp118 ^ 1024U;
  } else {
    {
    __cil_tmp119 = etdev->tx_ring.send_idx;
    __cil_tmp120 = __cil_tmp119 & 1023U;
    if (__cil_tmp120 == 512U) {
      __cil_tmp121 = etdev->tx_ring.send_idx;
      etdev->tx_ring.send_idx = __cil_tmp121 & 4294966272U;
      __cil_tmp122 = etdev->tx_ring.send_idx;
      etdev->tx_ring.send_idx = __cil_tmp122 ^ 1024U;
    } else {

    }
    }
  }
  }
  if (remainder != 0U) {
    {
    __cil_tmp123 = (unsigned long )remainder;
    __len___0 = __cil_tmp123 * 16UL;
    __cil_tmp124 = etdev->tx_ring.tx_desc_ring;
    __cil_tmp125 = (void *)__cil_tmp124;
    __cil_tmp126 = (unsigned long )thiscopy;
    __cil_tmp127 = (void const   *)(& desc);
    __cil_tmp128 = __cil_tmp127 + __cil_tmp126;
    __ret___0 = __builtin_memcpy(__cil_tmp125, __cil_tmp128, __len___0);
    __cil_tmp129 = & etdev->tx_ring.send_idx;
    __cil_tmp130 = (int )remainder;
    add_10bit(__cil_tmp129, __cil_tmp130);
    }
  } else {

  }
  {
  __cil_tmp131 = etdev->tx_ring.send_idx;
  __cil_tmp132 = __cil_tmp131 & 1023U;
  if (__cil_tmp132 == 0U) {
    {
    __cil_tmp133 = etdev->tx_ring.send_idx;
    if (__cil_tmp133 != 0U) {
      tcb->index = 511U;
    } else {
      tcb->index = 1535U;
    }
    }
  } else {
    __cil_tmp134 = etdev->tx_ring.send_idx;
    tcb->index = __cil_tmp134 - 1U;
  }
  }
  {
  __cil_tmp135 = & etdev->TCBSendQLock;
  spin_lock(__cil_tmp135);
  }
  {
  __cil_tmp136 = (struct tcb *)0;
  __cil_tmp137 = (unsigned long )__cil_tmp136;
  __cil_tmp138 = etdev->tx_ring.send_tail;
  __cil_tmp139 = (unsigned long )__cil_tmp138;
  if (__cil_tmp139 != __cil_tmp137) {
    __cil_tmp140 = etdev->tx_ring.send_tail;
    __cil_tmp140->next = tcb;
  } else {
    etdev->tx_ring.send_head = tcb;
  }
  }
  {
  etdev->tx_ring.send_tail = tcb;
  __cil_tmp141 = (struct tcb *)0;
  __cil_tmp142 = (unsigned long )__cil_tmp141;
  __cil_tmp143 = tcb->next;
  __cil_tmp144 = (unsigned long )__cil_tmp143;
  __ret_warn_on = __cil_tmp144 != __cil_tmp142;
  __cil_tmp145 = __ret_warn_on != 0;
  __cil_tmp146 = (long )__cil_tmp145;
  tmp___10 = __builtin_expect(__cil_tmp146, 0L);
  }
  if (tmp___10 != 0L) {
    {
    __cil_tmp147 = (int const   )606;
    __cil_tmp148 = (int )__cil_tmp147;
    warn_slowpath_null("/anthill/stuff/tacas-comp/work/current--X--drivers/staging/et131x/et131x.ko--X--bulklinux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/19/dscv_tempdir/dscv/ri/08_1/drivers/staging/et131x/et1310_tx.c.p",
                       __cil_tmp148);
    }
  } else {

  }
  {
  __cil_tmp149 = __ret_warn_on != 0;
  __cil_tmp150 = (long )__cil_tmp149;
  __builtin_expect(__cil_tmp150, 0L);
  __cil_tmp151 = etdev->tx_ring.used;
  etdev->tx_ring.used = __cil_tmp151 + 1;
  __cil_tmp152 = & etdev->TCBSendQLock;
  spin_unlock(__cil_tmp152);
  __cil_tmp153 = etdev->tx_ring.send_idx;
  __cil_tmp154 = etdev->regs;
  __cil_tmp155 = & __cil_tmp154->txdma.service_request;
  __cil_tmp156 = (void volatile   *)__cil_tmp155;
  writel(__cil_tmp153, __cil_tmp156);
  }
  {
  __cil_tmp157 = etdev->linkspeed;
  if (__cil_tmp157 == 2U) {
    {
    __cil_tmp158 = etdev->regs;
    __cil_tmp159 = & __cil_tmp158->global.watchdog_timer;
    __cil_tmp160 = (void volatile   *)__cil_tmp159;
    writel(40000U, __cil_tmp160);
    }
  } else {

  }
  }
  {
  __cil_tmp161 = & etdev->send_hw_lock;
  spin_unlock_irqrestore(__cil_tmp161, flags);
  }
  return (0);
}
}
__inline static void et131x_free_send_packet(struct et131x_adapter *etdev , struct tcb *tcb ) 
{ unsigned long flags ;
  struct tx_desc *desc ;
  struct net_device_stats *stats ;
  raw_spinlock_t *tmp ;
  int __ret_warn_on ;
  long tmp___0 ;
  u32 __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  atomic_t *__cil_tmp11 ;
  u32 __cil_tmp12 ;
  int __cil_tmp13 ;
  atomic_t *__cil_tmp14 ;
  atomic_t *__cil_tmp15 ;
  struct sk_buff *__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  struct sk_buff *__cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  struct sk_buff *__cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  u32 __cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  struct tx_desc *__cil_tmp27 ;
  struct pci_dev *__cil_tmp28 ;
  u32 __cil_tmp29 ;
  dma_addr_t __cil_tmp30 ;
  u32 __cil_tmp31 ;
  size_t __cil_tmp32 ;
  u32 *__cil_tmp33 ;
  u32 __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  u32 __cil_tmp36 ;
  u32 __cil_tmp37 ;
  unsigned long __cil_tmp38 ;
  u32 __cil_tmp39 ;
  unsigned long __cil_tmp40 ;
  unsigned long __cil_tmp41 ;
  struct tx_desc *__cil_tmp42 ;
  struct tx_desc *__cil_tmp43 ;
  unsigned long __cil_tmp44 ;
  struct sk_buff *__cil_tmp45 ;
  void *__cil_tmp46 ;
  spinlock_t *__cil_tmp47 ;
  uint64_t __cil_tmp48 ;
  struct tcb *__cil_tmp49 ;
  unsigned long __cil_tmp50 ;
  struct tcb *__cil_tmp51 ;
  unsigned long __cil_tmp52 ;
  struct tcb *__cil_tmp53 ;
  spinlock_t *__cil_tmp54 ;
  int __cil_tmp55 ;
  int __cil_tmp56 ;
  long __cil_tmp57 ;
  int __cil_tmp58 ;
  int __cil_tmp59 ;
  int __cil_tmp60 ;
  long __cil_tmp61 ;

  {
  desc = (struct tx_desc *)0;
  stats = & etdev->net_stats;
  {
  __cil_tmp9 = tcb->flags;
  __cil_tmp10 = __cil_tmp9 & 2U;
  if (__cil_tmp10 != 0U) {
    {
    __cil_tmp11 = & etdev->Stats.brdcstxmt;
    atomic_inc(__cil_tmp11);
    }
  } else {
    {
    __cil_tmp12 = tcb->flags;
    __cil_tmp13 = (int )__cil_tmp12;
    if (__cil_tmp13 & 1) {
      {
      __cil_tmp14 = & etdev->Stats.multixmt;
      atomic_inc(__cil_tmp14);
      }
    } else {
      {
      __cil_tmp15 = & etdev->Stats.unixmt;
      atomic_inc(__cil_tmp15);
      }
    }
    }
  }
  }
  {
  __cil_tmp16 = (struct sk_buff *)0;
  __cil_tmp17 = (unsigned long )__cil_tmp16;
  __cil_tmp18 = tcb->skb;
  __cil_tmp19 = (unsigned long )__cil_tmp18;
  if (__cil_tmp19 != __cil_tmp17) {
    __cil_tmp20 = tcb->skb;
    __cil_tmp21 = __cil_tmp20->len;
    __cil_tmp22 = (unsigned long )__cil_tmp21;
    __cil_tmp23 = stats->tx_bytes;
    stats->tx_bytes = __cil_tmp23 + __cil_tmp22;
    ldv_35750: 
    {
    __cil_tmp24 = tcb->index_start;
    __cil_tmp25 = (unsigned long )__cil_tmp24;
    __cil_tmp26 = __cil_tmp25 & 1023UL;
    __cil_tmp27 = etdev->tx_ring.tx_desc_ring;
    desc = __cil_tmp27 + __cil_tmp26;
    __cil_tmp28 = etdev->pdev;
    __cil_tmp29 = desc->addr_lo;
    __cil_tmp30 = (dma_addr_t )__cil_tmp29;
    __cil_tmp31 = desc->len_vlan;
    __cil_tmp32 = (size_t )__cil_tmp31;
    pci_unmap_single(__cil_tmp28, __cil_tmp30, __cil_tmp32, 1);
    __cil_tmp33 = & tcb->index_start;
    add_10bit(__cil_tmp33, 1);
    }
    {
    __cil_tmp34 = tcb->index_start;
    __cil_tmp35 = __cil_tmp34 & 1023U;
    if (__cil_tmp35 > 511U) {
      __cil_tmp36 = tcb->index_start;
      tcb->index_start = __cil_tmp36 & 4294966272U;
      __cil_tmp37 = tcb->index_start;
      tcb->index_start = __cil_tmp37 ^ 1024U;
    } else {

    }
    }
    {
    __cil_tmp38 = (unsigned long )desc;
    __cil_tmp39 = tcb->index;
    __cil_tmp40 = (unsigned long )__cil_tmp39;
    __cil_tmp41 = __cil_tmp40 & 1023UL;
    __cil_tmp42 = etdev->tx_ring.tx_desc_ring;
    __cil_tmp43 = __cil_tmp42 + __cil_tmp41;
    __cil_tmp44 = (unsigned long )__cil_tmp43;
    if (__cil_tmp44 != __cil_tmp38) {
      goto ldv_35750;
    } else {
      goto ldv_35751;
    }
    }
    ldv_35751: 
    {
    __cil_tmp45 = tcb->skb;
    dev_kfree_skb_any(__cil_tmp45);
    }
  } else {

  }
  }
  {
  __cil_tmp46 = (void *)tcb;
  memset(__cil_tmp46, 0, 40UL);
  __cil_tmp47 = & etdev->TCBReadyQLock;
  tmp = spinlock_check(__cil_tmp47);
  flags = _raw_spin_lock_irqsave(tmp);
  __cil_tmp48 = etdev->Stats.opackets;
  etdev->Stats.opackets = __cil_tmp48 + 1ULL;
  }
  {
  __cil_tmp49 = (struct tcb *)0;
  __cil_tmp50 = (unsigned long )__cil_tmp49;
  __cil_tmp51 = etdev->tx_ring.tcb_qtail;
  __cil_tmp52 = (unsigned long )__cil_tmp51;
  if (__cil_tmp52 != __cil_tmp50) {
    __cil_tmp53 = etdev->tx_ring.tcb_qtail;
    __cil_tmp53->next = tcb;
  } else {
    etdev->tx_ring.tcb_qhead = tcb;
  }
  }
  {
  etdev->tx_ring.tcb_qtail = tcb;
  __cil_tmp54 = & etdev->TCBReadyQLock;
  spin_unlock_irqrestore(__cil_tmp54, flags);
  __cil_tmp55 = etdev->tx_ring.used;
  __ret_warn_on = __cil_tmp55 < 0;
  __cil_tmp56 = __ret_warn_on != 0;
  __cil_tmp57 = (long )__cil_tmp56;
  tmp___0 = __builtin_expect(__cil_tmp57, 0L);
  }
  if (tmp___0 != 0L) {
    {
    __cil_tmp58 = (int const   )694;
    __cil_tmp59 = (int )__cil_tmp58;
    warn_slowpath_null("/anthill/stuff/tacas-comp/work/current--X--drivers/staging/et131x/et131x.ko--X--bulklinux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/19/dscv_tempdir/dscv/ri/08_1/drivers/staging/et131x/et1310_tx.c.p",
                       __cil_tmp59);
    }
  } else {

  }
  {
  __cil_tmp60 = __ret_warn_on != 0;
  __cil_tmp61 = (long )__cil_tmp60;
  __builtin_expect(__cil_tmp61, 0L);
  }
  return;
}
}
void et131x_free_busy_send_packets(struct et131x_adapter *etdev ) 
{ struct tcb *tcb ;
  unsigned long flags ;
  u32 freed ;
  raw_spinlock_t *tmp ;
  struct tcb *next ;
  raw_spinlock_t *tmp___0 ;
  int __ret_warn_on ;
  long tmp___1 ;
  spinlock_t *__cil_tmp10 ;
  struct tcb *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  int __cil_tmp14 ;
  spinlock_t *__cil_tmp15 ;
  spinlock_t *__cil_tmp16 ;
  struct tcb *__cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  int __cil_tmp20 ;
  long __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  int __cil_tmp24 ;
  long __cil_tmp25 ;
  spinlock_t *__cil_tmp26 ;

  {
  {
  freed = 0U;
  __cil_tmp10 = & etdev->TCBSendQLock;
  tmp = spinlock_check(__cil_tmp10);
  flags = _raw_spin_lock_irqsave(tmp);
  tcb = etdev->tx_ring.send_head;
  }
  goto ldv_35771;
  ldv_35770: 
  next = tcb->next;
  etdev->tx_ring.send_head = next;
  {
  __cil_tmp11 = (struct tcb *)0;
  __cil_tmp12 = (unsigned long )__cil_tmp11;
  __cil_tmp13 = (unsigned long )next;
  if (__cil_tmp13 == __cil_tmp12) {
    etdev->tx_ring.send_tail = (struct tcb *)0;
  } else {

  }
  }
  {
  __cil_tmp14 = etdev->tx_ring.used;
  etdev->tx_ring.used = __cil_tmp14 - 1;
  __cil_tmp15 = & etdev->TCBSendQLock;
  spin_unlock_irqrestore(__cil_tmp15, flags);
  freed = freed + 1U;
  et131x_free_send_packet(etdev, tcb);
  __cil_tmp16 = & etdev->TCBSendQLock;
  tmp___0 = spinlock_check(__cil_tmp16);
  flags = _raw_spin_lock_irqsave(tmp___0);
  tcb = etdev->tx_ring.send_head;
  }
  ldv_35771: ;
  {
  __cil_tmp17 = (struct tcb *)0;
  __cil_tmp18 = (unsigned long )__cil_tmp17;
  __cil_tmp19 = (unsigned long )tcb;
  if (__cil_tmp19 != __cil_tmp18) {
    if (freed <= 63U) {
      goto ldv_35770;
    } else {
      goto ldv_35772;
    }
  } else {
    goto ldv_35772;
  }
  }
  ldv_35772: 
  {
  __ret_warn_on = freed == 64U;
  __cil_tmp20 = __ret_warn_on != 0;
  __cil_tmp21 = (long )__cil_tmp20;
  tmp___1 = __builtin_expect(__cil_tmp21, 0L);
  }
  if (tmp___1 != 0L) {
    {
    __cil_tmp22 = (int const   )734;
    __cil_tmp23 = (int )__cil_tmp22;
    warn_slowpath_null("/anthill/stuff/tacas-comp/work/current--X--drivers/staging/et131x/et131x.ko--X--bulklinux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/19/dscv_tempdir/dscv/ri/08_1/drivers/staging/et131x/et1310_tx.c.p",
                       __cil_tmp23);
    }
  } else {

  }
  {
  __cil_tmp24 = __ret_warn_on != 0;
  __cil_tmp25 = (long )__cil_tmp24;
  __builtin_expect(__cil_tmp25, 0L);
  __cil_tmp26 = & etdev->TCBSendQLock;
  spin_unlock_irqrestore(__cil_tmp26, flags);
  etdev->tx_ring.used = 0;
  }
  return;
}
}
void et131x_handle_send_interrupt(struct et131x_adapter *etdev ) 
{ unsigned long flags ;
  u32 serviced ;
  struct tcb *tcb ;
  u32 index ;
  raw_spinlock_t *tmp ;
  raw_spinlock_t *tmp___0 ;
  raw_spinlock_t *tmp___1 ;
  ADDRESS_MAP_t *__cil_tmp9 ;
  u32 *__cil_tmp10 ;
  void const volatile   *__cil_tmp11 ;
  spinlock_t *__cil_tmp12 ;
  int __cil_tmp13 ;
  struct tcb *__cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  struct tcb *__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  spinlock_t *__cil_tmp18 ;
  spinlock_t *__cil_tmp19 ;
  struct tcb *__cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  u32 __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  u32 __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  int __cil_tmp28 ;
  struct tcb *__cil_tmp29 ;
  unsigned long __cil_tmp30 ;
  struct tcb *__cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  spinlock_t *__cil_tmp33 ;
  spinlock_t *__cil_tmp34 ;
  struct tcb *__cil_tmp35 ;
  unsigned long __cil_tmp36 ;
  unsigned long __cil_tmp37 ;
  u32 __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  u32 __cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  int __cil_tmp43 ;
  struct net_device *__cil_tmp44 ;
  spinlock_t *__cil_tmp45 ;

  {
  {
  __cil_tmp9 = etdev->regs;
  __cil_tmp10 = & __cil_tmp9->txdma.NewServiceComplete;
  __cil_tmp11 = (void const volatile   *)__cil_tmp10;
  serviced = readl(__cil_tmp11);
  index = serviced & 1023U;
  __cil_tmp12 = & etdev->TCBSendQLock;
  tmp = spinlock_check(__cil_tmp12);
  flags = _raw_spin_lock_irqsave(tmp);
  tcb = etdev->tx_ring.send_head;
  }
  goto ldv_35789;
  ldv_35788: 
  __cil_tmp13 = etdev->tx_ring.used;
  etdev->tx_ring.used = __cil_tmp13 - 1;
  etdev->tx_ring.send_head = tcb->next;
  {
  __cil_tmp14 = (struct tcb *)0;
  __cil_tmp15 = (unsigned long )__cil_tmp14;
  __cil_tmp16 = tcb->next;
  __cil_tmp17 = (unsigned long )__cil_tmp16;
  if (__cil_tmp17 == __cil_tmp15) {
    etdev->tx_ring.send_tail = (struct tcb *)0;
  } else {

  }
  }
  {
  __cil_tmp18 = & etdev->TCBSendQLock;
  spin_unlock_irqrestore(__cil_tmp18, flags);
  et131x_free_send_packet(etdev, tcb);
  __cil_tmp19 = & etdev->TCBSendQLock;
  tmp___0 = spinlock_check(__cil_tmp19);
  flags = _raw_spin_lock_irqsave(tmp___0);
  tcb = etdev->tx_ring.send_head;
  }
  ldv_35789: ;
  {
  __cil_tmp20 = (struct tcb *)0;
  __cil_tmp21 = (unsigned long )__cil_tmp20;
  __cil_tmp22 = (unsigned long )tcb;
  if (__cil_tmp22 != __cil_tmp21) {
    {
    __cil_tmp23 = tcb->index;
    __cil_tmp24 = __cil_tmp23 ^ serviced;
    __cil_tmp25 = __cil_tmp24 & 1024U;
    if (__cil_tmp25 != 0U) {
      {
      __cil_tmp26 = tcb->index;
      __cil_tmp27 = __cil_tmp26 & 1023U;
      if (__cil_tmp27 > index) {
        goto ldv_35788;
      } else {
        goto ldv_35790;
      }
      }
    } else {
      goto ldv_35790;
    }
    }
  } else {
    goto ldv_35790;
  }
  }
  ldv_35790: ;
  goto ldv_35795;
  ldv_35794: 
  __cil_tmp28 = etdev->tx_ring.used;
  etdev->tx_ring.used = __cil_tmp28 - 1;
  etdev->tx_ring.send_head = tcb->next;
  {
  __cil_tmp29 = (struct tcb *)0;
  __cil_tmp30 = (unsigned long )__cil_tmp29;
  __cil_tmp31 = tcb->next;
  __cil_tmp32 = (unsigned long )__cil_tmp31;
  if (__cil_tmp32 == __cil_tmp30) {
    etdev->tx_ring.send_tail = (struct tcb *)0;
  } else {

  }
  }
  {
  __cil_tmp33 = & etdev->TCBSendQLock;
  spin_unlock_irqrestore(__cil_tmp33, flags);
  et131x_free_send_packet(etdev, tcb);
  __cil_tmp34 = & etdev->TCBSendQLock;
  tmp___1 = spinlock_check(__cil_tmp34);
  flags = _raw_spin_lock_irqsave(tmp___1);
  tcb = etdev->tx_ring.send_head;
  }
  ldv_35795: ;
  {
  __cil_tmp35 = (struct tcb *)0;
  __cil_tmp36 = (unsigned long )__cil_tmp35;
  __cil_tmp37 = (unsigned long )tcb;
  if (__cil_tmp37 != __cil_tmp36) {
    {
    __cil_tmp38 = tcb->index;
    __cil_tmp39 = __cil_tmp38 ^ serviced;
    __cil_tmp40 = __cil_tmp39 & 1024U;
    if (__cil_tmp40 == 0U) {
      {
      __cil_tmp41 = tcb->index;
      __cil_tmp42 = __cil_tmp41 & 1023U;
      if (__cil_tmp42 < index) {
        goto ldv_35794;
      } else {
        goto ldv_35796;
      }
      }
    } else {
      goto ldv_35796;
    }
    }
  } else {
    goto ldv_35796;
  }
  }
  ldv_35796: ;
  {
  __cil_tmp43 = etdev->tx_ring.used;
  if (__cil_tmp43 <= 21) {
    {
    __cil_tmp44 = etdev->netdev;
    netif_wake_queue(__cil_tmp44);
    }
  } else {

  }
  }
  {
  __cil_tmp45 = & etdev->TCBSendQLock;
  spin_unlock_irqrestore(__cil_tmp45, flags);
  }
  return;
}
}
extern void *__memcpy(void * , void const   * , size_t  ) ;
extern void lockdep_init_map(struct lockdep_map * , char const   * , struct lock_class_key * ,
                             int  ) ;
extern void __raw_spin_lock_init(raw_spinlock_t * , char const   * , struct lock_class_key * ) ;
extern unsigned long volatile   jiffies ;
extern void init_timer_key(struct timer_list * , char const   * , struct lock_class_key * ) ;
extern int mod_timer(struct timer_list * , unsigned long  ) ;
extern void __init_work(struct work_struct * , int  ) ;
extern void iounmap(void volatile   * ) ;
extern struct module __this_module ;
extern void *dev_get_drvdata(struct device  const  * ) ;
extern int dev_set_drvdata(struct device * , void * ) ;
extern int _dev_info(struct device  const  * , char const   *  , ...) ;
extern struct pci_dev *pci_dev_get(struct pci_dev * ) ;
extern void pci_dev_put(struct pci_dev * ) ;
extern int pci_find_capability(struct pci_dev * , int  ) ;
extern int pci_bus_write_config_word(struct pci_bus * , unsigned int  , int  , u16  ) ;
__inline static int pci_write_config_word(struct pci_dev *dev , int where , u16 val ) 
{ int tmp ;
  struct pci_bus *__cil_tmp5 ;
  unsigned int __cil_tmp6 ;
  int __cil_tmp7 ;
  u16 __cil_tmp8 ;

  {
  {
  __cil_tmp5 = dev->bus;
  __cil_tmp6 = dev->devfn;
  __cil_tmp7 = (int )val;
  __cil_tmp8 = (u16 )__cil_tmp7;
  tmp = pci_bus_write_config_word(__cil_tmp5, __cil_tmp6, where, __cil_tmp8);
  }
  return (tmp);
}
}
extern int pci_enable_device(struct pci_dev * ) ;
extern void pci_disable_device(struct pci_dev * ) ;
extern void pci_set_master(struct pci_dev * ) ;
extern int pci_save_state(struct pci_dev * ) ;
extern int pci_request_regions(struct pci_dev * , char const   * ) ;
extern void pci_release_regions(struct pci_dev * ) ;
extern int __pci_register_driver(struct pci_driver * , struct module * , char const   * ) ;
extern void pci_unregister_driver(struct pci_driver * ) ;
extern int dma_supported(struct device * , u64  ) ;
extern int dma_set_mask(struct device * , u64  ) ;
__inline static int dma_set_coherent_mask(struct device *dev , u64 mask ) 
{ int tmp ;

  {
  {
  tmp = dma_supported(dev, mask);
  }
  if (tmp == 0) {
    return (-5);
  } else {

  }
  dev->coherent_dma_mask = mask;
  return (0);
}
}
__inline static int pci_set_dma_mask(struct pci_dev *dev , u64 mask ) 
{ int tmp ;
  struct device *__cil_tmp4 ;

  {
  {
  __cil_tmp4 = & dev->dev;
  tmp = dma_set_mask(__cil_tmp4, mask);
  }
  return (tmp);
}
}
__inline static int pci_set_consistent_dma_mask(struct pci_dev *dev , u64 mask ) 
{ int tmp ;
  struct device *__cil_tmp4 ;

  {
  {
  __cil_tmp4 = & dev->dev;
  tmp = dma_set_coherent_mask(__cil_tmp4, mask);
  }
  return (tmp);
}
}
__inline static void *pci_get_drvdata(struct pci_dev *pdev ) 
{ void *tmp ;
  struct device *__cil_tmp3 ;
  struct device  const  *__cil_tmp4 ;

  {
  {
  __cil_tmp3 = & pdev->dev;
  __cil_tmp4 = (struct device  const  *)__cil_tmp3;
  tmp = dev_get_drvdata(__cil_tmp4);
  }
  return (tmp);
}
}
__inline static void pci_set_drvdata(struct pci_dev *pdev , void *data ) 
{ struct device *__cil_tmp3 ;

  {
  {
  __cil_tmp3 = & pdev->dev;
  dev_set_drvdata(__cil_tmp3, data);
  }
  return;
}
}
extern void *pci_ioremap_bar(struct pci_dev * , int  ) ;
extern void get_random_bytes(void * , int  ) ;
extern void free_netdev(struct net_device * ) ;
extern int register_netdev(struct net_device * ) ;
extern void unregister_netdev(struct net_device * ) ;
void ConfigGlobalRegs(struct et131x_adapter *etdev ) ;
void et131x_enable_interrupts(struct et131x_adapter *adapter ) ;
void et131x_disable_interrupts(struct et131x_adapter *adapter ) ;
int et131x_adapter_memory_alloc(struct et131x_adapter *adapter ) ;
void et131x_adapter_memory_free(struct et131x_adapter *adapter ) ;
void et131x_hwaddr_init(struct et131x_adapter *adapter ) ;
void et131x_isr_handler(struct work_struct *work ) ;
struct net_device *et131x_device_alloc(void) ;
static u32 et131x_speed_set  ;
void et131x_hwaddr_init(struct et131x_adapter *adapter ) 
{ size_t __len ;
  void *__ret ;
  size_t __len___0 ;
  void *__ret___0 ;
  u8 __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  u8 __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  u8 __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  u8 __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  u8 __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  u8 __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  u8 (*__cil_tmp18)[6U] ;
  void *__cil_tmp19 ;
  void *__cil_tmp20 ;
  u8 (*__cil_tmp21)[6U] ;
  void *__cil_tmp22 ;
  u8 (*__cil_tmp23)[6U] ;
  void const   *__cil_tmp24 ;
  u8 (*__cil_tmp25)[6U] ;
  void *__cil_tmp26 ;
  u8 (*__cil_tmp27)[6U] ;
  void const   *__cil_tmp28 ;
  u8 (*__cil_tmp29)[6U] ;
  void *__cil_tmp30 ;
  u8 (*__cil_tmp31)[6U] ;
  void const   *__cil_tmp32 ;
  u8 (*__cil_tmp33)[6U] ;
  void *__cil_tmp34 ;
  u8 (*__cil_tmp35)[6U] ;
  void const   *__cil_tmp36 ;

  {
  {
  __cil_tmp6 = adapter->rom_addr[0];
  __cil_tmp7 = (unsigned int )__cil_tmp6;
  if (__cil_tmp7 == 0U) {
    {
    __cil_tmp8 = adapter->rom_addr[1];
    __cil_tmp9 = (unsigned int )__cil_tmp8;
    if (__cil_tmp9 == 0U) {
      {
      __cil_tmp10 = adapter->rom_addr[2];
      __cil_tmp11 = (unsigned int )__cil_tmp10;
      if (__cil_tmp11 == 0U) {
        {
        __cil_tmp12 = adapter->rom_addr[3];
        __cil_tmp13 = (unsigned int )__cil_tmp12;
        if (__cil_tmp13 == 0U) {
          {
          __cil_tmp14 = adapter->rom_addr[4];
          __cil_tmp15 = (unsigned int )__cil_tmp14;
          if (__cil_tmp15 == 0U) {
            {
            __cil_tmp16 = adapter->rom_addr[5];
            __cil_tmp17 = (unsigned int )__cil_tmp16;
            if (__cil_tmp17 == 0U) {
              {
              __cil_tmp18 = & adapter->addr;
              __cil_tmp19 = (void *)__cil_tmp18;
              __cil_tmp20 = __cil_tmp19 + 5U;
              get_random_bytes(__cil_tmp20, 1);
              __len = 6UL;
              }
              if (__len > 63UL) {
                {
                __cil_tmp21 = & adapter->rom_addr;
                __cil_tmp22 = (void *)__cil_tmp21;
                __cil_tmp23 = & adapter->addr;
                __cil_tmp24 = (void const   *)__cil_tmp23;
                __ret = __memcpy(__cil_tmp22, __cil_tmp24, __len);
                }
              } else {
                {
                __cil_tmp25 = & adapter->rom_addr;
                __cil_tmp26 = (void *)__cil_tmp25;
                __cil_tmp27 = & adapter->addr;
                __cil_tmp28 = (void const   *)__cil_tmp27;
                __ret = __builtin_memcpy(__cil_tmp26, __cil_tmp28, __len);
                }
              }
            } else {
              goto _L___3;
            }
            }
          } else {
            goto _L___3;
          }
          }
        } else {
          goto _L___3;
        }
        }
      } else {
        goto _L___3;
      }
      }
    } else {
      goto _L___3;
    }
    }
  } else {
    _L___3: 
    __len___0 = 6UL;
    if (__len___0 > 63UL) {
      {
      __cil_tmp29 = & adapter->addr;
      __cil_tmp30 = (void *)__cil_tmp29;
      __cil_tmp31 = & adapter->rom_addr;
      __cil_tmp32 = (void const   *)__cil_tmp31;
      __ret___0 = __memcpy(__cil_tmp30, __cil_tmp32, __len___0);
      }
    } else {
      {
      __cil_tmp33 = & adapter->addr;
      __cil_tmp34 = (void *)__cil_tmp33;
      __cil_tmp35 = & adapter->rom_addr;
      __cil_tmp36 = (void const   *)__cil_tmp35;
      __ret___0 = __builtin_memcpy(__cil_tmp34, __cil_tmp36, __len___0);
      }
    }
  }
  }
  return;
}
}
static int et131x_pci_init(struct et131x_adapter *adapter , struct pci_dev *pdev ) 
{ int i ;
  u8 max_payload ;
  u8 read_size_reg ;
  int tmp ;
  int tmp___0 ;
  u16 acknak[2U] ;
  u16 replay[2U] ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;
  int tmp___5 ;
  int tmp___6 ;
  size_t __len ;
  void *__ret ;
  struct device *__cil_tmp18 ;
  struct device  const  *__cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  int __cil_tmp23 ;
  u16 __cil_tmp24 ;
  struct device *__cil_tmp25 ;
  struct device  const  *__cil_tmp26 ;
  int __cil_tmp27 ;
  u16 __cil_tmp28 ;
  struct device *__cil_tmp29 ;
  struct device  const  *__cil_tmp30 ;
  u8 __cil_tmp31 ;
  struct device *__cil_tmp32 ;
  struct device  const  *__cil_tmp33 ;
  struct device *__cil_tmp34 ;
  struct device  const  *__cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  int __cil_tmp40 ;
  u8 __cil_tmp41 ;
  struct device *__cil_tmp42 ;
  struct device  const  *__cil_tmp43 ;
  bool __cil_tmp44 ;
  int __cil_tmp45 ;
  unsigned long __cil_tmp46 ;
  u8 (*__cil_tmp47)[6U] ;
  u8 *__cil_tmp48 ;
  u8 *__cil_tmp49 ;
  struct device *__cil_tmp50 ;
  struct device  const  *__cil_tmp51 ;
  u8 (*__cil_tmp52)[6U] ;
  void *__cil_tmp53 ;
  u8 (*__cil_tmp54)[6U] ;
  void const   *__cil_tmp55 ;
  u8 (*__cil_tmp56)[6U] ;
  void *__cil_tmp57 ;
  u8 (*__cil_tmp58)[6U] ;
  void const   *__cil_tmp59 ;

  {
  {
  tmp = et131x_init_eeprom(adapter);
  }
  if (tmp < 0) {
    return (-5);
  } else {

  }
  {
  tmp___0 = pci_read_config_byte(pdev, 76, & max_payload);
  }
  if (tmp___0 != 0) {
    {
    __cil_tmp18 = & pdev->dev;
    __cil_tmp19 = (struct device  const  *)__cil_tmp18;
    dev_err(__cil_tmp19, "Could not read PCI config space for Max Payload Size\n");
    }
    return (-5);
  } else {

  }
  __cil_tmp20 = (unsigned int )max_payload;
  __cil_tmp21 = __cil_tmp20 & 7U;
  max_payload = (u8 )__cil_tmp21;
  {
  __cil_tmp22 = (unsigned int )max_payload;
  if (__cil_tmp22 <= 1U) {
    {
    acknak[0] = (u16 )118U;
    acknak[1] = (u16 )208U;
    replay[0] = (u16 )480U;
    replay[1] = (u16 )749U;
    __cil_tmp23 = (int )acknak[(int )max_payload];
    __cil_tmp24 = (u16 )__cil_tmp23;
    tmp___1 = pci_write_config_word(pdev, 192, __cil_tmp24);
    }
    if (tmp___1 != 0) {
      {
      __cil_tmp25 = & pdev->dev;
      __cil_tmp26 = (struct device  const  *)__cil_tmp25;
      dev_err(__cil_tmp26, "Could not write PCI config space for ACK/NAK\n");
      }
      return (-5);
    } else {

    }
    {
    __cil_tmp27 = (int )replay[(int )max_payload];
    __cil_tmp28 = (u16 )__cil_tmp27;
    tmp___2 = pci_write_config_word(pdev, 194, __cil_tmp28);
    }
    if (tmp___2 != 0) {
      {
      __cil_tmp29 = & pdev->dev;
      __cil_tmp30 = (struct device  const  *)__cil_tmp29;
      dev_err(__cil_tmp30, "Could not write PCI config space for Replay Timer\n");
      }
      return (-5);
    } else {

    }
  } else {

  }
  }
  {
  __cil_tmp31 = (u8 )17;
  tmp___3 = pci_write_config_byte(pdev, 207, __cil_tmp31);
  }
  if (tmp___3 != 0) {
    {
    __cil_tmp32 = & pdev->dev;
    __cil_tmp33 = (struct device  const  *)__cil_tmp32;
    dev_err(__cil_tmp33, "Could not write PCI config space for Latency Timers\n");
    }
    return (-5);
  } else {

  }
  {
  tmp___4 = pci_read_config_byte(pdev, 81, & read_size_reg);
  }
  if (tmp___4 != 0) {
    {
    __cil_tmp34 = & pdev->dev;
    __cil_tmp35 = (struct device  const  *)__cil_tmp34;
    dev_err(__cil_tmp35, "Could not read PCI config space for Max read size\n");
    }
    return (-5);
  } else {

  }
  {
  __cil_tmp36 = (unsigned int )read_size_reg;
  __cil_tmp37 = __cil_tmp36 & 143U;
  read_size_reg = (u8 )__cil_tmp37;
  __cil_tmp38 = (unsigned int )read_size_reg;
  __cil_tmp39 = __cil_tmp38 | 64U;
  read_size_reg = (u8 )__cil_tmp39;
  __cil_tmp40 = (int )read_size_reg;
  __cil_tmp41 = (u8 )__cil_tmp40;
  tmp___5 = pci_write_config_byte(pdev, 81, __cil_tmp41);
  }
  if (tmp___5 != 0) {
    {
    __cil_tmp42 = & pdev->dev;
    __cil_tmp43 = (struct device  const  *)__cil_tmp42;
    dev_err(__cil_tmp43, "Could not write PCI config space for Max read size\n");
    }
    return (-5);
  } else {

  }
  {
  __cil_tmp44 = adapter->has_eeprom;
  if (! __cil_tmp44) {
    {
    et131x_hwaddr_init(adapter);
    }
    return (0);
  } else {

  }
  }
  i = 0;
  goto ldv_35689;
  ldv_35688: 
  {
  __cil_tmp45 = i + 164;
  __cil_tmp46 = (unsigned long )i;
  __cil_tmp47 = & adapter->rom_addr;
  __cil_tmp48 = (u8 *)__cil_tmp47;
  __cil_tmp49 = __cil_tmp48 + __cil_tmp46;
  tmp___6 = pci_read_config_byte(pdev, __cil_tmp45, __cil_tmp49);
  }
  if (tmp___6 != 0) {
    {
    __cil_tmp50 = & pdev->dev;
    __cil_tmp51 = (struct device  const  *)__cil_tmp50;
    dev_err(__cil_tmp51, "Could not read PCI config space for MAC address\n");
    }
    return (-5);
  } else {

  }
  i = i + 1;
  ldv_35689: ;
  if (i <= 5) {
    goto ldv_35688;
  } else {
    goto ldv_35690;
  }
  ldv_35690: 
  __len = 6UL;
  if (__len > 63UL) {
    {
    __cil_tmp52 = & adapter->addr;
    __cil_tmp53 = (void *)__cil_tmp52;
    __cil_tmp54 = & adapter->rom_addr;
    __cil_tmp55 = (void const   *)__cil_tmp54;
    __ret = __memcpy(__cil_tmp53, __cil_tmp55, __len);
    }
  } else {
    {
    __cil_tmp56 = & adapter->addr;
    __cil_tmp57 = (void *)__cil_tmp56;
    __cil_tmp58 = & adapter->rom_addr;
    __cil_tmp59 = (void const   *)__cil_tmp58;
    __ret = __builtin_memcpy(__cil_tmp57, __cil_tmp59, __len);
    }
  }
  return (0);
}
}
void et131x_error_timer_handler(unsigned long data ) 
{ struct et131x_adapter *etdev ;
  u32 pm_csr ;
  ADDRESS_MAP_t *__cil_tmp4 ;
  u32 *__cil_tmp5 ;
  void const volatile   *__cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  struct pci_dev *__cil_tmp8 ;
  struct device *__cil_tmp9 ;
  struct device  const  *__cil_tmp10 ;
  unsigned char *__cil_tmp11 ;
  unsigned char *__cil_tmp12 ;
  unsigned char __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  u8 __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  u8 __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  u8 __cil_tmp19 ;
  int __cil_tmp20 ;
  int __cil_tmp21 ;
  u8 __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  unsigned char *__cil_tmp24 ;
  unsigned char *__cil_tmp25 ;
  unsigned char __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  u8 __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  struct timer_list *__cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  unsigned long __cil_tmp33 ;

  {
  {
  etdev = (struct et131x_adapter *)data;
  __cil_tmp4 = etdev->regs;
  __cil_tmp5 = & __cil_tmp4->global.pm_csr;
  __cil_tmp6 = (void const volatile   *)__cil_tmp5;
  pm_csr = readl(__cil_tmp6);
  }
  {
  __cil_tmp7 = pm_csr & 64U;
  if (__cil_tmp7 == 0U) {
    {
    UpdateMacStatHostCounters(etdev);
    }
  } else {
    {
    __cil_tmp8 = etdev->pdev;
    __cil_tmp9 = & __cil_tmp8->dev;
    __cil_tmp10 = (struct device  const  *)__cil_tmp9;
    dev_err(__cil_tmp10, "No interrupts, in PHY coma, pm_csr = 0x%x\n", pm_csr);
    }
  }
  }
  {
  __cil_tmp11 = (unsigned char *)etdev;
  __cil_tmp12 = __cil_tmp11 + 1652UL;
  __cil_tmp13 = *__cil_tmp12;
  __cil_tmp14 = (unsigned int )__cil_tmp13;
  if (__cil_tmp14 == 0U) {
    {
    __cil_tmp15 = etdev->RegistryPhyComa;
    __cil_tmp16 = (unsigned int )__cil_tmp15;
    if (__cil_tmp16 != 0U) {
      {
      __cil_tmp17 = etdev->boot_coma;
      __cil_tmp18 = (unsigned int )__cil_tmp17;
      if (__cil_tmp18 <= 10U) {
        __cil_tmp19 = etdev->boot_coma;
        __cil_tmp20 = (int )__cil_tmp19;
        __cil_tmp21 = __cil_tmp20 + 1;
        etdev->boot_coma = (u8 )__cil_tmp21;
      } else {

      }
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp22 = etdev->boot_coma;
  __cil_tmp23 = (unsigned int )__cil_tmp22;
  if (__cil_tmp23 == 10U) {
    {
    __cil_tmp24 = (unsigned char *)etdev;
    __cil_tmp25 = __cil_tmp24 + 1652UL;
    __cil_tmp26 = *__cil_tmp25;
    __cil_tmp27 = (unsigned int )__cil_tmp26;
    if (__cil_tmp27 == 0U) {
      {
      __cil_tmp28 = etdev->RegistryPhyComa;
      __cil_tmp29 = (unsigned int )__cil_tmp28;
      if (__cil_tmp29 != 0U) {
        {
        __cil_tmp30 = pm_csr & 64U;
        if (__cil_tmp30 == 0U) {
          {
          et131x_enable_interrupts(etdev);
          EnablePhyComa(etdev);
          }
        } else {

        }
        }
      } else {

      }
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp31 = & etdev->ErrorTimer;
  __cil_tmp32 = (unsigned long )jiffies;
  __cil_tmp33 = __cil_tmp32 + 250UL;
  mod_timer(__cil_tmp31, __cil_tmp33);
  }
  return;
}
}
void et131x_link_detection_handler(unsigned long data ) 
{ struct et131x_adapter *etdev ;
  unsigned long flags ;
  raw_spinlock_t *tmp ;
  enum ldv_25441 __cil_tmp5 ;
  unsigned int __cil_tmp6 ;
  spinlock_t *__cil_tmp7 ;
  u32 __cil_tmp8 ;
  spinlock_t *__cil_tmp9 ;
  struct net_device *__cil_tmp10 ;

  {
  etdev = (struct et131x_adapter *)data;
  {
  __cil_tmp5 = etdev->MediaState;
  __cil_tmp6 = (unsigned int )__cil_tmp5;
  if (__cil_tmp6 == 0U) {
    {
    __cil_tmp7 = & etdev->Lock;
    tmp = spinlock_check(__cil_tmp7);
    flags = _raw_spin_lock_irqsave(tmp);
    etdev->MediaState = (enum ldv_25441 )2;
    __cil_tmp8 = etdev->Flags;
    etdev->Flags = __cil_tmp8 & 3758096383U;
    __cil_tmp9 = & etdev->Lock;
    spin_unlock_irqrestore(__cil_tmp9, flags);
    __cil_tmp10 = etdev->netdev;
    netif_carrier_off(__cil_tmp10);
    }
  } else {

  }
  }
  return;
}
}
void ConfigGlobalRegs(struct et131x_adapter *etdev ) 
{ struct global_regs *regs ;
  ADDRESS_MAP_t *__cil_tmp3 ;
  u32 *__cil_tmp4 ;
  void volatile   *__cil_tmp5 ;
  u32 *__cil_tmp6 ;
  void volatile   *__cil_tmp7 ;
  u32 __cil_tmp8 ;
  u32 *__cil_tmp9 ;
  void volatile   *__cil_tmp10 ;
  u32 *__cil_tmp11 ;
  void volatile   *__cil_tmp12 ;
  u32 __cil_tmp13 ;
  u32 *__cil_tmp14 ;
  void volatile   *__cil_tmp15 ;
  u32 *__cil_tmp16 ;
  void volatile   *__cil_tmp17 ;
  u32 *__cil_tmp18 ;
  void volatile   *__cil_tmp19 ;
  u32 *__cil_tmp20 ;
  void volatile   *__cil_tmp21 ;
  u32 *__cil_tmp22 ;
  void volatile   *__cil_tmp23 ;
  u32 *__cil_tmp24 ;
  void volatile   *__cil_tmp25 ;
  u32 *__cil_tmp26 ;
  void volatile   *__cil_tmp27 ;

  {
  {
  __cil_tmp3 = etdev->regs;
  regs = & __cil_tmp3->global;
  __cil_tmp4 = & regs->rxq_start_addr;
  __cil_tmp5 = (void volatile   *)__cil_tmp4;
  writel(0U, __cil_tmp5);
  __cil_tmp6 = & regs->txq_end_addr;
  __cil_tmp7 = (void volatile   *)__cil_tmp6;
  writel(1023U, __cil_tmp7);
  }
  {
  __cil_tmp8 = etdev->RegistryJumboPacket;
  if (__cil_tmp8 <= 2047U) {
    {
    __cil_tmp9 = & regs->rxq_end_addr;
    __cil_tmp10 = (void volatile   *)__cil_tmp9;
    writel(700U, __cil_tmp10);
    __cil_tmp11 = & regs->txq_start_addr;
    __cil_tmp12 = (void volatile   *)__cil_tmp11;
    writel(701U, __cil_tmp12);
    }
  } else {
    {
    __cil_tmp13 = etdev->RegistryJumboPacket;
    if (__cil_tmp13 <= 8191U) {
      {
      __cil_tmp14 = & regs->rxq_end_addr;
      __cil_tmp15 = (void volatile   *)__cil_tmp14;
      writel(511U, __cil_tmp15);
      __cil_tmp16 = & regs->txq_start_addr;
      __cil_tmp17 = (void volatile   *)__cil_tmp16;
      writel(512U, __cil_tmp17);
      }
    } else {
      {
      __cil_tmp18 = & regs->rxq_end_addr;
      __cil_tmp19 = (void volatile   *)__cil_tmp18;
      writel(435U, __cil_tmp19);
      __cil_tmp20 = & regs->txq_start_addr;
      __cil_tmp21 = (void volatile   *)__cil_tmp20;
      writel(436U, __cil_tmp21);
      }
    }
    }
  }
  }
  {
  __cil_tmp22 = & regs->loopback;
  __cil_tmp23 = (void volatile   *)__cil_tmp22;
  writel(0U, __cil_tmp23);
  __cil_tmp24 = & regs->msi_config;
  __cil_tmp25 = (void volatile   *)__cil_tmp24;
  writel(0U, __cil_tmp25);
  __cil_tmp26 = & regs->watchdog_timer;
  __cil_tmp27 = (void volatile   *)__cil_tmp26;
  writel(0U, __cil_tmp27);
  }
  return;
}
}
int et131x_adapter_setup(struct et131x_adapter *etdev ) 
{ int status ;
  ADDRESS_MAP_t *__cil_tmp3 ;
  u32 *__cil_tmp4 ;
  void volatile   *__cil_tmp5 ;
  struct pci_dev *__cil_tmp6 ;
  struct device *__cil_tmp7 ;
  struct device  const  *__cil_tmp8 ;
  bool __cil_tmp9 ;
  struct pci_dev *__cil_tmp10 ;
  unsigned short __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  u16 __cil_tmp13 ;
  u16 __cil_tmp14 ;
  bool __cil_tmp15 ;

  {
  {
  status = 0;
  ConfigGlobalRegs(etdev);
  ConfigMACRegs1(etdev);
  __cil_tmp3 = etdev->regs;
  __cil_tmp4 = & __cil_tmp3->mmc.mmc_ctrl;
  __cil_tmp5 = (void volatile   *)__cil_tmp4;
  writel(1U, __cil_tmp5);
  ConfigRxMacRegs(etdev);
  ConfigTxMacRegs(etdev);
  ConfigRxDmaRegs(etdev);
  ConfigTxDmaRegs(etdev);
  ConfigMacStatRegs(etdev);
  status = et131x_xcvr_find(etdev);
  }
  if (status != 0) {
    {
    __cil_tmp6 = etdev->pdev;
    __cil_tmp7 = & __cil_tmp6->dev;
    __cil_tmp8 = (struct device  const  *)__cil_tmp7;
    dev_warn(__cil_tmp8, "Could not find the xcvr\n");
    }
  } else {

  }
  {
  ET1310_PhyInit(etdev);
  ET1310_PhyReset(etdev);
  __cil_tmp9 = (bool )1;
  ET1310_PhyPowerDown(etdev, __cil_tmp9);
  }
  {
  __cil_tmp10 = etdev->pdev;
  __cil_tmp11 = __cil_tmp10->device;
  __cil_tmp12 = (unsigned int )__cil_tmp11;
  if (__cil_tmp12 != 60673U) {
    {
    __cil_tmp13 = (u16 )1;
    ET1310_PhyAdvertise1000BaseT(etdev, __cil_tmp13);
    }
  } else {
    {
    __cil_tmp14 = (u16 )0;
    ET1310_PhyAdvertise1000BaseT(etdev, __cil_tmp14);
    }
  }
  }
  {
  __cil_tmp15 = (bool )0;
  ET1310_PhyPowerDown(etdev, __cil_tmp15);
  et131x_setphy_normal(etdev);
  }
  return (status);
}
}
void et131x_soft_reset(struct et131x_adapter *adapter ) 
{ ADDRESS_MAP_t *__cil_tmp2 ;
  u32 *__cil_tmp3 ;
  void volatile   *__cil_tmp4 ;
  ADDRESS_MAP_t *__cil_tmp5 ;
  u32 *__cil_tmp6 ;
  void volatile   *__cil_tmp7 ;
  ADDRESS_MAP_t *__cil_tmp8 ;
  u32 *__cil_tmp9 ;
  void volatile   *__cil_tmp10 ;
  ADDRESS_MAP_t *__cil_tmp11 ;
  u32 *__cil_tmp12 ;
  void volatile   *__cil_tmp13 ;

  {
  {
  __cil_tmp2 = adapter->regs;
  __cil_tmp3 = & __cil_tmp2->mac.cfg1;
  __cil_tmp4 = (void volatile   *)__cil_tmp3;
  writel(3222208512U, __cil_tmp4);
  __cil_tmp5 = adapter->regs;
  __cil_tmp6 = & __cil_tmp5->global.sw_reset;
  __cil_tmp7 = (void volatile   *)__cil_tmp6;
  writel(127U, __cil_tmp7);
  __cil_tmp8 = adapter->regs;
  __cil_tmp9 = & __cil_tmp8->mac.cfg1;
  __cil_tmp10 = (void volatile   *)__cil_tmp9;
  writel(983040U, __cil_tmp10);
  __cil_tmp11 = adapter->regs;
  __cil_tmp12 = & __cil_tmp11->mac.cfg1;
  __cil_tmp13 = (void volatile   *)__cil_tmp12;
  writel(0U, __cil_tmp13);
  }
  return;
}
}
void et131x_align_allocated_memory(struct et131x_adapter *adapter , unsigned long long *phys_addr ,
                                   unsigned long long *offset , unsigned long long mask ) 
{ uint64_t new_addr ;
  unsigned long long __cil_tmp6 ;
  unsigned long long __cil_tmp7 ;
  unsigned long long __cil_tmp8 ;
  unsigned long long __cil_tmp9 ;
  unsigned long long __cil_tmp10 ;

  {
  *offset = 0ULL;
  __cil_tmp6 = ~ mask;
  __cil_tmp7 = *phys_addr;
  new_addr = __cil_tmp7 & __cil_tmp6;
  {
  __cil_tmp8 = *phys_addr;
  if (__cil_tmp8 != new_addr) {
    __cil_tmp9 = mask + new_addr;
    new_addr = __cil_tmp9 + 1ULL;
    __cil_tmp10 = *phys_addr;
    *offset = new_addr - __cil_tmp10;
    *phys_addr = new_addr;
  } else {

  }
  }
  return;
}
}
int et131x_adapter_memory_alloc(struct et131x_adapter *adapter ) 
{ int status ;
  struct pci_dev *__cil_tmp3 ;
  struct device *__cil_tmp4 ;
  struct device  const  *__cil_tmp5 ;
  struct pci_dev *__cil_tmp6 ;
  struct device *__cil_tmp7 ;
  struct device  const  *__cil_tmp8 ;
  struct pci_dev *__cil_tmp9 ;
  struct device *__cil_tmp10 ;
  struct device  const  *__cil_tmp11 ;

  {
  {
  status = et131x_tx_dma_memory_alloc(adapter);
  }
  if (status != 0) {
    {
    __cil_tmp3 = adapter->pdev;
    __cil_tmp4 = & __cil_tmp3->dev;
    __cil_tmp5 = (struct device  const  *)__cil_tmp4;
    dev_err(__cil_tmp5, "et131x_tx_dma_memory_alloc FAILED\n");
    }
    return (status);
  } else {

  }
  {
  status = et131x_rx_dma_memory_alloc(adapter);
  }
  if (status != 0) {
    {
    __cil_tmp6 = adapter->pdev;
    __cil_tmp7 = & __cil_tmp6->dev;
    __cil_tmp8 = (struct device  const  *)__cil_tmp7;
    dev_err(__cil_tmp8, "et131x_rx_dma_memory_alloc FAILED\n");
    et131x_tx_dma_memory_free(adapter);
    }
    return (status);
  } else {

  }
  {
  status = et131x_init_recv(adapter);
  }
  if (status != 0) {
    {
    __cil_tmp9 = adapter->pdev;
    __cil_tmp10 = & __cil_tmp9->dev;
    __cil_tmp11 = (struct device  const  *)__cil_tmp10;
    dev_err(__cil_tmp11, "et131x_init_recv FAILED\n");
    et131x_tx_dma_memory_free(adapter);
    et131x_rx_dma_memory_free(adapter);
    }
  } else {

  }
  return (status);
}
}
void et131x_adapter_memory_free(struct et131x_adapter *adapter ) 
{ 

  {
  {
  et131x_tx_dma_memory_free(adapter);
  et131x_rx_dma_memory_free(adapter);
  }
  return;
}
}
static struct et131x_adapter *et131x_adapter_init(struct net_device *netdev , struct pci_dev *pdev ) 
{ u8 default_mac[6U] ;
  u8 duplex[6U] ;
  u16 speed[6U] ;
  struct et131x_adapter *etdev ;
  void *tmp ;
  struct lock_class_key __key ;
  struct lock_class_key __key___0 ;
  struct lock_class_key __key___1 ;
  struct lock_class_key __key___2 ;
  struct lock_class_key __key___3 ;
  struct lock_class_key __key___4 ;
  struct lock_class_key __key___5 ;
  struct lock_class_key __key___6 ;
  size_t __len ;
  void *__ret ;
  struct net_device  const  *__cil_tmp18 ;
  resource_size_t __cil_tmp19 ;
  spinlock_t *__cil_tmp20 ;
  struct raw_spinlock *__cil_tmp21 ;
  spinlock_t *__cil_tmp22 ;
  struct raw_spinlock *__cil_tmp23 ;
  spinlock_t *__cil_tmp24 ;
  struct raw_spinlock *__cil_tmp25 ;
  spinlock_t *__cil_tmp26 ;
  struct raw_spinlock *__cil_tmp27 ;
  spinlock_t *__cil_tmp28 ;
  struct raw_spinlock *__cil_tmp29 ;
  spinlock_t *__cil_tmp30 ;
  struct raw_spinlock *__cil_tmp31 ;
  spinlock_t *__cil_tmp32 ;
  struct raw_spinlock *__cil_tmp33 ;
  spinlock_t *__cil_tmp34 ;
  struct raw_spinlock *__cil_tmp35 ;
  struct pci_dev *__cil_tmp36 ;
  struct device *__cil_tmp37 ;
  struct device  const  *__cil_tmp38 ;
  u8 (*__cil_tmp39)[6U] ;
  void *__cil_tmp40 ;
  void const   *__cil_tmp41 ;
  u8 (*__cil_tmp42)[6U] ;
  void *__cil_tmp43 ;
  void const   *__cil_tmp44 ;
  struct pci_dev *__cil_tmp45 ;
  unsigned short __cil_tmp46 ;
  unsigned int __cil_tmp47 ;
  u8 __cil_tmp48 ;
  unsigned int __cil_tmp49 ;

  {
  {
  default_mac[0] = (u8 )0U;
  default_mac[1] = (u8 )5U;
  default_mac[2] = (u8 )61U;
  default_mac[3] = (u8 )0U;
  default_mac[4] = (u8 )2U;
  default_mac[5] = (u8 )0U;
  duplex[0] = (u8 )0U;
  duplex[1] = (u8 )1U;
  duplex[2] = (u8 )2U;
  duplex[3] = (u8 )1U;
  duplex[4] = (u8 )2U;
  duplex[5] = (u8 )2U;
  speed[0] = (u16 )0U;
  speed[1] = (u16 )10U;
  speed[2] = (u16 )10U;
  speed[3] = (u16 )100U;
  speed[4] = (u16 )100U;
  speed[5] = (u16 )1000U;
  netdev->dev.parent = & pdev->dev;
  __cil_tmp18 = (struct net_device  const  *)netdev;
  tmp = netdev_priv(__cil_tmp18);
  etdev = (struct et131x_adapter *)tmp;
  etdev->pdev = pci_dev_get(pdev);
  etdev->netdev = netdev;
  netdev->irq = pdev->irq;
  __cil_tmp19 = pdev->resource[0].start;
  netdev->base_addr = (unsigned long )__cil_tmp19;
  __cil_tmp20 = & etdev->Lock;
  spinlock_check(__cil_tmp20);
  __cil_tmp21 = & etdev->Lock.ldv_6060.rlock;
  __raw_spin_lock_init(__cil_tmp21, "&(&etdev->Lock)->rlock", & __key);
  __cil_tmp22 = & etdev->TCBSendQLock;
  spinlock_check(__cil_tmp22);
  __cil_tmp23 = & etdev->TCBSendQLock.ldv_6060.rlock;
  __raw_spin_lock_init(__cil_tmp23, "&(&etdev->TCBSendQLock)->rlock", & __key___0);
  __cil_tmp24 = & etdev->TCBReadyQLock;
  spinlock_check(__cil_tmp24);
  __cil_tmp25 = & etdev->TCBReadyQLock.ldv_6060.rlock;
  __raw_spin_lock_init(__cil_tmp25, "&(&etdev->TCBReadyQLock)->rlock", & __key___1);
  __cil_tmp26 = & etdev->send_hw_lock;
  spinlock_check(__cil_tmp26);
  __cil_tmp27 = & etdev->send_hw_lock.ldv_6060.rlock;
  __raw_spin_lock_init(__cil_tmp27, "&(&etdev->send_hw_lock)->rlock", & __key___2);
  __cil_tmp28 = & etdev->rcv_lock;
  spinlock_check(__cil_tmp28);
  __cil_tmp29 = & etdev->rcv_lock.ldv_6060.rlock;
  __raw_spin_lock_init(__cil_tmp29, "&(&etdev->rcv_lock)->rlock", & __key___3);
  __cil_tmp30 = & etdev->RcvPendLock;
  spinlock_check(__cil_tmp30);
  __cil_tmp31 = & etdev->RcvPendLock.ldv_6060.rlock;
  __raw_spin_lock_init(__cil_tmp31, "&(&etdev->RcvPendLock)->rlock", & __key___4);
  __cil_tmp32 = & etdev->FbrLock;
  spinlock_check(__cil_tmp32);
  __cil_tmp33 = & etdev->FbrLock.ldv_6060.rlock;
  __raw_spin_lock_init(__cil_tmp33, "&(&etdev->FbrLock)->rlock", & __key___5);
  __cil_tmp34 = & etdev->PHYLock;
  spinlock_check(__cil_tmp34);
  __cil_tmp35 = & etdev->PHYLock.ldv_6060.rlock;
  __raw_spin_lock_init(__cil_tmp35, "&(&etdev->PHYLock)->rlock", & __key___6);
  }
  if (et131x_speed_set != 0U) {
    {
    __cil_tmp36 = etdev->pdev;
    __cil_tmp37 = & __cil_tmp36->dev;
    __cil_tmp38 = (struct device  const  *)__cil_tmp37;
    _dev_info(__cil_tmp38, "Speed set manually to : %d\n", et131x_speed_set);
    }
  } else {

  }
  etdev->SpeedDuplex = (u8 )et131x_speed_set;
  etdev->RegistryJumboPacket = 1514U;
  __len = 6UL;
  if (__len > 63UL) {
    {
    __cil_tmp39 = & etdev->addr;
    __cil_tmp40 = (void *)__cil_tmp39;
    __cil_tmp41 = (void const   *)(& default_mac);
    __ret = __memcpy(__cil_tmp40, __cil_tmp41, __len);
    }
  } else {
    {
    __cil_tmp42 = & etdev->addr;
    __cil_tmp43 = (void *)__cil_tmp42;
    __cil_tmp44 = (void const   *)(& default_mac);
    __ret = __builtin_memcpy(__cil_tmp43, __cil_tmp44, __len);
    }
  }
  {
  __cil_tmp45 = etdev->pdev;
  __cil_tmp46 = __cil_tmp45->device;
  __cil_tmp47 = (unsigned int )__cil_tmp46;
  if (__cil_tmp47 == 60673U) {
    {
    __cil_tmp48 = etdev->SpeedDuplex;
    __cil_tmp49 = (unsigned int )__cil_tmp48;
    if (__cil_tmp49 == 5U) {
      etdev->SpeedDuplex = (u8 )4U;
    } else {

    }
    }
  } else {

  }
  }
  etdev->AiForceSpeed = speed[(int )etdev->SpeedDuplex];
  etdev->AiForceDpx = duplex[(int )etdev->SpeedDuplex];
  return (etdev);
}
}
static int et131x_pci_setup(struct pci_dev *pdev , struct pci_device_id  const  *ent ) 
{ int result ;
  int pm_cap ;
  bool pci_using_dac ;
  struct net_device *netdev ;
  struct et131x_adapter *adapter ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  void *tmp___3 ;
  struct lock_class_key __key ;
  atomic_long_t __constr_expr_0 ;
  size_t __len ;
  void *__ret ;
  struct lock_class_key __key___0 ;
  struct device *__cil_tmp18 ;
  struct device  const  *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  struct device *__cil_tmp22 ;
  struct device  const  *__cil_tmp23 ;
  struct device *__cil_tmp24 ;
  struct device  const  *__cil_tmp25 ;
  struct device *__cil_tmp26 ;
  struct device  const  *__cil_tmp27 ;
  struct device *__cil_tmp28 ;
  struct device  const  *__cil_tmp29 ;
  struct device *__cil_tmp30 ;
  struct device  const  *__cil_tmp31 ;
  struct net_device *__cil_tmp32 ;
  unsigned long __cil_tmp33 ;
  unsigned long __cil_tmp34 ;
  struct device *__cil_tmp35 ;
  struct device  const  *__cil_tmp36 ;
  ADDRESS_MAP_t *__cil_tmp37 ;
  unsigned long __cil_tmp38 ;
  ADDRESS_MAP_t *__cil_tmp39 ;
  unsigned long __cil_tmp40 ;
  struct device *__cil_tmp41 ;
  struct device  const  *__cil_tmp42 ;
  ADDRESS_MAP_t *__cil_tmp43 ;
  u32 *__cil_tmp44 ;
  void volatile   *__cil_tmp45 ;
  struct device *__cil_tmp46 ;
  struct device  const  *__cil_tmp47 ;
  struct work_struct *__cil_tmp48 ;
  struct lockdep_map *__cil_tmp49 ;
  struct list_head *__cil_tmp50 ;
  unsigned char *__cil_tmp51 ;
  void *__cil_tmp52 ;
  u8 (*__cil_tmp53)[6U] ;
  void const   *__cil_tmp54 ;
  unsigned char *__cil_tmp55 ;
  void *__cil_tmp56 ;
  u8 (*__cil_tmp57)[6U] ;
  void const   *__cil_tmp58 ;
  struct timer_list *__cil_tmp59 ;
  unsigned long __cil_tmp60 ;
  unsigned long __cil_tmp61 ;
  struct device *__cil_tmp62 ;
  struct device  const  *__cil_tmp63 ;
  void *__cil_tmp64 ;
  struct pci_dev *__cil_tmp65 ;
  ADDRESS_MAP_t *__cil_tmp66 ;
  void volatile   *__cil_tmp67 ;

  {
  {
  result = -16;
  tmp = pci_enable_device(pdev);
  }
  if (tmp != 0) {
    {
    __cil_tmp18 = & pdev->dev;
    __cil_tmp19 = (struct device  const  *)__cil_tmp18;
    dev_err(__cil_tmp19, "pci_enable_device() failed\n");
    }
    return (-5);
  } else {

  }
  {
  __cil_tmp20 = pdev->resource[0].flags;
  __cil_tmp21 = __cil_tmp20 & 512UL;
  if (__cil_tmp21 == 0UL) {
    {
    __cil_tmp22 = & pdev->dev;
    __cil_tmp23 = (struct device  const  *)__cil_tmp22;
    dev_err(__cil_tmp23, "Can\'t find PCI device\'s base address\n");
    }
    goto err_disable;
  } else {

  }
  }
  {
  tmp___0 = pci_request_regions(pdev, "et131x");
  }
  if (tmp___0 != 0) {
    {
    __cil_tmp24 = & pdev->dev;
    __cil_tmp25 = (struct device  const  *)__cil_tmp24;
    dev_err(__cil_tmp25, "Can\'t get PCI resources\n");
    }
    goto err_disable;
  } else {

  }
  {
  pci_set_master(pdev);
  pm_cap = pci_find_capability(pdev, 1);
  }
  if (pm_cap == 0) {
    {
    __cil_tmp26 = & pdev->dev;
    __cil_tmp27 = (struct device  const  *)__cil_tmp26;
    dev_err(__cil_tmp27, "Cannot find Power Management capabilities\n");
    result = -5;
    }
    goto err_release_res;
  } else {

  }
  {
  tmp___2 = pci_set_dma_mask(pdev, 1152921504606846975ULL);
  }
  if (tmp___2 == 0) {
    {
    pci_using_dac = (bool )1;
    result = pci_set_consistent_dma_mask(pdev, 1152921504606846975ULL);
    }
    if (result != 0) {
      {
      __cil_tmp28 = & pdev->dev;
      __cil_tmp29 = (struct device  const  *)__cil_tmp28;
      dev_err(__cil_tmp29, "Unable to obtain 64 bit DMA for consistent allocations\n");
      }
      goto err_release_res;
    } else {

    }
  } else {
    {
    tmp___1 = pci_set_dma_mask(pdev, 4294967295ULL);
    }
    if (tmp___1 == 0) {
      pci_using_dac = (bool )0;
    } else {
      {
      __cil_tmp30 = & pdev->dev;
      __cil_tmp31 = (struct device  const  *)__cil_tmp30;
      dev_err(__cil_tmp31, "No usable DMA addressing method\n");
      result = -5;
      }
      goto err_release_res;
    }
  }
  {
  netdev = et131x_device_alloc();
  }
  {
  __cil_tmp32 = (struct net_device *)0;
  __cil_tmp33 = (unsigned long )__cil_tmp32;
  __cil_tmp34 = (unsigned long )netdev;
  if (__cil_tmp34 == __cil_tmp33) {
    {
    __cil_tmp35 = & pdev->dev;
    __cil_tmp36 = (struct device  const  *)__cil_tmp35;
    dev_err(__cil_tmp36, "Couldn\'t alloc netdev struct\n");
    result = -12;
    }
    goto err_release_res;
  } else {

  }
  }
  {
  adapter = et131x_adapter_init(netdev, pdev);
  et131x_pci_init(adapter, pdev);
  tmp___3 = pci_ioremap_bar(pdev, 0);
  adapter->regs = (ADDRESS_MAP_t *)tmp___3;
  }
  {
  __cil_tmp37 = (ADDRESS_MAP_t *)0;
  __cil_tmp38 = (unsigned long )__cil_tmp37;
  __cil_tmp39 = adapter->regs;
  __cil_tmp40 = (unsigned long )__cil_tmp39;
  if (__cil_tmp40 == __cil_tmp38) {
    {
    __cil_tmp41 = & pdev->dev;
    __cil_tmp42 = (struct device  const  *)__cil_tmp41;
    dev_err(__cil_tmp42, "Cannot map device registers\n");
    result = -12;
    }
    goto err_free_dev;
  } else {

  }
  }
  {
  __cil_tmp43 = adapter->regs;
  __cil_tmp44 = & __cil_tmp43->global.pm_csr;
  __cil_tmp45 = (void volatile   *)__cil_tmp44;
  writel(56U, __cil_tmp45);
  et131x_soft_reset(adapter);
  et131x_disable_interrupts(adapter);
  result = et131x_adapter_memory_alloc(adapter);
  }
  if (result != 0) {
    {
    __cil_tmp46 = & pdev->dev;
    __cil_tmp47 = (struct device  const  *)__cil_tmp46;
    dev_err(__cil_tmp47, "Could not alloc adapater memory (DMA)\n");
    }
    goto err_iounmap;
  } else {

  }
  {
  et131x_init_send(adapter);
  __cil_tmp48 = & adapter->task;
  __init_work(__cil_tmp48, 0);
  __constr_expr_0.counter = 2097664L;
  adapter->task.data = __constr_expr_0;
  __cil_tmp49 = & adapter->task.lockdep_map;
  lockdep_init_map(__cil_tmp49, "(&adapter->task)", & __key, 0);
  __cil_tmp50 = & adapter->task.entry;
  INIT_LIST_HEAD(__cil_tmp50);
  adapter->task.func = & et131x_isr_handler;
  __len = 6UL;
  }
  if (__len > 63UL) {
    {
    __cil_tmp51 = netdev->dev_addr;
    __cil_tmp52 = (void *)__cil_tmp51;
    __cil_tmp53 = & adapter->addr;
    __cil_tmp54 = (void const   *)__cil_tmp53;
    __ret = __memcpy(__cil_tmp52, __cil_tmp54, __len);
    }
  } else {
    {
    __cil_tmp55 = netdev->dev_addr;
    __cil_tmp56 = (void *)__cil_tmp55;
    __cil_tmp57 = & adapter->addr;
    __cil_tmp58 = (void const   *)__cil_tmp57;
    __ret = __builtin_memcpy(__cil_tmp56, __cil_tmp58, __len);
    }
  }
  {
  et131x_adapter_setup(adapter);
  __cil_tmp59 = & adapter->ErrorTimer;
  init_timer_key(__cil_tmp59, "&adapter->ErrorTimer", & __key___0);
  __cil_tmp60 = (unsigned long )jiffies;
  adapter->ErrorTimer.expires = __cil_tmp60 + 250UL;
  adapter->ErrorTimer.function = & et131x_error_timer_handler;
  adapter->ErrorTimer.data = (unsigned long )adapter;
  __cil_tmp61 = (unsigned long )adapter;
  et131x_link_detection_handler(__cil_tmp61);
  adapter->boot_coma = (u8 )0U;
  result = register_netdev(netdev);
  }
  if (result != 0) {
    {
    __cil_tmp62 = & pdev->dev;
    __cil_tmp63 = (struct device  const  *)__cil_tmp62;
    dev_err(__cil_tmp63, "register_netdev() failed\n");
    }
    goto err_mem_free;
  } else {

  }
  {
  __cil_tmp64 = (void *)netdev;
  pci_set_drvdata(pdev, __cil_tmp64);
  __cil_tmp65 = adapter->pdev;
  pci_save_state(__cil_tmp65);
  }
  return (result);
  err_mem_free: 
  {
  et131x_adapter_memory_free(adapter);
  }
  err_iounmap: 
  {
  __cil_tmp66 = adapter->regs;
  __cil_tmp67 = (void volatile   *)__cil_tmp66;
  iounmap(__cil_tmp67);
  }
  err_free_dev: 
  {
  pci_dev_put(pdev);
  free_netdev(netdev);
  }
  err_release_res: 
  {
  pci_release_regions(pdev);
  }
  err_disable: 
  {
  pci_disable_device(pdev);
  }
  return (result);
}
}
static void et131x_pci_remove(struct pci_dev *pdev ) 
{ struct net_device *netdev ;
  struct et131x_adapter *adapter ;
  void *tmp ;
  void *tmp___0 ;
  struct net_device  const  *__cil_tmp6 ;
  ADDRESS_MAP_t *__cil_tmp7 ;
  void volatile   *__cil_tmp8 ;
  struct pci_dev *__cil_tmp9 ;

  {
  {
  tmp = pci_get_drvdata(pdev);
  netdev = (struct net_device *)tmp;
  __cil_tmp6 = (struct net_device  const  *)netdev;
  tmp___0 = netdev_priv(__cil_tmp6);
  adapter = (struct et131x_adapter *)tmp___0;
  unregister_netdev(netdev);
  et131x_adapter_memory_free(adapter);
  __cil_tmp7 = adapter->regs;
  __cil_tmp8 = (void volatile   *)__cil_tmp7;
  iounmap(__cil_tmp8);
  __cil_tmp9 = adapter->pdev;
  pci_dev_put(__cil_tmp9);
  free_netdev(netdev);
  pci_release_regions(pdev);
  pci_disable_device(pdev);
  }
  return;
}
}
static struct pci_device_id et131x_pci_table[3U]  = {      {4545U, 60672U, 4294967295U, 4294967295U, 0U, 0U, 0UL}, 
        {4545U, 60673U, 4294967295U, 4294967295U, 0U, 0U, 0UL}, 
        {0U, 0U, 0U, 0U, 0U, 0U, 0UL}};
struct pci_device_id  const  __mod_pci_device_table  ;
static struct pci_driver et131x_driver  = 
     {{(struct list_head *)0, (struct list_head *)0}, "et131x", (struct pci_device_id  const  *)(& et131x_pci_table),
    & et131x_pci_setup, & et131x_pci_remove, (int (*)(struct pci_dev * , pm_message_t  ))0,
    (int (*)(struct pci_dev * , pm_message_t  ))0, (int (*)(struct pci_dev * ))0,
    (int (*)(struct pci_dev * ))0, (void (*)(struct pci_dev * ))0, (struct pci_error_handlers *)0,
    {(char const   *)0, (struct bus_type *)0, (struct module *)0, (char const   *)0,
     (_Bool)0, (struct of_device_id  const  *)0, (int (*)(struct device * ))0, (int (*)(struct device * ))0,
     (void (*)(struct device * ))0, (int (*)(struct device * , pm_message_t  ))0,
     (int (*)(struct device * ))0, (struct attribute_group  const  **)0, (struct dev_pm_ops  const  *)0,
     (struct driver_private *)0}, {{{{{0U}, 0U, 0U, (void *)0, {(struct lock_class_key *)0,
                                                                {(struct lock_class *)0,
                                                                 (struct lock_class *)0},
                                                                (char const   *)0,
                                                                0, 0UL}}}}, {(struct list_head *)0,
                                                                             (struct list_head *)0}}};
static int et131x_init_module(void) 
{ int tmp ;

  {
  if (et131x_speed_set > 5U) {
    {
    printk("<4>et131x: invalid speed setting ignored.\n");
    et131x_speed_set = 0U;
    }
  } else {

  }
  {
  tmp = __pci_register_driver(& et131x_driver, & __this_module, "et131x");
  }
  return (tmp);
}
}
static void et131x_cleanup_module(void) 
{ 

  {
  {
  pci_unregister_driver(& et131x_driver);
  }
  return;
}
}
extern void ldv_check_return_value(int  ) ;
extern void ldv_initialize(void) ;
extern int __VERIFIER_nondet_int(void) ;
int LDV_IN_INTERRUPT  ;
int main(void) 
{ struct pci_dev *var_group1 ;
  struct pci_device_id  const  *var_et131x_pci_setup_11_p1 ;
  int res_et131x_pci_setup_11 ;
  unsigned long var_et131x_error_timer_handler_2_p0 ;
  int ldv_s_et131x_driver_pci_driver ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;

  {
  {
  ldv_s_et131x_driver_pci_driver = 0;
  LDV_IN_INTERRUPT = 1;
  ldv_initialize();
  tmp = et131x_init_module();
  }
  if (tmp != 0) {
    goto ldv_final;
  } else {

  }
  goto ldv_35822;
  ldv_35821: 
  {
  tmp___0 = __VERIFIER_nondet_int();
  }
  if (tmp___0 == 0) {
    goto case_0;
  } else
  if (tmp___0 == 1) {
    goto case_1;
  } else {
    goto switch_default;
    if (0) {
      case_0: ;
      if (ldv_s_et131x_driver_pci_driver == 0) {
        {
        res_et131x_pci_setup_11 = et131x_pci_setup(var_group1, var_et131x_pci_setup_11_p1);
        ldv_check_return_value(res_et131x_pci_setup_11);
        }
        if (res_et131x_pci_setup_11 != 0) {
          goto ldv_module_exit;
        } else {

        }
        ldv_s_et131x_driver_pci_driver = 0;
      } else {

      }
      goto ldv_35818;
      case_1: 
      {
      et131x_error_timer_handler(var_et131x_error_timer_handler_2_p0);
      }
      goto ldv_35818;
      switch_default: ;
      goto ldv_35818;
    } else {

    }
  }
  ldv_35818: ;
  ldv_35822: 
  {
  tmp___1 = __VERIFIER_nondet_int();
  }
  if (tmp___1 != 0) {
    goto ldv_35821;
  } else
  if (ldv_s_et131x_driver_pci_driver != 0) {
    goto ldv_35821;
  } else {
    goto ldv_35823;
  }
  ldv_35823: ;
  ldv_module_exit: 
  {
  et131x_cleanup_module();
  }
  ldv_final: 
  {
  ldv_check_final_state();
  }
  return 0;
}
}
extern int schedule_work(struct work_struct * ) ;
__inline static int netif_device_present(struct net_device *dev ) 
{ int tmp ;
  unsigned long *__cil_tmp3 ;
  unsigned long const volatile   *__cil_tmp4 ;

  {
  {
  __cil_tmp3 = & dev->state;
  __cil_tmp4 = (unsigned long const volatile   *)__cil_tmp3;
  tmp = constant_test_bit(1U, __cil_tmp4);
  }
  return (tmp);
}
}
irqreturn_t et131x_isr(int irq , void *dev_id ) ;
void et131x_enable_interrupts(struct et131x_adapter *adapter ) 
{ u32 mask ;
  u8 __cil_tmp3 ;
  unsigned int __cil_tmp4 ;
  u8 __cil_tmp5 ;
  unsigned int __cil_tmp6 ;
  ADDRESS_MAP_t *__cil_tmp7 ;
  u32 *__cil_tmp8 ;
  void volatile   *__cil_tmp9 ;

  {
  {
  __cil_tmp3 = adapter->flowcontrol;
  __cil_tmp4 = (unsigned int )__cil_tmp3;
  if (__cil_tmp4 == 1U) {
    mask = 4294885143U;
  } else {
    {
    __cil_tmp5 = adapter->flowcontrol;
    __cil_tmp6 = (unsigned int )__cil_tmp5;
    if (__cil_tmp6 == 0U) {
      mask = 4294885143U;
    } else {
      mask = 4294885335U;
    }
    }
  }
  }
  {
  adapter->CachedMaskValue = mask;
  __cil_tmp7 = adapter->regs;
  __cil_tmp8 = & __cil_tmp7->global.int_mask;
  __cil_tmp9 = (void volatile   *)__cil_tmp8;
  writel(mask, __cil_tmp9);
  }
  return;
}
}
void et131x_disable_interrupts(struct et131x_adapter *adapter ) 
{ ADDRESS_MAP_t *__cil_tmp2 ;
  u32 *__cil_tmp3 ;
  void volatile   *__cil_tmp4 ;

  {
  {
  adapter->CachedMaskValue = 4294967295U;
  __cil_tmp2 = adapter->regs;
  __cil_tmp3 = & __cil_tmp2->global.int_mask;
  __cil_tmp4 = (void volatile   *)__cil_tmp3;
  writel(4294967295U, __cil_tmp4);
  }
  return;
}
}
irqreturn_t et131x_isr(int irq , void *dev_id ) 
{ bool handled ;
  struct net_device *netdev ;
  struct et131x_adapter *adapter ;
  u32 status ;
  int tmp ;
  void *tmp___0 ;
  struct tcb *tcb ;
  struct net_device  const  *__cil_tmp10 ;
  ADDRESS_MAP_t *__cil_tmp11 ;
  u32 *__cil_tmp12 ;
  void const volatile   *__cil_tmp13 ;
  u8 __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  u8 __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  struct tcb *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  u32 __cil_tmp22 ;
  u32 __cil_tmp23 ;
  bool __cil_tmp24 ;
  struct tcb *__cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  unsigned long __cil_tmp27 ;
  ADDRESS_MAP_t *__cil_tmp28 ;
  u32 *__cil_tmp29 ;
  void volatile   *__cil_tmp30 ;
  struct work_struct *__cil_tmp31 ;

  {
  {
  handled = (bool )1;
  netdev = (struct net_device *)dev_id;
  adapter = (struct et131x_adapter *)0;
  tmp = netif_device_present(netdev);
  }
  if (tmp == 0) {
    handled = (bool )0;
    goto out;
  } else {

  }
  {
  __cil_tmp10 = (struct net_device  const  *)netdev;
  tmp___0 = netdev_priv(__cil_tmp10);
  adapter = (struct et131x_adapter *)tmp___0;
  et131x_disable_interrupts(adapter);
  __cil_tmp11 = adapter->regs;
  __cil_tmp12 = & __cil_tmp11->global.int_status;
  __cil_tmp13 = (void const volatile   *)__cil_tmp12;
  status = readl(__cil_tmp13);
  }
  {
  __cil_tmp14 = adapter->flowcontrol;
  __cil_tmp15 = (unsigned int )__cil_tmp14;
  if (__cil_tmp15 == 1U) {
    status = status & 82152U;
  } else {
    {
    __cil_tmp16 = adapter->flowcontrol;
    __cil_tmp17 = (unsigned int )__cil_tmp16;
    if (__cil_tmp17 == 0U) {
      status = status & 82152U;
    } else {
      status = status & 81960U;
    }
    }
  }
  }
  if (status == 0U) {
    {
    handled = (bool )0;
    et131x_enable_interrupts(adapter);
    }
    goto out;
  } else {

  }
  {
  __cil_tmp18 = status & 16384U;
  if (__cil_tmp18 != 0U) {
    tcb = adapter->tx_ring.send_head;
    {
    __cil_tmp19 = (struct tcb *)0;
    __cil_tmp20 = (unsigned long )__cil_tmp19;
    __cil_tmp21 = (unsigned long )tcb;
    if (__cil_tmp21 != __cil_tmp20) {
      __cil_tmp22 = tcb->stale;
      tcb->stale = __cil_tmp22 + 1U;
      {
      __cil_tmp23 = tcb->stale;
      if (__cil_tmp23 > 1U) {
        status = status | 8U;
      } else {

      }
      }
    } else {

    }
    }
    {
    __cil_tmp24 = adapter->rx_ring.UnfinishedReceives;
    if ((int )__cil_tmp24) {
      status = status | 32U;
    } else {
      {
      __cil_tmp25 = (struct tcb *)0;
      __cil_tmp26 = (unsigned long )__cil_tmp25;
      __cil_tmp27 = (unsigned long )tcb;
      if (__cil_tmp27 == __cil_tmp26) {
        {
        __cil_tmp28 = adapter->regs;
        __cil_tmp29 = & __cil_tmp28->global.watchdog_timer;
        __cil_tmp30 = (void volatile   *)__cil_tmp29;
        writel(0U, __cil_tmp30);
        }
      } else {

      }
      }
    }
    }
    status = status & 4294950911U;
  } else {

  }
  }
  if (status == 0U) {
    {
    et131x_enable_interrupts(adapter);
    }
    goto out;
  } else {

  }
  {
  adapter->Stats.InterruptStatus = status;
  __cil_tmp31 = & adapter->task;
  schedule_work(__cil_tmp31);
  }
  out: ;
  return ((irqreturn_t )handled);
}
}
void et131x_isr_handler(struct work_struct *work ) 
{ struct et131x_adapter *etdev ;
  struct work_struct  const  *__mptr ;
  u32 status ;
  ADDRESS_MAP_t *iomem ;
  u32 txdma_err ;
  u32 pm_csr ;
  unsigned int tmp ;
  u32 pm_csr___0 ;
  MI_BMSR_t BmsrInts ;
  MI_BMSR_t BmsrData ;
  u16 myisr ;
  u32 err ;
  unsigned int tmp___0 ;
  unsigned int tmp___1 ;
  unsigned int tmp___2 ;
  unsigned int tmp___3 ;
  struct et131x_adapter *__cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  u32 *__cil_tmp22 ;
  void const volatile   *__cil_tmp23 ;
  struct pci_dev *__cil_tmp24 ;
  struct device *__cil_tmp25 ;
  struct device  const  *__cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  u8 __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  u8 __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  u32 *__cil_tmp32 ;
  void const volatile   *__cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  u32 *__cil_tmp35 ;
  void volatile   *__cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  u32 *__cil_tmp38 ;
  void const volatile   *__cil_tmp39 ;
  struct pci_dev *__cil_tmp40 ;
  struct device *__cil_tmp41 ;
  struct device  const  *__cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  struct pci_dev *__cil_tmp44 ;
  struct device *__cil_tmp45 ;
  struct device  const  *__cil_tmp46 ;
  unsigned int __cil_tmp47 ;
  u32 *__cil_tmp48 ;
  void const volatile   *__cil_tmp49 ;
  unsigned int __cil_tmp50 ;
  u8 __cil_tmp51 ;
  int __cil_tmp52 ;
  u8 __cil_tmp53 ;
  u8 __cil_tmp54 ;
  u8 __cil_tmp55 ;
  unsigned int __cil_tmp56 ;
  u8 __cil_tmp57 ;
  int __cil_tmp58 ;
  u8 __cil_tmp59 ;
  u8 __cil_tmp60 ;
  u16 *__cil_tmp61 ;
  int __cil_tmp62 ;
  u16 __cil_tmp63 ;
  int __cil_tmp64 ;
  int __cil_tmp65 ;
  unsigned int __cil_tmp66 ;
  u32 *__cil_tmp67 ;
  void const volatile   *__cil_tmp68 ;
  struct pci_dev *__cil_tmp69 ;
  struct device *__cil_tmp70 ;
  struct device  const  *__cil_tmp71 ;
  unsigned int __cil_tmp72 ;
  u32 *__cil_tmp73 ;
  void const volatile   *__cil_tmp74 ;
  struct pci_dev *__cil_tmp75 ;
  struct device *__cil_tmp76 ;
  struct device  const  *__cil_tmp77 ;
  u32 *__cil_tmp78 ;
  void const volatile   *__cil_tmp79 ;
  u32 *__cil_tmp80 ;
  void const volatile   *__cil_tmp81 ;
  struct pci_dev *__cil_tmp82 ;
  struct device *__cil_tmp83 ;
  struct device  const  *__cil_tmp84 ;
  unsigned int __cil_tmp85 ;

  {
  __mptr = (struct work_struct  const  *)work;
  __cil_tmp18 = (struct et131x_adapter *)__mptr;
  etdev = __cil_tmp18 + 1152921504606846960UL;
  status = etdev->Stats.InterruptStatus;
  iomem = etdev->regs;
  {
  __cil_tmp19 = status & 8U;
  if (__cil_tmp19 != 0U) {
    {
    et131x_handle_send_interrupt(etdev);
    }
  } else {

  }
  }
  {
  __cil_tmp20 = status & 32U;
  if (__cil_tmp20 != 0U) {
    {
    et131x_handle_recv_interrupt(etdev);
    }
  } else {

  }
  }
  status = status & 4294967255U;
  if (status != 0U) {
    {
    __cil_tmp21 = status & 16U;
    if (__cil_tmp21 != 0U) {
      {
      __cil_tmp22 = & iomem->txdma.TxDmaError;
      __cil_tmp23 = (void const volatile   *)__cil_tmp22;
      txdma_err = readl(__cil_tmp23);
      __cil_tmp24 = etdev->pdev;
      __cil_tmp25 = & __cil_tmp24->dev;
      __cil_tmp26 = (struct device  const  *)__cil_tmp25;
      dev_warn(__cil_tmp26, "TXDMA_ERR interrupt, error = %d\n", txdma_err);
      }
    } else {

    }
    }
    {
    __cil_tmp27 = status & 192U;
    if (__cil_tmp27 != 0U) {
      {
      __cil_tmp28 = etdev->flowcontrol;
      __cil_tmp29 = (unsigned int )__cil_tmp28;
      if (__cil_tmp29 == 1U) {
        goto _L;
      } else {
        {
        __cil_tmp30 = etdev->flowcontrol;
        __cil_tmp31 = (unsigned int )__cil_tmp30;
        if (__cil_tmp31 == 0U) {
          _L: 
          {
          __cil_tmp32 = & iomem->global.pm_csr;
          __cil_tmp33 = (void const volatile   *)__cil_tmp32;
          pm_csr = readl(__cil_tmp33);
          }
          {
          __cil_tmp34 = pm_csr & 64U;
          if (__cil_tmp34 == 0U) {
            {
            __cil_tmp35 = & iomem->txmac.bp_ctrl;
            __cil_tmp36 = (void volatile   *)__cil_tmp35;
            writel(3U, __cil_tmp36);
            }
          } else {

          }
          }
        } else {

        }
        }
      }
      }
    } else {

    }
    }
    {
    __cil_tmp37 = status & 512U;
    if (__cil_tmp37 != 0U) {
      {
      __cil_tmp38 = & iomem->txmac.tx_test;
      __cil_tmp39 = (void const volatile   *)__cil_tmp38;
      tmp = readl(__cil_tmp39);
      __cil_tmp40 = etdev->pdev;
      __cil_tmp41 = & __cil_tmp40->dev;
      __cil_tmp42 = (struct device  const  *)__cil_tmp41;
      dev_warn(__cil_tmp42, "RxDMA_ERR interrupt, error %x\n", tmp);
      }
    } else {

    }
    }
    {
    __cil_tmp43 = status & 32768U;
    if (__cil_tmp43 != 0U) {
      {
      __cil_tmp44 = etdev->pdev;
      __cil_tmp45 = & __cil_tmp44->dev;
      __cil_tmp46 = (struct device  const  *)__cil_tmp45;
      dev_err(__cil_tmp46, "WAKE_ON_LAN interrupt\n");
      }
    } else {

    }
    }
    {
    __cil_tmp47 = status & 65536U;
    if (__cil_tmp47 != 0U) {
      {
      __cil_tmp48 = & iomem->global.pm_csr;
      __cil_tmp49 = (void const volatile   *)__cil_tmp48;
      pm_csr___0 = readl(__cil_tmp49);
      }
      {
      __cil_tmp50 = pm_csr___0 & 64U;
      if (__cil_tmp50 != 0U) {
        {
        DisablePhyComa(etdev);
        }
      } else {

      }
      }
      {
      __cil_tmp51 = etdev->Stats.xcvr_addr;
      __cil_tmp52 = (int )__cil_tmp51;
      __cil_tmp53 = (u8 )__cil_tmp52;
      __cil_tmp54 = (u8 )25;
      PhyMiRead(etdev, __cil_tmp53, __cil_tmp54, & myisr);
      }
      {
      __cil_tmp55 = etdev->ReplicaPhyLoopbk;
      __cil_tmp56 = (unsigned int )__cil_tmp55;
      if (__cil_tmp56 == 0U) {
        {
        __cil_tmp57 = etdev->Stats.xcvr_addr;
        __cil_tmp58 = (int )__cil_tmp57;
        __cil_tmp59 = (u8 )__cil_tmp58;
        __cil_tmp60 = (u8 )1;
        __cil_tmp61 = & BmsrData.value;
        PhyMiRead(etdev, __cil_tmp59, __cil_tmp60, __cil_tmp61);
        __cil_tmp62 = (int )BmsrData.value;
        __cil_tmp63 = etdev->Bmsr.value;
        __cil_tmp64 = (int )__cil_tmp63;
        __cil_tmp65 = __cil_tmp64 ^ __cil_tmp62;
        BmsrInts.value = (u16 )__cil_tmp65;
        etdev->Bmsr.value = BmsrData.value;
        et131x_Mii_check(etdev, BmsrData, BmsrInts);
        }
      } else {

      }
      }
    } else {

    }
    }
    {
    __cil_tmp66 = status & 131072U;
    if (__cil_tmp66 != 0U) {
      {
      __cil_tmp67 = & iomem->txmac.err;
      __cil_tmp68 = (void const volatile   *)__cil_tmp67;
      tmp___0 = readl(__cil_tmp68);
      err = tmp___0;
      __cil_tmp69 = etdev->pdev;
      __cil_tmp70 = & __cil_tmp69->dev;
      __cil_tmp71 = (struct device  const  *)__cil_tmp70;
      dev_warn(__cil_tmp71, "TXMAC interrupt, error 0x%08x\n", err);
      }
    } else {

    }
    }
    {
    __cil_tmp72 = status & 262144U;
    if (__cil_tmp72 != 0U) {
      {
      __cil_tmp73 = & iomem->rxmac.err_reg;
      __cil_tmp74 = (void const volatile   *)__cil_tmp73;
      tmp___1 = readl(__cil_tmp74);
      __cil_tmp75 = etdev->pdev;
      __cil_tmp76 = & __cil_tmp75->dev;
      __cil_tmp77 = (struct device  const  *)__cil_tmp76;
      dev_warn(__cil_tmp77, "RXMAC interrupt, error 0x%08x.  Requesting reset\n",
               tmp___1);
      __cil_tmp78 = & iomem->rxmac.rxq_diag;
      __cil_tmp79 = (void const volatile   *)__cil_tmp78;
      tmp___2 = readl(__cil_tmp79);
      __cil_tmp80 = & iomem->rxmac.ctrl;
      __cil_tmp81 = (void const volatile   *)__cil_tmp80;
      tmp___3 = readl(__cil_tmp81);
      __cil_tmp82 = etdev->pdev;
      __cil_tmp83 = & __cil_tmp82->dev;
      __cil_tmp84 = (struct device  const  *)__cil_tmp83;
      dev_warn(__cil_tmp84, "Enable 0x%08x, Diag 0x%08x\n", tmp___3, tmp___2);
      }
    } else {

    }
    }
    {
    __cil_tmp85 = status & 524288U;
    if (__cil_tmp85 != 0U) {
      {
      HandleMacStatInterrupt(etdev);
      }
    } else {

    }
    }
  } else {

  }
  {
  et131x_enable_interrupts(etdev);
  }
  return;
}
}
__inline static void set_bit(unsigned int nr , unsigned long volatile   *addr ) 
{ long volatile   *__cil_tmp3 ;

  {
  __cil_tmp3 = (long volatile   *)addr;
  __asm__  volatile   (".section .smp_locks,\"a\"\n.balign 4\n.long 671f - .\n.previous\n671:\n\tlock; bts %1,%0": "+m" (*__cil_tmp3): "Ir" (nr): "memory");
  return;
}
}
extern void add_timer(struct timer_list * ) ;
extern int del_timer_sync(struct timer_list * ) ;
extern bool capable(int  ) ;
extern int request_threaded_irq(unsigned int  , irqreturn_t (*)(int  , void * ) ,
                                irqreturn_t (*)(int  , void * ) , unsigned long  ,
                                char const   * , void * ) ;
__inline static int request_irq(unsigned int irq , irqreturn_t (*handler)(int  , void * ) ,
                                unsigned long flags , char const   *name , void *dev ) 
{ int tmp ;
  irqreturn_t (*__cil_tmp7)(int  , void * ) ;

  {
  {
  __cil_tmp7 = (irqreturn_t (*)(int  , void * ))0;
  tmp = request_threaded_irq(irq, handler, __cil_tmp7, flags, name, dev);
  }
  return (tmp);
}
}
extern void free_irq(unsigned int  , void * ) ;
__inline static struct mii_ioctl_data *if_mii(struct ifreq *rq ) 
{ union __anonunion_ifr_ifru_166 *__cil_tmp2 ;

  {
  {
  __cil_tmp2 = & rq->ifr_ifru;
  return ((struct mii_ioctl_data *)__cil_tmp2);
  }
}
}
__inline static void netif_start_queue(struct net_device *dev ) 
{ struct netdev_queue *tmp ;
  struct net_device  const  *__cil_tmp3 ;

  {
  {
  __cil_tmp3 = (struct net_device  const  *)dev;
  tmp = netdev_get_tx_queue(__cil_tmp3, 0U);
  netif_tx_start_queue(tmp);
  }
  return;
}
}
__inline static void netif_tx_stop_queue(struct netdev_queue *dev_queue ) 
{ int __ret_warn_on ;
  long tmp ;
  long tmp___0 ;
  struct netdev_queue *__cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  int __cil_tmp8 ;
  long __cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  long __cil_tmp13 ;
  unsigned long *__cil_tmp14 ;
  unsigned long volatile   *__cil_tmp15 ;

  {
  {
  __cil_tmp5 = (struct netdev_queue *)0;
  __cil_tmp6 = (unsigned long )__cil_tmp5;
  __cil_tmp7 = (unsigned long )dev_queue;
  __ret_warn_on = __cil_tmp7 == __cil_tmp6;
  __cil_tmp8 = __ret_warn_on != 0;
  __cil_tmp9 = (long )__cil_tmp8;
  tmp = __builtin_expect(__cil_tmp9, 0L);
  }
  if (tmp != 0L) {
    {
    __cil_tmp10 = (int const   )1866;
    __cil_tmp11 = (int )__cil_tmp10;
    warn_slowpath_null("include/linux/netdevice.h", __cil_tmp11);
    }
  } else {

  }
  {
  __cil_tmp12 = __ret_warn_on != 0;
  __cil_tmp13 = (long )__cil_tmp12;
  tmp___0 = __builtin_expect(__cil_tmp13, 0L);
  }
  if (tmp___0 != 0L) {
    {
    printk("<6>netif_stop_queue() cannot be called before register_netdev()\n");
    }
    return;
  } else {

  }
  {
  __cil_tmp14 = & dev_queue->state;
  __cil_tmp15 = (unsigned long volatile   *)__cil_tmp14;
  set_bit(0U, __cil_tmp15);
  }
  return;
}
}
__inline static void netif_stop_queue(struct net_device *dev ) 
{ struct netdev_queue *tmp ;
  struct net_device  const  *__cil_tmp3 ;

  {
  {
  __cil_tmp3 = (struct net_device  const  *)dev;
  tmp = netdev_get_tx_queue(__cil_tmp3, 0U);
  netif_tx_stop_queue(tmp);
  }
  return;
}
}
extern int eth_validate_addr(struct net_device * ) ;
extern struct net_device *alloc_etherdev_mqs(int  , unsigned int  , unsigned int  ) ;
__inline static int is_zero_ether_addr(u8 const   *addr ) 
{ u8 const   *__cil_tmp2 ;
  u8 __cil_tmp3 ;
  unsigned char __cil_tmp4 ;
  int __cil_tmp5 ;
  u8 const   *__cil_tmp6 ;
  u8 __cil_tmp7 ;
  unsigned char __cil_tmp8 ;
  int __cil_tmp9 ;
  u8 const   *__cil_tmp10 ;
  u8 __cil_tmp11 ;
  unsigned char __cil_tmp12 ;
  int __cil_tmp13 ;
  u8 const   *__cil_tmp14 ;
  u8 __cil_tmp15 ;
  unsigned char __cil_tmp16 ;
  int __cil_tmp17 ;
  u8 const   *__cil_tmp18 ;
  u8 __cil_tmp19 ;
  unsigned char __cil_tmp20 ;
  int __cil_tmp21 ;
  u8 __cil_tmp22 ;
  unsigned char __cil_tmp23 ;
  int __cil_tmp24 ;
  int __cil_tmp25 ;
  int __cil_tmp26 ;
  int __cil_tmp27 ;
  int __cil_tmp28 ;
  int __cil_tmp29 ;
  unsigned int __cil_tmp30 ;

  {
  {
  __cil_tmp2 = addr + 5UL;
  __cil_tmp3 = *__cil_tmp2;
  __cil_tmp4 = (unsigned char )__cil_tmp3;
  __cil_tmp5 = (int )__cil_tmp4;
  __cil_tmp6 = addr + 4UL;
  __cil_tmp7 = *__cil_tmp6;
  __cil_tmp8 = (unsigned char )__cil_tmp7;
  __cil_tmp9 = (int )__cil_tmp8;
  __cil_tmp10 = addr + 3UL;
  __cil_tmp11 = *__cil_tmp10;
  __cil_tmp12 = (unsigned char )__cil_tmp11;
  __cil_tmp13 = (int )__cil_tmp12;
  __cil_tmp14 = addr + 2UL;
  __cil_tmp15 = *__cil_tmp14;
  __cil_tmp16 = (unsigned char )__cil_tmp15;
  __cil_tmp17 = (int )__cil_tmp16;
  __cil_tmp18 = addr + 1UL;
  __cil_tmp19 = *__cil_tmp18;
  __cil_tmp20 = (unsigned char )__cil_tmp19;
  __cil_tmp21 = (int )__cil_tmp20;
  __cil_tmp22 = *addr;
  __cil_tmp23 = (unsigned char )__cil_tmp22;
  __cil_tmp24 = (int )__cil_tmp23;
  __cil_tmp25 = __cil_tmp24 | __cil_tmp21;
  __cil_tmp26 = __cil_tmp25 | __cil_tmp17;
  __cil_tmp27 = __cil_tmp26 | __cil_tmp13;
  __cil_tmp28 = __cil_tmp27 | __cil_tmp9;
  __cil_tmp29 = __cil_tmp28 | __cil_tmp5;
  __cil_tmp30 = (unsigned int )__cil_tmp29;
  return (__cil_tmp30 == 0U);
  }
}
}
__inline static int is_multicast_ether_addr(u8 const   *addr ) 
{ u8 __cil_tmp2 ;
  int __cil_tmp3 ;

  {
  {
  __cil_tmp2 = *addr;
  __cil_tmp3 = (int )__cil_tmp2;
  return (__cil_tmp3 & 1);
  }
}
}
__inline static int is_valid_ether_addr(u8 const   *addr ) 
{ int tmp ;
  int tmp___0 ;
  int tmp___1 ;

  {
  {
  tmp = is_multicast_ether_addr(addr);
  }
  if (tmp == 0) {
    {
    tmp___0 = is_zero_ether_addr(addr);
    }
    if (tmp___0 == 0) {
      tmp___1 = 1;
    } else {
      tmp___1 = 0;
    }
  } else {
    tmp___1 = 0;
  }
  return (tmp___1);
}
}
struct net_device_stats *et131x_stats(struct net_device *netdev ) ;
int et131x_open(struct net_device *netdev ) ;
int et131x_close(struct net_device *netdev ) ;
int et131x_ioctl(struct net_device *netdev , struct ifreq *reqbuf , int cmd ) ;
void et131x_multicast(struct net_device *netdev ) ;
int et131x_tx(struct sk_buff *skb , struct net_device *netdev ) ;
void et131x_tx_timeout(struct net_device *netdev ) ;
int et131x_change_mtu(struct net_device *netdev , int new_mtu ) ;
int et131x_set_mac_addr(struct net_device *netdev , void *new_mac ) ;
static struct net_device_ops  const  et131x_netdev_ops  = 
     {(int (*)(struct net_device * ))0, (void (*)(struct net_device * ))0, & et131x_open,
    & et131x_close, (netdev_tx_t (*)(struct sk_buff * , struct net_device * ))(& et131x_tx),
    (u16 (*)(struct net_device * , struct sk_buff * ))0, (void (*)(struct net_device * ,
                                                                   int  ))0, (void (*)(struct net_device * ))0,
    & et131x_multicast, & et131x_set_mac_addr, & eth_validate_addr, & et131x_ioctl,
    (int (*)(struct net_device * , struct ifmap * ))0, & et131x_change_mtu, (int (*)(struct net_device * ,
                                                                                     struct neigh_parms * ))0,
    & et131x_tx_timeout, (struct rtnl_link_stats64 *(*)(struct net_device * , struct rtnl_link_stats64 * ))0,
    & et131x_stats, (void (*)(struct net_device * , struct vlan_group * ))0, (void (*)(struct net_device * ,
                                                                                       unsigned short  ))0,
    (void (*)(struct net_device * , unsigned short  ))0, (void (*)(struct net_device * ))0,
    (int (*)(struct net_device * , struct netpoll_info * ))0, (void (*)(struct net_device * ))0,
    (int (*)(struct net_device * , int  , u8 * ))0, (int (*)(struct net_device * ,
                                                             int  , u16  , u8  ))0,
    (int (*)(struct net_device * , int  , int  ))0, (int (*)(struct net_device * ,
                                                             int  , struct ifla_vf_info * ))0,
    (int (*)(struct net_device * , int  , struct nlattr ** ))0, (int (*)(struct net_device * ,
                                                                         int  , struct sk_buff * ))0,
    (int (*)(struct net_device * , u8  ))0, (int (*)(struct net_device * ))0, (int (*)(struct net_device * ))0,
    (int (*)(struct net_device * , u16  , struct scatterlist * , unsigned int  ))0,
    (int (*)(struct net_device * , u16  ))0, (int (*)(struct net_device * , u16  ,
                                                      struct scatterlist * , unsigned int  ))0,
    (int (*)(struct net_device * , u64 * , int  ))0, (int (*)(struct net_device * ,
                                                              struct sk_buff  const  * ,
                                                              u16  , u32  ))0, (int (*)(struct net_device * ,
                                                                                        struct net_device * ))0,
    (int (*)(struct net_device * , struct net_device * ))0, (u32 (*)(struct net_device * ,
                                                                     u32  ))0, (int (*)(struct net_device * ,
                                                                                        u32  ))0};
struct net_device *et131x_device_alloc(void) 
{ struct net_device *netdev ;
  struct net_device *__cil_tmp2 ;
  unsigned long __cil_tmp3 ;
  unsigned long __cil_tmp4 ;

  {
  {
  netdev = alloc_etherdev_mqs(3496, 1U, 1U);
  }
  {
  __cil_tmp2 = (struct net_device *)0;
  __cil_tmp3 = (unsigned long )__cil_tmp2;
  __cil_tmp4 = (unsigned long )netdev;
  if (__cil_tmp4 == __cil_tmp3) {
    {
    printk("<3>et131x: Alloc of net_device struct failed\n");
    }
    return ((struct net_device *)0);
  } else {

  }
  }
  netdev->watchdog_timeo = 250;
  netdev->netdev_ops = & et131x_netdev_ops;
  return (netdev);
}
}
struct net_device_stats *et131x_stats(struct net_device *netdev ) 
{ struct et131x_adapter *adapter ;
  void *tmp ;
  struct net_device_stats *stats ;
  CE_STATS_t *devstat ;
  struct net_device  const  *__cil_tmp6 ;
  uint64_t __cil_tmp7 ;
  uint64_t __cil_tmp8 ;
  u32 __cil_tmp9 ;
  u32 __cil_tmp10 ;
  u32 __cil_tmp11 ;
  u32 __cil_tmp12 ;
  u32 __cil_tmp13 ;
  u32 __cil_tmp14 ;
  u32 __cil_tmp15 ;
  u32 __cil_tmp16 ;
  u32 __cil_tmp17 ;
  u32 __cil_tmp18 ;
  u32 __cil_tmp19 ;
  u32 __cil_tmp20 ;
  u32 __cil_tmp21 ;
  u32 __cil_tmp22 ;
  u32 __cil_tmp23 ;

  {
  {
  __cil_tmp6 = (struct net_device  const  *)netdev;
  tmp = netdev_priv(__cil_tmp6);
  adapter = (struct et131x_adapter *)tmp;
  stats = & adapter->net_stats;
  devstat = & adapter->Stats;
  __cil_tmp7 = devstat->ipackets;
  stats->rx_packets = (unsigned long )__cil_tmp7;
  __cil_tmp8 = devstat->opackets;
  stats->tx_packets = (unsigned long )__cil_tmp8;
  __cil_tmp9 = devstat->other_errors;
  __cil_tmp10 = devstat->code_violations;
  __cil_tmp11 = devstat->crc_err;
  __cil_tmp12 = devstat->alignment_err;
  __cil_tmp13 = devstat->length_err;
  __cil_tmp14 = __cil_tmp13 + __cil_tmp12;
  __cil_tmp15 = __cil_tmp14 + __cil_tmp11;
  __cil_tmp16 = __cil_tmp15 + __cil_tmp10;
  __cil_tmp17 = __cil_tmp16 + __cil_tmp9;
  stats->rx_errors = (unsigned long )__cil_tmp17;
  __cil_tmp18 = devstat->max_pkt_error;
  stats->tx_errors = (unsigned long )__cil_tmp18;
  __cil_tmp19 = devstat->multircv;
  stats->multicast = (unsigned long )__cil_tmp19;
  __cil_tmp20 = devstat->collisions;
  stats->collisions = (unsigned long )__cil_tmp20;
  __cil_tmp21 = devstat->length_err;
  stats->rx_length_errors = (unsigned long )__cil_tmp21;
  __cil_tmp22 = devstat->rx_ov_flow;
  stats->rx_over_errors = (unsigned long )__cil_tmp22;
  __cil_tmp23 = devstat->crc_err;
  stats->rx_crc_errors = (unsigned long )__cil_tmp23;
  }
  return (stats);
}
}
int et131x_open(struct net_device *netdev ) 
{ int result ;
  struct et131x_adapter *adapter ;
  void *tmp ;
  struct net_device  const  *__cil_tmp5 ;
  struct timer_list *__cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  char (*__cil_tmp8)[16U] ;
  char const   *__cil_tmp9 ;
  void *__cil_tmp10 ;
  struct pci_dev *__cil_tmp11 ;
  struct device *__cil_tmp12 ;
  struct device  const  *__cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  u32 __cil_tmp15 ;

  {
  {
  result = 0;
  __cil_tmp5 = (struct net_device  const  *)netdev;
  tmp = netdev_priv(__cil_tmp5);
  adapter = (struct et131x_adapter *)tmp;
  __cil_tmp6 = & adapter->ErrorTimer;
  add_timer(__cil_tmp6);
  __cil_tmp7 = netdev->irq;
  __cil_tmp8 = & netdev->name;
  __cil_tmp9 = (char const   *)__cil_tmp8;
  __cil_tmp10 = (void *)netdev;
  result = request_irq(__cil_tmp7, & et131x_isr, 128UL, __cil_tmp9, __cil_tmp10);
  }
  if (result != 0) {
    {
    __cil_tmp11 = adapter->pdev;
    __cil_tmp12 = & __cil_tmp11->dev;
    __cil_tmp13 = (struct device  const  *)__cil_tmp12;
    __cil_tmp14 = netdev->irq;
    dev_err(__cil_tmp13, "c ould not register IRQ %d\n", __cil_tmp14);
    }
    return (result);
  } else {

  }
  {
  et131x_rx_dma_enable(adapter);
  et131x_tx_dma_enable(adapter);
  et131x_enable_interrupts(adapter);
  __cil_tmp15 = adapter->Flags;
  adapter->Flags = __cil_tmp15 | 8U;
  netif_start_queue(netdev);
  }
  return (result);
}
}
int et131x_close(struct net_device *netdev ) 
{ struct et131x_adapter *adapter ;
  void *tmp ;
  struct net_device  const  *__cil_tmp4 ;
  u32 __cil_tmp5 ;
  unsigned int __cil_tmp6 ;
  void *__cil_tmp7 ;
  struct timer_list *__cil_tmp8 ;

  {
  {
  __cil_tmp4 = (struct net_device  const  *)netdev;
  tmp = netdev_priv(__cil_tmp4);
  adapter = (struct et131x_adapter *)tmp;
  netif_stop_queue(netdev);
  et131x_rx_dma_disable(adapter);
  et131x_tx_dma_disable(adapter);
  et131x_disable_interrupts(adapter);
  __cil_tmp5 = adapter->Flags;
  adapter->Flags = __cil_tmp5 & 4294967287U;
  __cil_tmp6 = netdev->irq;
  __cil_tmp7 = (void *)netdev;
  free_irq(__cil_tmp6, __cil_tmp7);
  __cil_tmp8 = & adapter->ErrorTimer;
  del_timer_sync(__cil_tmp8);
  }
  return (0);
}
}
int et131x_ioctl_mii(struct net_device *netdev , struct ifreq *reqbuf , int cmd ) 
{ int status ;
  struct et131x_adapter *etdev ;
  void *tmp ;
  struct mii_ioctl_data *data ;
  struct mii_ioctl_data *tmp___0 ;
  bool tmp___1 ;
  int tmp___2 ;
  bool tmp___3 ;
  int tmp___4 ;
  struct net_device  const  *__cil_tmp13 ;
  u8 __cil_tmp14 ;
  u8 __cil_tmp15 ;
  int __cil_tmp16 ;
  u8 __cil_tmp17 ;
  __u16 __cil_tmp18 ;
  u8 __cil_tmp19 ;
  int __cil_tmp20 ;
  u8 __cil_tmp21 ;
  __u16 *__cil_tmp22 ;
  __u16 __cil_tmp23 ;
  u8 __cil_tmp24 ;
  int __cil_tmp25 ;
  u8 __cil_tmp26 ;
  __u16 __cil_tmp27 ;
  int __cil_tmp28 ;
  u16 __cil_tmp29 ;

  {
  {
  status = 0;
  __cil_tmp13 = (struct net_device  const  *)netdev;
  tmp = netdev_priv(__cil_tmp13);
  etdev = (struct et131x_adapter *)tmp;
  tmp___0 = if_mii(reqbuf);
  data = tmp___0;
  }
  if (cmd == 35143) {
    goto case_35143;
  } else
  if (cmd == 35144) {
    goto case_35144;
  } else
  if (cmd == 35145) {
    goto case_35145;
  } else {
    goto switch_default;
    if (0) {
      case_35143: 
      __cil_tmp14 = etdev->Stats.xcvr_addr;
      data->phy_id = (__u16 )__cil_tmp14;
      goto ldv_35784;
      case_35144: 
      {
      tmp___1 = capable(12);
      }
      if (tmp___1) {
        tmp___2 = 0;
      } else {
        tmp___2 = 1;
      }
      if (tmp___2) {
        status = -1;
      } else {
        {
        __cil_tmp15 = etdev->Stats.xcvr_addr;
        __cil_tmp16 = (int )__cil_tmp15;
        __cil_tmp17 = (u8 )__cil_tmp16;
        __cil_tmp18 = data->reg_num;
        __cil_tmp19 = (u8 )__cil_tmp18;
        __cil_tmp20 = (int )__cil_tmp19;
        __cil_tmp21 = (u8 )__cil_tmp20;
        __cil_tmp22 = & data->val_out;
        status = PhyMiRead(etdev, __cil_tmp17, __cil_tmp21, __cil_tmp22);
        }
      }
      goto ldv_35784;
      case_35145: 
      {
      tmp___3 = capable(12);
      }
      if (tmp___3) {
        tmp___4 = 0;
      } else {
        tmp___4 = 1;
      }
      if (tmp___4) {
        status = -1;
      } else {
        {
        __cil_tmp23 = data->reg_num;
        __cil_tmp24 = (u8 )__cil_tmp23;
        __cil_tmp25 = (int )__cil_tmp24;
        __cil_tmp26 = (u8 )__cil_tmp25;
        __cil_tmp27 = data->val_in;
        __cil_tmp28 = (int )__cil_tmp27;
        __cil_tmp29 = (u16 )__cil_tmp28;
        status = MiWrite(etdev, __cil_tmp26, __cil_tmp29);
        }
      }
      goto ldv_35784;
      switch_default: 
      status = -95;
    } else {

    }
  }
  ldv_35784: ;
  return (status);
}
}
int et131x_ioctl(struct net_device *netdev , struct ifreq *reqbuf , int cmd ) 
{ int status ;

  {
  status = 0;
  if (cmd == 35143) {
    goto case_35143;
  } else
  if (cmd == 35144) {
    goto case_35144;
  } else
  if (cmd == 35145) {
    goto case_35145;
  } else {
    goto switch_default;
    if (0) {
      case_35143: ;
      case_35144: ;
      case_35145: 
      {
      status = et131x_ioctl_mii(netdev, reqbuf, cmd);
      }
      goto ldv_35797;
      switch_default: 
      status = -95;
    } else {

    }
  }
  ldv_35797: ;
  return (status);
}
}
int et131x_set_packet_filter(struct et131x_adapter *adapter ) 
{ int status ;
  uint32_t filter ;
  u32 ctrl ;
  u32 pf_ctrl ;
  ADDRESS_MAP_t *__cil_tmp6 ;
  u32 *__cil_tmp7 ;
  void const volatile   *__cil_tmp8 ;
  ADDRESS_MAP_t *__cil_tmp9 ;
  u32 *__cil_tmp10 ;
  void const volatile   *__cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  ADDRESS_MAP_t *__cil_tmp16 ;
  u32 *__cil_tmp17 ;
  void volatile   *__cil_tmp18 ;
  ADDRESS_MAP_t *__cil_tmp19 ;
  u32 *__cil_tmp20 ;
  void volatile   *__cil_tmp21 ;

  {
  {
  status = 0;
  filter = adapter->PacketFilter;
  __cil_tmp6 = adapter->regs;
  __cil_tmp7 = & __cil_tmp6->rxmac.ctrl;
  __cil_tmp8 = (void const volatile   *)__cil_tmp7;
  ctrl = readl(__cil_tmp8);
  __cil_tmp9 = adapter->regs;
  __cil_tmp10 = & __cil_tmp9->rxmac.pf_ctrl;
  __cil_tmp11 = (void const volatile   *)__cil_tmp10;
  pf_ctrl = readl(__cil_tmp11);
  ctrl = ctrl | 4U;
  }
  {
  __cil_tmp12 = filter & 8U;
  if (__cil_tmp12 != 0U) {
    pf_ctrl = pf_ctrl & 4294967288U;
  } else
  if (filter == 0U) {
    pf_ctrl = pf_ctrl & 4294967288U;
  } else {
    {
    __cil_tmp13 = filter & 16U;
    if (__cil_tmp13 != 0U) {
      pf_ctrl = pf_ctrl & 4294967293U;
    } else {
      {
      SetupDeviceForMulticast(adapter);
      pf_ctrl = pf_ctrl | 2U;
      ctrl = ctrl & 4294967291U;
      }
    }
    }
    {
    __cil_tmp14 = (int )filter;
    if (__cil_tmp14 & 1) {
      {
      SetupDeviceForUnicast(adapter);
      pf_ctrl = pf_ctrl | 4U;
      ctrl = ctrl & 4294967291U;
      }
    } else {

    }
    }
    {
    __cil_tmp15 = filter & 4U;
    if (__cil_tmp15 != 0U) {
      pf_ctrl = pf_ctrl | 1U;
      ctrl = ctrl & 4294967291U;
    } else {
      pf_ctrl = pf_ctrl & 4294967294U;
    }
    }
    {
    __cil_tmp16 = adapter->regs;
    __cil_tmp17 = & __cil_tmp16->rxmac.pf_ctrl;
    __cil_tmp18 = (void volatile   *)__cil_tmp17;
    writel(pf_ctrl, __cil_tmp18);
    __cil_tmp19 = adapter->regs;
    __cil_tmp20 = & __cil_tmp19->rxmac.ctrl;
    __cil_tmp21 = (void volatile   *)__cil_tmp20;
    writel(ctrl, __cil_tmp21);
    }
  }
  }
  return (status);
}
}
void et131x_multicast(struct net_device *netdev ) 
{ struct et131x_adapter *adapter ;
  void *tmp ;
  uint32_t PacketFilter ;
  unsigned long flags ;
  struct netdev_hw_addr *ha ;
  int i ;
  raw_spinlock_t *tmp___0 ;
  struct list_head  const  *__mptr ;
  size_t __len ;
  void *__ret ;
  int tmp___1 ;
  int tmp___2 ;
  struct list_head  const  *__mptr___0 ;
  struct net_device  const  *__cil_tmp15 ;
  spinlock_t *__cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  u32 __cil_tmp19 ;
  u32 __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  u32 __cil_tmp23 ;
  int __cil_tmp24 ;
  u32 __cil_tmp25 ;
  int __cil_tmp26 ;
  u32 __cil_tmp27 ;
  u32 __cil_tmp28 ;
  u32 __cil_tmp29 ;
  struct list_head *__cil_tmp30 ;
  unsigned long __cil_tmp31 ;
  u8 (*__cil_tmp32)[128U][6U] ;
  void *__cil_tmp33 ;
  void *__cil_tmp34 ;
  unsigned char (*__cil_tmp35)[32U] ;
  void const   *__cil_tmp36 ;
  unsigned long __cil_tmp37 ;
  u8 (*__cil_tmp38)[128U][6U] ;
  void *__cil_tmp39 ;
  void *__cil_tmp40 ;
  unsigned char (*__cil_tmp41)[32U] ;
  void const   *__cil_tmp42 ;
  struct list_head *__cil_tmp43 ;
  struct list_head *__cil_tmp44 ;
  unsigned long __cil_tmp45 ;
  struct list_head *__cil_tmp46 ;
  unsigned long __cil_tmp47 ;
  u32 __cil_tmp48 ;
  spinlock_t *__cil_tmp49 ;

  {
  {
  __cil_tmp15 = (struct net_device  const  *)netdev;
  tmp = netdev_priv(__cil_tmp15);
  adapter = (struct et131x_adapter *)tmp;
  PacketFilter = 0U;
  __cil_tmp16 = & adapter->Lock;
  tmp___0 = spinlock_check(__cil_tmp16);
  flags = _raw_spin_lock_irqsave(tmp___0);
  PacketFilter = adapter->PacketFilter;
  PacketFilter = PacketFilter & 4294967293U;
  }
  {
  __cil_tmp17 = netdev->flags;
  __cil_tmp18 = __cil_tmp17 & 256U;
  if (__cil_tmp18 != 0U) {
    __cil_tmp19 = adapter->PacketFilter;
    adapter->PacketFilter = __cil_tmp19 | 8U;
  } else {
    __cil_tmp20 = adapter->PacketFilter;
    adapter->PacketFilter = __cil_tmp20 & 4294967287U;
  }
  }
  {
  __cil_tmp21 = netdev->flags;
  __cil_tmp22 = __cil_tmp21 & 512U;
  if (__cil_tmp22 != 0U) {
    __cil_tmp23 = adapter->PacketFilter;
    adapter->PacketFilter = __cil_tmp23 | 16U;
  } else {

  }
  }
  {
  __cil_tmp24 = netdev->mc.count;
  if (__cil_tmp24 > 128) {
    __cil_tmp25 = adapter->PacketFilter;
    adapter->PacketFilter = __cil_tmp25 | 16U;
  } else {

  }
  }
  {
  __cil_tmp26 = netdev->mc.count;
  if (__cil_tmp26 <= 0) {
    __cil_tmp27 = adapter->PacketFilter;
    adapter->PacketFilter = __cil_tmp27 & 4294967279U;
    __cil_tmp28 = adapter->PacketFilter;
    adapter->PacketFilter = __cil_tmp28 & 4294967293U;
  } else {
    __cil_tmp29 = adapter->PacketFilter;
    adapter->PacketFilter = __cil_tmp29 | 2U;
  }
  }
  i = 0;
  __cil_tmp30 = netdev->mc.list.next;
  __mptr = (struct list_head  const  *)__cil_tmp30;
  ha = (struct netdev_hw_addr *)__mptr;
  goto ldv_35826;
  ldv_35825: ;
  if (i == 128) {
    goto ldv_35821;
  } else {

  }
  __len = 6UL;
  if (__len > 63UL) {
    {
    tmp___1 = i;
    i = i + 1;
    __cil_tmp31 = (unsigned long )tmp___1;
    __cil_tmp32 = & adapter->MCList;
    __cil_tmp33 = (void *)__cil_tmp32;
    __cil_tmp34 = __cil_tmp33 + __cil_tmp31;
    __cil_tmp35 = & ha->addr;
    __cil_tmp36 = (void const   *)__cil_tmp35;
    __ret = __memcpy(__cil_tmp34, __cil_tmp36, __len);
    }
  } else {
    {
    tmp___2 = i;
    i = i + 1;
    __cil_tmp37 = (unsigned long )tmp___2;
    __cil_tmp38 = & adapter->MCList;
    __cil_tmp39 = (void *)__cil_tmp38;
    __cil_tmp40 = __cil_tmp39 + __cil_tmp37;
    __cil_tmp41 = & ha->addr;
    __cil_tmp42 = (void const   *)__cil_tmp41;
    __ret = __builtin_memcpy(__cil_tmp40, __cil_tmp42, __len);
    }
  }
  __cil_tmp43 = ha->list.next;
  __mptr___0 = (struct list_head  const  *)__cil_tmp43;
  ha = (struct netdev_hw_addr *)__mptr___0;
  ldv_35826: ;
  {
  __cil_tmp44 = & netdev->mc.list;
  __cil_tmp45 = (unsigned long )__cil_tmp44;
  __cil_tmp46 = & ha->list;
  __cil_tmp47 = (unsigned long )__cil_tmp46;
  if (__cil_tmp47 != __cil_tmp45) {
    goto ldv_35825;
  } else {
    goto ldv_35821;
  }
  }
  ldv_35821: 
  adapter->MCAddressCount = (u32 )i;
  {
  __cil_tmp48 = adapter->PacketFilter;
  if (__cil_tmp48 != PacketFilter) {
    {
    et131x_set_packet_filter(adapter);
    }
  } else {

  }
  }
  {
  __cil_tmp49 = & adapter->Lock;
  spin_unlock_irqrestore(__cil_tmp49, flags);
  }
  return;
}
}
int et131x_tx(struct sk_buff *skb , struct net_device *netdev ) 
{ int status ;

  {
  {
  status = 0;
  netdev->trans_start = (unsigned long )jiffies;
  status = et131x_send_packets(skb, netdev);
  }
  if (status != 0) {
    if (status == -12) {
      {
      netif_stop_queue(netdev);
      status = 16;
      }
    } else {
      status = 0;
    }
  } else {

  }
  return (status);
}
}
void et131x_tx_timeout(struct net_device *netdev ) 
{ struct et131x_adapter *etdev ;
  void *tmp ;
  struct tcb *tcb ;
  unsigned long flags ;
  raw_spinlock_t *tmp___0 ;
  struct net_device  const  *__cil_tmp7 ;
  u32 __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  u32 __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  u32 __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  struct pci_dev *__cil_tmp14 ;
  struct device *__cil_tmp15 ;
  struct device  const  *__cil_tmp16 ;
  spinlock_t *__cil_tmp17 ;
  struct tcb *__cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  u32 __cil_tmp21 ;
  u32 __cil_tmp22 ;
  spinlock_t *__cil_tmp23 ;
  struct pci_dev *__cil_tmp24 ;
  struct device *__cil_tmp25 ;
  struct device  const  *__cil_tmp26 ;
  u32 __cil_tmp27 ;
  u32 __cil_tmp28 ;
  spinlock_t *__cil_tmp29 ;

  {
  {
  __cil_tmp7 = (struct net_device  const  *)netdev;
  tmp = netdev_priv(__cil_tmp7);
  etdev = (struct et131x_adapter *)tmp;
  }
  {
  __cil_tmp8 = etdev->Flags;
  __cil_tmp9 = __cil_tmp8 & 536870912U;
  if (__cil_tmp9 != 0U) {
    return;
  } else {

  }
  }
  {
  __cil_tmp10 = etdev->Flags;
  __cil_tmp11 = __cil_tmp10 & 8388608U;
  if (__cil_tmp11 != 0U) {
    return;
  } else {

  }
  }
  {
  __cil_tmp12 = etdev->Flags;
  __cil_tmp13 = __cil_tmp12 & 67108864U;
  if (__cil_tmp13 != 0U) {
    {
    __cil_tmp14 = etdev->pdev;
    __cil_tmp15 = & __cil_tmp14->dev;
    __cil_tmp16 = (struct device  const  *)__cil_tmp15;
    dev_err(__cil_tmp16, "hardware error - reset\n");
    }
    return;
  } else {

  }
  }
  {
  __cil_tmp17 = & etdev->TCBSendQLock;
  tmp___0 = spinlock_check(__cil_tmp17);
  flags = _raw_spin_lock_irqsave(tmp___0);
  tcb = etdev->tx_ring.send_head;
  }
  {
  __cil_tmp18 = (struct tcb *)0;
  __cil_tmp19 = (unsigned long )__cil_tmp18;
  __cil_tmp20 = (unsigned long )tcb;
  if (__cil_tmp20 != __cil_tmp19) {
    __cil_tmp21 = tcb->count;
    tcb->count = __cil_tmp21 + 1U;
    {
    __cil_tmp22 = tcb->count;
    if (__cil_tmp22 != 0U) {
      {
      __cil_tmp23 = & etdev->TCBSendQLock;
      spin_unlock_irqrestore(__cil_tmp23, flags);
      __cil_tmp24 = etdev->pdev;
      __cil_tmp25 = & __cil_tmp24->dev;
      __cil_tmp26 = (struct device  const  *)__cil_tmp25;
      __cil_tmp27 = tcb->index;
      __cil_tmp28 = tcb->flags;
      dev_warn(__cil_tmp26, "Send stuck - reset.  tcb->WrIndex %x, Flags 0x%08x\n",
               __cil_tmp27, __cil_tmp28);
      et131x_close(netdev);
      et131x_open(netdev);
      }
      return;
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp29 = & etdev->TCBSendQLock;
  spin_unlock_irqrestore(__cil_tmp29, flags);
  }
  return;
}
}
int et131x_change_mtu(struct net_device *netdev , int new_mtu ) 
{ int result ;
  struct et131x_adapter *adapter ;
  void *tmp ;
  size_t __len ;
  void *__ret ;
  struct net_device  const  *__cil_tmp8 ;
  int __cil_tmp9 ;
  struct pci_dev *__cil_tmp10 ;
  struct device *__cil_tmp11 ;
  struct device  const  *__cil_tmp12 ;
  unsigned char *__cil_tmp13 ;
  void *__cil_tmp14 ;
  u8 (*__cil_tmp15)[6U] ;
  void const   *__cil_tmp16 ;
  unsigned char *__cil_tmp17 ;
  void *__cil_tmp18 ;
  u8 (*__cil_tmp19)[6U] ;
  void const   *__cil_tmp20 ;
  u32 __cil_tmp21 ;
  unsigned int __cil_tmp22 ;

  {
  {
  result = 0;
  __cil_tmp8 = (struct net_device  const  *)netdev;
  tmp = netdev_priv(__cil_tmp8);
  adapter = (struct et131x_adapter *)tmp;
  }
  if (new_mtu <= 63) {
    return (-22);
  } else
  if (new_mtu > 9216) {
    return (-22);
  } else {

  }
  {
  netif_stop_queue(netdev);
  et131x_rx_dma_disable(adapter);
  et131x_tx_dma_disable(adapter);
  et131x_disable_interrupts(adapter);
  et131x_handle_send_interrupt(adapter);
  et131x_handle_recv_interrupt(adapter);
  netdev->mtu = (unsigned int )new_mtu;
  et131x_adapter_memory_free(adapter);
  __cil_tmp9 = new_mtu + 14;
  adapter->RegistryJumboPacket = (u32 )__cil_tmp9;
  et131x_soft_reset(adapter);
  result = et131x_adapter_memory_alloc(adapter);
  }
  if (result != 0) {
    {
    __cil_tmp10 = adapter->pdev;
    __cil_tmp11 = & __cil_tmp10->dev;
    __cil_tmp12 = (struct device  const  *)__cil_tmp11;
    dev_warn(__cil_tmp12, "Change MTU failed; couldn\'t re-alloc DMA memory\n");
    }
    return (result);
  } else {

  }
  {
  et131x_init_send(adapter);
  et131x_hwaddr_init(adapter);
  __len = 6UL;
  }
  if (__len > 63UL) {
    {
    __cil_tmp13 = netdev->dev_addr;
    __cil_tmp14 = (void *)__cil_tmp13;
    __cil_tmp15 = & adapter->addr;
    __cil_tmp16 = (void const   *)__cil_tmp15;
    __ret = __memcpy(__cil_tmp14, __cil_tmp16, __len);
    }
  } else {
    {
    __cil_tmp17 = netdev->dev_addr;
    __cil_tmp18 = (void *)__cil_tmp17;
    __cil_tmp19 = & adapter->addr;
    __cil_tmp20 = (void const   *)__cil_tmp19;
    __ret = __builtin_memcpy(__cil_tmp18, __cil_tmp20, __len);
    }
  }
  {
  et131x_adapter_setup(adapter);
  }
  {
  __cil_tmp21 = adapter->Flags;
  __cil_tmp22 = __cil_tmp21 & 8U;
  if (__cil_tmp22 != 0U) {
    {
    et131x_enable_interrupts(adapter);
    }
  } else {

  }
  }
  {
  et131x_rx_dma_enable(adapter);
  et131x_tx_dma_enable(adapter);
  netif_wake_queue(netdev);
  }
  return (result);
}
}
int et131x_set_mac_addr(struct net_device *netdev , void *new_mac ) 
{ int result ;
  struct et131x_adapter *adapter ;
  void *tmp ;
  struct sockaddr *address ;
  int tmp___0 ;
  size_t __len ;
  void *__ret ;
  struct net_device  const  *__cil_tmp10 ;
  struct et131x_adapter *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  char (*__cil_tmp14)[14U] ;
  u8 const   *__cil_tmp15 ;
  unsigned char __cil_tmp16 ;
  unsigned char *__cil_tmp17 ;
  void *__cil_tmp18 ;
  char (*__cil_tmp19)[14U] ;
  void const   *__cil_tmp20 ;
  char (*__cil_tmp21)[16U] ;
  char *__cil_tmp22 ;
  unsigned char *__cil_tmp23 ;
  struct pci_dev *__cil_tmp24 ;
  struct device *__cil_tmp25 ;
  struct device  const  *__cil_tmp26 ;
  u32 __cil_tmp27 ;
  unsigned int __cil_tmp28 ;

  {
  {
  result = 0;
  __cil_tmp10 = (struct net_device  const  *)netdev;
  tmp = netdev_priv(__cil_tmp10);
  adapter = (struct et131x_adapter *)tmp;
  address = (struct sockaddr *)new_mac;
  }
  {
  __cil_tmp11 = (struct et131x_adapter *)0;
  __cil_tmp12 = (unsigned long )__cil_tmp11;
  __cil_tmp13 = (unsigned long )adapter;
  if (__cil_tmp13 == __cil_tmp12) {
    return (-19);
  } else {

  }
  }
  {
  __cil_tmp14 = & address->sa_data;
  __cil_tmp15 = (u8 const   *)__cil_tmp14;
  tmp___0 = is_valid_ether_addr(__cil_tmp15);
  }
  if (tmp___0 == 0) {
    return (-22);
  } else {

  }
  {
  netif_stop_queue(netdev);
  et131x_rx_dma_disable(adapter);
  et131x_tx_dma_disable(adapter);
  et131x_disable_interrupts(adapter);
  et131x_handle_send_interrupt(adapter);
  et131x_handle_recv_interrupt(adapter);
  __cil_tmp16 = netdev->addr_len;
  __len = (size_t )__cil_tmp16;
  __cil_tmp17 = netdev->dev_addr;
  __cil_tmp18 = (void *)__cil_tmp17;
  __cil_tmp19 = & address->sa_data;
  __cil_tmp20 = (void const   *)__cil_tmp19;
  __ret = __builtin_memcpy(__cil_tmp18, __cil_tmp20, __len);
  __cil_tmp21 = & netdev->name;
  __cil_tmp22 = (char *)__cil_tmp21;
  __cil_tmp23 = netdev->dev_addr;
  printk("<6>%s: Setting MAC address to %pM\n", __cil_tmp22, __cil_tmp23);
  et131x_adapter_memory_free(adapter);
  et131x_soft_reset(adapter);
  result = et131x_adapter_memory_alloc(adapter);
  }
  if (result != 0) {
    {
    __cil_tmp24 = adapter->pdev;
    __cil_tmp25 = & __cil_tmp24->dev;
    __cil_tmp26 = (struct device  const  *)__cil_tmp25;
    dev_err(__cil_tmp26, "Change MAC failed; couldn\'t re-alloc DMA memory\n");
    }
    return (result);
  } else {

  }
  {
  et131x_init_send(adapter);
  et131x_hwaddr_init(adapter);
  et131x_adapter_setup(adapter);
  }
  {
  __cil_tmp27 = adapter->Flags;
  __cil_tmp28 = __cil_tmp27 & 8U;
  if (__cil_tmp28 != 0U) {
    {
    et131x_enable_interrupts(adapter);
    }
  } else {

  }
  }
  {
  et131x_rx_dma_enable(adapter);
  et131x_tx_dma_enable(adapter);
  netif_wake_queue(netdev);
  }
  return (result);
}
}
