//
// File created by:  ncverilog
// Do not modify this file
//
/home/user2/vcad19/vcad1968/lab6/lab6-tmp/Lab6/LabC/RAM_tb.v
