#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Sep 24 23:02:54 2020
# Process ID: 32208
# Current directory: /home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.runs/synth_1
# Command line: vivado -log PIPELINE.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PIPELINE.tcl
# Log file: /home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.runs/synth_1/PIPELINE.vds
# Journal file: /home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source PIPELINE.tcl -notrace
Command: synth_design -top PIPELINE -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32295 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1652.559 ; gain = 151.719 ; free physical = 155 ; free virtual = 3536
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PIPELINE' [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/PIPELINE.v:20]
INFO: [Synth 8-6157] synthesizing module 'I_FETCH' [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/new/I_FETCH.v:16]
INFO: [Synth 8-6157] synthesizing module 'THREE_ONE_MUX' [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/THREE_ONE_MUX.v:17]
INFO: [Synth 8-6155] done synthesizing module 'THREE_ONE_MUX' (1#1) [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/THREE_ONE_MUX.v:17]
INFO: [Synth 8-6157] synthesizing module 'PC' [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/sources_1/new/PC.v:16]
INFO: [Synth 8-6155] done synthesizing module 'PC' (2#1) [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/sources_1/new/PC.v:16]
INFO: [Synth 8-6157] synthesizing module 'INSTR_MEM' [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/new/INSTR_MEM.v:17]
INFO: [Synth 8-6155] done synthesizing module 'INSTR_MEM' (3#1) [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/new/INSTR_MEM.v:17]
INFO: [Synth 8-6157] synthesizing module 'INCR' [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/sources_1/new/INCR.v:16]
INFO: [Synth 8-6155] done synthesizing module 'INCR' (4#1) [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/sources_1/new/INCR.v:16]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/sources_1/new/IF_ID.v:16]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (5#1) [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/sources_1/new/IF_ID.v:16]
INFO: [Synth 8-6155] done synthesizing module 'I_FETCH' (6#1) [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/new/I_FETCH.v:16]
INFO: [Synth 8-6157] synthesizing module 'I_DECODE' [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/I_DECODE.v:17]
INFO: [Synth 8-6157] synthesizing module 'CONTROL' [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/CONTROL.v:17]
	Parameter R_Type bound to: 6'b000000 
	Parameter I_Type_ADDI bound to: 6'b001000 
	Parameter I_Type_ORI bound to: 6'b001101 
	Parameter I_Type_LUI bound to: 6'b001111 
	Parameter I_Type_ANDI bound to: 6'b001100 
	Parameter I_Type_BEQ bound to: 6'b000100 
	Parameter I_Type_BNE bound to: 6'b000101 
	Parameter I_Type_LW bound to: 6'b100011 
	Parameter I_Type_SW bound to: 6'b101011 
	Parameter I_Type_SLTI bound to: 6'b001010 
	Parameter I_Type_XORI bound to: 6'b001110 
	Parameter J_Type_J bound to: 6'b000010 
	Parameter J_Type_JAL bound to: 6'b000011 
	Parameter NOP bound to: 6'b100000 
	Parameter HALT bound to: 6'b111111 
INFO: [Synth 8-6155] done synthesizing module 'CONTROL' (7#1) [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/CONTROL.v:17]
INFO: [Synth 8-6157] synthesizing module 'REG' [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/REG.v:17]
INFO: [Synth 8-6155] done synthesizing module 'REG' (8#1) [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/REG.v:17]
INFO: [Synth 8-6157] synthesizing module 'JR_UNIT' [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/new/JR_UNIT.v:22]
	Parameter J_Type_JR bound to: 6'b001000 
	Parameter J_Type_J bound to: 6'b000010 
INFO: [Synth 8-6155] done synthesizing module 'JR_UNIT' (9#1) [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/new/JR_UNIT.v:22]
INFO: [Synth 8-6157] synthesizing module 'S_EXTEND' [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/S_EXTEND.v:17]
	Parameter IN_SIZE bound to: 16 - type: integer 
	Parameter OUT_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'S_EXTEND' (10#1) [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/S_EXTEND.v:17]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/ID_EX.v:17]
	Parameter J_Type_JAL bound to: 6'b000011 
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (11#1) [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/ID_EX.v:17]
INFO: [Synth 8-6157] synthesizing module 'MUX' [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/sources_1/new/MUX.v:16]
INFO: [Synth 8-6155] done synthesizing module 'MUX' (12#1) [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/sources_1/new/MUX.v:16]
INFO: [Synth 8-6157] synthesizing module 'BRANCH_UNIT' [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/new/BRANCH_UNIT.v:60]
INFO: [Synth 8-6155] done synthesizing module 'BRANCH_UNIT' (13#1) [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/new/BRANCH_UNIT.v:60]
INFO: [Synth 8-6157] synthesizing module 'ADDER' [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/ADDER.v:17]
INFO: [Synth 8-6155] done synthesizing module 'ADDER' (14#1) [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/ADDER.v:17]
INFO: [Synth 8-6155] done synthesizing module 'I_DECODE' (15#1) [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/I_DECODE.v:17]
INFO: [Synth 8-6157] synthesizing module 'I_EXECUTE' [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/I_EXECUTE.v:17]
INFO: [Synth 8-6157] synthesizing module 'ALU_MUX' [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/ALU_MUX.v:17]
INFO: [Synth 8-6155] done synthesizing module 'ALU_MUX' (16#1) [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/ALU_MUX.v:17]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/ALU.v:17]
	Parameter AND bound to: 4'b0000 
	Parameter OR bound to: 4'b0001 
	Parameter ADD bound to: 4'b0010 
	Parameter SLL bound to: 4'b0011 
	Parameter SRL bound to: 4'b0100 
	Parameter SRA bound to: 4'b0101 
	Parameter SUB bound to: 4'b0110 
	Parameter SLT bound to: 4'b0111 
	Parameter LUI bound to: 4'b1001 
	Parameter XOR bound to: 4'b1010 
	Parameter NOR bound to: 4'b1011 
	Parameter SLLV bound to: 4'b1100 
	Parameter SRLV bound to: 4'b1101 
	Parameter SRAV bound to: 4'b1110 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (17#1) [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/ALU.v:17]
INFO: [Synth 8-6157] synthesizing module 'ALU_CONTROL' [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/ALU_CONTROL.v:17]
	Parameter HALT bound to: 6'b111111 
	Parameter R_Type_SLL bound to: 6'b000000 
	Parameter R_Type_SRL bound to: 6'b000010 
	Parameter R_Type_SRA bound to: 6'b000011 
	Parameter R_Type_SLLV bound to: 6'b000100 
	Parameter R_Type_SRLV bound to: 6'b000110 
	Parameter R_Type_SRAV bound to: 6'b000111 
	Parameter R_Type_JR bound to: 6'b001000 
	Parameter R_Type_ADD bound to: 6'b100000 
	Parameter R_Type_ADDU bound to: 6'b100001 
	Parameter R_Type_SUB bound to: 6'b100010 
	Parameter R_Type_SUBU bound to: 6'b100011 
	Parameter R_Type_AND bound to: 6'b100100 
	Parameter R_Type_OR bound to: 6'b100101 
	Parameter R_Type_XOR bound to: 6'b100110 
	Parameter R_Type_NOR bound to: 6'b100111 
	Parameter R_Type_SLT bound to: 6'b101010 
	Parameter I_Type_ADDI bound to: 6'b001000 
	Parameter I_Type_SLTI bound to: 6'b001010 
	Parameter I_Type_ANDI bound to: 6'b001100 
	Parameter I_Type_ORI bound to: 6'b001101 
	Parameter I_Type_XORI bound to: 6'b001110 
	Parameter I_Type_LUI bound to: 6'b001111 
	Parameter J_Type_JAL bound to: 6'b000011 
INFO: [Synth 8-6155] done synthesizing module 'ALU_CONTROL' (18#1) [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/ALU_CONTROL.v:17]
INFO: [Synth 8-6157] synthesizing module 'BOTTOM_MUX' [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/BOTTOM_MUX.v:17]
INFO: [Synth 8-6155] done synthesizing module 'BOTTOM_MUX' (19#1) [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/BOTTOM_MUX.v:17]
INFO: [Synth 8-6157] synthesizing module 'JAL_UNIT' [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/new/JAL_UNIT.v:23]
	Parameter J_Type_JAL bound to: 6'b000011 
INFO: [Synth 8-6155] done synthesizing module 'JAL_UNIT' (20#1) [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/new/JAL_UNIT.v:23]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/EX_MEM.v:17]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (21#1) [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/EX_MEM.v:17]
INFO: [Synth 8-6155] done synthesizing module 'I_EXECUTE' (22#1) [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/I_EXECUTE.v:17]
INFO: [Synth 8-6157] synthesizing module 'MEM' [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/MEM.v:17]
INFO: [Synth 8-6157] synthesizing module 'D_MEM' [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/D_MEM.v:17]
INFO: [Synth 8-6155] done synthesizing module 'D_MEM' (23#1) [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/D_MEM.v:17]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/MEM_WB.v:17]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (24#1) [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/MEM_WB.v:17]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (25#1) [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/MEM.v:17]
INFO: [Synth 8-6157] synthesizing module 'WB' [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/sources_1/imports/MIPS/WB.v:17]
INFO: [Synth 8-6155] done synthesizing module 'WB' (26#1) [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/sources_1/imports/MIPS/WB.v:17]
INFO: [Synth 8-6157] synthesizing module 'FORWARDING_UNIT' [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/FORWARDING_UNIT.v:17]
INFO: [Synth 8-6155] done synthesizing module 'FORWARDING_UNIT' (27#1) [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/FORWARDING_UNIT.v:17]
INFO: [Synth 8-6157] synthesizing module 'HAZARD_DETECTION_UNIT' [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/new/HAZARD_DETECTION_UNIT.v:22]
INFO: [Synth 8-6155] done synthesizing module 'HAZARD_DETECTION_UNIT' (28#1) [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/new/HAZARD_DETECTION_UNIT.v:22]
INFO: [Synth 8-6157] synthesizing module 'BRANCH_FORWARDING_UNIT' [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/new/BRANCH_FORWARDING_UNIT.v:22]
INFO: [Synth 8-6155] done synthesizing module 'BRANCH_FORWARDING_UNIT' (29#1) [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/new/BRANCH_FORWARDING_UNIT.v:22]
INFO: [Synth 8-6157] synthesizing module 'DEBUG_UNIT' [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/new/DEBUG_UNIT.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DEBUG_UNIT' (30#1) [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/new/DEBUG_UNIT.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PIPELINE' (31#1) [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/PIPELINE.v:20]
WARNING: [Synth 8-3331] design D_MEM has unconnected port rst
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[31]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[30]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[29]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[28]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[27]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[26]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[25]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[24]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[23]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[22]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[21]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[20]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[19]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[18]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[17]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[16]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[15]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[14]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[13]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[12]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[11]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[10]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[9]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[8]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[7]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port rst
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port enable
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[31]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[30]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[29]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[28]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[27]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[26]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[25]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[24]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[23]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[22]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[21]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[20]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[19]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[18]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[17]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[16]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[15]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[14]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[13]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[12]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[11]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[10]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[9]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[8]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[7]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[31]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[30]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[29]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[28]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[27]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[26]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[25]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[24]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[23]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[22]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[21]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[20]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[19]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[18]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[17]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[16]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[15]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[14]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[13]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[12]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[11]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[10]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[9]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[8]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1706.309 ; gain = 205.469 ; free physical = 210 ; free virtual = 3557
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1712.246 ; gain = 211.406 ; free physical = 209 ; free virtual = 3555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1712.246 ; gain = 211.406 ; free physical = 209 ; free virtual = 3555
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/constrs_1/imports/src/Basys3.xdc]
Finished Parsing XDC File [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/constrs_1/imports/src/Basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/constrs_1/imports/src/Basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PIPELINE_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PIPELINE_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1857.887 ; gain = 0.000 ; free physical = 137 ; free virtual = 3455
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1857.887 ; gain = 0.000 ; free physical = 136 ; free virtual = 3455
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1857.887 ; gain = 357.047 ; free physical = 213 ; free virtual = 3534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1857.887 ; gain = 357.047 ; free physical = 214 ; free virtual = 3534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1857.887 ; gain = 357.047 ; free physical = 208 ; free virtual = 3529
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "WB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "EX" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "J" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "B" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BEQ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BNE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "select" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1857.887 ; gain = 357.047 ; free physical = 196 ; free virtual = 3518
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 13    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	  16 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module THREE_ONE_MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module INSTR_MEM 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module INCR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module IF_ID 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module CONTROL 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 4     
Module JR_UNIT 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module ID_EX 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ADDER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module ALU_MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module ALU_CONTROL 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
Module BOTTOM_MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module JAL_UNIT 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module EX_MEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module D_MEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module MEM_WB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module FORWARDING_UNIT 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 2     
Module BRANCH_FORWARDING_UNIT 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module DEBUG_UNIT 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design I_FETCH has unconnected port addr_wire[31]
WARNING: [Synth 8-3331] design I_FETCH has unconnected port addr_wire[30]
WARNING: [Synth 8-3331] design I_FETCH has unconnected port addr_wire[29]
WARNING: [Synth 8-3331] design I_FETCH has unconnected port addr_wire[28]
WARNING: [Synth 8-3331] design I_FETCH has unconnected port addr_wire[27]
WARNING: [Synth 8-3331] design I_FETCH has unconnected port addr_wire[26]
WARNING: [Synth 8-3331] design I_FETCH has unconnected port addr_wire[25]
WARNING: [Synth 8-3331] design I_FETCH has unconnected port addr_wire[24]
WARNING: [Synth 8-3331] design I_FETCH has unconnected port addr_wire[23]
WARNING: [Synth 8-3331] design I_FETCH has unconnected port addr_wire[22]
WARNING: [Synth 8-3331] design I_FETCH has unconnected port addr_wire[21]
WARNING: [Synth 8-3331] design I_FETCH has unconnected port addr_wire[20]
WARNING: [Synth 8-3331] design I_FETCH has unconnected port addr_wire[19]
WARNING: [Synth 8-3331] design I_FETCH has unconnected port addr_wire[18]
WARNING: [Synth 8-3331] design I_FETCH has unconnected port addr_wire[17]
WARNING: [Synth 8-3331] design I_FETCH has unconnected port addr_wire[16]
WARNING: [Synth 8-3331] design I_FETCH has unconnected port addr_wire[15]
WARNING: [Synth 8-3331] design I_FETCH has unconnected port addr_wire[14]
WARNING: [Synth 8-3331] design I_FETCH has unconnected port addr_wire[13]
WARNING: [Synth 8-3331] design I_FETCH has unconnected port addr_wire[12]
WARNING: [Synth 8-3331] design I_FETCH has unconnected port addr_wire[11]
WARNING: [Synth 8-3331] design I_FETCH has unconnected port addr_wire[10]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'FETCH/pc/PC_reg_rep[0]' (FDRE) to 'FETCH/pc/PC_reg[0]'
INFO: [Synth 8-3886] merging instance 'FETCH/pc/PC_reg_rep[1]' (FDRE) to 'FETCH/pc/PC_reg[1]'
INFO: [Synth 8-3886] merging instance 'FETCH/pc/PC_reg_rep[2]' (FDRE) to 'FETCH/pc/PC_reg[2]'
INFO: [Synth 8-3886] merging instance 'FETCH/pc/PC_reg_rep[3]' (FDRE) to 'FETCH/pc/PC_reg[3]'
INFO: [Synth 8-3886] merging instance 'FETCH/pc/PC_reg_rep[4]' (FDRE) to 'FETCH/pc/PC_reg[4]'
INFO: [Synth 8-3886] merging instance 'FETCH/pc/PC_reg_rep[5]' (FDRE) to 'FETCH/pc/PC_reg[5]'
INFO: [Synth 8-3886] merging instance 'FETCH/pc/PC_reg_rep[6]' (FDRE) to 'FETCH/pc/PC_reg[6]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/s_extendout_reg[30]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[15]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/s_extendout_reg[22]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[15]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/s_extendout_reg[26]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[15]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/s_extendout_reg[18]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[15]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/s_extendout_reg[28]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[15]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/s_extendout_reg[20]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[15]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/s_extendout_reg[24]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[15]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/s_extendout_reg[16]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[15]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/s_extendout_reg[29]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[15]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/s_extendout_reg[21]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[15]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/s_extendout_reg[25]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[15]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/s_extendout_reg[17]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[15]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/s_extendout_reg[27]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[15]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/s_extendout_reg[19]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[15]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/s_extendout_reg[23]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[15]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/s_extendout_reg[31]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[15]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/shamt_out_reg[4]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[10]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/shamt_out_reg[3]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[9]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/shamt_out_reg[2]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[8]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/shamt_out_reg[1]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[7]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/shamt_out_reg[0]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[6]'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'FETCH/if_id/flush_reg/Q' [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/sources_1/new/IF_ID.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/sources_1/new/IF_ID.v:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/sources_1/new/IF_ID.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'DU/enable_reg/Q' [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/new/DEBUG_UNIT.v:68]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/new/DEBUG_UNIT.v:68]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/new/DEBUG_UNIT.v:68]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1857.887 ; gain = 357.047 ; free physical = 142 ; free virtual = 3446
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1857.887 ; gain = 357.047 ; free physical = 134 ; free virtual = 3045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1857.887 ; gain = 357.047 ; free physical = 134 ; free virtual = 3046
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1857.887 ; gain = 357.047 ; free physical = 132 ; free virtual = 3044
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1857.887 ; gain = 357.047 ; free physical = 495 ; free virtual = 3402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1857.887 ; gain = 357.047 ; free physical = 495 ; free virtual = 3402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1857.887 ; gain = 357.047 ; free physical = 495 ; free virtual = 3402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1857.887 ; gain = 357.047 ; free physical = 495 ; free virtual = 3402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1857.887 ; gain = 357.047 ; free physical = 502 ; free virtual = 3409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1857.887 ; gain = 357.047 ; free physical = 502 ; free virtual = 3409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    16|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1857.887 ; gain = 357.047 ; free physical = 502 ; free virtual = 3409
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 6 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1857.887 ; gain = 211.406 ; free physical = 547 ; free virtual = 3454
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1857.895 ; gain = 357.047 ; free physical = 547 ; free virtual = 3454
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1857.895 ; gain = 0.000 ; free physical = 495 ; free virtual = 3404
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
109 Infos, 100 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 1857.895 ; gain = 452.492 ; free physical = 592 ; free virtual = 3501
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1857.895 ; gain = 0.000 ; free physical = 592 ; free virtual = 3502
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/gerac/Pipeline_MIPS32bits/TP4_MIPS_V2/TP4_MIPS.runs/synth_1/PIPELINE.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PIPELINE_utilization_synth.rpt -pb PIPELINE_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 24 23:03:57 2020...
