Reading OpenROAD database at '/Users/junpeng/openlane2/netlist_mid_ad_min/src/netlist_3/runs/physical_design/34-openroad-resizertimingpostgrt/netlist_3.odb'…
Reading library file at '/Users/junpeng/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/fvqq0703nb8y0f998v8hgg5l6mjj8gb5-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1.6
[INFO] Setting input delay to: 1.6
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   netlist_3
Die area:                 ( 0 0 ) ( 300000 300000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     3161
Number of terminals:      108
Number of snets:          2
Number of nets:           1043

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 308.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 44490.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 9014.
[INFO DRT-0033] via shape region query size = 1030.
[INFO DRT-0033] met2 shape region query size = 670.
[INFO DRT-0033] via2 shape region query size = 824.
[INFO DRT-0033] met3 shape region query size = 672.
[INFO DRT-0033] via3 shape region query size = 824.
[INFO DRT-0033] met4 shape region query size = 222.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1161 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 302 unique inst patterns.
[INFO DRT-0084]   Complete 916 groups.
#scanned instances     = 3161
#unique  instances     = 308
#stdCellGenAp          = 9644
#stdCellValidPlanarAp  = 264
#stdCellValidViaAp     = 6987
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 3250
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:30, elapsed time = 00:00:04, memory = 121.73 (MB), peak = 121.73 (MB)

Number of guides:     9439

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 43 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 43 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 3184.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 2783.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1512.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 80.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 4.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 4700 vertical wires in 1 frboxes and 2863 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 284 vertical wires in 1 frboxes and 818 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 134.19 (MB), peak = 139.28 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 134.55 (MB), peak = 139.28 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 177.28 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 205.69 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 217.64 (MB).
    Completing 40% with 74 violations.
    elapsed time = 00:00:00, memory = 250.08 (MB).
    Completing 50% with 74 violations.
    elapsed time = 00:00:00, memory = 266.58 (MB).
    Completing 60% with 158 violations.
    elapsed time = 00:00:01, memory = 279.23 (MB).
    Completing 70% with 158 violations.
    elapsed time = 00:00:01, memory = 280.16 (MB).
    Completing 80% with 158 violations.
    elapsed time = 00:00:01, memory = 287.25 (MB).
    Completing 90% with 251 violations.
    elapsed time = 00:00:01, memory = 321.44 (MB).
    Completing 100% with 358 violations.
    elapsed time = 00:00:02, memory = 321.80 (MB).
[INFO DRT-0199]   Number of violations = 650.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        5     75     16      8
Min Hole             0      1      0      0
Recheck              0    199     85      8
Short                0    217     36      0
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:02, memory = 336.70 (MB), peak = 575.11 (MB)
Total wire length = 52505 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 26037 um.
Total wire length on LAYER met2 = 25015 um.
Total wire length on LAYER met3 = 1297 um.
Total wire length on LAYER met4 = 155 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 8434.
Up-via summary (total 8434):.

-----------------------
 FR_MASTERSLICE       0
            li1    4027
           met1    4296
           met2     103
           met3       8
           met4       0
-----------------------
                   8434


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 650 violations.
    elapsed time = 00:00:00, memory = 337.42 (MB).
    Completing 20% with 650 violations.
    elapsed time = 00:00:00, memory = 337.62 (MB).
    Completing 30% with 650 violations.
    elapsed time = 00:00:00, memory = 338.89 (MB).
    Completing 40% with 504 violations.
    elapsed time = 00:00:00, memory = 355.94 (MB).
    Completing 50% with 504 violations.
    elapsed time = 00:00:00, memory = 355.98 (MB).
    Completing 60% with 403 violations.
    elapsed time = 00:00:01, memory = 356.22 (MB).
    Completing 70% with 403 violations.
    elapsed time = 00:00:01, memory = 356.34 (MB).
    Completing 80% with 403 violations.
    elapsed time = 00:00:01, memory = 357.16 (MB).
    Completing 90% with 232 violations.
    elapsed time = 00:00:01, memory = 361.50 (MB).
    Completing 100% with 160 violations.
    elapsed time = 00:00:02, memory = 361.52 (MB).
[INFO DRT-0199]   Number of violations = 161.
Viol/Layer        met1   met2
Metal Spacing       28     11
Min Hole             1      0
Recheck              1      0
Short              119      1
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:02, memory = 390.67 (MB), peak = 626.38 (MB)
Total wire length = 52107 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 25912 um.
Total wire length on LAYER met2 = 24741 um.
Total wire length on LAYER met3 = 1292 um.
Total wire length on LAYER met4 = 161 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 8323.
Up-via summary (total 8323):.

-----------------------
 FR_MASTERSLICE       0
            li1    4022
           met1    4183
           met2     110
           met3       8
           met4       0
-----------------------
                   8323


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 161 violations.
    elapsed time = 00:00:00, memory = 390.67 (MB).
    Completing 20% with 161 violations.
    elapsed time = 00:00:00, memory = 390.67 (MB).
    Completing 30% with 161 violations.
    elapsed time = 00:00:00, memory = 390.73 (MB).
    Completing 40% with 161 violations.
    elapsed time = 00:00:00, memory = 390.73 (MB).
    Completing 50% with 161 violations.
    elapsed time = 00:00:00, memory = 390.84 (MB).
    Completing 60% with 141 violations.
    elapsed time = 00:00:00, memory = 390.84 (MB).
    Completing 70% with 141 violations.
    elapsed time = 00:00:00, memory = 390.84 (MB).
    Completing 80% with 141 violations.
    elapsed time = 00:00:01, memory = 390.84 (MB).
    Completing 90% with 128 violations.
    elapsed time = 00:00:01, memory = 398.47 (MB).
    Completing 100% with 157 violations.
    elapsed time = 00:00:01, memory = 398.48 (MB).
[INFO DRT-0199]   Number of violations = 157.
Viol/Layer        met1   met2
Metal Spacing       36      5
Short              115      1
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:01, memory = 412.12 (MB), peak = 649.12 (MB)
Total wire length = 51904 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 25889 um.
Total wire length on LAYER met2 = 24582 um.
Total wire length on LAYER met3 = 1275 um.
Total wire length on LAYER met4 = 157 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 8323.
Up-via summary (total 8323):.

-----------------------
 FR_MASTERSLICE       0
            li1    4022
           met1    4186
           met2     107
           met3       8
           met4       0
-----------------------
                   8323


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 157 violations.
    elapsed time = 00:00:00, memory = 412.12 (MB).
    Completing 20% with 157 violations.
    elapsed time = 00:00:00, memory = 412.12 (MB).
    Completing 30% with 157 violations.
    elapsed time = 00:00:00, memory = 412.30 (MB).
    Completing 40% with 99 violations.
    elapsed time = 00:00:00, memory = 412.30 (MB).
    Completing 50% with 99 violations.
    elapsed time = 00:00:00, memory = 412.30 (MB).
    Completing 60% with 59 violations.
    elapsed time = 00:00:00, memory = 411.30 (MB).
    Completing 70% with 59 violations.
    elapsed time = 00:00:00, memory = 411.30 (MB).
    Completing 80% with 59 violations.
    elapsed time = 00:00:00, memory = 411.34 (MB).
    Completing 90% with 45 violations.
    elapsed time = 00:00:00, memory = 411.34 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 411.34 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 414.36 (MB), peak = 651.73 (MB)
Total wire length = 51886 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 25750 um.
Total wire length on LAYER met2 = 24614 um.
Total wire length on LAYER met3 = 1364 um.
Total wire length on LAYER met4 = 157 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 8395.
Up-via summary (total 8395):.

-----------------------
 FR_MASTERSLICE       0
            li1    4022
           met1    4242
           met2     123
           met3       8
           met4       0
-----------------------
                   8395


[INFO DRT-0198] Complete detail routing.
Total wire length = 51886 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 25750 um.
Total wire length on LAYER met2 = 24614 um.
Total wire length on LAYER met3 = 1364 um.
Total wire length on LAYER met4 = 157 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 8395.
Up-via summary (total 8395):.

-----------------------
 FR_MASTERSLICE       0
            li1    4022
           met1    4242
           met2     123
           met3       8
           met4       0
-----------------------
                   8395


[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:07, memory = 414.36 (MB), peak = 651.73 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/Users/junpeng/openlane2/netlist_mid_ad_min/src/netlist_3/runs/physical_design/36-openroad-detailedrouting/netlist_3.odb'…
Writing netlist to '/Users/junpeng/openlane2/netlist_mid_ad_min/src/netlist_3/runs/physical_design/36-openroad-detailedrouting/netlist_3.nl.v'…
Writing powered netlist to '/Users/junpeng/openlane2/netlist_mid_ad_min/src/netlist_3/runs/physical_design/36-openroad-detailedrouting/netlist_3.pnl.v'…
Writing layout to '/Users/junpeng/openlane2/netlist_mid_ad_min/src/netlist_3/runs/physical_design/36-openroad-detailedrouting/netlist_3.def'…
Writing timing constraints to '/Users/junpeng/openlane2/netlist_mid_ad_min/src/netlist_3/runs/physical_design/36-openroad-detailedrouting/netlist_3.sdc'…
