
---------- Begin Simulation Statistics ----------
final_tick                               1276316317000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62250                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702168                       # Number of bytes of host memory used
host_op_rate                                    62432                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23077.73                       # Real time elapsed on the host
host_tick_rate                               55305104                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436586015                       # Number of instructions simulated
sim_ops                                    1440789772                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.276316                       # Number of seconds simulated
sim_ticks                                1276316317000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.958634                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              180846972                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           205604572                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         17604328                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        278031456                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          22351246                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       23643463                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1292217                       # Number of indirect misses.
system.cpu0.branchPred.lookups              351494511                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188168                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100291                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10859592                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329545244                       # Number of branches committed
system.cpu0.commit.bw_lim_events             39907711                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309774                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       71566142                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316547493                       # Number of instructions committed
system.cpu0.commit.committedOps            1318651071                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2365992652                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.557335                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.332230                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1732122489     73.21%     73.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    370652629     15.67%     88.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    106738111      4.51%     93.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     77175313      3.26%     96.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     22667248      0.96%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      9000959      0.38%     97.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6036538      0.26%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1691654      0.07%     98.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     39907711      1.69%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2365992652                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143292                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273919294                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405170795                       # Number of loads committed
system.cpu0.commit.membars                    4203743                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203749      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742060847     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831786      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271078     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151183730     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318651071                       # Class of committed instruction
system.cpu0.commit.refs                     558454832                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316547493                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318651071                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.932463                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.932463                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            492953213                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6748040                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           179474629                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1422059487                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               901794846                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                970654284                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10869112                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             14453599                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6648631                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  351494511                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                237250624                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1469525421                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4175363                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           74                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1450577768                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               35227696                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.138156                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         895780736                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         203198218                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.570156                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2382920086                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.609623                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.900600                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1361823998     57.15%     57.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               757674993     31.80%     88.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               138664523      5.82%     94.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               101734740      4.27%     99.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13503565      0.57%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4957338      0.21%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  356791      0.01%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101346      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2102792      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2382920086                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      161259076                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10971296                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               338722519                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.542108                       # Inst execution rate
system.cpu0.iew.exec_refs                   595243996                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 159391661                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              377503298                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            436289349                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106627                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          8477708                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           160059210                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1390151840                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            435852335                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4376950                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1379220022                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1644696                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             12513876                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10869112                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             16944387                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       286613                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        25956785                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        54135                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8573                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4733342                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     31118553                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6775173                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8573                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       746287                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10225009                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                640387000                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1368195811                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.830316                       # average fanout of values written-back
system.cpu0.iew.wb_producers                531723632                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.537775                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1368322098                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1693680276                       # number of integer regfile reads
system.cpu0.int_regfile_writes              879984629                       # number of integer regfile writes
system.cpu0.ipc                              0.517474                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.517474                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205612      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            768455427     55.54%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11847028      0.86%     56.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100421      0.15%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           439558889     31.77%     88.62% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          157429551     11.38%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1383596974                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     49                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 95                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                46                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3910201                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002826                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1248529     31.93%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     31.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2083682     53.29%     85.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               577987     14.78%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1383301514                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5154262577                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1368195765                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1461660692                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1383841245                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1383596974                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310595                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       71500762                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           238439                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           821                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     23323885                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2382920086                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.580631                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.852884                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1413247526     59.31%     59.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          668094632     28.04%     87.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          219522324      9.21%     96.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           63947653      2.68%     99.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11675703      0.49%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2446607      0.10%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2522729      0.11%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1160782      0.05%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             302130      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2382920086                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.543828                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         20658530                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1565306                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           436289349                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          160059210                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1894                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2544179162                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8453725                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              409865196                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845195303                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14958010                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               917127945                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              27325750                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                25585                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1733460861                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1411195259                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          915018136                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                960577733                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              41419199                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10869112                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             84318603                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                69822822                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1733460821                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        161497                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5855                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 33737519                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5852                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3716278000                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2797396346                       # The number of ROB writes
system.cpu0.timesIdled                       25256036                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1861                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            82.976076                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20957684                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            25257502                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2794646                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31164969                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1077834                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1107758                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           29924                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35779842                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        53087                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100000                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1992178                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28114188                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4070179                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300677                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       17029110                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120038522                       # Number of instructions committed
system.cpu1.commit.committedOps             122138701                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    486127248                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.251248                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.013080                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    437130518     89.92%     89.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24460899      5.03%     94.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      7794058      1.60%     96.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7350049      1.51%     98.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2008064      0.41%     98.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       788525      0.16%     98.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2171466      0.45%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       353490      0.07%     99.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4070179      0.84%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    486127248                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797267                       # Number of function calls committed.
system.cpu1.commit.int_insts                116576252                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30171701                       # Number of loads committed
system.cpu1.commit.membars                    4200117                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200117      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76649703     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32271701     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9017036      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122138701                       # Class of committed instruction
system.cpu1.commit.refs                      41288749                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120038522                       # Number of Instructions Simulated
system.cpu1.committedOps                    122138701                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.087143                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.087143                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            395670103                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               805559                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19861614                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             146710020                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22037241                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 64703291                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1993840                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1354879                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5165703                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35779842                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 20994448                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    463793767                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               403394                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     152112500                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5592616                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.072929                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          22980102                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22035518                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.310045                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         489570178                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.314998                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.753218                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               392228812     80.12%     80.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                62811789     12.83%     92.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                17389910      3.55%     96.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                13255719      2.71%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2886277      0.59%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  676761      0.14%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  320784      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       8      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     118      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           489570178                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1044455                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2068227                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30668736                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.273309                       # Inst execution rate
system.cpu1.iew.exec_refs                    45784794                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11538422                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              321335318                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34517976                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100677                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2359492                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12002025                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          139131482                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34246372                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1905745                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            134089585                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1546317                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6757679                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1993840                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11138329                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       163797                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          990944                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        48537                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2215                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        18273                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4346275                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       884977                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2215                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       544653                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1523574                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 79374135                       # num instructions consuming a value
system.cpu1.iew.wb_count                    132255726                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.829905                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 65872981                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.269572                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     132329918                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               169971463                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89049751                       # number of integer regfile writes
system.cpu1.ipc                              0.244670                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.244670                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200224      3.09%      3.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85511540     62.88%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36745991     27.02%     92.99% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9537428      7.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             135995330                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3040006                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022354                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 658262     21.65%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1866111     61.39%     83.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               515630     16.96%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             134835097                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         764838708                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    132255714                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        156125952                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 132830577                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                135995330                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300905                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       16992780                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           237891                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           228                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7329312                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    489570178                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.277785                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.772823                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          408875082     83.52%     83.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           48697505      9.95%     93.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19754235      4.04%     97.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5702116      1.16%     98.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4075766      0.83%     99.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1073080      0.22%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             929717      0.19%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             265175      0.05%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             197502      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      489570178                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.277194                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13664252                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1305938                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34517976                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12002025                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    107                       # number of misc regfile reads
system.cpu1.numCycles                       490614633                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2062012064                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              347496284                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81671600                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              13961157                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                25354300                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4659527                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                49652                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            183296279                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             144179154                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           97047634                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 64927503                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              30110933                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1993840                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             49781067                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                15376034                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       183296267                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         17184                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               626                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 30215256                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           626                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   621224542                       # The number of ROB reads
system.cpu1.rob.rob_writes                  281787331                       # The number of ROB writes
system.cpu1.timesIdled                          37159                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          8837497                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2076871                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            11903102                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              45782                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2109014                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     11505219                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      22940251                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       474524                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       137805                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     64737026                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6031127                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    129474172                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6168932                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1276316317000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8033083                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3840268                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7594650                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              378                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            269                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3471277                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3471272                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8033083                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           325                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     34444605                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               34444605                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    982055872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               982055872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              549                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          11505332                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                11505332    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            11505332                       # Request fanout histogram
system.membus.respLayer1.occupancy        60112314346                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         40829620671                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1276316317000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1276316317000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1276316317000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1276316317000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1276316317000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1276316317000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1276316317000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1276316317000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1276316317000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1276316317000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1056716125                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   883902003.288202                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      3135500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2161860000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1272089452500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4226864500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1276316317000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    201289836                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       201289836                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    201289836                       # number of overall hits
system.cpu0.icache.overall_hits::total      201289836                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     35960788                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      35960788                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     35960788                       # number of overall misses
system.cpu0.icache.overall_misses::total     35960788                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 472381614999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 472381614999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 472381614999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 472381614999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    237250624                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    237250624                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    237250624                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    237250624                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.151573                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.151573                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.151573                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.151573                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13136.019572                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13136.019572                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13136.019572                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13136.019572                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2108                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               50                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.160000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     32809414                       # number of writebacks
system.cpu0.icache.writebacks::total         32809414                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3151341                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3151341                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3151341                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3151341                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     32809447                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     32809447                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     32809447                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     32809447                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 410056134000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 410056134000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 410056134000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 410056134000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.138290                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.138290                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.138290                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.138290                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12498.111718                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12498.111718                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12498.111718                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12498.111718                       # average overall mshr miss latency
system.cpu0.icache.replacements              32809414                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    201289836                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      201289836                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     35960788                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     35960788                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 472381614999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 472381614999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    237250624                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    237250624                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.151573                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.151573                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13136.019572                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13136.019572                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3151341                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3151341                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     32809447                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     32809447                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 410056134000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 410056134000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.138290                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.138290                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12498.111718                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12498.111718                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1276316317000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999955                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          234099055                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         32809414                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.135118                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999955                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        507310694                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       507310694                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1276316317000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    509400037                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       509400037                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    509400037                       # number of overall hits
system.cpu0.dcache.overall_hits::total      509400037                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     45816214                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      45816214                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     45816214                       # number of overall misses
system.cpu0.dcache.overall_misses::total     45816214                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1838528466621                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1838528466621                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1838528466621                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1838528466621                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    555216251                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    555216251                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    555216251                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    555216251                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.082520                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.082520                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.082520                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.082520                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 40128.336807                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 40128.336807                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 40128.336807                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 40128.336807                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     22224396                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       601058                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           319021                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6468                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    69.664367                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    92.927953                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     29258613                       # number of writebacks
system.cpu0.dcache.writebacks::total         29258613                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17468523                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17468523                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17468523                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17468523                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     28347691                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     28347691                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     28347691                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     28347691                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 603486062310                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 603486062310                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 603486062310                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 603486062310                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.051057                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.051057                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.051057                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.051057                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21288.720210                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21288.720210                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21288.720210                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21288.720210                       # average overall mshr miss latency
system.cpu0.dcache.replacements              29258613                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    369011751                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      369011751                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     35024627                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     35024627                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1070406686000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1070406686000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    404036378                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    404036378                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.086687                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.086687                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 30561.544196                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30561.544196                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10643807                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10643807                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     24380820                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     24380820                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 429908094500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 429908094500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.060343                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.060343                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17633.044930                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17633.044930                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    140388286                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     140388286                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10791587                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10791587                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 768121780621                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 768121780621                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151179873                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151179873                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.071382                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.071382                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 71177.833309                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71177.833309                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6824716                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6824716                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3966871                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3966871                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 173577967810                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 173577967810                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.026239                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.026239                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 43756.897517                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 43756.897517                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2091                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2091                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1854                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1854                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     14110000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     14110000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.469962                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.469962                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7610.571737                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7610.571737                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1843                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1843                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       677000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       677000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002788                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002788                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 61545.454545                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61545.454545                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3737                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3737                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          135                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          135                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       666500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       666500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3872                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3872                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.034866                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.034866                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4937.037037                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4937.037037                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          135                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          135                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       531500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       531500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.034866                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.034866                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3937.037037                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3937.037037                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188462                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188462                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       911829                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       911829                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92448827000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92448827000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100291                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100291                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434144                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434144                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101388.338164                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101388.338164                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       911829                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       911829                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91536998000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91536998000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434144                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434144                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100388.338164                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100388.338164                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1276316317000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999225                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          539852530                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         29259233                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            18.450673                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999225                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1143907983                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1143907983                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1276316317000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            32694676                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            25829877                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               41601                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              313272                       # number of demand (read+write) hits
system.l2.demand_hits::total                 58879426                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           32694676                       # number of overall hits
system.l2.overall_hits::.cpu0.data           25829877                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              41601                       # number of overall hits
system.l2.overall_hits::.cpu1.data             313272                       # number of overall hits
system.l2.overall_hits::total                58879426                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            114768                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3428203                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              7475                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2304148                       # number of demand (read+write) misses
system.l2.demand_misses::total                5854594                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           114768                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3428203                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             7475                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2304148                       # number of overall misses
system.l2.overall_misses::total               5854594                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   9782003997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 371785703358                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    692892499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 256864904467                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     639125504321                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   9782003997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 371785703358                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    692892499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 256864904467                       # number of overall miss cycles
system.l2.overall_miss_latency::total    639125504321                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        32809444                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        29258080                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           49076                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2617420                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             64734020                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       32809444                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       29258080                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          49076                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2617420                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            64734020                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003498                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.117171                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.152315                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.880313                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.090441                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003498                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.117171                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.152315                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.880313                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.090441                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85232.852337                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108449.150578                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92694.648696                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111479.342675                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109166.494606                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85232.852337                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108449.150578                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92694.648696                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111479.342675                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109166.494606                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             237748                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7728                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.764493                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5468686                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3840268                       # number of writebacks
system.l2.writebacks::total                   3840268                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         134658                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             82                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          11530                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              146305                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        134658                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            82                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         11530                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             146305                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       114733                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3293545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7393                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2292618                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5708289                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       114733                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3293545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7393                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2292618                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5855065                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         11563354                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   8632253497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 329199481239                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    614299999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 233062144039                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 571508178774                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   8632253497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 329199481239                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    614299999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 233062144039                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 561224695170                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1132732873944                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003497                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.112569                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.150644                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.875908                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.088181                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003497                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.112569                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.150644                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.875908                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.178629                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75237.756330                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 99952.932551                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83092.114027                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101657.643811                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100118.998666                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75237.756330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 99952.932551                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83092.114027                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101657.643811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 95852.854780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 97958.851207                       # average overall mshr miss latency
system.l2.replacements                       17447726                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7698118                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7698118                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7698118                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7698118                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     56772081                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         56772081                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     56772081                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     56772081                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5855065                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5855065                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 561224695170                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 561224695170                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 95852.854780                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 95852.854780                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            69                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 79                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       781500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       840500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           75                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               87                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.920000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.908046                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 11326.086957                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         5900                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10639.240506                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           69                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            79                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1375500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       199000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1574500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.920000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.908046                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19934.782609                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19900                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19930.379747                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.950000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.920000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        80000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       386000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       466000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.950000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.920000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20315.789474                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20260.869565                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2776381                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           120471                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2896852                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2101314                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1460729                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3562043                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 225918230424                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 163395403777                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  389313634201                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4877695                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1581200                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6458895                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.430801                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.923810                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.551494                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 107512.837407                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 111858.807333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109295.040571                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        82080                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         9691                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            91771                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2019234                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1451038                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3470272                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 199060019598                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 148118849330                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 347178868928                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.413973                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.917682                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.537286                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 98581.947213                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 102077.856907                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100043.705199                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      32694676                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         41601                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           32736277                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       114768                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         7475                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           122243                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   9782003997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    692892499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10474896496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     32809444                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        49076                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       32858520                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003498                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.152315                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003720                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85232.852337                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92694.648696                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85689.131451                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           35                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           82                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           117                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       114733                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7393                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       122126                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   8632253497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    614299999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9246553496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003497                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.150644                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003717                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75237.756330                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83092.114027                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75713.226471                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     23053496                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       192801                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          23246297                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1326889                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       843419                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2170308                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 145867472934                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  93469500690                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 239336973624                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     24380385                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1036220                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      25416605                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.054424                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.813938                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.085389                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 109931.933217                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 110822.142601                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110277.883887                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        52578                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1839                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        54417                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1274311                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       841580                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2115891                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 130139461641                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  84943294709                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 215082756350                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.052268                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.812163                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.083248                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 102125.353733                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 100933.119500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101651.151383                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           60                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           13                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                73                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          294                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          128                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             422                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4360950                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1740476                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      6101426                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          354                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          141                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           495                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.830508                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.907801                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.852525                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14833.163265                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 13597.468750                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 14458.355450                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           67                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           30                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           97                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          227                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           98                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          325                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4642463                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2111460                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      6753923                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.641243                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.695035                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.656566                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20451.378855                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21545.510204                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20781.301538                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1276316317000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1276316317000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999925                       # Cycle average of tags in use
system.l2.tags.total_refs                   134853797                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  17447896                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.728943                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.446540                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.278100                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.158111                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.045266                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.223584                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    14.848324                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.522602                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.051220                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.158720                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000707                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.034744                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.232005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.312500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1051086568                       # Number of tag accesses
system.l2.tags.data_accesses               1051086568                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1276316317000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       7342912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     210846848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        473152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     146739712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    370876096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          736278720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      7342912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       473152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7816064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    245777152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       245777152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         114733                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3294482                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7393                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2292808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5794939                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            11504355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3840268                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3840268                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5753207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        165199524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           370717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        114971273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    290583213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             576877934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5753207                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       370717                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6123924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      192567586                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            192567586                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      192567586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5753207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       165199524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          370717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       114971273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    290583213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            769445520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3731601.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    114733.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3170945.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7393.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2277503.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5794502.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006251029751                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229296                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229296                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            20963995                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3512184                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    11504355                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3840268                       # Number of write requests accepted
system.mem_ctrls.readBursts                  11504355                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3840268                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 139279                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                108667                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            592783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            594987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            700619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2164185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            636317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            618691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            602364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            587451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            643580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            587711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           601164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           589531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           631460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           592244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           591415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           630574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            233091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            231923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            228255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            232689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            228771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            251030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           234908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           233065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           232628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233720                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.12                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 499377260826                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                56825380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            712472435826                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     43939.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62689.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7520110                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1724984                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              11504355                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3840268                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2988822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1903938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  941305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  833213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  658387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  532028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  461033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  422035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  376380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  340974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 358766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 630708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 313307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 197407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 159664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 121633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  83023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  39537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  81294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 182180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 212071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 224561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 225458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 224649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 225490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 227565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 229060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 233423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 231400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 232830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 229694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 224757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 224053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 224782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  19429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  13767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  12834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  11935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  11518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  11118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5851544                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    165.116144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    98.160473                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.129434                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4132728     70.63%     70.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       977593     16.71%     87.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       103870      1.78%     89.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        68066      1.16%     90.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        70456      1.20%     91.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        67551      1.15%     92.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        49037      0.84%     93.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        42834      0.73%     94.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       339409      5.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5851544                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229296                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.564620                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.183030                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    485.035285                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       229291    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::90112-94207            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::94208-98303            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::126976-131071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229296                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229296                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.274030                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.255845                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.808181                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           202007     88.10%     88.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2805      1.22%     89.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16974      7.40%     96.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5152      2.25%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1598      0.70%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              487      0.21%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              172      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               70      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               22      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229296                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              727364864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8913856                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238820480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               736278720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            245777152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       569.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       187.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    576.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    192.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1276316222000                       # Total gap between requests
system.mem_ctrls.avgGap                      83176.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      7342912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    202940480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       473152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    145760192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    370848128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238820480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5753207.024148700759                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 159004846.445130884647                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 370716.877703288046                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 114203814.570522323251                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 290561299.781612038612                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 187116999.774280875921                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       114733                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3294482                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7393                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2292808                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5794939                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3840268                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3881759155                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 193446255509                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    303889209                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 138049308756                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 376791223197                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 30803856778151                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33832.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58718.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41104.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     60209.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65020.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8021277.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    61.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20492942400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10892245815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         34755228060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9834443460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     100751174160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     286126699050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     249156666720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       712009399665                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        557.862804                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 643898050279                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  42618940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 589799326721                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21287138880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11314363665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         46391414580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9644351940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     100751174160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     429876474780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     128104224000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       747369142005                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        585.567333                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 327418567507                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  42618940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 906278809493                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                161                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12724198617.283951                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   61448579589.444267                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           77     95.06%     95.06% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.23%     96.30% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.23%     97.53% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.23%     98.77% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.23%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        65500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 488318563500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   245656229000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1030660088000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1276316317000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     20940385                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20940385                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     20940385                       # number of overall hits
system.cpu1.icache.overall_hits::total       20940385                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        54063                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         54063                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        54063                       # number of overall misses
system.cpu1.icache.overall_misses::total        54063                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1390123000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1390123000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1390123000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1390123000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     20994448                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20994448                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     20994448                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20994448                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002575                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002575                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002575                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002575                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25713.019995                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25713.019995                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25713.019995                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25713.019995                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        49044                       # number of writebacks
system.cpu1.icache.writebacks::total            49044                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4987                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4987                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4987                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4987                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        49076                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        49076                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        49076                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        49076                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1234965000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1234965000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1234965000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1234965000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002338                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002338                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002338                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002338                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 25164.336947                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25164.336947                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 25164.336947                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25164.336947                       # average overall mshr miss latency
system.cpu1.icache.replacements                 49044                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     20940385                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20940385                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        54063                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        54063                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1390123000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1390123000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     20994448                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20994448                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002575                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002575                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25713.019995                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25713.019995                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4987                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4987                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        49076                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        49076                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1234965000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1234965000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002338                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002338                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 25164.336947                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25164.336947                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1276316317000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.451261                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20579413                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            49044                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           419.611227                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        349026500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.451261                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.951602                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.951602                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         42037972                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        42037972                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1276316317000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     31811036                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        31811036                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     31811036                       # number of overall hits
system.cpu1.dcache.overall_hits::total       31811036                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9810999                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9810999                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9810999                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9810999                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 989705578185                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 989705578185                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 989705578185                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 989705578185                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41622035                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41622035                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41622035                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41622035                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.235716                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.235716                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.235716                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.235716                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 100877.145965                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100877.145965                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 100877.145965                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100877.145965                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     13697355                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       530992                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           169965                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6463                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    80.589268                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    82.158750                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2617353                       # number of writebacks
system.cpu1.dcache.writebacks::total          2617353                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7966813                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7966813                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7966813                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7966813                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1844186                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1844186                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1844186                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1844186                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 189357513309                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 189357513309                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 189357513309                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 189357513309                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.044308                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.044308                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.044308                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044308                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 102678.099340                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102678.099340                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 102678.099340                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102678.099340                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2617353                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     26972990                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       26972990                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5632450                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5632450                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 461528886500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 461528886500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32605440                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32605440                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.172746                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.172746                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81941.053449                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81941.053449                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4595889                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4595889                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1036561                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1036561                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  97766180500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  97766180500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031791                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031791                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 94317.826447                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94317.826447                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4838046                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4838046                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4178549                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4178549                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 528176691685                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 528176691685                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9016595                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9016595                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.463429                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.463429                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 126401.938014                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 126401.938014                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3370924                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3370924                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       807625                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       807625                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  91591332809                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  91591332809                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.089571                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.089571                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 113408.243689                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 113408.243689                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          333                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          333                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          168                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          168                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5719500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5719500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          501                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          501                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.335329                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.335329                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 34044.642857                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 34044.642857                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          162                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          162                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            6                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        64000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        64000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.011976                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.011976                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 10666.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10666.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          311                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          311                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          136                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          136                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1103000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1103000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          447                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          447                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.304251                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.304251                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8110.294118                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8110.294118                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          136                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          136                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       967000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       967000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.304251                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.304251                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7110.294118                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7110.294118                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1325821                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1325821                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       774179                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       774179                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76907272500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76907272500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368657                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368657                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99340.427085                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99340.427085                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       774179                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       774179                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76133093500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76133093500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368657                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368657                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98340.427085                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98340.427085                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1276316317000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.678503                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           35753941                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2618224                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.655799                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        349047500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.678503                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.927453                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.927453                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         90064221                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        90064221                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1276316317000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          58275895                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11538386                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     57036306                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13607458                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         10774298                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             385                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           271                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            656                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6459652                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6459652                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      32858522                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     25417373                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          495                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          495                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     98428304                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     87776796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       147196                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7853453                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             194205749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4199606912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3745068352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6279680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    335025472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8285980416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        28224095                       # Total snoops (count)
system.tol2bus.snoopTraffic                 245874880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         92960525                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.072962                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.265718                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               86315793     92.85%     92.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6506880      7.00%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 137823      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     29      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           92960525                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       129473003005                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       43892123220                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       49219275266                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3928287152                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          73700826                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1276340347000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                             6524678611                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703360                       # Number of bytes of host memory used
host_op_rate                               6536309294                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.22                       # Real time elapsed on the host
host_tick_rate                              108962386                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436592501                       # Number of instructions simulated
sim_ops                                    1440796285                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000024                       # Number of seconds simulated
sim_ticks                                    24030000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            44.860591                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                   1078                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                2403                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect              453                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted             1948                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                33                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups            326                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses             293                       # Number of indirect misses.
system.cpu0.branchPred.lookups                   2668                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted          157                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                            27                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts              330                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                      1487                       # Number of branches committed
system.cpu0.commit.bw_lim_events                  105                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls            112                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts           3296                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts                6486                       # Number of instructions committed
system.cpu0.commit.committedOps                  6513                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples        20598                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.316196                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.948589                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        17153     83.28%     83.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         2027      9.84%     93.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2          752      3.65%     96.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3          306      1.49%     98.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4          121      0.59%     98.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5           78      0.38%     99.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           42      0.20%     99.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7           14      0.07%     99.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8          105      0.51%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        20598                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls                 243                       # Number of function calls committed.
system.cpu0.commit.int_insts                     6416                       # Number of committed integer instructions.
system.cpu0.commit.loads                         1367                       # Number of loads committed
system.cpu0.commit.membars                         52                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass           52      0.80%      0.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu            4023     61.77%     62.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              1      0.02%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           1394     21.40%     83.99% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          1043     16.01%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total             6513                       # Class of committed instruction
system.cpu0.commit.refs                          2437                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                       6486                       # Number of Instructions Simulated
system.cpu0.committedOps                         6513                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              7.409806                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        7.409806                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles                 6759                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                  132                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved                1099                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts                 10556                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                    7509                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                     6560                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                   334                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                  159                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles                   72                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                       2668                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                     1448                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                         9984                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                  188                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.Insts                         11767                       # Number of instructions fetch has processed
system.cpu0.fetch.SquashCycles                    914                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.055514                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles             10793                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches              1111                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.244840                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples             21234                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.557125                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.975159                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   13462     63.40%     63.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    5583     26.29%     89.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    1186      5.59%     95.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     521      2.45%     97.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                     274      1.29%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     119      0.56%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                      38      0.18%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                      15      0.07%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                      36      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               21234                       # Number of instructions fetched each cycle (Total)
system.cpu0.idleCycles                          26826                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts                 358                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                    1820                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.177695                       # Inst execution rate
system.cpu0.iew.exec_refs                        3153                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                      1202                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                   1090                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts                 2250                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts               160                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts              178                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts                1377                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts               9801                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts                 1951                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              238                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts                 8540                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                     5                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                  284                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                   334                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                  295                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked           16                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads              58                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads          884                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores          307                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents             5                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect          276                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect            82                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                     3193                       # num instructions consuming a value
system.cpu0.iew.wb_count                         8329                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.824616                       # average fanout of values written-back
system.cpu0.iew.wb_producers                     2633                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.173304                       # insts written-back per cycle
system.cpu0.iew.wb_sent                          8387                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                   10487                       # number of integer regfile reads
system.cpu0.int_regfile_writes                   5550                       # number of integer regfile writes
system.cpu0.ipc                              0.134956                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.134956                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass               55      0.63%      0.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                 5489     62.55%     63.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   1      0.01%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     63.18% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                2039     23.23%     86.42% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               1192     13.58%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                  8776                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                         34                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003874                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      7     20.59%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                    26     76.47%     97.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    1      2.94%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses                  8755                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads             38830                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses         8329                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes            13100                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                      9514                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                     8776                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded                287                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined           3294                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued                8                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           175                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined         1499                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples        21234                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.413299                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.804103                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              15275     71.94%     71.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               4132     19.46%     91.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               1188      5.59%     96.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3                384      1.81%     98.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4                188      0.89%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                 43      0.20%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                 21      0.10%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  1      0.00%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  2      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          21234                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.182605                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads              241                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores              50                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads                2250                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               1377                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                      3                       # number of misc regfile reads
system.cpu0.numCycles                           48060                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.rename.BlockCycles                   1420                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps                 4108                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                    22                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                    7789                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                    68                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.RenameLookups                12571                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts                 10258                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands               6836                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                     6341                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                     3                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                   334                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles                  132                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                    2739                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.int_rename_lookups           12571                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles          5218                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts                60                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                      216                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts            59                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                       30276                       # The number of ROB reads
system.cpu0.rob.rob_writes                      20247                       # The number of ROB writes
system.cpu0.timesIdled                            299                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                    3                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu1.branchPred.lookups                      0                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed
system.cpu1.commit.branches                         0                       # Number of branches committed
system.cpu1.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu1.commit.committedInsts                   0                       # Number of instructions committed
system.cpu1.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                   0                       # Number of function calls committed.
system.cpu1.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu1.commit.loads                            0                       # Number of loads committed
system.cpu1.commit.membars                          0                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu1.commit.refs                             0                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                          0                       # Number of Instructions Simulated
system.cpu1.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu1.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu1.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu1.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                       0                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                         nan                       # Inst execution rate
system.cpu1.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                         0                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu1.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu1.iew.wb_producers                        0                       # num instructions producing a value
system.cpu1.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu1.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu1.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu1.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu1.iq.rate                               nan                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                           0                       # The number of ROB reads
system.cpu1.rob.rob_writes                          0                       # The number of ROB writes
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued               37                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                 138                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          462                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           917                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           28                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           12                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          610                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          438                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1236                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            450                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     24030000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                455                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           79                       # Transaction distribution
system.membus.trans_dist::CleanEvict              364                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::ReadExReq                14                       # Transaction distribution
system.membus.trans_dist::ReadExResp               14                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           455                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        35072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   35072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               474                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     474    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 474                       # Request fanout histogram
system.membus.respLayer1.occupancy            2501000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             1352494                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON       24030000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED     24030000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED     24030000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED     24030000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED     24030000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON       24030000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED     24030000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED     24030000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED     24030000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED     24030000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.pwrStateResidencyTicks::ON       24030000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED     24030000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst         1041                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            1041                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst         1041                       # number of overall hits
system.cpu0.icache.overall_hits::total           1041                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          407                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           407                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          407                       # number of overall misses
system.cpu0.icache.overall_misses::total          407                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     27648500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     27648500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     27648500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     27648500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst         1448                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         1448                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst         1448                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         1448                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.281077                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.281077                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.281077                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.281077                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 67932.432432                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67932.432432                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 67932.432432                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67932.432432                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           58                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           29                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          362                       # number of writebacks
system.cpu0.icache.writebacks::total              362                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst           45                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst           45                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          362                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          362                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          362                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          362                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     24817000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     24817000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     24817000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     24817000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.250000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.250000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.250000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.250000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 68555.248619                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68555.248619                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 68555.248619                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68555.248619                       # average overall mshr miss latency
system.cpu0.icache.replacements                   362                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst         1041                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           1041                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          407                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          407                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     27648500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     27648500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst         1448                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         1448                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.281077                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.281077                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 67932.432432                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67932.432432                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst           45                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          362                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          362                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     24817000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     24817000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.250000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 68555.248619                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68555.248619                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED     24030000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               1630                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              394                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.137056                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses             3258                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses            3258                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED     24030000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data         2365                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total            2365                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data         2365                       # number of overall hits
system.cpu0.dcache.overall_hits::total           2365                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data          427                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           427                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data          427                       # number of overall misses
system.cpu0.dcache.overall_misses::total          427                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data     26129000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     26129000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data     26129000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     26129000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data         2792                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total         2792                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data         2792                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total         2792                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.152937                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.152937                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.152937                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.152937                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 61192.037471                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 61192.037471                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 61192.037471                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 61192.037471                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          936                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          131                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.545455                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          131                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks          254                       # number of writebacks
system.cpu0.dcache.writebacks::total              254                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data          173                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          173                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data          173                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          173                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data          254                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          254                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data          254                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          254                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data     16462000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     16462000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data     16462000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     16462000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.090974                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.090974                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.090974                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.090974                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 64811.023622                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 64811.023622                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 64811.023622                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 64811.023622                       # average overall mshr miss latency
system.cpu0.dcache.replacements                   254                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data         1438                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           1438                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data          341                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          341                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data     22011500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     22011500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data         1779                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         1779                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.191681                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.191681                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 64549.853372                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 64549.853372                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          118                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          118                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data          223                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          223                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data     14969500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     14969500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.125351                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.125351                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 67127.802691                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 67127.802691                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data          927                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total           927                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data           86                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data      4117500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4117500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data         1013                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         1013                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.084896                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.084896                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 47877.906977                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47877.906977                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data           55                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           55                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data           31                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           31                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data      1492500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1492500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.030602                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.030602                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 48145.161290                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 48145.161290                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data           27                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           27                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           10                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data       524000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       524000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data           37                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           37                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.270270                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.270270                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data        52400                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        52400                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data            7                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            3                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       226500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       226500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.081081                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.081081                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        75500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        75500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data           30                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           30                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_hits::.cpu0.data           27                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total             27                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_accesses::.cpu0.data           27                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total           27                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED     24030000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               4192                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              286                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.657343                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data           32                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses             6026                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses            6026                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED     24030000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                  96                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                  65                       # number of demand (read+write) hits
system.l2.demand_hits::total                      161                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                 96                       # number of overall hits
system.l2.overall_hits::.cpu0.data                 65                       # number of overall hits
system.l2.overall_hits::total                     161                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               267                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data               188                       # number of demand (read+write) misses
system.l2.demand_misses::total                    455                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              267                       # number of overall misses
system.l2.overall_misses::.cpu0.data              188                       # number of overall misses
system.l2.overall_misses::total                   455                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     23104000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data     15462000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         38566000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     23104000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data     15462000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        38566000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             363                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data             253                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  616                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            363                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data            253                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 616                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.735537                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.743083                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.738636                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.735537                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.743083                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.738636                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86531.835206                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 82244.680851                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84760.439560                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86531.835206                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 82244.680851                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84760.439560                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        24                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                  79                       # number of writebacks
system.l2.writebacks::total                        79                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst          267                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data          187                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               454                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          267                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data          187                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              472                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     20444000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data     13550500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     33994500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     20444000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data     13550500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher      1895975                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     35890475                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.735537                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.739130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.737013                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.735537                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.739130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.766234                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76569.288390                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 72462.566845                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74877.753304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76569.288390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 72462.566845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 105331.944444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76039.141949                       # average overall mshr miss latency
system.l2.replacements                            892                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          115                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              115                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          115                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          115                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          483                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              483                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          483                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          483                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher           18                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             18                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher      1895975                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      1895975                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 105331.944444                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 105331.944444                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_misses::.cpu0.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu0.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        40000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data               11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    11                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data             17                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  17                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data      1232500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1232500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data           28                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                28                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.607143                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.607143                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data        72500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        72500                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data           16                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             16                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data      1031000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1031000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.571429                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.571429                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 64437.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64437.500000                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst            96                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 96                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          267                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              267                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     23104000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     23104000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          363                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            363                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.735537                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.735537                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86531.835206                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86531.835206                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          267                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          267                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     20444000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     20444000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.735537                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.735537                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76569.288390                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76569.288390                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data           54                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                54                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data          171                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             171                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data     14229500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     14229500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data          225                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           225                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.760000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.760000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83213.450292                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83213.450292                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data          171                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          171                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data     12519500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     12519500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.760000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.760000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 73213.450292                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73213.450292                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED     24030000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     24030000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                        1525                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       956                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.595188                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      39.979942                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        7.637765                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.924241                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.492031                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.444881                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     6.521140                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.624687                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.119340                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.076941                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.023313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.053826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.101893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     10620                       # Number of tag accesses
system.l2.tags.data_accesses                    10620                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     24030000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         17024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data         11840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher         1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              30016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        17024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         17024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         5056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            5056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data            185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher           18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 469                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           79                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 79                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        708447774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        492717437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     47940075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1249105285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    708447774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        708447774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      210403662                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            210403662                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      210403662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       708447774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       492717437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     47940075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1459508947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        73.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       266.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples       175.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples        18.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000036974250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            5                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            5                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 949                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 75                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         469                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         79                       # Number of write requests accepted
system.mem_ctrls.readBursts                       469                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       79                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                93                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.82                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      8153011                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2295000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                16759261                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17762.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36512.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      317                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      69                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                94.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   469                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   79                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          153                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    223.372549                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.703842                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   214.677294                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           47     30.72%     30.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           59     38.56%     69.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           19     12.42%     81.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           13      8.50%     90.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            3      1.96%     92.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      3.92%     96.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.31%     97.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            4      2.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          153                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      95.800000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     92.415523                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.490676                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             1     20.00%     20.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             1     20.00%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1     20.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1     20.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1     20.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             5                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                5    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             5                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  29376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    5120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   30016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 5056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1222.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       213.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1249.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    210.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      23998000                       # Total gap between requests
system.mem_ctrls.avgGap                      43791.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        17024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data        11200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher         1152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         5120                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 708447773.616312980652                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 466084061.589679598808                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 47940074.906367041171                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 213066999.583853542805                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          266                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data          185                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher           18                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           79                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst      9463500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data      5968504                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher      1327257                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    614946500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35577.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     32262.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     73736.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7784132.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               392700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               208725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1363740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              67860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         10847100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy            93120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           14817165                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        616.611111                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       105000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     23145000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               699720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               371910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1913520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             349740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         10876740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy            68160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           16123710                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        670.982522                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE        94750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     23155250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean        24030000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value     24030000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     24030000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::CLK_GATED     24030000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED     24030000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED     24030000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             410048                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               32                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                12814                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED     24030000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED     24030000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           27.587308                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               2070                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               31                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            66.774194                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    27.587308                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.862103                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.862103                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     24030000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               588                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          194                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          501                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             813                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               30                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               28                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              28                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           363                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          226                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1087                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1853                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        46336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        32448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  78784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             924                       # Total snoops (count)
system.tol2bus.snoopTraffic                      5120                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1542                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.313878                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.480700                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1070     69.39%     69.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    460     29.83%     99.22% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     12      0.78%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1542                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1234000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            382500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            543000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
