A. Bakhoda, G. Yuan, W. Fung, H. Wong, and T. Aamodt. 2009. Analyzing CUDA workloads using a detailed GPU simulator. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS'09). 163--174.
F. Bellosa, S. Kellner, M. Waitz, and A. Weissel. 2003. Event-driven energy accounting for dynamic thermal management. In Proceedings of the Workshop on Compilers and Operating Systems for Low-Power.
William Lloyd Bircher , Lizy K. John, Complete System Power Estimation Using Processor Performance Events, IEEE Transactions on Computers, v.61 n.4, p.563-577, April 2012[doi>10.1109/TC.2011.47]
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Jianmin Chen , Bin Li , Ying Zhang , Lu Peng , Jih-kwon Peir, Tree structured analysis on GPU power study, Proceedings of the 2011 IEEE 29th International Conference on Computer Design, p.57-64, October 09-12, 2011[doi>10.1109/ICCD.2011.6081376]
Jee Whan Choi , Daniel Bedard , Robert Fowler , Richard Vuduc, A Roofline Model of Energy, Proceedings of the 2013 IEEE 27th International Symposium on Parallel and Distributed Processing, p.661-672, May 20-24, 2013[doi>10.1109/IPDPS.2013.77]
Extech. 2014. http://www.extech.com/instrument/products/310_399/380801.html.
Antonio Flores , Juan L. Aragon , Manuel E. Acacio, Sim-PowerCMP: A Detailed Simulator for Energy Consumption Analysis in Future Embedded CMP Architectures, Proceedings of the 21st International Conference on Advanced Information Networking and Applications Workshops, p.752-757, May 21-23, 2007[doi>10.1109/AINAW.2007.334]
Mark Gebhart , Daniel R. Johnson , David Tarjan , Stephen W. Keckler , William J. Dally , Erik Lindholm , Kevin Skadron, Energy-efficient mechanisms for managing thread context in throughput processors, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000093]
Nilanjan Goswami , Bingyi Cao , Tao Li, Power-performance co-optimization of throughput core architecture using resistive memory, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.342-353, February 23-27, 2013[doi>10.1109/HPCA.2013.6522331]
N. Goswami, A. Verma, and T. Li. 2012. Gpu-powersim. http://www.ideal.ece.ufl.edu/main.php&quest;action=gpu-powersim.
Sudhanva Gurumurthi , Anand Sivasubramaniam , Mary Jane Irwin , N. Vijaykrishnan , Mahmut Kandemir , Tao Li , Lizy Kurian John, Using Complete Machine Simulation for Software Power Estimation: The SoftWatt Approach, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.141, February 02-06, 2002
Sunpyo Hong , Hyesoon Kim, An integrated GPU power and performance model, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815998]
Hynix. 2006. 512M (16mx32) GDDR3 SDRAM hy5rs123235fp. http://www.hynix.com/datasheet/pdf/dram/HY5RS123235FP(Rev1.3).pdf.
Canturk Isci , Margaret Martonosi, Runtime Power Monitoring in High-End Processors: Methodology and Empirical Data, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.93, December 03-05, 2003
Hans Jacobson , Alper Buyuktosunoglu , Pradip Bose , Emrah Acar , Richard Eickemeyer, Abstraction and microarchitecture scaling in early-stage power modeling, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.394-405, February 12-16, 2011
JEDEC. 2014. JEDEC standard GDDR5 SGRAM. http://www.jedec.org/sites/default/files/docs/JESD212.pdf.
Russ Joseph , Margaret Martonosi, Run-time power estimation in high performance microprocessors, Proceedings of the 2001 international symposium on Low power electronics and design, p.135-140, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383119]
Andrew B. Kahng , Bin Li , Li-Shiuan Peh , Kambiz Samadi, ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Svilen Kanev , Gu-Yeon Wei , David Brooks, XIOSim: power-performance modeling of mobile x86 cores, Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, July 30-August 01, 2012, Redondo Beach, California, USA[doi>10.1145/2333660.2333722]
Jingwen Leng , Tayler Hetherington , Ahmed ElTantawy , Syed Gilani , Nam Sung Kim , Tor M. Aamodt , Vijay Janapa Reddi, GPUWattch: enabling energy optimizations in GPGPUs, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485964]
A. Leon, J. Shin, K. Tam, W. Bryg, F. Schumacher, P. Kongetira, D. Weisner, and A. Strong. 2006. A power-efficient high-throughput 32-thread sparc processor. In Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC'06). 295--304.
Sheng Li , Jung Ho Ahn , Richard D. Strong , Jay B. Brockman , Dean M. Tullsen , Norman P. Jouppi, McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669172]
Michael D. Linderman , Jamison D. Collins , Hong Wang , Teresa H. Meng, Merge: a programming model for heterogeneous multi-core systems, Proceedings of the 13th international conference on Architectural support for programming languages and operating systems, March 01-05, 2008, Seattle, WA, USA[doi>10.1145/1346281.1346318]
Erik Lindholm , John Nickolls , Stuart Oberman , John Montrym, NVIDIA Tesla: A Unified Graphics and Computing Architecture, IEEE Micro, v.28 n.2, p.39-55, March 2008[doi>10.1109/MM.2008.31]
G. Loh, S. Subramaniam, and Y. Xie. 2009. Zesto: A cycle-level simulator for highly detailed microarchitecture exploration. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS'09). 53--64.
X. Ma, M. Dong, L. Zhong, and Z. Deng. 2009. Statistical power consumption analysis and modeling for GPU-based computing. In Proceedings of the ACM SOSP Workshop Power Aware Computing and Systems (HotPower'09).
MacSim Simulator. 2012. http://code.google.com/p/macsim/.
S. Mathew, M. Anders, B. Bloechel, T. Nguyen, R. Krishnamurthy, and S. Borkar. 2005. A 4-GHz 300-mW 64-bit integer execution ALU with dual supply voltages in 90-nm CMOS. IEEE J. Solid-State Circ. 40, 1, 44--51.
Naveen Muralimanohar , Rajeev Balasubramonian , Norm Jouppi, Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.3-14, December 01-05, 2007[doi>10.1109/MICRO.2007.30]
Hitoshi Nagasaka , Naoya Maruyama , Akira Nukada , Toshio Endo , Satoshi Matsuoka, Statistical power modeling of GPU kernels using performance counters, Proceedings of the International Conference on Green Computing, p.115-122, August 15-18, 2010[doi>10.1109/GREENCOMP.2010.5598315]
NVIDIA. 2009. Fermi: Nvidia's next generation CUDA compute architecture. White paper. http://www.nvidia.com/content/PDF/fermi_white_papers/NVIDIA_Fermi_Compute_Architecture_Whitepaper.pdf.
NVIDIA. 2014a. Geforce GTX280 specification. http://www.geforce.com/hardware/desktop-gpus/geforce-gtx-280.
NVIDIA. 2014b. Geforce GTX580 specification. http://www.geforce.com/hardware/desktop-gpus/geforce- gtx-580/specifications.
NVIDIA. 2014c. Nvidia GF100. http://www.hardwarebg.com/b4k/files/nvidiagf100whitepaper.pdf.
J. Peddersen , S. Parameswaran, CLIPPER: Counter-based Low Impact Processor Power Estimation at Run-time, Proceedings of the 2007 Asia and South Pacific Design Automation Conference, p.890-895, January 23-26, 2007[doi>10.1109/ASPDAC.2007.358102]
J. Pool, A. Lastra, and M. Singh. 2010. An energy model for graphics processing units. In Proceedings of the IEEE International Conference on Computer Design (ICCD'10). 409--416.
M. Powell, A. Biswas, J. Emer, S. Mukherjee, B. Sheikh, and S. Yardi. 2009. Camp: A technique to estimate per-structure power at run-time using a few simple parameters. In Proceedings of the 15<sup>th</sup> IEEE International Symposium on High Performance Computer Architecture (HPCA'09). 289--300.
K. Ramani, A. Ibrahim, and D. Shimizu. 2011. Powerred: A flexible power modeling framework for power efficiency exploration in GPUs. In Proceedings of the Workshop on General Purpose Processing on Graphics Processing Units (GPGPU'11).
Paul Rosenfeld , Elliott Cooper-Balis , Bruce Jacob, DRAMSim2: A Cycle Accurate Memory System Simulator, IEEE Computer Architecture Letters, v.10 n.1, p.16-19, January 2011[doi>10.1109/L-CA.2011.4]
W. Song, S. Yalamanchili, S. Mukhopadhyay, and A. Rodrigues. 2012. Energy Introspector User Manual. Georgia Tech Research Corporation.
A. Stepin and Y. Lyssenko. 2014. Natural born winner: Nvidia Geforce GTX580 review. page 5. http://www.xbitlabs.com/articles/graphics/display/geforce-gtx-580_5.html.
G. Wang. 2010. Power analysis and optimizations for GPU architecture using a power simulator. In Proceedings of the 3<sup>rd</sup> International Conference on Advanced Computer Theory and Engineering (ICACTE'10), vol. 1. V1--619--V1--623.
Wei Wu , Lingling Jin , Jun Yang , Pu Liu , Sheldon X.-D. Tan, A systematic method for functional unit power estimation in microprocessors, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147053]
Ying Zhang , Yue Hu , Bin Li , Lu Peng, Performance and Power Analysis of ATI GPU: A Statistical Approach, Proceedings of the 2011 IEEE Sixth International Conference on Networking, Architecture, and Storage, p.149-158, July 28-30, 2011[doi>10.1109/NAS.2011.51]
Y. Zhang, D. Parikh, K. Sankaranarayanan, K. Skadron, and M. Stan. 2003. Hotleakage: A temperature aware model of subthreshold and gate leakage for architects. Tech. rep. University of Virginia, VA.
