Info: constrained 'PIN_1' to bel 'X4/Y33/io0'
Info: constrained 'PIN_2' to bel 'X2/Y33/io1'
Info: constrained 'PIN_3' to bel 'X0/Y28/io1'
Info: constrained 'PIN_4' to bel 'X0/Y30/io1'
Info: constrained 'PIN_5' to bel 'X0/Y28/io0'
Info: constrained 'PIN_6' to bel 'X0/Y23/io1'
Info: constrained 'PIN_7' to bel 'X0/Y20/io1'
Info: constrained 'PIN_8' to bel 'X0/Y17/io1'
Info: constrained 'PIN_9' to bel 'X0/Y20/io0'
Info: constrained 'PIN_10' to bel 'X0/Y3/io1'
Info: constrained 'PIN_11' to bel 'X3/Y0/io0'
Info: constrained 'PIN_12' to bel 'X3/Y0/io1'
Info: constrained 'PIN_13' to bel 'X0/Y3/io0'
Info: constrained 'PIN_14' to bel 'X33/Y2/io0'
Info: constrained 'PIN_15' to bel 'X33/Y6/io0'
Info: constrained 'PIN_16' to bel 'X33/Y17/io0'
Info: constrained 'PIN_17' to bel 'X33/Y21/io1'
Info: constrained 'PIN_18' to bel 'X33/Y4/io1'
Info: constrained 'PIN_19' to bel 'X30/Y33/io1'
Info: constrained 'PIN_20' to bel 'X28/Y33/io1'
Info: constrained 'PIN_21' to bel 'X25/Y33/io1'
Info: constrained 'PIN_22' to bel 'X27/Y33/io0'
Info: constrained 'PIN_23' to bel 'X24/Y33/io0'
Info: constrained 'PIN_24' to bel 'X23/Y33/io0'
Info: constrained 'SPI_SS' to bel 'X31/Y0/io1'
Info: constrained 'SPI_SCK' to bel 'X31/Y0/io0'
Info: constrained 'SPI_IO0' to bel 'X30/Y0/io0'
Info: constrained 'SPI_IO1' to bel 'X30/Y0/io1'
Info: constrained 'SPI_IO2' to bel 'X17/Y0/io0'
Info: constrained 'SPI_IO3' to bel 'X33/Y1/io0'
Info: constrained 'PIN_25' to bel 'X0/Y5/io0'
Info: constrained 'PIN_26' to bel 'X4/Y0/io1'
Info: constrained 'PIN_27' to bel 'X11/Y0/io0'
Info: constrained 'PIN_28' to bel 'X33/Y2/io1'
Info: constrained 'PIN_29' to bel 'X33/Y1/io1'
Info: constrained 'PIN_30' to bel 'X33/Y16/io1'
Info: constrained 'PIN_31' to bel 'X4/Y0/io0'
Info: constrained 'LED' to bel 'X5/Y33/io1'
Info: constrained 'USBP' to bel 'X9/Y33/io0'
Info: constrained 'USBN' to bel 'X10/Y33/io1'
Info: constrained 'USBPU' to bel 'X6/Y33/io0'
Info: constrained 'CLK' to bel 'X0/Y30/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      740 LCs used as LUT4 only
Info:      357 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      166 LCs used as DFF only
Info: Packing carries..
Info:      193 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'pll.uut' to X16/Y0/pll_3
Info: Packing special functions..
Info: Packing PLLs..
Info:   PLL 'pll.uut' has LOCK output, need to pass all outputs via LUT
Info:   constrained 'common.pb.n_reset_SB_LUT4_O_LC' to X1/Y1/lc0
Info: Promoting globals..
Info: promoting pll_clk_out (fanout 527)
Info: promoting common.pb.softreset_SB_LUT4_I2_O_SB_LUT4_I3_O [reset] (fanout 139)
Info: promoting common.pb.n_reset_SB_LUT4_I3_O [reset] (fanout 74)
Info: promoting common.pb.uart.arb_rx_allowed [reset] (fanout 25)
Info: promoting common.pb.uart.tx_mod.tx_irq_SB_LUT4_I3_O_SB_LUT4_I3_O[0] [reset] (fanout 24)
Info: promoting common.pb.softreset_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O [cen] (fanout 43)
Info: promoting common.led_blink.led_SB_DFFSR_Q_D_SB_LUT4_I2_O [cen] (fanout 32)
Info: promoting common.led_blink.led_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [cen] (fanout 32)
Info: Constraining chains...
Info:       39 LCs used to legalise carry chains.
Info: Checksum: 0x9c8b8ce7

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x1779edc9

Info: Device utilisation:
Info: 	         ICESTORM_LC:  1497/ 7680    19%
Info: 	        ICESTORM_RAM:     2/   32     6%
Info: 	               SB_IO:    42/  256    16%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     1/    2    50%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 44 cells based on constraints.
Info: Creating initial analytic placement for 1043 cells, random placement wirelen = 41485.
Info:     at initial placer iter 0, wirelen = 864
Info:     at initial placer iter 1, wirelen = 848
Info:     at initial placer iter 2, wirelen = 891
Info:     at initial placer iter 3, wirelen = 843
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 846, spread = 7166, legal = 7902; time = 0.05s
Info:     at iteration #2, type ALL: wirelen solved = 1149, spread = 6049, legal = 6952; time = 0.04s
Info:     at iteration #3, type ALL: wirelen solved = 1443, spread = 5528, legal = 6902; time = 0.56s
Info:     at iteration #4, type ALL: wirelen solved = 1757, spread = 6127, legal = 6870; time = 0.05s
Info:     at iteration #5, type ALL: wirelen solved = 1955, spread = 6212, legal = 7341; time = 0.05s
Info:     at iteration #6, type ALL: wirelen solved = 1989, spread = 6164, legal = 7208; time = 0.06s
Info:     at iteration #7, type ALL: wirelen solved = 2108, spread = 6028, legal = 6963; time = 0.04s
Info:     at iteration #8, type ALL: wirelen solved = 2253, spread = 5945, legal = 6830; time = 0.05s
Info:     at iteration #9, type ALL: wirelen solved = 2358, spread = 6033, legal = 7426; time = 0.28s
Info:     at iteration #10, type ALL: wirelen solved = 2451, spread = 5724, legal = 7560; time = 0.05s
Info:     at iteration #11, type ALL: wirelen solved = 2581, spread = 6106, legal = 7687; time = 0.05s
Info:     at iteration #12, type ALL: wirelen solved = 2617, spread = 5711, legal = 6744; time = 0.05s
Info:     at iteration #13, type ALL: wirelen solved = 2738, spread = 5377, legal = 6831; time = 0.06s
Info:     at iteration #14, type ALL: wirelen solved = 2833, spread = 5722, legal = 6768; time = 0.04s
Info:     at iteration #15, type ALL: wirelen solved = 2857, spread = 5934, legal = 7730; time = 0.05s
Info:     at iteration #16, type ALL: wirelen solved = 3063, spread = 6446, legal = 7320; time = 1.24s
Info:     at iteration #17, type ALL: wirelen solved = 3097, spread = 6571, legal = 8480; time = 0.38s
Info: HeAP Placer Time: 3.42s
Info:   of which solving equations: 0.54s
Info:   of which spreading cells: 0.07s
Info:   of which strict legalisation: 2.57s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 533, wirelen = 6744
Info:   at iteration #5: temp = 0.000000, timing cost = 378, wirelen = 5490
Info:   at iteration #10: temp = 0.000000, timing cost = 341, wirelen = 5042
Info:   at iteration #15: temp = 0.000000, timing cost = 300, wirelen = 4818
Info:   at iteration #20: temp = 0.000000, timing cost = 295, wirelen = 4675
Info:   at iteration #25: temp = 0.000000, timing cost = 290, wirelen = 4548
Info:   at iteration #30: temp = 0.000000, timing cost = 290, wirelen = 4529
Info:   at iteration #33: temp = 0.000000, timing cost = 289, wirelen = 4508 
Info: SA placement time 3.31s

Info: Max frequency for clock 'pll_clk_out_$glb_clk': 32.64 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                      -> <async>                     : 2.20 ns
Info: Max delay <async>                      -> posedge pll_clk_out_$glb_clk: 21.43 ns
Info: Max delay posedge pll_clk_out_$glb_clk -> <async>                     : 12.79 ns

Info: Slack histogram:
Info:  legend: * represents 8 endpoint(s)
Info:          + represents [1,8) endpoint(s)
Info: [ 52692,  54147) |**+
Info: [ 54147,  55602) |**+
Info: [ 55602,  57057) |+
Info: [ 57057,  58512) |+
Info: [ 58512,  59967) | 
Info: [ 59967,  61422) | 
Info: [ 61422,  62877) |**+
Info: [ 62877,  64332) |********+
Info: [ 64332,  65787) |*****+
Info: [ 65787,  67242) |*********************+
Info: [ 67242,  68697) |*********+
Info: [ 68697,  70152) |************************+
Info: [ 70152,  71607) |******************************+
Info: [ 71607,  73062) |*******************************+
Info: [ 73062,  74517) |*********************+
Info: [ 74517,  75972) |************************+
Info: [ 75972,  77427) |*****************+
Info: [ 77427,  78882) |*****************+
Info: [ 78882,  80337) |************************************************************ 
Info: [ 80337,  81792) |*********************************************+
Info: Checksum: 0x02711d9b

Info: Routing..
Info: Setting up routing queue.
Info: Routing 4736 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       38        566 |   38   566 |      3778|       0.05       0.05|
Info:       2000 |      108       1496 |   70   930 |      2851|       0.21       0.25|
Info:       3000 |      235       2369 |  127   873 |      1988|       0.27       0.52|
Info:       4000 |      519       3085 |  284   716 |      1332|       0.24       0.76|
Info:       5000 |      704       3900 |  185   815 |       570|       0.28       1.04|
Info:       5612 |      744       4473 |   40   573 |         0|       0.35       1.39|
Info: Routing complete.
Info: Router1 time 1.39s
Info: Checksum: 0x21c3ff02

Info: Critical path report for clock 'pll_clk_out_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source common.pb.uart_clks_per_sym_SB_DFFE_Q_23_DFFLC.O
Info:  0.9  1.7    Net common.pb.rx_buf_wr_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0] budget 0.000000 ns (6,8) -> (6,9)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_23_LC.I3
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:393.13-393.30
Info:                  main.v:74.15-92.3
Info:  0.5  2.1  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_23_LC.O
Info:  2.4  4.6    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[0] budget 0.000000 ns (6,9) -> (4,14)
Info:                Sink $nextpnr_ICESTORM_LC_7.I1
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.4  4.9  Source $nextpnr_ICESTORM_LC_7.COUT
Info:  0.0  4.9    Net $nextpnr_ICESTORM_LC_7$O budget 0.000000 ns (4,14) -> (4,14)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_11$CARRY.CIN
Info:  0.2  5.1  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_11$CARRY.COUT
Info:  0.0  5.1    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[1] budget 0.000000 ns (4,14) -> (4,14)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.3  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0  5.3    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[2] budget 0.000000 ns (4,14) -> (4,14)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.5  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6$CARRY.COUT
Info:  0.0  5.5    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[3] budget 0.000000 ns (4,14) -> (4,14)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.7  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5$CARRY.COUT
Info:  0.0  5.7    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[4] budget 0.000000 ns (4,14) -> (4,14)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.9  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4$CARRY.COUT
Info:  0.0  5.9    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[5] budget 0.000000 ns (4,14) -> (4,14)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  6.1  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.COUT
Info:  0.0  6.1    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[6] budget 0.000000 ns (4,14) -> (4,14)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  6.2  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.COUT
Info:  0.3  6.5    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[7] budget 0.290000 ns (4,14) -> (4,15)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  6.7  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0  6.7    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[8] budget 0.000000 ns (4,15) -> (4,15)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  6.9  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.COUT
Info:  0.0  6.9    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[9] budget 0.000000 ns (4,15) -> (4,15)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_21$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  7.1  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_21$CARRY.COUT
Info:  0.0  7.1    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[10] budget 0.000000 ns (4,15) -> (4,15)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_20$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  7.3  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0  7.3    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[11] budget 0.000000 ns (4,15) -> (4,15)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_19$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  7.5  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_19$CARRY.COUT
Info:  0.0  7.5    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[12] budget 0.000000 ns (4,15) -> (4,15)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_18$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  7.6  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0  7.6    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[13] budget 0.000000 ns (4,15) -> (4,15)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_17$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  7.8  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0  7.8    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[14] budget 0.000000 ns (4,15) -> (4,15)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_16$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  8.0  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_16$CARRY.COUT
Info:  0.3  8.3    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[15] budget 0.290000 ns (4,15) -> (4,16)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_15$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  8.5  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_15$CARRY.COUT
Info:  0.0  8.5    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[16] budget 0.000000 ns (4,16) -> (4,16)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_14$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  8.7  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0  8.7    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[17] budget 0.000000 ns (4,16) -> (4,16)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_13$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  8.9  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_13$CARRY.COUT
Info:  0.0  8.9    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[18] budget 0.000000 ns (4,16) -> (4,16)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  9.0  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12$CARRY.COUT
Info:  0.0  9.0    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[19] budget 0.000000 ns (4,16) -> (4,16)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  9.2  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0  9.2    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[20] budget 0.000000 ns (4,16) -> (4,16)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  9.4  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0  9.4    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[21] budget 0.000000 ns (4,16) -> (4,16)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  9.6  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0  9.6    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[22] budget 0.000000 ns (4,16) -> (4,16)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  9.8  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO$CARRY.COUT
Info:  0.7 10.5    Net $nextpnr_ICESTORM_LC_8$I3 budget 0.670000 ns (4,16) -> (4,17)
Info:                Sink $nextpnr_ICESTORM_LC_8.I3
Info:  0.5 10.9  Source $nextpnr_ICESTORM_LC_8.O
Info:  1.4 12.3    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[23] budget 0.000000 ns (4,17) -> (5,14)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_22_LC.I2
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.6 12.9  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_22_LC.O
Info:  0.9 13.8    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited[0] budget 0.000000 ns (5,14) -> (6,14)
Info:                Sink $nextpnr_ICESTORM_LC_26.I1
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.4 14.1  Source $nextpnr_ICESTORM_LC_26.COUT
Info:  0.0 14.1    Net $nextpnr_ICESTORM_LC_26$O budget 0.000000 ns (6,14) -> (6,14)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_12_LC.CIN
Info:  0.2 14.3  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_12_LC.COUT
Info:  0.0 14.3    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[2] budget 0.000000 ns (6,14) -> (6,14)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_7_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 14.5  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_7_LC.COUT
Info:  0.0 14.5    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[3] budget 0.000000 ns (6,14) -> (6,14)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_6_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 14.7  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_6_LC.COUT
Info:  0.0 14.7    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[4] budget 0.000000 ns (6,14) -> (6,14)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_5_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 14.9  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_5_LC.COUT
Info:  0.0 14.9    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[5] budget 0.000000 ns (6,14) -> (6,14)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_4_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 15.1  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_4_LC.COUT
Info:  0.0 15.1    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[6] budget 0.000000 ns (6,14) -> (6,14)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_3_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 15.3  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_3_LC.COUT
Info:  0.0 15.3    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[7] budget 0.000000 ns (6,14) -> (6,14)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_2_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 15.4  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_2_LC.COUT
Info:  0.3 15.7    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[8] budget 0.290000 ns (6,14) -> (6,15)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_1_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 15.9  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_1_LC.COUT
Info:  0.0 15.9    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[9] budget 0.000000 ns (6,15) -> (6,15)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 16.1  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_LC.COUT
Info:  0.0 16.1    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[10] budget 0.000000 ns (6,15) -> (6,15)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_22_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 16.3  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_22_LC.COUT
Info:  0.0 16.3    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[11] budget 0.000000 ns (6,15) -> (6,15)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_21_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 16.5  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_21_LC.COUT
Info:  0.0 16.5    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[12] budget 0.000000 ns (6,15) -> (6,15)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_20_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 16.7  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_20_LC.COUT
Info:  0.0 16.7    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[13] budget 0.000000 ns (6,15) -> (6,15)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_19_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 16.9  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_19_LC.COUT
Info:  0.0 16.9    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[14] budget 0.000000 ns (6,15) -> (6,15)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_18_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 17.0  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_18_LC.COUT
Info:  0.0 17.0    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[15] budget 0.000000 ns (6,15) -> (6,15)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_17_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 17.2  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_17_LC.COUT
Info:  0.3 17.5    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[16] budget 0.290000 ns (6,15) -> (6,16)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_16_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 17.7  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_16_LC.COUT
Info:  0.0 17.7    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[17] budget 0.000000 ns (6,16) -> (6,16)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_15_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 17.9  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_15_LC.COUT
Info:  0.4 18.3    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[18] budget 0.380000 ns (6,16) -> (6,16)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_14_LC.I3
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.5 18.7  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_I1_14_LC.O
Info:  1.9 20.6    Net common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[18] budget 0.000000 ns (6,16) -> (10,15)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_3_LC.I3
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:31.22-31.23
Info:  0.5 21.1  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_3_LC.O
Info:  1.9 23.0    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[18] budget 0.000000 ns (10,15) -> (7,13)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_21$CARRY.I2
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.3 23.3  Source common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_21$CARRY.COUT
Info:  0.0 23.3    Net common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[18] budget 0.000000 ns (7,13) -> (7,13)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_20$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 23.5  Source common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0 23.5    Net common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[19] budget 0.000000 ns (7,13) -> (7,13)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_18$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 23.7  Source common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0 23.7    Net common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[20] budget 0.000000 ns (7,13) -> (7,13)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_17$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 23.9  Source common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0 23.9    Net common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[21] budget 0.000000 ns (7,13) -> (7,13)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_16$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 24.0  Source common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_16$CARRY.COUT
Info:  0.0 24.0    Net common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[22] budget 0.000000 ns (7,13) -> (7,13)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_15$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 24.2  Source common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_15$CARRY.COUT
Info:  0.3 24.5    Net common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[23] budget 0.290000 ns (7,13) -> (7,14)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_14$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 24.7  Source common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0 24.7    Net common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[24] budget 0.000000 ns (7,14) -> (7,14)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_13$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 24.9  Source common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_13$CARRY.COUT
Info:  0.0 24.9    Net common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[25] budget 0.000000 ns (7,14) -> (7,14)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_12$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 25.1  Source common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_12$CARRY.COUT
Info:  0.0 25.1    Net common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[26] budget 0.000000 ns (7,14) -> (7,14)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_11$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 25.3  Source common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_11$CARRY.COUT
Info:  0.0 25.3    Net common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[27] budget 0.000000 ns (7,14) -> (7,14)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_10$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 25.4  Source common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0 25.4    Net common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[28] budget 0.000000 ns (7,14) -> (7,14)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_9$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 25.6  Source common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0 25.6    Net common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[29] budget 0.000000 ns (7,14) -> (7,14)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 25.8  Source common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0 25.8    Net common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[30] budget 0.000000 ns (7,14) -> (7,14)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 26.0  Source common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.COUT
Info:  0.7 26.7    Net $nextpnr_ICESTORM_LC_0$I3 budget 0.670000 ns (7,14) -> (7,15)
Info:                Sink $nextpnr_ICESTORM_LC_0.I3
Info:  0.5 27.1  Source $nextpnr_ICESTORM_LC_0.O
Info:  1.8 28.9    Net common.pb.uart.rx_mod.symclk.sample_SB_DFFSR_Q_D[0] budget 58.923000 ns (7,15) -> (12,15)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_LC.I0
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.7 29.6  Source common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_LC.O
Info:  0.9 30.5    Net common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[0] budget 8.417000 ns (12,15) -> (11,15)
Info:                Sink common.pb.uart.rx_mod.symclk.count_SB_DFFSR_Q_10_D_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:74.14-74.23
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7 31.2  Setup common.pb.uart.rx_mod.symclk.count_SB_DFFSR_Q_10_D_SB_LUT4_O_LC.I0
Info: 16.0 ns logic, 15.2 ns routing

Info: Critical path report for cross-domain path '<async>' -> '<async>':
Info: curr total
Info:  0.0  0.0  Source PIN_13$sb_io.D_IN_0
Info:  0.9  0.9    Net PIN_13$SB_IO_IN budget 41.433998 ns (0,3) -> (1,3)
Info:                Sink PIN_13_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  main.v:43.8-43.14
Info:  0.5  1.3  Source PIN_13_SB_LUT4_I3_LC.O
Info:  0.9  2.2    Net PIN_10_$_TBUF__Y_E budget 41.433998 ns (1,3) -> (0,3)
Info:                Sink PIN_10$sb_io.OUTPUT_ENABLE
Info: 0.5 ns logic, 1.7 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge pll_clk_out_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source PIN_1$sb_io.D_IN_0
Info:  4.0  4.0    Net PIN_1$SB_IO_IN budget 16.143000 ns (4,33) -> (1,1)
Info:                Sink common.pb.n_reset_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  main.v:161.8-161.13
Info:  0.6  4.6  Source common.pb.n_reset_SB_LUT4_O_LC.O
Info:  1.9  6.5    Net n_reset budget 16.143000 ns (1,1) -> (5,5)
Info:                Sink common.pb.softreset_SB_LUT4_I2_LC.I3
Info:                Defined in:
Info:                  main.v:203.7-203.14
Info:  0.5  6.9  Source common.pb.softreset_SB_LUT4_I2_LC.O
Info:  3.0  9.9    Net common.pb.softreset_SB_DFFESR_Q_E_SB_LUT4_O_I1[3] budget 16.149000 ns (5,5) -> (10,14)
Info:                Sink common.pb.uart.tx_mod.tx_irq_SB_LUT4_I3_O_SB_LUT4_I3_LC.I2
Info:                Defined in:
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 10.5  Source common.pb.uart.tx_mod.tx_irq_SB_LUT4_I3_O_SB_LUT4_I3_LC.O
Info:  3.8 14.3    Net common.pb.uart.tx_mod.tx_irq_SB_LUT4_I3_O_SB_LUT4_I3_O[0] budget 16.148001 ns (10,14) -> (33,17)
Info:                Sink $gbuf_common.pb.uart.tx_mod.tx_irq_SB_LUT4_I3_O_SB_LUT4_I3_O[0]_$glb_sr.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:                Defined in:
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 15.2  Source $gbuf_common.pb.uart.tx_mod.tx_irq_SB_LUT4_I3_O_SB_LUT4_I3_O[0]_$glb_sr.GLOBAL_BUFFER_OUTPUT
Info:  0.7 15.9    Net common.pb.uart.tx_mod.tx_irq_SB_LUT4_I3_O_SB_LUT4_I3_O[0]_$glb_sr budget 16.148001 ns (33,17) -> (3,8)
Info:                Sink common.pb.timer_idle_SB_DFFESR_Q_D_SB_LUT4_O_8_LC.SR
Info:  0.1 16.0  Setup common.pb.timer_idle_SB_DFFESR_Q_D_SB_LUT4_O_8_LC.SR
Info: 2.6 ns logic, 13.4 ns routing

Info: Critical path report for cross-domain path 'posedge pll_clk_out_$glb_clk' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source common.pb.rx_buf_rd_addr_SB_DFFE_Q_D_SB_LUT4_O_7_LC.O
Info:  1.9  2.7    Net common.pb.rx_buf_rd_addr[0] budget 11.094000 ns (3,20) -> (5,22)
Info:                Sink PIN_20_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_LC.I3
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:997.26-997.44
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.5  3.1  Source PIN_20_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_LC.O
Info:  0.9  4.0    Net PIN_20_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0] budget 11.094000 ns (5,22) -> (5,22)
Info:                Sink PIN_20_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7  4.7  Source PIN_20_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_LC.O
Info:  0.9  5.5    Net PIN_20_SB_LUT4_O_I3_SB_LUT4_O_I2[0] budget 11.094000 ns (5,22) -> (5,22)
Info:                Sink PIN_20_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  6.1  Source PIN_20_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  2.9  9.0    Net PIN_20_SB_LUT4_O_I3[1] budget 16.059000 ns (5,22) -> (13,30)
Info:                Sink PIN_20_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  9.4  Source PIN_20_SB_LUT4_O_LC.O
Info:  3.3 12.8    Net PIN_20$SB_IO_OUT budget 16.059000 ns (13,30) -> (28,33)
Info:                Sink PIN_20$sb_io.D_OUT_0
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  main.v:65.7-65.19
Info: 2.9 ns logic, 9.8 ns routing

Info: Max frequency for clock 'pll_clk_out_$glb_clk': 32.09 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                      -> <async>                     : 2.20 ns
Info: Max delay <async>                      -> posedge pll_clk_out_$glb_clk: 15.99 ns
Info: Max delay posedge pll_clk_out_$glb_clk -> <async>                     : 12.78 ns

Info: Slack histogram:
Info:  legend: * represents 7 endpoint(s)
Info:          + represents [1,7) endpoint(s)
Info: [ 52175,  53656) |******+
Info: [ 53656,  55137) |+
Info: [ 55137,  56618) |+
Info: [ 56618,  58099) |+
Info: [ 58099,  59580) | 
Info: [ 59580,  61061) | 
Info: [ 61061,  62542) | 
Info: [ 62542,  64023) | 
Info: [ 64023,  65504) | 
Info: [ 65504,  66985) |+
Info: [ 66985,  68466) |***************+
Info: [ 68466,  69947) |*********************+
Info: [ 69947,  71428) |********************************************************+
Info: [ 71428,  72909) |****************************+
Info: [ 72909,  74390) |************************************+
Info: [ 74390,  75871) |*******************************************+
Info: [ 75871,  77352) |**********************+
Info: [ 77352,  78833) |***************+
Info: [ 78833,  80314) |**********************************************************+
Info: [ 80314,  81795) |************************************************************ 

Info: Program finished normally.
