
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.015694                       # Number of seconds simulated
sim_ticks                                 15693765500                       # Number of ticks simulated
final_tick                                15693765500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 103188                       # Simulator instruction rate (inst/s)
host_op_rate                                   232470                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               70362121                       # Simulator tick rate (ticks/s)
host_mem_usage                                 676748                       # Number of bytes of host memory used
host_seconds                                   223.04                       # Real time elapsed on the host
sim_insts                                    23015444                       # Number of instructions simulated
sim_ops                                      51850819                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  15693765500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          17600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              60160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42560                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             665                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 940                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2711905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1121464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               3833369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2711905                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2711905                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2711905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1121464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              3833369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001106250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1879                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         940                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       940                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  60160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   60160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   15693683500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   940                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      93                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          204                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    288.941176                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   176.247894                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   303.161497                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           81     39.71%     39.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           38     18.63%     58.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           33     16.18%     74.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           13      6.37%     80.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      5.88%     86.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1      0.49%     87.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      1.47%     88.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      1.96%     90.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           19      9.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          204                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        42560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        17600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 2711904.928106641863                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1121464.443953874521                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          665                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          275                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25216500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     10156750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37919.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36933.64                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                     17748250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                35373250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4700000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18881.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37631.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         3.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      3.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      728                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   16695407.98                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   871080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   444015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 3691380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         11063520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              7708680                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               732480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        35283000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        19160160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       3734205000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             3813159315                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            242.972874                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          15674757500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1463500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       4680000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  15547683000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     49896500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      12671250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     77371250                       # Time in different power states
system.mem_ctrls_1.actEnergy                   642600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   330165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 3020220                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         8604960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              6095580                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1575840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        29299710                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        12227520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       3741456660                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             3803253255                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            242.341665                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          15676254750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3690000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       3640000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  15580198500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     31841500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      10129000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     64266500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  15693765500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                15793656                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15793656                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1467454                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             13235001                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  508508                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               9272                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        13235001                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           10266558                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          2968443                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       371725                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15693765500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    10368376                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     4046179                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           822                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            81                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  15693765500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  15693765500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3330842                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           169                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     15693765500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         31387532                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            3745016                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       70005760                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    15793656                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           10775066                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      26121370                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2935112                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   83                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           599                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           11                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   3330725                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                143374                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           31334667                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              5.055836                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.127919                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6807300     21.72%     21.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   568743      1.82%     23.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1012114      3.23%     26.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   419642      1.34%     28.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   311147      0.99%     29.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  4904204     15.65%     44.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  4460487     14.23%     58.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   765720      2.44%     61.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 12085310     38.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             31334667                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.503182                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.230368                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  3728440                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               6943604                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  17078726                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2116341                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1467556                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              143394146                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                1467556                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  5035418                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 6937254                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1856                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  17018478                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                874105                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              133819030                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    31                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     95                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    161                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  10807                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           177218319                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             276548375                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        163258087                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              1124                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              68952348                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                108265971                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                101                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            100                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   6244813                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             13816996                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5796326                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             16409                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             8476                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  113716368                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               13660                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  93278781                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           3117313                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        61879208                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     75560540                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          13648                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      31334667                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.976856                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        3.078081                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            14348561     45.79%     45.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              690964      2.21%     48.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              976525      3.12%     51.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1020123      3.26%     54.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2401277      7.66%     62.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1657329      5.29%     67.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             4561283     14.56%     81.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3113893      9.94%     91.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2564712      8.18%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        31334667                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 5705345     94.95%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      7      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     1      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   4541      0.08%     95.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                299157      4.98%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 1      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               19      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            230776      0.25%      0.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              77095625     82.65%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   21      0.00%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    52      0.00%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  14      0.00%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   94      0.00%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   74      0.00%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 162      0.00%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             11568020     12.40%     95.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4383690      4.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              52      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            201      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               93278781                       # Type of FU issued
system.cpu.iq.rate                           2.971842                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     6009072                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.064421                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          227017317                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         175608208                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     87307177                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                1297                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               1076                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          617                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               99056417                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     660                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           112454                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      7664037                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      3290127                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1467556                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 6948167                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1494                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           113730028                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                76                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              13816996                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              5796326                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               4633                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      5                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1486                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             50                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         965370                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       944389                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1909759                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              89346628                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              10368358                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3932153                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     14414536                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  6791896                       # Number of branches executed
system.cpu.iew.exec_stores                    4046178                       # Number of stores executed
system.cpu.iew.exec_rate                     2.846564                       # Inst execution rate
system.cpu.iew.wb_sent                       88218200                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      87307794                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  66920015                       # num instructions producing a value
system.cpu.iew.wb_consumers                  82077916                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.781607                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.815323                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        61879210                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              12                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1467529                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     22919213                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.262330                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.982312                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     11228535     48.99%     48.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2591867     11.31%     60.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1208660      5.27%     65.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2088485      9.11%     74.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       596705      2.60%     77.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       479896      2.09%     79.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       569643      2.49%     81.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       871357      3.80%     85.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3284065     14.33%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     22919213                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             23015444                       # Number of instructions committed
system.cpu.commit.committedOps               51850819                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        8659158                       # Number of memory references committed
system.cpu.commit.loads                       6152959                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    5316080                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                        582                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  51686199                       # Number of committed integer instructions.
system.cpu.commit.function_calls               167086                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass           70      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         43191188     83.30%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              17      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               42      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             14      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              94      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              74      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            162      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         6152907     11.87%     95.17% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2506047      4.83%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           52      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          152      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          51850819                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3284065                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    133365177                       # The number of ROB reads
system.cpu.rob.rob_writes                   235950279                       # The number of ROB writes
system.cpu.timesIdled                             384                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           52865                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    23015444                       # Number of Instructions Simulated
system.cpu.committedOps                      51850819                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.363760                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.363760                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.733267                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.733267                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 99268425                       # number of integer regfile reads
system.cpu.int_regfile_writes                77008384                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       911                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      366                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  29663115                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 42036075                       # number of cc regfile writes
system.cpu.misc_regfile_reads                35019359                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  15693765500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.659549                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12761213                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               275                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          46404.410909                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.659549                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.249668                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.249668                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          274                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          255                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.267578                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          25522897                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         25522897                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  15693765500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     10254892                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10254892                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2506046                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2506046                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data     12760938                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12760938                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     12760938                       # number of overall hits
system.cpu.dcache.overall_hits::total        12760938                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          220                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           220                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          153                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          153                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          373                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            373                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          373                       # number of overall misses
system.cpu.dcache.overall_misses::total           373                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18771500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18771500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     12989500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     12989500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     31761000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     31761000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     31761000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     31761000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10255112                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10255112                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2506199                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2506199                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     12761311                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12761311                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     12761311                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     12761311                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000021                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000061                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000061                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000029                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000029                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        85325                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        85325                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 84898.692810                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84898.692810                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 85150.134048                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 85150.134048                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 85150.134048                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 85150.134048                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          190                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    47.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           97                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           97                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data           98                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           98                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           98                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           98                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          123                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          123                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          152                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          152                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          275                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          275                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          275                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          275                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11860000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11860000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12758000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12758000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     24618000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     24618000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     24618000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     24618000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000061                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000061                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 96422.764228                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 96422.764228                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83934.210526                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83934.210526                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        89520                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        89520                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        89520                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total        89520                       # average overall mshr miss latency
system.cpu.dcache.replacements                      1                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  15693765500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  15693765500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  15693765500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           435.470527                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3330560                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               702                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4744.387464                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   435.470527                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.850528                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.850528                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6662152                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6662152                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  15693765500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      3329858                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3329858                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      3329858                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3329858                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3329858                       # number of overall hits
system.cpu.icache.overall_hits::total         3329858                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          867                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           867                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          867                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            867                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          867                       # number of overall misses
system.cpu.icache.overall_misses::total           867                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     72645000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     72645000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     72645000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     72645000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     72645000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     72645000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3330725                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3330725                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      3330725                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3330725                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3330725                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3330725                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000260                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000260                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000260                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000260                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000260                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000260                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 83788.927336                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 83788.927336                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 83788.927336                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 83788.927336                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 83788.927336                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 83788.927336                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          425                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    60.714286                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          246                       # number of writebacks
system.cpu.icache.writebacks::total               246                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          164                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          164                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          164                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          164                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          164                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          164                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          703                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          703                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          703                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          703                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          703                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          703                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     60670500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     60670500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     60670500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     60670500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     60670500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     60670500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000211                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000211                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000211                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000211                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000211                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000211                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 86302.275960                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86302.275960                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 86302.275960                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86302.275960                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 86302.275960                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86302.275960                       # average overall mshr miss latency
system.cpu.icache.replacements                    246                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  15693765500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  15693765500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  15693765500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   869.439168                       # Cycle average of tags in use
system.l2.tags.total_refs                        1222                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       940                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.300000                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       613.779237                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       255.659931                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.018731                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.007802                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.026533                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           940                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          871                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.028687                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     10724                       # Number of tag accesses
system.l2.tags.data_accesses                    10724                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  15693765500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::.writebacks          245                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              245                       # number of WritebackClean hits
system.l2.ReadCleanReq_hits::.cpu.inst             36                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 36                       # number of ReadCleanReq hits
system.l2.demand_hits::.cpu.inst                   36                       # number of demand (read+write) hits
system.l2.demand_hits::total                       36                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  36                       # number of overall hits
system.l2.overall_hits::total                      36                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             152                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 152                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              666                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data          123                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             123                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                666                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                275                       # number of demand (read+write) misses
system.l2.demand_misses::total                    941                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               666                       # number of overall misses
system.l2.overall_misses::.cpu.data               275                       # number of overall misses
system.l2.overall_misses::total                   941                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     12529500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      12529500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     59228000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     59228000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data     11674500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11674500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     59228000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     24204000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         83432000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     59228000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     24204000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        83432000                       # number of overall miss cycles
system.l2.WritebackClean_accesses::.writebacks          245                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          245                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           152                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               152                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          702                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            702                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data          123                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           123                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              702                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              275                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  977                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             702                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             275                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 977                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.948718                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.948718                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.948718                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.963153                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.948718                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.963153                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82430.921053                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82430.921053                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 88930.930931                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88930.930931                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 94914.634146                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94914.634146                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 88930.930931                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88014.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88663.124336                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 88930.930931                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88014.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88663.124336                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          152                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            152                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          666                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          123                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          123                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           666                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           275                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               941                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          666                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          275                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              941                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     11009500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     11009500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52578000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52578000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10444500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10444500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     52578000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     21454000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     74032000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52578000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     21454000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     74032000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.948718                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.948718                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.948718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.963153                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.948718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.963153                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72430.921053                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72430.921053                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78945.945946                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78945.945946                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84914.634146                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84914.634146                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78945.945946                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78014.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78673.751328                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78945.945946                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78014.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78673.751328                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests           940                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  15693765500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                788                       # Transaction distribution
system.membus.trans_dist::ReadExReq               152                       # Transaction distribution
system.membus.trans_dist::ReadExResp              152                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           788                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         1880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        60160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        60160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   60160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               940                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     940    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 940                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1154500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4990750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         1225                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          248                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  15693765500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               825                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          246                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              152                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             152                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           703                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          123                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1650                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          551                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2201                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        60608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        17600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  78208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               1                       # Total snoops (count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              978                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002045                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.045198                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    976     99.80%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                978                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             858500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1053000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            412500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
