---------------------------------------------------------------------------------------------------------------------------------------
|                                                       Xilinx XPower Analyzer                                                        |
---------------------------------------------------------------------------------------------------------------------------------------
| Release                | SoftwareVersion:M.53d                                                                                      |
| Command Line           | C:\Xilinx\12.1\ISE_DS\ISE\bin\nt\unwrapped\xpwr.exe example_top.ncd example_top.pcf -v -o example_top.pwr  |
---------------------------------------------------------------------------------------------------------------------------------------

--------------------------------
|      Table of Contents       |
--------------------------------
| 1.  Settings                 |
| 1.1.  Project                |
| 1.2.  Device                 |
| 1.3.  Environment            |
| 1.4.  Default Activity Rates |
| 2.  Summary                  |
| 2.1.  On-Chip Power Summary  |
| 2.2.  Thermal Summary        |
| 2.3.  Power Supply Summary   |
| 2.4.  Confidence Level       |
| 3.  Detailed Reports         |
| 3.1.  By Hierarchy           |
| 3.2.  By Clock Domain        |
| 3.3.  By Resource Type       |
| 3.3.1.  Logic                |
| 3.3.2.  Signals              |
| 3.3.3.  IO                   |
| 3.3.4.  MMCM                 |
| 3.3.5.  MGT                  |
--------------------------------

1.  Settings
1.1.
-----------------------------------------------
|                   Project                   |
-----------------------------------------------
| Design File               | example_top.ncd |
| Settings File             | NA              |
| Physical Constraints File | example_top.pcf |
| Simulation Activity File  | NA              |
| Design Nets Matched       | NA              |
| Simulation Nets Matched   | NA              |
-----------------------------------------------

1.2.
-----------------------------------------------
|                   Device                    |
-----------------------------------------------
| Family           | Virtex6                  |
| Part             | xc6vlx75t                |
| Package          | ff484                    |
| Grade            | Commercial               |
| Process          | Typical                  |
| Speed Grade      | -2                       |
| Characterization | ADVANCED,v1.1,2010-02-23 |
-----------------------------------------------

1.3.
--------------------------------------------
|               Environment                |
--------------------------------------------
| Ambient Temp (C)      | 50.0             |
| Use custom TJA?       | No               |
| Custom TJA (C/W)      | NA               |
| Airflow (LFM)         | 250              |
| Heat Sink             | Medium Profile   |
| Custom TSA (C/W)      | NA               |
| Board Selection       | Medium (10"x10") |
| # of Board Layers     | 8 to 11          |
| Custom TJB (C/W)      | NA               |
| Board Temperature (C) | NA               |
--------------------------------------------

1.4.
----------------------------------
|     Default Activity Rates     |
----------------------------------
| FF Toggle Rate (%)     | 12.5  |
| I/O Toggle Rate (%)    | 12.5  |
| Output Load (pF)       | 5.0   |
| I/O Enable Rate (%)    | 100.0 |
| BRAM Write Rate (%)    | 50.0  |
| BRAM Enable Rate (%)   | 25.0  |
| DSP Toggle Rate (%)    | 12.5  |
----------------------------------

2.  Summary
2.1.
-----------------------------------------------------------------------------
|                           On-Chip Power Summary                           |
-----------------------------------------------------------------------------
|        On-Chip        | Power (mW) |  Used  | Available | Utilization (%) |
-----------------------------------------------------------------------------
| Clocks                |      98.86 |      6 |    ---    |       ---       |
| Logic                 |      20.21 |   2579 |     46560 |             5.5 |
| Signals               |      27.46 |   3788 |    ---    |       ---       |
| IOs                   |     420.99 |     40 |       240 |            16.7 |
| MMCMs                 |     115.09 |      1 |         6 |            16.7 |
| Quiescent             |     729.34 |        |           |                 |
| Total                 |    1411.96 |        |           |                 |
-----------------------------------------------------------------------------

2.2.
------------------------------
|      Thermal Summary       |
------------------------------
| Effective TJA (C/W) | 2.9  |
| Max Ambient (C)     | 80.7 |
| Junction Temp (C)   | 54.3 |
------------------------------

2.3.
--------------------------------------------------------
|                 Power Supply Summary                 |
--------------------------------------------------------
|                      |  Total  | Dynamic | Quiescent |
--------------------------------------------------------
| Supply Power (mW)    | 1456.56 | 270.73  | 1456.23   |
--------------------------------------------------------

---------------------------------------------------------------------------------------------------------------
|                                            Power Supply Currents                                            |
---------------------------------------------------------------------------------------------------------------
|     Supply Source     | Supply Voltage | Total Current (mA) | Dynamic Current (mA) | Quiescent Current (mA) |
---------------------------------------------------------------------------------------------------------------
| Vccint                |           1.00 |             793.47 |               159.24 |                 634.23 |
| Vccaux                |           2.50 |             176.27 |                38.55 |                 137.72 |
| Vcco25                |           2.50 |               2.43 |                 1.43 |                   1.00 |
| Vcco15                |           1.50 |             114.49 |                 7.69 |                 106.80 |
| MGTAVcc               |           1.00 |             315.00 |                 0.00 |                 315.00 |
| MGTAVtt               |           1.20 |               0.00 |                 0.00 |                   0.00 |
---------------------------------------------------------------------------------------------------------------

2.4.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                                                    Confidence Level                                                                                                    |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|           Metric            | Confidence |                        Details                         |                                                       Action                                                       |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Design implementation state | High       | Design is completely routed                            |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 25% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | Medium     | Device models are not Production                       | Device models may change and in turn slightly affect accuracy                                                      |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Medium     |                                                        |                                                                                                                    |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

3.  Details
3.1.
------------------------------------------------------------------------------------------------------
|                  By Hierarchy                  | Power (mW) | Lower Power (mW) | Signal Power (mW) |
------------------------------------------------------------------------------------------------------
| Hierarchy total                                |   0.00     |   0.00           |   0.00            |
|   example_top                                  |   0.00     |   0.00           |   0.00            |
|     u_memc_ui_top                              |   0.00     |   0.00           |   0.00            |
|       u_ui_top                                 |   0.00     |   0.00           |   0.00            |
|         ui_wr_data0                            |   0.00     |   0.00           |   0.00            |
|         ui_rd_data0                            |   0.00     |   0.00           |   0.00            |
|         ui_cmd0                                |   0.00     |   0.00           |   0.00            |
|       u_mem_intfc                              |   0.00     |   0.00           |   0.00            |
|         phy_top0                               |   0.00     |   0.00           |   0.00            |
|           u_phy_write                          |   0.00     |   0.00           |   0.00            |
|           u_phy_read                           |   0.00     |   0.00           |   0.00            |
|             u_phy_rddata_sync                  |   0.00     |   0.00           |   0.00            |
|               u_rddata_sync_c0                 |   0.00     |   0.00           |   0.00            |
|                 gen_ram[9].u_RAM64X1D          |   0.00     |   0.00           |   0.00            |
|                 gen_ram[8].u_RAM64X1D          |   0.00     |   0.00           |   0.00            |
|                 gen_ram[7].u_RAM64X1D          |   0.00     |   0.00           |   0.00            |
|                 gen_ram[6].u_RAM64X1D          |   0.00     |   0.00           |   0.00            |
|                 gen_ram[5].u_RAM64X1D          |   0.00     |   0.00           |   0.00            |
|                 gen_ram[4].u_RAM64X1D          |   0.00     |   0.00           |   0.00            |
|                 gen_ram[3].u_RAM64X1D          |   0.00     |   0.00           |   0.00            |
|                 gen_ram[34].u_RAM64X1D         |   0.00     |   0.00           |   0.00            |
|                 gen_ram[32].u_RAM64X1D         |   0.00     |   0.00           |   0.00            |
|                 gen_ram[31].u_RAM64X1D         |   0.00     |   0.00           |   0.00            |
|                 gen_ram[30].u_RAM64X1D         |   0.00     |   0.00           |   0.00            |
|                 gen_ram[2].u_RAM64X1D          |   0.00     |   0.00           |   0.00            |
|                 gen_ram[29].u_RAM64X1D         |   0.00     |   0.00           |   0.00            |
|                 gen_ram[28].u_RAM64X1D         |   0.00     |   0.00           |   0.00            |
|                 gen_ram[27].u_RAM64X1D         |   0.00     |   0.00           |   0.00            |
|                 gen_ram[26].u_RAM64X1D         |   0.00     |   0.00           |   0.00            |
|                 gen_ram[25].u_RAM64X1D         |   0.00     |   0.00           |   0.00            |
|                 gen_ram[24].u_RAM64X1D         |   0.00     |   0.00           |   0.00            |
|                 gen_ram[23].u_RAM64X1D         |   0.00     |   0.00           |   0.00            |
|                 gen_ram[22].u_RAM64X1D         |   0.00     |   0.00           |   0.00            |
|                 gen_ram[21].u_RAM64X1D         |   0.00     |   0.00           |   0.00            |
|                 gen_ram[20].u_RAM64X1D         |   0.00     |   0.00           |   0.00            |
|                 gen_ram[1].u_RAM64X1D          |   0.00     |   0.00           |   0.00            |
|                 gen_ram[19].u_RAM64X1D         |   0.00     |   0.00           |   0.00            |
|                 gen_ram[18].u_RAM64X1D         |   0.00     |   0.00           |   0.00            |
|                 gen_ram[17].u_RAM64X1D         |   0.00     |   0.00           |   0.00            |
|                 gen_ram[16].u_RAM64X1D         |   0.00     |   0.00           |   0.00            |
|                 gen_ram[15].u_RAM64X1D         |   0.00     |   0.00           |   0.00            |
|                 gen_ram[14].u_RAM64X1D         |   0.00     |   0.00           |   0.00            |
|                 gen_ram[13].u_RAM64X1D         |   0.00     |   0.00           |   0.00            |
|                 gen_ram[12].u_RAM64X1D         |   0.00     |   0.00           |   0.00            |
|                 gen_ram[11].u_RAM64X1D         |   0.00     |   0.00           |   0.00            |
|                 gen_ram[10].u_RAM64X1D         |   0.00     |   0.00           |   0.00            |
|                 gen_ram[0].u_RAM64X1D          |   0.00     |   0.00           |   0.00            |
|             u_phy_rdctrl_sync                  |   0.00     |   0.00           |   0.00            |
|             u_phy_rdclk_gen                    |   0.00     |   0.00           |   0.00            |
|           u_phy_rdlvl                          |   0.00     |   0.00           |   0.00            |
|           u_phy_init                           |   0.00     |   0.00           |   0.00            |
|           u_phy_dly_ctrl                       |   0.00     |   0.00           |   0.00            |
|           u_phy_data_io                        |   0.00     |   0.00           |   0.00            |
|             gen_dqs[0].u_phy_dqs_iob           |   0.00     |   0.00           |   0.00            |
|               u_rd_bitslip_early               |   0.00     |   0.00           |   0.00            |
|               u_iobuf_dqs                      |   0.00     |   0.00           |   0.00            |
|                 IBUFDS                         |   0.00     |   0.00           |   0.00            |
|             gen_dq[7].u_iob_dq                 |   0.00     |   0.00           |   0.00            |
|               u_rd_bitslip                     |   0.00     |   0.00           |   0.00            |
|             gen_dq[6].u_iob_dq                 |   0.00     |   0.00           |   0.00            |
|               u_rd_bitslip                     |   0.00     |   0.00           |   0.00            |
|             gen_dq[5].u_iob_dq                 |   0.00     |   0.00           |   0.00            |
|               u_rd_bitslip                     |   0.00     |   0.00           |   0.00            |
|             gen_dq[4].u_iob_dq                 |   0.00     |   0.00           |   0.00            |
|               u_rd_bitslip                     |   0.00     |   0.00           |   0.00            |
|             gen_dq[3].u_iob_dq                 |   0.00     |   0.00           |   0.00            |
|               u_rd_bitslip                     |   0.00     |   0.00           |   0.00            |
|             gen_dq[2].u_iob_dq                 |   0.00     |   0.00           |   0.00            |
|               u_rd_bitslip                     |   0.00     |   0.00           |   0.00            |
|             gen_dq[1].u_iob_dq                 |   0.00     |   0.00           |   0.00            |
|               u_rd_bitslip                     |   0.00     |   0.00           |   0.00            |
|             gen_dq[0].u_iob_dq                 |   0.00     |   0.00           |   0.00            |
|               u_rd_bitslip                     |   0.00     |   0.00           |   0.00            |
|             gen_dm_inst.gen_dm[0].u_phy_dm_iob |   0.00     |   0.00           |   0.00            |
|           u_phy_control_io                     |   0.00     |   0.00           |   0.00            |
|           mb_wrlvl_inst.u_phy_wrlvl            |   0.00     |   0.00           |   0.00            |
|           gen_enable_pd.u_phy_pd_top           |   0.00     |   0.00           |   0.00            |
|             gen_pd[0].gen_pd_inst.u_phy_pd     |   0.00     |   0.00           |   0.00            |
|         mc0                                    |   0.00     |   0.00           |   0.00            |
|           rank_mach0                           |   0.00     |   0.00           |   0.00            |
|             rank_common0                       |   0.00     |   0.00           |   0.00            |
|               maintenance_request.maint_arb0   |   0.00     |   0.00           |   0.00            |
|             rank_cntrl[0].rank_cntrl0          |   0.00     |   0.00           |   0.00            |
|           col_mach0                            |   0.00     |   0.00           |   0.00            |
|           bank_mach0                           |   0.00     |   0.00           |   0.00            |
|             bank_common0                       |   0.00     |   0.00           |   0.00            |
|             bank_cntrl[3].bank0                |   0.00     |   0.00           |   0.00            |
|               bank_state0                      |   0.00     |   0.00           |   0.00            |
|               bank_queue0                      |   0.00     |   0.00           |   0.00            |
|               bank_compare0                    |   0.00     |   0.00           |   0.00            |
|             bank_cntrl[2].bank0                |   0.00     |   0.00           |   0.00            |
|               bank_state0                      |   0.00     |   0.00           |   0.00            |
|               bank_queue0                      |   0.00     |   0.00           |   0.00            |
|               bank_compare0                    |   0.00     |   0.00           |   0.00            |
|             bank_cntrl[1].bank0                |   0.00     |   0.00           |   0.00            |
|               bank_state0                      |   0.00     |   0.00           |   0.00            |
|               bank_queue0                      |   0.00     |   0.00           |   0.00            |
|               bank_compare0                    |   0.00     |   0.00           |   0.00            |
|             bank_cntrl[0].bank0                |   0.00     |   0.00           |   0.00            |
|               bank_state0                      |   0.00     |   0.00           |   0.00            |
|               bank_queue0                      |   0.00     |   0.00           |   0.00            |
|               bank_compare0                    |   0.00     |   0.00           |   0.00            |
|             arb_mux0                           |   0.00     |   0.00           |   0.00            |
|               arb_select0                      |   0.00     |   0.00           |   0.00            |
|               arb_row_col0                     |   0.00     |   0.00           |   0.00            |
|                 row_arb0                       |   0.00     |   0.00           |   0.00            |
|                 config_arb0                    |   0.00     |   0.00           |   0.00            |
|                 col_arb0                       |   0.00     |   0.00           |   0.00            |
|     u_iodelay_ctrl                             |   0.00     |   0.00           |   0.00            |
|       diff_clk_ref.u_ibufg_clk_ref             |   0.00     |   0.00           |   0.00            |
|     u_infrastructure                           |   0.00     |   0.00           |   0.00            |
|     m_traffic_gen                              |   0.00     |   0.00           |   0.00            |
|       u_c_gen                                  |   0.00     |   0.00           |   0.00            |
|         gen_prbs_instr.instr_prbs_gen_a        |   0.00     |   0.00           |   0.00            |
|       tg_status                                |   0.00     |   0.00           |   0.00            |
|       mcb_control                              |   0.00     |   0.00           |   0.00            |
|       WR_PATH.write_data_path                  |   0.00     |   0.00           |   0.00            |
|         wr_data_gen                            |   0.00     |   0.00           |   0.00            |
|           V6_WDGEN.v6_data_gen                 |   0.00     |   0.00           |   0.00            |
|       RD_PATH.read_data_path                   |   0.00     |   0.00           |   0.00            |
|         read_postedfifo                        |   0.00     |   0.00           |   0.00            |
|           rd_fifo                              |   0.00     |   0.00           |   0.00            |
|             Mram_mem72                         |   0.00     |   0.00           |   0.00            |
|         rd_datagen                             |   0.00     |   0.00           |   0.00            |
|           V6_DGEN.v6_data_gen                  |   0.00     |   0.00           |   0.00            |
|     init_mem0                                  |   0.00     |   0.00           |   0.00            |
|     ML_u_memc_ui_top                           |   0.00     |   0.00           |   0.00            |
------------------------------------------------------------------------------------------------------

3.2.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                     By Clock Domain : 6                                      | Power (mW)  | Freq (MHz) |  Buffer   | Buffer Enable (%) | Enable Signal | Fanout | Slice Fanout |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| MMCM_PHASE_CALIBRATION_ML_LUT2_41_ML_NEW_CLK                                                 |             |            |           |                   |               |        |              |
|  Logic:                                                                                      |             |            |           |                   |               |        |              |
|   MMCM_PHASE_CALIBRATION_ML_LUT2_41                                                          |       0.00  |       0.00 | LUT6      |                NA | NA            |     NA |           NA |
|  Nets:                                                                                       |             |            |           |                   |               |        |              |
|   MMCM_PHASE_CALIBRATION_ML_LUT2_41_ML_NEW_CLK                                               |       0.00  |       0.00 | NA        |                NA | NA            |      4 |            3 |
| u_clk_ibuf/sys_clk_ibufg                                                                     |             |            |           |                   |               |        |              |
|  Logic:                                                                                      |             |            |           |                   |               |        |              |
|   u_infrastructure/u_bufg_clk0                                                               |       2.18  |     533.33 | BUFG      |                NA | NA            |     NA |           NA |
|   u_infrastructure/u_bufg_clkdiv0                                                            |       1.09  |     266.67 | BUFG      |                NA | NA            |     NA |           NA |
|   sys_clk_p                                                                                  |       0.00  |     533.33 | IOB       |                NA | NA            |     NA |           NA |
|  Nets:                                                                                       |             |            |           |                   |               |        |              |
|   clk                                                                                        |      73.89  |     266.67 | BUFG      |                NA | NA            |   2451 |          876 |
|   clk_mem                                                                                    |       9.82  |     533.33 | BUFG      |                NA | NA            |     46 |           46 |
|   clk_rd_base                                                                                |       0.41  |     533.33 | NA        |                NA | NA            |      2 |            2 |
|   u_clk_ibuf/sys_clk_ibufg                                                                   |       0.20  |     533.33 | NA        |                NA | NA            |      1 |            1 |
|   u_infrastructure/clk_mem_pll                                                               |       ~0.00 |     533.33 | NA        |                NA | NA            |      1 |            1 |
|   u_infrastructure/clk_pll                                                                   |       ~0.00 |     266.67 | NA        |                NA | NA            |      1 |            1 |
|   u_infrastructure/clkfbout_pll                                                              |       ~0.00 |     533.33 | NA        |                NA | NA            |      1 |            1 |
| u_infrastructure/u_mmcm_adv_ML_NEW_I1                                                        |             |            |           |                   |               |        |              |
|  Nets:                                                                                       |             |            |           |                   |               |        |              |
|   u_infrastructure/u_mmcm_adv_ML_NEW_I1                                                      |       0.00  |       0.00 | NA        |                NA | NA            |      3 |            3 |
| u_iodelay_ctrl/clk_ref_ibufg                                                                 |             |            |           |                   |               |        |              |
|  Logic:                                                                                      |             |            |           |                   |               |        |              |
|   u_iodelay_ctrl/u_bufg_clk_ref                                                              |       0.82  |     200.00 | BUFG      |                NA | NA            |     NA |           NA |
|   clk_ref_p                                                                                  |       0.00  |     200.00 | IOB       |                NA | NA            |     NA |           NA |
|  Nets:                                                                                       |             |            |           |                   |               |        |              |
|   u_iodelay_ctrl/clk_ref_bufg                                                                |       5.12  |     200.00 | BUFG      |                NA | NA            |     17 |            4 |
|   u_iodelay_ctrl/clk_ref_ibufg                                                               |       0.08  |     200.00 | NA        |                NA | NA            |      1 |            1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/cpt_odelay                     |             |            |           |                   |               |        |              |
|  Logic:                                                                                      |             |            |           |                   |               |        |              |
|   u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[0].u_bufio_cpt    |       0.00  |       0.00 | BUFIODQS  |                NA | NA            |     NA |           NA |
|   u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[0].u_odelay_cpt   |       0.00  |       0.00 | IODELAYE1 |                NA | NA            |     NA |           NA |
|  Nets:                                                                                       |             |            |           |                   |               |        |              |
|   u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt                                                 |       0.00  |       0.00 | BUFIODQS  |              0.00 | GLOBAL_LOGIC0 |      9 |           18 |
|   u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/cpt_odelay                   |       0.00  |       0.00 | NA        |                NA | NA            |      1 |            1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>                |             |            |           |                   |               |        |              |
|  Logic:                                                                                      |             |            |           |                   |               |        |              |
|   u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_bufr_rsync   |       0.54  |     133.35 | BUFR      |                NA | NA            |     NA |           NA |
|   u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_odelay_rsync |       0.00  |     533.33 | IODELAYE1 |                NA | NA            |     NA |           NA |
|  Nets:                                                                                       |             |            |           |                   |               |        |              |
|   u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>                                            |       4.52  |     266.67 | BUFR      |            100.00 | GLOBAL_LOGIC1 |    249 |           60 |
|   u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>              |       0.20  |     533.33 | NA        |                NA | NA            |      1 |            1 |
|                                                                                              |             |            |           |                   |               |        |              |
| Total                                                                                        |      98.86  |            |           |                   |               |        |              |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

3.3.  By Resource Type
3.3.1.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                 Logic                                                                 | Power (mW) |    Type     | Clock (MHz) |                   Clock Name                    | Signal Rate |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/Mmux_q_entry_r[1]_idle_cnt[1]_mux_11_OUT1_SW0                |       0.26 | LUT6        |       Async | Async                                           |       500.0 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/Madd_idle_cnt[1]_idlers_below[1]_add_8_OUT_lut<0>11          |       0.26 | LUT6        |       Async | Async                                           |       500.0 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/Madd_idle_cnt[1]_idlers_below[1]_add_9_OUT_lut<0>1           |       0.26 | LUT6        |       Async | Async                                           |       500.0 |
| u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/Mcount_dqs_dly_val_r_xor<1>11            |       0.09 | LUT6        |       Async | Async                                           |       168.9 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/Msub_rb_hit_busy_cnt[1]_GND_28_o_sub_17_OUT_lut<0>1          |       0.09 | LUT6        |       Async | Async                                           |       173.7 |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/Mmux_inhbt_act_faw.faw_cnt_ns11                                    |       0.08 | LUT6        |       Async | Async                                           |       169.7 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/order_cnt<0>1                                                                   |       0.08 | LUT6        |       Async | Async                                           |       166.5 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/Mmux_q_entry_r[1]_idle_cnt[1]_mux_11_OUT23_G                 |       0.08 | LUT6        |       Async | Async                                           |       159.1 |
| u_memc_ui_top/u_ui_top/ui_wr_data0/Mmux_occupied_counter.occ_cnt_ns11                                                                 |       0.08 | LUT6        |       Async | Async                                           |       153.5 |
| u_memc_ui_top/u_ui_top/ui_wr_data0/Mmux_wr_req_counter.wr_req_cnt_ns11                                                                |       0.07 | LUT6        |       Async | Async                                           |       133.0 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/Madd_idlers_below_Madd_xor<0>11                              |       0.07 | LUT6        |       Async | Async                                           |       126.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/Madd_idlers_below_Madd_lut<0>1                               |       0.07 | LUT6        |       Async | Async                                           |       123.9 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/idle_cnt<0>1                                                                    |       0.06 | LUT6        |       Async | Async                                           |       130.4 |
| u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.occupied_counter.occ_cnt_ns<0>1                                                    |       0.06 | LUT6        |       Async | Async                                           |       115.9 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/Mmux_q_entry_r[1]_idle_cnt[1]_mux_11_OUT_A11                 |       0.06 | LUT6        |       Async | Async                                           |       108.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/Msub_rb_hit_busy_cnt[1]_GND_31_o_sub_17_OUT_lut<0>1          |       0.05 | LUT6        |       Async | Async                                           |       109.8 |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/Mmux_inhbt_act_faw.faw_cnt_ns21                                    |       0.05 | LUT5        |       Async | Async                                           |        99.2 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/Mcount_rfc_zq_timer.rfc_zq_timer_r21                                            |       0.05 | LUT5        |       Async | Async                                           |        95.8 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux_cal1_state_r[4]_cnt_idel_inc_cpt_r[4]_wide_mux_365_OUT_rs_xor<3>11                |       0.05 | LUT6        |       Async | Async                                           |        92.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux_cal1_state_r[4]_cnt_idel_inc_cpt_r[4]_wide_mux_365_OUT_rs_cy<2>11_SW4             |       0.04 | LUT6        |       Async | Async                                           |        84.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux_cal1_state_r[4]_cnt_idel_inc_cpt_r[4]_wide_mux_365_OUT_rs_xor<1>11                |       0.04 | LUT6        |       Async | Async                                           |        84.2 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/order_q_ns<0>1                                               |       0.04 | LUT6        |       Async | Async                                           |        88.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/Mcount_dqs_dly_val_r_xor<3>11            |       0.04 | LUT6        |       Async | Async                                           |        81.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/second_edge_dq_taps_r_3_glue_set                                                       |       0.04 | LUT6        |       Async | Async                                           |        80.8 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/Mmux_q_entry_r[1]_idle_cnt[1]_mux_11_OUT23                   |       0.04 | LUT6        |       Async | Async                                           |        78.9 |
| u_memc_ui_top/u_ui_top/ui_wr_data0/Mmux_wr_req_counter.wr_req_cnt_ns21                                                                |       0.04 | LUT6        |       Async | Async                                           |        83.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux_cal1_state_r[4]_cnt_idel_inc_cpt_r[4]_wide_mux_365_OUT_rs_xor<2>11                |       0.04 | LUT6        |       Async | Async                                           |        81.4 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/Mmux_q_entry_r[1]_idle_cnt[1]_mux_11_OUT_rs_xor<0>11         |       0.04 | LUT6        |       Async | Async                                           |        75.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].u_phy_dqs_iob/u_rd_bitslip_early/mux1121                                  |       0.04 | LUT6        |       Async | Async                                           |        75.5 |
| u_memc_ui_top/u_ui_top/ui_wr_data0/Mmux_occupied_counter.occ_cnt_ns21                                                                 |       0.04 | LUT6        |       Async | Async                                           |        74.5 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/Mmux_q_entry_r[1]_idle_cnt[1]_mux_11_OUT1                    |       0.04 | LUT6        |       Async | Async                                           |        72.8 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/Mcount_cnt_dllk_zqinit_r_cy<3>                                                          |       0.04 | CARRY4      |       Async | Async                                           |        15.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/Mmux_q_entry_r[1]_idle_cnt[1]_mux_11_OUT_A21_SW0             |       0.04 | LUT6        |       Async | Async                                           |        71.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r2_Mux_9_o1_SW0                                         |       0.04 | LUT6        |       Async | Async                                           |        71.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/mux1121                                              |       0.04 | LUT6        |       Async | Async                                           |        71.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_done_next_state<3>1                   |       0.04 | LUT6        |       Async | Async                                           |        75.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/u_rd_bitslip/mux111                                               |       0.04 | LUT6        |       Async | Async                                           |        70.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].u_iob_dq/u_rd_bitslip/mux111                                               |       0.04 | LUT6        |       Async | Async                                           |        69.7 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/Mmux_order_q_ns_rs_xor<0>11                                  |       0.04 | LUT6        |       Async | Async                                           |        72.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/Mmux_io_config_ns41                                                     |       0.04 | LUT6        |       Async | Async                                           |        67.7 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/Mmux_order_q_ns_rs_xor<0>11                                  |       0.04 | LUT6        |       Async | Async                                           |        72.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/Mmux_order_q_ns_rs_xor<0>11                                  |       0.04 | LUT6        |       Async | Async                                           |        72.0 |
| u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_done_next_state<1>1                   |       0.04 | LUT6        |       Async | Async                                           |        71.5 |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/Mmux_read_fifo.tail_ns41                                                                      |       0.04 | LUT6        |       Async | Async                                           |        66.9 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/Mmux_q_entry_r[1]_idle_cnt[1]_mux_12_OUT1                    |       0.03 | LUT6        |       Async | Async                                           |        65.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/Mcount_enable_wrlvl_cnt21                                                               |       0.03 | LUT6        |       Async | Async                                           |        69.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n227531                                                                          |       0.03 | LUT6        |       Async | Async                                           |        64.6 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/req_bank_rdy_r_rstpot                                        |       0.03 | LUT6        |       Async | Async                                           |        67.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n2143_rs_xor<3>11                                                                |       0.03 | LUT6        |       Async | Async                                           |        62.6 |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/Mmux_wtr_timer.wtr_cnt_ns21                                        |       0.03 | LUT6        |       Async | Async                                           |        61.2 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/Mmux_last_master_ns31                                      |       0.03 | LUT6        |       Async | Async                                           |        64.7 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/pre_config_match_ns_norst21                                  |       0.03 | LUT6        |       Async | Async                                           |        60.4 |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/periodic_rd_generation.periodic_rd_timer_r_0_glue_set              |       0.03 | LUT6        |       Async | Async                                           |        60.0 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n2143_rs_xor<2>11                                                                |       0.03 | LUT5        |       Async | Async                                           |        60.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/u_rd_bitslip/mux111                                               |       0.03 | LUT6        |       Async | Async                                           |        58.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/ordered_r_lcl_glue_set                                       |       0.03 | LUT6        |       Async | Async                                           |        61.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/mux111                                               |       0.03 | LUT6        |       Async | Async                                           |        56.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_rd_bitslip/mux1121                                              |       0.03 | LUT6        |       Async | Async                                           |        56.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/u_rd_bitslip/mux111                                               |       0.03 | LUT6        |       Async | Async                                           |        56.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_rd_bitslip/mux111                                               |       0.03 | LUT6        |       Async | Async                                           |        56.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/Mcount_rfc_zq_timer.rfc_zq_timer_r11                                            |       0.03 | LUT6        |       Async | Async                                           |        59.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].u_iob_dq/u_rd_bitslip/mux1121                                              |       0.03 | LUT6        |       Async | Async                                           |        55.6 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/Msub_rb_hit_busy_cnt[1]_GND_34_o_sub_18_OUT_lut<0>1          |       0.03 | LUT6        |       Async | Async                                           |        58.8 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/order_q_ns<1>1                                               |       0.03 | LUT5        |       Async | Async                                           |        56.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/Mcount_rfc_zq_timer.rfc_zq_timer_r4                                             |       0.03 | LUT6        |       Async | Async                                           |        54.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux_cal1_state_r[4]_cnt_idel_inc_cpt_r[4]_wide_mux_365_OUT_rs_xor<4>11                |       0.03 | LUT6        |       Async | Async                                           |        54.7 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/Mmux_q_entry_r[1]_idle_cnt[1]_mux_11_OUT1                    |       0.03 | LUT6        |       Async | Async                                           |        54.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/u_rd_bitslip/mux1121                                              |       0.03 | LUT6        |       Async | Async                                           |        54.6 |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/Mcount_maint_prescaler.maint_prescaler_r_xor<2>11                               |       0.03 | LUT6        |       Async | Async                                           |        97.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise1_r3_Mux_4_o_4                   |       0.03 | LUT6        |       Async | Async                                           |        53.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise0_r3_Mux_2_o_3                   |       0.03 | LUT6        |       Async | Async                                           |        53.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise1_r3_Mux_4_o_3                   |       0.03 | LUT6        |       Async | Async                                           |        53.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r3_Mux_3_o_3                   |       0.03 | LUT6        |       Async | Async                                           |        53.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r3_Mux_3_o_4                   |       0.03 | LUT6        |       Async | Async                                           |        53.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r3_Mux_3_o_3                   |       0.03 | LUT6        |       Async | Async                                           |        52.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r3_Mux_3_o_3                   |       0.03 | LUT6        |       Async | Async                                           |        52.8 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n2143_A42                                                                        |       0.03 | LUT6        |       Async | Async                                           |        52.7 |
| u_memc_ui_top/u_ui_top/ui_wr_data0/Mmux_wr_req_counter.wr_req_cnt_ns41                                                                |       0.03 | LUT6        |       Async | Async                                           |        56.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r3_Mux_3_o_3                   |       0.03 | LUT6        |       Async | Async                                           |        52.6 |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/Mcount_maint_prescaler.maint_prescaler_r_xor<3>11                               |       0.03 | LUT6        |       Async | Async                                           |        55.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise1_r3_Mux_4_o_3                   |       0.03 | LUT6        |       Async | Async                                           |        51.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise0_r3_Mux_2_o_4                   |       0.03 | LUT6        |       Async | Async                                           |        51.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/phy_we_n1_rstpot1                                                                       |       0.03 | LUT6        |       Async | Async                                           |        51.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise0_r3_Mux_2_o_3                   |       0.03 | LUT6        |       Async | Async                                           |        51.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r3_Mux_3_o_4                   |       0.03 | LUT6        |       Async | Async                                           |        50.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r3_Mux_3_o_4                   |       0.03 | LUT6        |       Async | Async                                           |        50.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall1_r3_Mux_5_o_3                   |       0.03 | LUT6        |       Async | Async                                           |        50.4 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_ns<1>_SW0_SW0                    |       0.03 | LUT6        |       Async | Async                                           |        50.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise1_r3_Mux_4_o_4                   |       0.03 | LUT6        |       Async | Async                                           |        50.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r3_Mux_3_o_4                   |       0.03 | LUT6        |       Async | Async                                           |        50.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_state_r_FSM_FFd2-In5_F                                                            |       0.03 | LUT6        |       Async | Async                                           |        50.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/Mmux_order_q_ns_rs_xor<1>11                                  |       0.03 | LUT5        |       Async | Async                                           |        51.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise0_r3_Mux_2_o_3                   |       0.03 | LUT6        |       Async | Async                                           |        49.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall1_r3_Mux_5_o_4                   |       0.03 | LUT6        |       Async | Async                                           |        49.8 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_address_w<2>                                                               |       0.03 | LUT6        |       Async | Async                                           |        49.8 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r3_Mux_3_o_4                   |       0.03 | LUT6        |       Async | Async                                           |        49.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/mux1121                                              |       0.03 | LUT6        |       Async | Async                                           |        49.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise0_r3_Mux_2_o_3                   |       0.03 | LUT6        |       Async | Async                                           |        49.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r3_Mux_3_o_3                   |       0.03 | LUT6        |       Async | Async                                           |        49.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall1_r3_Mux_5_o_4                   |       0.03 | LUT6        |       Async | Async                                           |        49.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r3_Mux_3_o_3                   |       0.03 | LUT6        |       Async | Async                                           |        49.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_rd_bitslip/Mmux_slip_out41                                      |       0.03 | LUT6        |       Async | Async                                           |        48.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_rd_bitslip/Mmux_slip_out31                                      |       0.03 | LUT6        |       Async | Async                                           |        48.8 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/u_rd_bitslip/Mmux_slip_out21                                      |       0.03 | LUT6        |       Async | Async                                           |        48.8 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/u_rd_bitslip/Mmux_slip_out41                                      |       0.03 | LUT6        |       Async | Async                                           |        48.8 |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/Mmux_read_fifo.tail_ns21                                                                      |       0.03 | LUT5        |       Async | Async                                           |        54.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall1_r3_Mux_5_o_4                   |       0.03 | LUT6        |       Async | Async                                           |        48.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall1_r3_Mux_5_o_4                   |       0.03 | LUT6        |       Async | Async                                           |        48.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise1_r3_Mux_4_o_4                   |       0.03 | LUT6        |       Async | Async                                           |        48.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n227521                                                                          |       0.03 | LUT6        |       Async | Async                                           |        48.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n2143_rs_xor<4>11                                                                |       0.03 | LUT6        |       Async | Async                                           |        51.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/reset_state_r[2]_X_68_o_Mux_16_o1                                       |       0.03 | LUT6        |       Async | Async                                           |        51.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r2_Mux_9_o1                                             |       0.03 | LUT6        |       Async | Async                                           |        48.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall1_r3_Mux_5_o_3                   |       0.03 | LUT6        |       Async | Async                                           |        48.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise0_r3_Mux_2_o_4                   |       0.03 | LUT6        |       Async | Async                                           |        48.2 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/maint_controller.maint_clear_SW0                                                |       0.03 | LUT6        |       Async | Async                                           |        48.0 |
| u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_done_next_state<4>1                   |       0.03 | LUT5        |       Async | Async                                           |        49.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise0_r3_Mux_2_o_4                   |       0.03 | LUT6        |       Async | Async                                           |        47.8 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall1_r3_Mux_5_o_3                   |       0.03 | LUT6        |       Async | Async                                           |        47.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall1_r3_Mux_5_o_4                   |       0.03 | LUT6        |       Async | Async                                           |        47.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_cnt_shift_r_xor<3>11                                                            |       0.03 | LUT6        |       Async | Async                                           |        50.6 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/Mmux_head_r_lcl_idle_cnt[1]_MUX_139_o14                      |       0.03 | LUT6        |       Async | Async                                           |        47.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise0_r3_Mux_2_o_4                   |       0.03 | LUT6        |       Async | Async                                           |        47.5 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/rb_hit_busy_cnt<0>1                                                             |       0.02 | LUT6        |       Async | Async                                           |        50.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise1_r3_Mux_4_o_4                   |       0.02 | LUT6        |       Async | Async                                           |        47.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise0_r3_Mux_2_o_3                   |       0.02 | LUT6        |       Async | Async                                           |        47.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise1_r3_Mux_4_o_4                   |       0.02 | LUT6        |       Async | Async                                           |        47.1 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/Mmux_user_burst_cnt[6]_GND_108_o_mux_13_OUT31                                         |       0.02 | LUT6        |       Async | Async                                           |        47.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise1_r3_Mux_4_o_3                   |       0.02 | LUT6        |       Async | Async                                           |        47.0 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/Mmux_q_entry_r[1]_idle_cnt[1]_mux_11_OUT23_F                 |       0.02 | LUT6        |       Async | Async                                           |        47.0 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise1_r3_Mux_4_o_3                   |       0.02 | LUT6        |       Async | Async                                           |        46.8 |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/Mmux_read_fifo.tail_ns31                                                                      |       0.02 | LUT6        |       Async | Async                                           |        46.8 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise0_r3_Mux_2_o_3                   |       0.02 | LUT6        |       Async | Async                                           |        46.8 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise1_r3_Mux_4_o_4                   |       0.02 | LUT6        |       Async | Async                                           |        46.7 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/Mcount_rfc_zq_timer.rfc_zq_timer_r31                                            |       0.02 | LUT6        |       Async | Async                                           |        46.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise0_r3_Mux_2_o_4                   |       0.02 | LUT6        |       Async | Async                                           |        46.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/u_rd_bitslip/mux1121                                              |       0.02 | LUT6        |       Async | Async                                           |        46.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux_cal1_state_r[4]_cnt_idel_inc_cpt_r[4]_wide_mux_365_OUT_rs_xor<0>11                |       0.02 | LUT6        |       Async | Async                                           |        46.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd6-In1                                                               |       0.02 | LUT6        |       Async | Async                                           |        49.1 |
| u_memc_ui_top/u_ui_top/ui_wr_data0/Mmux_wr_req_counter.wr_req_cnt_ns31                                                                |       0.02 | LUT6        |       Async | Async                                           |        46.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r2_Mux_7_o121                                           |       0.02 | LUT6        |       Async | Async                                           |        46.0 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/Mmux_q_entry_r[1]_idle_cnt[1]_mux_11_OUT_rs_xor<1>11         |       0.02 | LUT6        |       Async | Async                                           |        46.0 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_pat_err_rstpot                                                                   |       0.02 | LUT6        |       Async | Async                                           |        48.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_pwron_cke_done_r_rstpot                                                             |       0.02 | LUT6        |       Async | Async                                           |        45.8 |
| u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/rev_direction_glue_set                   |       0.02 | LUT6        |       Async | Async                                           |        45.8 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_cnt_pipe_wait_r_xor<2>11                                                        |       0.02 | LUT6        |       Async | Async                                           |        48.4 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/Mmux_order_q_ns_rs_xor<1>11                                  |       0.02 | LUT5        |       Async | Async                                           |        46.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdctrl_sync/u_rddata_en_srl                                                       |       0.02 | LUT_OR_MEM6 |       266.7 | clk                                             |        28.0 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/Mmux_order_q_ns_rs_xor<1>11                                  |       0.02 | LUT5        |       Async | Async                                           |        45.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/Mmux_rd_wr_ns12                                            |       0.02 | LUT6        |       Async | Async                                           |        43.9 |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/Mmux_inhbt_act_faw.faw_cnt_ns31                                    |       0.02 | LUT6        |       Async | Async                                           |        43.8 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/pre_bm_end_ns1                                               |       0.02 | LUT6        |       Async | Async                                           |        43.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/Mcount_dqs_dly_val_r_xor<4>11            |       0.02 | LUT6        |       Async | Async                                           |        43.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_rd_bitslip/mux1111                                              |       0.02 | LUT6        |       Async | Async                                           |        43.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wl_edge_detect_valid_r_rstpot                                            |       0.02 | LUT6        |       Async | Async                                           |        45.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/mux41                                                |       0.02 | LUT6        |       Async | Async                                           |        42.8 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd13-In2                                                              |       0.02 | LUT6        |       Async | Async                                           |        45.5 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/ordered_r_lcl_glue_set                                       |       0.02 | LUT6        |       Async | Async                                           |        45.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/Mshreg_rdlvl_start_dly1_r_15                                                            |       0.02 | LUT_OR_MEM6 |       266.7 | clk                                             |        26.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/second_edge_dq_taps_r_0_glue_set                                                       |       0.02 | LUT6        |       Async | Async                                           |        41.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/reset_state_r_FSM_FFd3-In23                                             |       0.02 | LUT6        |       Async | Async                                           |        41.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/mux_wrdata_en_wrdata_en_r2_OR_641_o1                                                   |       0.02 | LUT6        |       Async | Async                                           |        44.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].u_iob_dq/u_rd_bitslip/Mmux_slip_out31                                      |       0.02 | LUT6        |       Async | Async                                           |        40.9 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/Mmux_q_entry_r[1]_idle_cnt[1]_mux_12_OUT21                   |       0.02 | LUT6        |       Async | Async                                           |        40.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/Mcount_enable_wrlvl_cnt31                                                               |       0.02 | LUT5        |       Async | Async                                           |        41.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r2_Mux_7_o1                                             |       0.02 | LUT6        |       Async | Async                                           |        40.6 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/Mmux_rd_wr_ns12                                            |       0.02 | LUT6        |       Async | Async                                           |        40.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_state_r_FSM_FFd4-In7                                                              |       0.02 | LUT6        |       Async | Async                                           |        40.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise1_r3_Mux_4_o_3                   |       0.02 | LUT6        |       Async | Async                                           |        40.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_ns<0>_SW0_SW0                    |       0.02 | LUT6        |       Async | Async                                           |        39.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd18-In12                                                             |       0.02 | LUT6        |       Async | Async                                           |        42.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd18-In11                                                             |       0.02 | LUT6        |       Async | Async                                           |        39.8 |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/_n0142_inv1                                                        |       0.02 | LUT6        |       Async | Async                                           |        39.7 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/Mmux_rd_wr_ns111                                           |       0.02 | LUT6        |       Async | Async                                           |        39.5 |
| m_traffic_gen/RD_PATH.read_data_path/read_postedfifo/Mmux_wait_cnt[1]_PWR_110_o_mux_6_OUT21                                           |       0.02 | LUT5        |       Async | Async                                           |        43.0 |
| u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wl_state_r_FSM_FFd3-In                                                   |       0.02 | LUT6        |       Async | Async                                           |        39.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_cmd_ns[1]_req_cmd_ns[0]_OR_106_o1                      |       0.02 | LUT5        |       Async | Async                                           |        40.2 |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/Mcount_refresh_generation.refresh_bank_r_xor<2>11                  |       0.02 | LUT6        |       Async | Async                                           |        39.2 |
| m_traffic_gen/mcb_control/cmd_rdy121                                                                                                  |       0.02 | LUT6        |       Async | Async                                           |        42.5 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/out11                                                                  |       0.02 | LUT6        |       Async | Async                                           |        41.5 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/grant_row_r<3>1223                                                      |       0.02 | LUT6        |       Async | Async                                           |        38.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/u_rd_bitslip/mux1121                                              |       0.02 | LUT6        |       Async | Async                                           |        38.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r3_Mux_3_o_3                   |       0.02 | LUT6        |       Async | Async                                           |        38.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/u_rd_bitslip/Mmux_slip_out21                                      |       0.02 | LUT6        |       Async | Async                                           |        37.8 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/Mmux_slip_out31                                      |       0.02 | LUT6        |       Async | Async                                           |        37.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/Mcount_cnt_dllk_zqinit_r_lut<0>_INV_0                                                   |       0.02 | LUT6        |       Async | Async                                           |       128.8 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/Mcount_cnt_pwron_ce_r_cy<3>                                                             |       0.02 | CARRY4      |       Async | Async                                           |         8.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/was_wr_rstpot                                                                   |       0.02 | LUT6        |       Async | Async                                           |        40.0 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_pwron_reset_done_r_rstpot                                                           |       0.02 | LUT6        |       Async | Async                                           |        37.5 |
| u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.occupied_counter.occ_cnt_ns<1>1                                                    |       0.02 | LUT6        |       Async | Async                                           |        37.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd7-In1                                                               |       0.02 | LUT5        |       Async | Async                                           |        41.8 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/bank_wait_in_progress1                                       |       0.02 | LUT6        |       Async | Async                                           |        39.8 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/maint_controller.io_config_rd_norst1                                            |       0.02 | LUT6        |       Async | Async                                           |        37.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_state_r_FSM_FFd4-In1                                                              |       0.02 | LUT5        |       Async | Async                                           |        38.0 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r3_Mux_6_o11                                            |       0.02 | LUT6        |       Async | Async                                           |        37.0 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/Mmux_last_master_ns41                                      |       0.02 | LUT6        |       Async | Async                                           |        39.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n2143_rs_xor<1>11                                                                |       0.02 | LUT6        |       Async | Async                                           |        36.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r3_Mux_6_o12                                            |       0.02 | LUT6        |       Async | Async                                           |        36.7 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/Mcount_rfc_zq_timer.rfc_zq_timer_r5                                             |       0.02 | LUT6        |       Async | Async                                           |        36.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_dq_taps_inc_r_rstpot                                                              |       0.02 | LUT6        |       Async | Async                                           |        36.3 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/Mmux_user_burst_cnt[6]_GND_108_o_mux_13_OUT4                                          |       0.02 | LUT6        |       Async | Async                                           |        36.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux112                                                                                 |       0.02 | LUT6        |       Async | Async                                           |        36.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/maint_controller.maint_clear                                                    |       0.02 | LUT6        |       Async | Async                                           |        36.0 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise1_r3_Mux_4_o_3                   |       0.02 | LUT6        |       Async | Async                                           |        36.0 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/Mmux_rd_wr_ns12                                            |       0.02 | LUT6        |       Async | Async                                           |        35.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n2143_rs_lut<1>1                                                                 |       0.02 | LUT5        |       Async | Async                                           |        36.8 |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/Mcount_maint_prescaler.maint_prescaler_r_xor<4>11                               |       0.02 | LUT5        |       Async | Async                                           |        36.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_cnt_shift_r_xor<0>11_INV_0                                                      |       0.02 | LUT6        |       Async | Async                                           |       133.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/u_rddata_sync_c0/Mcount_RdAdrsCntr_xor<0>11_INV_0                     |       0.02 | LUT6        |       Async | Async                                           |       133.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/u_rddata_sync_c0/Mcount_WtAdrsCntr_xor<0>11_INV_0                     |       0.02 | LUT6        |       Async | Async                                           |       133.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_cmd_ns[1]_req_cmd_ns[0]_OR_106_o1                      |       0.02 | LUT6        |       Async | Async                                           |        35.6 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/Mcompar_row_hit_ns_lut<4>                                  |       0.02 | LUT6        |       Async | Async                                           |        37.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/_n0571_inv5                                                              |       0.02 | LUT6        |       Async | Async                                           |        35.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd11-In1                                                              |       0.02 | LUT6        |       Async | Async                                           |        35.2 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/Mmux_ras_timer_passed_ns3                                    |       0.02 | LUT6        |       Async | Async                                           |        37.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/Mmux__n053711                                                            |       0.02 | LUT6        |       Async | Async                                           |        35.2 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/Mmux_q_entry_r[1]_idle_cnt[1]_mux_12_OUT23                   |       0.02 | LUT6        |       Async | Async                                           |        35.2 |
| u_memc_ui_top/u_ui_top/ui_wr_data0/Mmux_occupied_counter.occ_cnt_ns3                                                                  |       0.02 | LUT6        |       Async | Async                                           |        35.0 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/Mmux_rd_wr_ns111                                           |       0.02 | LUT6        |       Async | Async                                           |        35.0 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/Mcompar_row_hit_ns_lut<2>                                  |       0.02 | LUT6        |       Async | Async                                           |        34.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n2143_A52                                                                        |       0.02 | LUT6        |       Async | Async                                           |        34.8 |
| u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_state_r_FSM_FFd3-In1                  |       0.02 | LUT6        |       Async | Async                                           |        34.8 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/Mmux_head_r_lcl_idle_cnt[1]_MUX_173_o14                      |       0.02 | LUT6        |       Async | Async                                           |        34.8 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_cmd_ns[1]_req_cmd_ns[0]_OR_106_o1                      |       0.02 | LUT5        |       Async | Async                                           |        35.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].u_phy_dqs_iob/u_rd_bitslip_early/mux111                                   |       0.02 | LUT6        |       Async | Async                                           |        34.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r3_Mux_3_o_4                   |       0.02 | LUT6        |       Async | Async                                           |        34.6 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/Mmux_head_r_lcl_idle_cnt[1]_MUX_156_o14                      |       0.02 | LUT6        |       Async | Async                                           |        34.5 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/Mcompar_row_hit_ns_lut<4>                                  |       0.02 | LUT6        |       Async | Async                                           |        36.6 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/Mmux_order_cnt21                                                                |       0.02 | LUT5        |       Async | Async                                           |        37.6 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_ns<3>1                                                  |       0.02 | LUT6        |       Async | Async                                           |        34.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/mux_rd_wr_last_r_rstpot                                                             |       0.02 | LUT6        |       Async | Async                                           |        34.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/Mcompar_row_hit_ns_lut<4>                                  |       0.02 | LUT6        |       Async | Async                                           |        36.4 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/Mcompar_row_hit_ns_lut<1>                                  |       0.02 | LUT6        |       Async | Async                                           |        34.0 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/Mcompar_row_hit_ns_lut<2>                                  |       0.02 | LUT6        |       Async | Async                                           |        34.0 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].u_iob_dq/u_rd_bitslip/mux1111                                              |       0.02 | LUT6        |       Async | Async                                           |        34.0 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/ddr3_lm_done_r_glue_set                                                                 |       0.02 | LUT6        |       Async | Async                                           |        34.0 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd16-In1                                                              |       0.02 | LUT6        |       Async | Async                                           |        35.9 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/Mmux_rd_wr_ns111                                           |       0.02 | LUT6        |       Async | Async                                           |        33.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r3_Mux_3_o_4                   |       0.02 | LUT6        |       Async | Async                                           |        33.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n239021                                                                          |       0.02 | LUT6        |       Async | Async                                           |        33.5 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/bank_wait_in_progress1                                       |       0.02 | LUT6        |       Async | Async                                           |        35.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_state_r_FSM_FFd5-In6                                                              |       0.02 | LUT6        |       Async | Async                                           |        33.4 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/Mmux_idle_cnt21                                                                 |       0.02 | LUT5        |       Async | Async                                           |        36.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_cnt_shift_r_xor<1>11                                                            |       0.02 | LUT5        |       Async | Async                                           |        36.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall1_r3_Mux_5_o_3                   |       0.02 | LUT6        |       Async | Async                                           |        33.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].u_iob_dq/u_rd_bitslip/Mmux_slip_out11                                      |       0.02 | LUT6        |       Async | Async                                           |        33.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_cmd_ns[1]_req_cmd_ns[0]_OR_106_o1                      |       0.02 | LUT5        |       Async | Async                                           |        34.1 |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/Mmux_cnfg_wr_wait_ns3                                                                         |       0.02 | LUT6        |       Async | Async                                           |        33.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_state_r_FSM_FFd3-In22                                                             |       0.02 | LUT6        |       Async | Async                                           |        33.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/reset_state_r_FSM_FFd2-In11                                             |       0.02 | LUT6        |       Async | Async                                           |        33.2 |
| u_memc_ui_top/u_ui_top/ui_rd_data0/Mmux_rd_buf_indx_ns41                                                                              |       0.02 | LUT6        |       Async | Async                                           |        35.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/pre_config_match_ns_norst21                                  |       0.02 | LUT6        |       Async | Async                                           |        72.8 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/Mcompar_row_hit_ns_lut<4>                                  |       0.02 | LUT6        |       Async | Async                                           |        35.2 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/Mmux_rd_wr_ns111                                           |       0.02 | LUT6        |       Async | Async                                           |        33.0 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/accept_req_bm_end_in[5]_OR_316_o1                            |       0.02 | LUT6        |       Async | Async                                           |        33.0 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/u_rd_bitslip/mux111                                               |       0.02 | LUT6        |       Async | Async                                           |        33.0 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_1_glue_set                                                           |       0.02 | LUT6        |       Async | Async                                           |        35.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/pre_bm_end_ns1                                               |       0.02 | LUT6        |       Async | Async                                           |        32.8 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/bank_wait_in_progress1                                       |       0.02 | LUT6        |       Async | Async                                           |        34.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise1_r3_Mux_4_o_4                   |       0.02 | LUT6        |       Async | Async                                           |        32.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/u_rd_bitslip/mux1121                                              |       0.02 | LUT6        |       Async | Async                                           |        32.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/Mcount_enable_wrlvl_cnt41                                                               |       0.02 | LUT6        |       Async | Async                                           |        32.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_state_r__n2684<0>1                                                                |       0.02 | LUT5        |       Async | Async                                           |        33.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[0].u_phy_dm_iob/Mmux_wr_calib_dly[1]_mask_data_rise1_r3_Mux_4_o_3 |       0.02 | LUT6        |       Async | Async                                           |        32.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd15-In1                                                              |       0.02 | LUT5        |       Async | Async                                           |        39.8 |
| u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le_SW0                                                             |       0.02 | LUT6        |       Async | Async                                           |        32.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/Mcount_enable_wrlvl_cnt_xor<1>11                                                        |       0.02 | LUT6        |       Async | Async                                           |        58.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/pre_config_match_ns_norst21                                  |       0.02 | LUT6        |       Async | Async                                           |        70.6 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/_n0242_inv                                                   |       0.02 | LUT6        |       Async | Async                                           |        32.2 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/Mmux_rd_wr_ns12                                            |       0.02 | LUT6        |       Async | Async                                           |        32.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/mux111                                               |       0.02 | LUT6        |       Async | Async                                           |        32.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_ns<2>1                                                  |       0.02 | LUT6        |       Async | Async                                           |        32.0 |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/Mmux_wtr_timer.wtr_cnt_ns31                                        |       0.02 | LUT5        |       Async | Async                                           |        32.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_Reset_OR_DriverANDClockEnable1                                             |       0.02 | LUT5        |       Async | Async                                           |        32.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n2143_A33                                                                        |       0.02 | LUT6        |       Async | Async                                           |        31.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n239041                                                                          |       0.02 | LUT6        |       Async | Async                                           |        31.6 |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.inhbt_act_faw_ns<2>1                                 |       0.02 | LUT6        |       Async | Async                                           |        31.6 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/Mmux_ras_timer_passed_ns1                                    |       0.02 | LUT6        |       Async | Async                                           |        33.6 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/Mmux_acounts[35]_GND_109_o_mux_53_OUT121                          |       0.02 | LUT6        |       Async | Async                                           |        33.6 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/Mmux_ras_timer_passed_ns2                                    |       0.02 | LUT6        |       Async | Async                                           |        33.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/phy_bank0_0_glue_set                                                                    |       0.02 | LUT6        |       Async | Async                                           |        31.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_state_r__n2684<2>1                                                                |       0.02 | LUT6        |       Async | Async                                           |        31.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[0].u_phy_dm_iob/Mmux_wr_calib_dly[1]_mask_data_fall0_r3_Mux_3_o_4 |       0.02 | LUT6        |       Async | Async                                           |        31.4 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/Mmux_q_entry_r[1]_idle_cnt[1]_mux_11_OUT22                   |       0.02 | LUT6        |       Async | Async                                           |        31.3 |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/Mmux_read_fifo.tail_ns5                                                                       |       0.02 | LUT6        |       Async | Async                                           |        31.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/phy_cas_n1_rstpot1                                                                      |       0.02 | LUT6        |       Async | Async                                           |        55.9 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/ordered_r_lcl_glue_set                                       |       0.02 | LUT6        |       Async | Async                                           |        33.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/u_rd_bitslip/mux1111                                              |       0.02 | LUT6        |       Async | Async                                           |        31.0 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/mux41                                                |       0.02 | LUT6        |       Async | Async                                           |        31.0 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/accept_req_bm_end_in[4]_OR_269_o1                            |       0.02 | LUT6        |       Async | Async                                           |        30.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/mux1111                                              |       0.02 | LUT6        |       Async | Async                                           |        30.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/u_rd_bitslip/mux1111                                              |       0.02 | LUT6        |       Async | Async                                           |        30.9 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/accept_req_bm_end_in[6]_OR_363_o1                            |       0.02 | LUT6        |       Async | Async                                           |        30.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/u_rd_bitslip/mux41                                                |       0.02 | LUT6        |       Async | Async                                           |        30.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/u_rd_bitslip/mux1111                                              |       0.02 | LUT6        |       Async | Async                                           |        30.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_rd_bitslip/mux41                                                |       0.02 | LUT6        |       Async | Async                                           |        30.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r3_Mux_3_o_4                   |       0.02 | LUT6        |       Async | Async                                           |        30.9 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/bm_end_lcl1                                                  |       0.02 | LUT6        |       Async | Async                                           |        32.8 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/Mmux_head_r_lcl_idle_cnt[1]_MUX_122_o13_F                    |       0.02 | LUT6        |       Async | Async                                           |        30.8 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/Mmux_user_burst_cnt[6]_GND_108_o_mux_13_OUT61                                         |       0.02 | LUT6        |       Async | Async                                           |        32.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n2143_rs_lut<2>1                                                                 |       0.02 | LUT6        |       Async | Async                                           |        32.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_state_r_FSM_FFd2-In5_G                                                            |       0.02 | LUT6        |       Async | Async                                           |        30.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise0_r3_Mux_2_o_4                   |       0.02 | LUT6        |       Async | Async                                           |        30.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise0_r3_Mux_2_o_3                   |       0.02 | LUT6        |       Async | Async                                           |        30.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_done_r_glue_set                                                                   |       0.02 | LUT6        |       Async | Async                                           |        32.4 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/accept_req_bm_end_in[3]_OR_219_o1                            |       0.02 | LUT6        |       Async | Async                                           |        30.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/Mshreg_prech_done                                                                       |       0.02 | LUT_OR_MEM6 |       266.7 | clk                                             |        19.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/Mshreg_wrlvl_rank_done_r3                                                               |       0.02 | LUT_OR_MEM6 |       266.7 | clk                                             |        19.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/req_bank_rdy_r_rstpot                                        |       0.02 | LUT6        |       Async | Async                                           |        32.3 |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/periodic_read_request.periodic_rd_grant_r_0_rstpot                              |       0.02 | LUT5        |       Async | Async                                           |        31.0 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_rdlvl_done_1                                                                    |       0.02 | LUT_OR_MEM6 |       266.7 | clk                                             |        18.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_0_glue_set                                                           |       0.02 | LUT6        |       Async | Async                                           |        32.1 |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/grant_ns<1>1                                     |       0.02 | LUT5        |       Async | Async                                           |        33.6 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/Mmux_io_config_ns42_SW1                                                 |       0.02 | LUT6        |       Async | Async                                           |        30.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/_n0235_inv                                                   |       0.02 | LUT6        |       Async | Async                                           |        30.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n2143_A31                                                                        |       0.02 | LUT6        |       Async | Async                                           |        30.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_done_next_state<2>1                   |       0.02 | LUT6        |       Async | Async                                           |        66.0 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_ns<1>1                                                  |       0.02 | LUT6        |       Async | Async                                           |        30.0 |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/inhbt_rd_config_r_rstpot1                                                                     |       0.02 | LUT6        |       Async | Async                                           |        31.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_cnt_shift_r_xor<2>11                                                            |       0.02 | LUT6        |       Async | Async                                           |        65.8 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/reset_state_r_FSM_FFd3-In21                                             |       0.02 | LUT5        |       Async | Async                                           |        30.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/u_rddata_sync_c0/Mcount_RdAdrsCntr_xor<1>11                           |       0.02 | LUT6        |       Async | Async                                           |        53.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/u_rddata_sync_c0/Mcount_WtAdrsCntr_xor<1>11                           |       0.02 | LUT6        |       Async | Async                                           |        53.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_cnt_pipe_wait_r_xor<1>11                                                        |       0.02 | LUT5        |       Async | Async                                           |        35.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux_cal1_state_r[4]_cnt_idel_inc_cpt_r[4]_wide_mux_365_OUT_rs_cy<2>11_SW2             |       0.02 | LUT6        |       Async | Async                                           |        29.5 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/Mmux_ras_timer_passed_ns2                                    |       0.02 | LUT6        |       Async | Async                                           |        31.4 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/bank_wait_in_progress1                                       |       0.02 | LUT6        |       Async | Async                                           |        31.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise1_r3_Mux_4_o_3                   |       0.02 | LUT6        |       Async | Async                                           |        29.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/mux1111                                              |       0.02 | LUT6        |       Async | Async                                           |        29.4 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_ns<0>1                                                  |       0.02 | LUT6        |       Async | Async                                           |        29.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall1_r3_Mux_5_o_3                   |       0.02 | LUT6        |       Async | Async                                           |        29.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise0_r3_Mux_2_o_4                   |       0.02 | LUT6        |       Async | Async                                           |        29.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].u_iob_dq/u_rd_bitslip/mux41                                                |       0.02 | LUT6        |       Async | Async                                           |        29.4 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/Mmux_io_config_ns43                                                     |       0.02 | LUT6        |       Async | Async                                           |        29.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/Mshreg_rdlvl_start_dly0_r_15                                                            |       0.02 | LUT_OR_MEM6 |       266.7 | clk                                             |        18.4 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/Mmux_acounts[35]_GND_109_o_mux_53_OUT321                          |       0.02 | LUT6        |       Async | Async                                           |        31.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall1_r3_Mux_5_o_4                   |       0.02 | LUT6        |       Async | Async                                           |        29.4 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/pre_config_match_ns_norst21                                  |       0.02 | LUT6        |       Async | Async                                           |        64.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/u_rd_bitslip/mux41                                                |       0.02 | LUT6        |       Async | Async                                           |        29.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/req_bank_rdy_r_rstpot                                        |       0.02 | LUT6        |       Async | Async                                           |        31.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/u_rd_bitslip/mux41                                                |       0.02 | LUT6        |       Async | Async                                           |        29.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall1_r3_Mux_5_o_4                   |       0.02 | LUT6        |       Async | Async                                           |        29.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/u_rd_bitslip/mux41                                                |       0.02 | LUT6        |       Async | Async                                           |        29.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/u_rd_bitslip/mux1111                                              |       0.02 | LUT6        |       Async | Async                                           |        29.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd29-In11                                                             |       0.02 | LUT5        |       Async | Async                                           |        32.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/_n0232_inv1                                                  |       0.02 | LUT6        |       Async | Async                                           |        30.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise1_r3_Mux_4_o_4                   |       0.02 | LUT6        |       Async | Async                                           |        28.8 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n2389_rs_lut<3>1                                                                 |       0.02 | LUT6        |       Async | Async                                           |        28.8 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/second_edge_dq_taps_r_4_glue_set                                                       |       0.02 | LUT6        |       Async | Async                                           |        28.7 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/Mmux_user_burst_cnt[6]_GND_108_o_mux_13_OUT21                                         |       0.02 | LUT6        |       Async | Async                                           |        30.6 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/pre_wait_ns                                                  |       0.02 | LUT6        |       Async | Async                                           |        28.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd19-In3                                                              |       0.02 | LUT6        |       Async | Async                                           |        28.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r2_Mux_7_o1_SW0                                         |       0.02 | LUT6        |       Async | Async                                           |        51.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/phy_bank0_1_glue_set                                                                    |       0.02 | LUT6        |       Async | Async                                           |        28.6 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/rts_row3                                                     |       0.02 | LUT6        |       Async | Async                                           |        28.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n2389_rs_cy<1>11                                                                 |       0.02 | LUT6        |       Async | Async                                           |        28.5 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/Mmux_acounts[35]_GND_109_o_mux_53_OUT26                           |       0.01 | LUT6        |       Async | Async                                           |        30.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n2389_rs_lut<4>1                                                                 |       0.01 | LUT6        |       Async | Async                                           |        28.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[0].u_phy_dm_iob/Mmux_wr_calib_dly[1]_mask_data_rise0_r3_Mux_2_o_3 |       0.01 | LUT6        |       Async | Async                                           |        28.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_we_n011                                                                  |       0.01 | LUT5        |       Async | Async                                           |        37.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux11                                                                                  |       0.01 | LUT6        |       Async | Async                                           |        28.2 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/Mcompar_row_hit_ns_lut<0>                                  |       0.01 | LUT6        |       Async | Async                                           |        28.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wrlvl_rank_done_r_rstpot                                                 |       0.01 | LUT6        |       Async | Async                                           |        28.2 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/Mmux_acounts[35]_GND_109_o_mux_53_OUT41                           |       0.01 | LUT6        |       Async | Async                                           |        30.0 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/pre_wait_ns                                                  |       0.01 | LUT6        |       Async | Async                                           |        28.2 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/Mmux_io_config_ns42_SW0                                                 |       0.01 | LUT6        |       Async | Async                                           |        28.1 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/Mmux_acounts[35]_GND_109_o_mux_53_OUT81                           |       0.01 | LUT6        |       Async | Async                                           |        29.9 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/Mmux_acounts[35]_GND_109_o_mux_53_OUT201                          |       0.01 | LUT6        |       Async | Async                                           |        29.9 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/Mmux_ras_timer_ns11                                          |       0.01 | LUT6        |       Async | Async                                           |        28.0 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_init_state_r[5]_init_state_r[5]_OR_496_o1                                  |       0.01 | LUT5        |       Async | Async                                           |        41.3 |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/Mmux_read_fifo.tail_ns11                                                                      |       0.01 | LUT6        |       Async | Async                                           |        50.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/pre_wait_ns                                                  |       0.01 | LUT6        |       Async | Async                                           |        27.8 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/phy_ras_n1_rstpot1                                                                      |       0.01 | LUT6        |       Async | Async                                           |        29.5 |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/app_periodic_rd_req_periodic_rd_generation.read_this_rank_OR_35_o  |       0.01 | LUT6        |       Async | Async                                           |        27.6 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_ns<2>_SW0_SW1                    |       0.01 | LUT6        |       Async | Async                                           |        29.3 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/Mmux_user_burst_cnt[6]_GND_108_o_mux_13_OUT7                                          |       0.01 | LUT6        |       Async | Async                                           |        27.5 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_ns<2>_SW0_SW1                    |       0.01 | LUT6        |       Async | Async                                           |        29.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/maint_controller.maint_wip_ns                                                   |       0.01 | LUT6        |       Async | Async                                           |        27.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_state_r_FSM_FFd2-In3_SW0                                                          |       0.01 | LUT6        |       Async | Async                                           |        27.4 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/Mmux_user_burst_cnt[6]_GND_108_o_mux_13_OUT5                                          |       0.01 | LUT6        |       Async | Async                                           |        27.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise1_r3_Mux_4_o_3                   |       0.01 | LUT6        |       Async | Async                                           |        27.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/u_rddata_sync_c0/Mcount_RdAdrsCntr_xor<2>11                           |       0.01 | LUT5        |       Async | Async                                           |        51.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/u_rddata_sync_c0/Mcount_WtAdrsCntr_xor<2>11                           |       0.01 | LUT5        |       Async | Async                                           |        51.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/reset_state_r[2]_X_68_o_wide_mux_18_OUT<0>1                             |       0.01 | LUT5        |       Async | Async                                           |        33.7 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/io_config_valid_r_lcl_io_config_strobe_ns_OR_388_o1                    |       0.01 | LUT6        |       Async | Async                                           |        27.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/pre_wait_ns                                                  |       0.01 | LUT6        |       Async | Async                                           |        27.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[0].u_phy_dm_iob/Mmux_wr_calib_dly[1]_mask_data_fall0_r3_Mux_3_o_3 |       0.01 | LUT6        |       Async | Async                                           |        27.2 |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/Mmux_dbl_last_master_ns<1:0>21                   |       0.01 | LUT5        |       Async | Async                                           |        30.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/Mcompar_row_hit_ns_lut<1>                                  |       0.01 | LUT6        |       Async | Async                                           |        27.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n2143_rs_xor<5>11                                                                |       0.01 | LUT6        |       Async | Async                                           |        27.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/maint_controller.maint_rdy_r1_rstpot                                            |       0.01 | LUT6        |       Async | Async                                           |        31.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_done_0_glue_set                                                                  |       0.01 | LUT6        |       Async | Async                                           |        27.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/Mcompar_row_hit_ns_lut<0>                                  |       0.01 | LUT6        |       Async | Async                                           |        27.0 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_r_rstpot                                                                 |       0.01 | LUT6        |       Async | Async                                           |        28.7 |
| m_traffic_gen/mcb_control/wr_in_progress_glue_set                                                                                     |       0.01 | LUT5        |       Async | Async                                           |        27.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/new_burst_r_INV_432_o1_INV_0                                                            |       0.01 | LUT6        |       Async | Async                                           |       100.8 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n239031                                                                          |       0.01 | LUT5        |       Async | Async                                           |        32.0 |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/Mcount_maint_prescaler.maint_prescaler_r_xor<1>11                               |       0.01 | LUT5        |       Async | Async                                           |        59.5 |
| u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.occupied_counter.occ_cnt_ns<2>                                                     |       0.01 | LUT6        |       Async | Async                                           |        26.7 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/clear_req1                                                   |       0.01 | LUT6        |       Async | Async                                           |        26.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_state_r_FSM_FFd4-In2                                                              |       0.01 | LUT6        |       Async | Async                                           |        28.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/maint_controller.maint_hit_busies_ns<1>1                                        |       0.01 | LUT6        |       Async | Async                                           |        26.6 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/Mmux_cmd0121                                                            |       0.01 | LUT6        |       Async | Async                                           |        26.5 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/ordered_r_lcl_glue_set                                       |       0.01 | LUT6        |       Async | Async                                           |        28.2 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/wait_for_maint_ns1                                           |       0.01 | LUT6        |       Async | Async                                           |        28.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd19-In2                                                              |       0.01 | LUT6        |       Async | Async                                           |        26.3 |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/Mmux_wtr_timer.wtr_cnt_ns11                                        |       0.01 | LUT5        |       Async | Async                                           |        26.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux_cal1_state_r[4]_cnt_idel_inc_cpt_r[4]_wide_mux_365_OUT_rs_lut<0>1                 |       0.01 | LUT6        |       Async | Async                                           |        26.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r3_Mux_3_o_3                   |       0.01 | LUT6        |       Async | Async                                           |        26.2 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/Mcompar_row_hit_ns_lut<0>                                  |       0.01 | LUT6        |       Async | Async                                           |        26.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/Mcompar_row_hit_ns_lut<2>                                  |       0.01 | LUT6        |       Async | Async                                           |        26.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/Mmux_ras_timer_ns11                                          |       0.01 | LUT6        |       Async | Async                                           |        26.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/Mmux_ras_timer_passed_ns4                                    |       0.01 | LUT6        |       Async | Async                                           |        27.7 |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/Mcount_refresh_generation.refresh_bank_r_xor<1>11                  |       0.01 | LUT5        |       Async | Async                                           |        29.0 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd14-In                                                               |       0.01 | LUT6        |       Async | Async                                           |        26.0 |
| u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/Mcount_dqs_dly_val_r_xor<2>11            |       0.01 | LUT6        |       Async | Async                                           |        25.9 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/Mcompar_row_hit_ns_lut<1>                                  |       0.01 | LUT6        |       Async | Async                                           |        25.9 |
| m_traffic_gen/mcb_control/cmd_rdy2                                                                                                    |       0.01 | LUT6        |       Async | Async                                           |        25.8 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/Mmux_last_master_ns11                                      |       0.01 | LUT6        |       Async | Async                                           |        27.5 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/Mmux_last_master_ns21                                      |       0.01 | LUT6        |       Async | Async                                           |        27.5 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/pre_wait_ns_SW0                                              |       0.01 | LUT6        |       Async | Async                                           |        27.5 |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/dfi_init_complete_app_zq_req_OR_89_o2                                           |       0.01 | LUT6        |       Async | Async                                           |        25.8 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/out11                                                                           |       0.01 | LUT6        |       Async | Async                                           |        25.8 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/wrlvl_odt_init_state_r[5]_OR_526_o1                                                     |       0.01 | LUT5        |       Async | Async                                           |        26.4 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/io_config_valid_r_lcl_io_config_strobe_ns_OR_388_o2_SW0                |       0.01 | LUT6        |       Async | Async                                           |        27.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/_n0227_inv                                                   |       0.01 | LUT6        |       Async | Async                                           |        25.6 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/Mmux_acounts[35]_GND_109_o_mux_53_OUT301                          |       0.01 | LUT6        |       Async | Async                                           |        27.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/prech_pending_r_glue_set                                                                |       0.01 | LUT6        |       Async | Async                                           |        27.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_r_glue_set                                                                    |       0.01 | LUT5        |       Async | Async                                           |        33.8 |
| u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wl_state_r_FSM_FFd4-In5_F                                                |       0.01 | LUT6        |       Async | Async                                           |        25.4 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/Mmux_acounts[35]_GND_109_o_mux_53_OUT131                          |       0.01 | LUT6        |       Async | Async                                           |        27.0 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux_cal1_state_r[4]_cnt_idel_inc_cpt_r[4]_wide_mux_365_OUT_rs_cy<2>11_SW3             |       0.01 | LUT6        |       Async | Async                                           |        45.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n2143_A21                                                                        |       0.01 | LUT6        |       Async | Async                                           |        25.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/u_rd_bitslip/Mmux_slip_out31                                      |       0.01 | LUT6        |       Async | Async                                           |        25.2 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/Mcompar_row_hit_ns_lut<3>                                  |       0.01 | LUT6        |       Async | Async                                           |        25.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/req_bank_rdy_r_rstpot                                        |       0.01 | LUT6        |       Async | Async                                           |        26.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall1_r3_Mux_5_o_3                   |       0.01 | LUT6        |       Async | Async                                           |        25.0 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/bm_end_lcl1                                                  |       0.01 | LUT5        |       Async | Async                                           |        25.6 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/io_config_valid_r_lcl_io_config_strobe_ns_OR_388_o2                    |       0.01 | LUT6        |       Async | Async                                           |        25.0 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall1_r3_Mux_5_o_3                   |       0.01 | LUT6        |       Async | Async                                           |        24.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux_cal1_state_r[4]_cnt_idel_inc_cpt_r[4]_wide_mux_365_OUT_rs_lut<1>1                 |       0.01 | LUT6        |       Async | Async                                           |        44.7 |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/Mmux_cnfg_rd_wait_ns21                                                                        |       0.01 | LUT6        |       Async | Async                                           |        24.8 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/Mmux_ras_timer_ns11                                          |       0.01 | LUT6        |       Async | Async                                           |        24.8 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdctrl_sync/Mmux_rddata_en11                                                      |       0.01 | LUT5        |       Async | Async                                           |        32.9 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/Mmux_col_mux.col_data_buf_addr_ns2_SW0                                  |       0.01 | LUT6        |       Async | Async                                           |        26.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall1_r3_Mux_5_o_4                   |       0.01 | LUT6        |       Async | Async                                           |        24.7 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_zero_ns<3>1                                        |       0.01 | LUT6        |       Async | Async                                           |        44.2 |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/periodic_rd_generation.periodic_rd_timer_r_2_glue_set              |       0.01 | LUT6        |       Async | Async                                           |        24.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n239052                                                                          |       0.01 | LUT6        |       Async | Async                                           |        26.1 |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/periodic_read_request.upd_last_master_ns1                                       |       0.01 | LUT6        |       Async | Async                                           |        26.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/Mmux_ras_timer_passed_ns1                                    |       0.01 | LUT6        |       Async | Async                                           |        26.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/Mmux_ras_timer_ns21                                          |       0.01 | LUT6        |       Async | Async                                           |        24.4 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/Mmux_acounts[35]_GND_109_o_mux_53_OUT231                          |       0.01 | LUT6        |       Async | Async                                           |        25.9 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/act_wait_ns                                                  |       0.01 | LUT6        |       Async | Async                                           |        24.4 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/maint_controller.maint_hit_busies_ns<2>1                                        |       0.01 | LUT6        |       Async | Async                                           |        24.3 |
| u_memc_ui_top/u_ui_top/ui_rd_data0/Mmux_rd_buf_indx_ns21                                                                              |       0.01 | LUT6        |       Async | Async                                           |        43.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/reset_state_r_FSM_FFd3-In22                                             |       0.01 | LUT6        |       Async | Async                                           |        24.2 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/order_q_zero1_SW0                                            |       0.01 | LUT6        |       Async | Async                                           |        24.2 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/Mmux_user_burst_cnt[6]_GND_108_o_mux_13_OUT11                                         |       0.01 | LUT6        |       Async | Async                                           |        24.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/Mmux_slip_out11                                      |       0.01 | LUT6        |       Async | Async                                           |        24.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/Mmux_slip_out21                                      |       0.01 | LUT6        |       Async | Async                                           |        24.1 |
| u_memc_ui_top/u_ui_top/ui_wr_data0/Mmux_pointer_ram.pointer_wr_data41                                                                 |       0.01 | LUT5        |       Async | Async                                           |        32.0 |
| u_memc_ui_top/u_ui_top/ui_rd_data0/Mmux_rd_buf_indx_ns52                                                                              |       0.01 | LUT6        |       Async | Async                                           |        24.0 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n2143_A23                                                                        |       0.01 | LUT6        |       Async | Async                                           |        25.5 |
| u_memc_ui_top/u_ui_top/ui_cmd0/Mmux_app_en_r1_app_en_MUX_956_o11                                                                      |       0.01 | LUT6        |       Async | Async                                           |        43.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/pre_wait_ns_SW0                                              |       0.01 | LUT6        |       Async | Async                                           |        25.5 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_ns<1>_SW0_SW1                    |       0.01 | LUT5        |       Async | Async                                           |        29.5 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/Mmux_col_mux.col_data_buf_addr_ns6_SW0                                  |       0.01 | LUT6        |       Async | Async                                           |        25.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/found_stable_eye_r_rstpot1                                                             |       0.01 | LUT6        |       Async | Async                                           |        23.8 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/Mmux_acounts[35]_GND_109_o_mux_53_OUT311                          |       0.01 | LUT6        |       Async | Async                                           |        25.3 |
| init_mem0/upper_end_matched_rstpot                                                                                                    |       0.01 | LUT5        |       Async | Async                                           |        29.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/ras_timer_zero_ns<3>1                                        |       0.01 | LUT6        |       Async | Async                                           |        42.8 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n2143_A44                                                                        |       0.01 | LUT6        |       Async | Async                                           |        23.8 |
| u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.occupied_counter.occ_cnt_ns<4>1                                                    |       0.01 | LUT6        |       Async | Async                                           |        23.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_odt111                                                                   |       0.01 | LUT5        |       Async | Async                                           |        31.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/reset_state_r_FSM_FFd1-In11                                             |       0.01 | LUT5        |       Async | Async                                           |        29.2 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/maint_controller.maint_hit_busies_ns<0>1                                        |       0.01 | LUT6        |       Async | Async                                           |        23.6 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/Mmux_last_master_ns41                                         |       0.01 | LUT5        |       Async | Async                                           |        29.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_ns<2>_SW0_SW0                    |       0.01 | LUT6        |       Async | Async                                           |        23.6 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/accept_req_row_hit_r_AND_139_o_SW0                           |       0.01 | LUT6        |       Async | Async                                           |        25.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wl_state_r_FSM_FFd1-In1                                                  |       0.01 | LUT5        |       Async | Async                                           |        24.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_state_r_FSM_FFd1-In1                  |       0.01 | LUT5        |       Async | Async                                           |        26.9 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/Mcompar_row_hit_ns_lut<0>                                  |       0.01 | LUT6        |       Async | Async                                           |        23.6 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/Mcompar_row_hit_ns_lut<2>                                  |       0.01 | LUT6        |       Async | Async                                           |        23.6 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/Mcompar_row_hit_ns_lut<3>                                  |       0.01 | LUT6        |       Async | Async                                           |        23.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/address_w<12>1                                                                          |       0.01 | LUT6        |       Async | Async                                           |        25.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rdlvl_wr_rd_inv1                                                                        |       0.01 | LUT6        |       Async | Async                                           |        25.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_ns<1>_SW0_SW1                    |       0.01 | LUT5        |       Async | Async                                           |        29.0 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_ns<2>_SW0_SW1                    |       0.01 | LUT6        |       Async | Async                                           |        25.1 |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/Mmux_cnfg_wr_wait_ns21                                                                        |       0.01 | LUT6        |       Async | Async                                           |        23.5 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/order_q_zero1_SW0                                            |       0.01 | LUT6        |       Async | Async                                           |        23.4 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/generate_maint_cmds.insert_maint_ns1                                            |       0.01 | LUT5        |       Async | Async                                           |        25.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/GND_86_o_tby4_r[5]_LessThan_345_o11                                                    |       0.01 | LUT6        |       Async | Async                                           |        23.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rd_data_edge_detect_r_0_rstpot                                           |       0.01 | LUT5        |       Async | Async                                           |        26.6 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/Mmux_ras_timer_ns321                                         |       0.01 | LUT6        |       Async | Async                                           |        24.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/Mmux_slip_out11                                      |       0.01 | LUT6        |       Async | Async                                           |        23.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wl_state_r_FSM_FFd4-In4                                                  |       0.01 | LUT6        |       Async | Async                                           |        24.7 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/ras_timer_zero_ns<3>1                                        |       0.01 | LUT6        |       Async | Async                                           |        41.7 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/Mmux_ras_timer_ns4                                           |       0.01 | LUT6        |       Async | Async                                           |        23.2 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/Mmux_col_mux.col_data_buf_addr_ns8_SW0                                  |       0.01 | LUT6        |       Async | Async                                           |        24.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_cs_n011                                                                  |       0.01 | LUT6        |       Async | Async                                           |        41.7 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/ras_timer_zero_ns<3>1                                        |       0.01 | LUT6        |       Async | Async                                           |        41.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd24-In1                                                              |       0.01 | LUT5        |       Async | Async                                           |        31.6 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/Mcompar_row_hit_ns_lut<1>                                  |       0.01 | LUT6        |       Async | Async                                           |        23.2 |
| m_traffic_gen/u_c_gen/pipe_data_in_41_rstpot                                                                                          |       0.01 | LUT6        |       Async | Async                                           |        41.6 |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.SRLC32E0                                             |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |        14.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/Mshreg_pd_cal_start_dly_r_15                                                            |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |        14.5 |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/Mmux_read_fifo.tail_ns5_SW0                                                                   |       0.01 | LUT5        |       Async | Async                                           |        35.5 |
| m_traffic_gen/mcb_control/cmd_fifo_rdy_rstpot                                                                                         |       0.01 | LUT5        |       Async | Async                                           |        25.0 |
| m_traffic_gen/mcb_control/current_state_FSM_FFd2-In34                                                                                 |       0.01 | LUT6        |       Async | Async                                           |        22.9 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/Mcompar_row_hit_ns_lut<3>                                  |       0.01 | LUT6        |       Async | Async                                           |        22.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/u_rd_bitslip/Mmux_slip_out11                                      |       0.01 | LUT6        |       Async | Async                                           |        22.8 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise0_r3_Mux_2_o_3                   |       0.01 | LUT6        |       Async | Async                                           |        22.8 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/_n0758_inv1                                                                             |       0.01 | LUT6        |       Async | Async                                           |        47.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n2389_rs_lut<2>1                                                                 |       0.01 | LUT6        |       Async | Async                                           |        22.8 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n2389_rs_lut<1>1                                                                 |       0.01 | LUT6        |       Async | Async                                           |        22.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/Mcount_cnt_init_data_r_xor<1>11                                                         |       0.01 | LUT6        |       Async | Async                                           |        40.8 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_ns<1>_SW0_SW1                    |       0.01 | LUT5        |       Async | Async                                           |        27.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux_cal1_state_r[4]_cnt_idel_inc_cpt_r[4]_wide_mux_365_OUT_rs_cy<2>11_SW0             |       0.01 | LUT6        |       Async | Async                                           |        24.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/pre_wait_ns_SW0                                              |       0.01 | LUT6        |       Async | Async                                           |        24.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/wait_for_maint_ns1                                           |       0.01 | LUT6        |       Async | Async                                           |        24.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/inc_cntrs1                               |       0.01 | LUT6        |       Async | Async                                           |        22.6 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/Mmux_ras_timer_ns21                                          |       0.01 | LUT6        |       Async | Async                                           |        22.6 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/Mmux_acounts[35]_GND_109_o_mux_53_OUT361                          |       0.01 | LUT6        |       Async | Async                                           |        24.0 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/Mcompar_row_hit_ns_lut<3>                                  |       0.01 | LUT6        |       Async | Async                                           |        22.5 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/pre_wait_ns_SW0                                              |       0.01 | LUT6        |       Async | Async                                           |        24.0 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/Mmux_col_mux.col_data_buf_addr_ns6                                      |       0.01 | LUT6        |       Async | Async                                           |        24.0 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_state_r_FSM_FFd4-In111                                                            |       0.01 | LUT6        |       Async | Async                                           |        22.5 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/Mmux_ras_timer_ns321                                         |       0.01 | LUT6        |       Async | Async                                           |        23.9 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/Mmux_ras_timer_ns21                                          |       0.01 | LUT6        |       Async | Async                                           |        22.5 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/Mmux_col_mux.col_data_buf_addr_ns8                                      |       0.01 | LUT6        |       Async | Async                                           |        23.9 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/Mmux_col_mux.col_data_buf_addr_ns4                                      |       0.01 | LUT6        |       Async | Async                                           |        23.9 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/Mmux_q_entry_r[1]_idle_cnt[1]_mux_11_OUT1_SW0                |       0.01 | LUT6        |       Async | Async                                           |        22.4 |
| u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns4                                                                                            |       0.01 | LUT_OR_MEM6 |       Async | Async                                           |        22.4 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/Mmux_col_mux.col_data_buf_addr_ns4_SW0                                  |       0.01 | LUT6        |       Async | Async                                           |        23.8 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/rts_row4                                                     |       0.01 | LUT6        |       Async | Async                                           |        23.7 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/Mmux_acounts[35]_GND_109_o_mux_53_OUT181                          |       0.01 | LUT6        |       Async | Async                                           |        23.7 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/demanded_prior_r_rstpot                                      |       0.01 | LUT6        |       Async | Async                                           |        23.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_rdlvl_wr1                                                                  |       0.01 | LUT6        |       Async | Async                                           |        48.8 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_state_r_FSM_FFd5-In32                                                             |       0.01 | LUT6        |       Async | Async                                           |        23.6 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/demanded_prior_r_rstpot                                      |       0.01 | LUT6        |       Async | Async                                           |        23.6 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_has_rd_r_maint_req_r_OR_328_o1                             |       0.01 | LUT6        |       Async | Async                                           |        22.1 |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/Mmux_cnfg_wr_wait_ns11                                                                        |       0.01 | LUT6        |       Async | Async                                           |        22.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/Mmux_head_r_lcl_idle_cnt[1]_MUX_122_o13_G                    |       0.01 | LUT6        |       Async | Async                                           |        48.6 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/Mmux_acounts[35]_GND_109_o_mux_53_OUT331                          |       0.01 | LUT6        |       Async | Async                                           |        23.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_state_r_FSM_FFd3-In4                                                              |       0.01 | LUT6        |       Async | Async                                           |        22.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd33-In1                                                              |       0.01 | LUT5        |       Async | Async                                           |        22.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r[7][1]_old_sr_fall0_r[7][1]_equal_219_o21                                    |       0.01 | LUT6        |       Async | Async                                           |        23.5 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/rts_row4                                                     |       0.01 | LUT6        |       Async | Async                                           |        23.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/set_two_flag_0_glue_set                                                  |       0.01 | LUT5        |       Async | Async                                           |        24.0 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_ns<0>11                          |       0.01 | LUT6        |       Async | Async                                           |        21.9 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/Mmux_acounts[35]_GND_109_o_mux_53_OUT341                          |       0.01 | LUT6        |       Async | Async                                           |        23.4 |
| m_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/Mmux_lfsr_q[20]_GND_100_o_mux_3_OUT141                                          |       0.01 | LUT6        |       Async | Async                                           |        23.3 |
| m_traffic_gen/mcb_control/wdp_valid_SW0                                                                                               |       0.01 | LUT6        |       Async | Async                                           |        21.8 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_cnt_pipe_wait_r_xor<3>11                                                        |       0.01 | LUT6        |       Async | Async                                           |        21.8 |
| u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.occupied_counter.occ_cnt_ns<3>1                                                    |       0.01 | LUT6        |       Async | Async                                           |        23.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wl_state_r_FSM_FFd4-In5_G                                                |       0.01 | LUT6        |       Async | Async                                           |        21.7 |
| u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.bypass_SW0                                                                         |       0.01 | LUT6        |       Async | Async                                           |        21.6 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/Mmux_col_mux.col_data_buf_addr_ns2                                      |       0.01 | LUT6        |       Async | Async                                           |        22.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rd_data_inv_dqs_previous_r_0_rstpot                                      |       0.01 | LUT6        |       Async | Async                                           |        22.8 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/demanded_prior_r_rstpot                                      |       0.01 | LUT6        |       Async | Async                                           |        22.8 |
| u_memc_ui_top/u_ui_top/ui_wr_data0/Mmux_occupied_counter.occ_cnt_ns51                                                                 |       0.01 | LUT6        |       Async | Async                                           |        38.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_rd_bitslip/Mmux_slip_out21                                      |       0.01 | LUT6        |       Async | Async                                           |        21.4 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/Mmux_ras_timer_ns21                                          |       0.01 | LUT6        |       Async | Async                                           |        21.4 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/act_wait_ns                                                  |       0.01 | LUT6        |       Async | Async                                           |        21.4 |
| m_traffic_gen/mcb_control/current_state_FSM_FFd1-In13                                                                                 |       0.01 | LUT6        |       Async | Async                                           |        21.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rts_col1                                                     |       0.01 | LUT6        |       Async | Async                                           |        22.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_addr071                                                                  |       0.01 | LUT5        |       Async | Async                                           |        28.2 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/Mmux_ras_timer_passed_ns2                                    |       0.01 | LUT6        |       Async | Async                                           |        22.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_mux_wrdata_en11                                                                   |       0.01 | LUT5        |       Async | Async                                           |        28.2 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_request<1>1                                                        |       0.01 | LUT6        |       Async | Async                                           |        20.8 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/Mmux_ras_timer_ns4                                           |       0.01 | LUT6        |       Async | Async                                           |        20.8 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/Mmux_acounts[35]_GND_109_o_mux_53_OUT241                          |       0.01 | LUT6        |       Async | Async                                           |        22.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/col_wait_r_rmw_rd_done_OR_242_o1                             |       0.01 | LUT6        |       Async | Async                                           |        22.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/Mmux_ras_timer_passed_ns1_SW0                                |       0.01 | LUT5        |       Async | Async                                           |        28.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/act_wait_ns                                                  |       0.01 | LUT6        |       Async | Async                                           |        20.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n2143_rs_xor<0>11                                                                |       0.01 | LUT6        |       Async | Async                                           |        20.7 |
| m_traffic_gen/RD_PATH.read_data_path/read_postedfifo/_n0097_inv1                                                                      |       0.01 | LUT6        |       Async | Async                                           |        22.0 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_request<2>1                                                        |       0.01 | LUT6        |       Async | Async                                           |        20.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall1_r3_Mux_5_o_3                   |       0.01 | LUT6        |       Async | Async                                           |        20.6 |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_RAMD                                                            |       0.01 | LUT_OR_MEM5 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB                                                            |       0.01 | LUT_OR_MEM5 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMC                                                            |       0.01 | LUT_OR_MEM5 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD                                                            |       0.01 | LUT_OR_MEM5 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMC                                                         |       0.01 | LUT_OR_MEM5 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMC_D1                                                      |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMD                                                         |       0.01 | LUT_OR_MEM5 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[1].RAM32M0_RAMD                                                         |       0.01 | LUT_OR_MEM5 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[2].RAM32M0_RAMD                                                         |       0.01 | LUT_OR_MEM5 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0_RAMD                                                         |       0.01 | LUT_OR_MEM5 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMD                                                         |       0.01 | LUT_OR_MEM5 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[5].RAM32M0_RAMA                                                         |       0.01 | LUT_OR_MEM5 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[5].RAM32M0_RAMA_D1                                                      |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[5].RAM32M0_RAMB                                                         |       0.01 | LUT_OR_MEM5 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[5].RAM32M0_RAMB_D1                                                      |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[5].RAM32M0_RAMD                                                         |       0.01 | LUT_OR_MEM5 |       266.7 | clk                                             |        16.7 |
| m_traffic_gen/u_c_gen/_n0498_inv1                                                                                                     |       0.01 | LUT6        |       Async | Async                                           |        21.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux_cal1_state_r[4]_cnt_idel_inc_cpt_r[4]_wide_mux_365_OUT_rs_cy<2>11_SW1             |       0.01 | LUT6        |       Async | Async                                           |        21.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_addr041                                                                  |       0.01 | LUT5        |       Async | Async                                           |        27.3 |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/refresh_request2                                                   |       0.01 | LUT6        |       Async | Async                                           |        20.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[0].u_phy_dm_iob/Mmux_wr_calib_dly[1]_mask_data_fall1_r3_Mux_5_o_4 |       0.01 | LUT6        |       Async | Async                                           |        20.4 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/wait_for_maint_ns1                                           |       0.01 | LUT6        |       Async | Async                                           |        21.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_r<0>_0_rstpot                                                    |       0.01 | LUT6        |       Async | Async                                           |        21.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyce_or1                                                                              |       0.01 | LUT6        |       Async | Async                                           |        20.3 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/Mmux_acounts[35]_GND_109_o_mux_53_OUT37                           |       0.01 | LUT6        |       Async | Async                                           |        21.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n227541                                                                          |       0.01 | LUT6        |       Async | Async                                           |        20.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/Mcount_dqs_dly_val_r_xor<0>11            |       0.01 | LUT6        |       Async | Async                                           |        20.2 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/wait_for_maint_ns1                                           |       0.01 | LUT6        |       Async | Async                                           |        21.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise0_r3_Mux_2_o_4                   |       0.01 | LUT6        |       Async | Async                                           |        20.1 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/Mmux_acounts[35]_GND_109_o_mux_53_OUT71                           |       0.01 | LUT6        |       Async | Async                                           |        21.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n2143_A51                                                                        |       0.01 | LUT6        |       Async | Async                                           |        20.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/Mmux_ras_timer_ns4                                           |       0.01 | LUT6        |       Async | Async                                           |        20.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/col_wait_r_rmw_rd_done_OR_289_o1                             |       0.01 | LUT6        |       Async | Async                                           |        21.4 |
| u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMC                                                                   |       0.01 | LUT_OR_MEM5 |       266.7 | clk                                             |        18.0 |
| u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMB                                                                   |       0.01 | LUT_OR_MEM5 |       266.7 | clk                                             |        18.0 |
| m_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/Mmux_lfsr_q[20]_GND_100_o_mux_3_OUT171                                          |       0.01 | LUT6        |       Async | Async                                           |        21.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n239011                                                                          |       0.01 | LUT5        |       Async | Async                                           |        23.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/Mmux_slip_out31                                      |       0.01 | LUT6        |       Async | Async                                           |        20.0 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/Mmux_ras_timer_ns321                                         |       0.01 | LUT6        |       Async | Async                                           |        21.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/pre_bm_end_ns1                                               |       0.01 | LUT6        |       Async | Async                                           |        35.9 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/Mmux_acounts[35]_GND_109_o_mux_53_OUT91                           |       0.01 | LUT6        |       Async | Async                                           |        21.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/Mmux_ras_timer_ns31                                          |       0.01 | LUT6        |       Async | Async                                           |        20.0 |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/Mmux_cnfg_rd_wait_ns11                                                                        |       0.01 | LUT6        |       Async | Async                                           |        19.9 |
| u_memc_ui_top/u_ui_top/ui_wr_data0/Mmux_wr_req_counter.wr_req_cnt_ns51                                                                |       0.01 | LUT6        |       Async | Async                                           |        19.9 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/bm_end_lcl1                                                  |       0.01 | LUT6        |       Async | Async                                           |        21.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/found_second_edge_r_rstpot                                                             |       0.01 | LUT6        |       Async | Async                                           |        35.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n227511                                                                          |       0.01 | LUT6        |       Async | Async                                           |        19.8 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/act_wait_ns                                                  |       0.01 | LUT6        |       Async | Async                                           |        19.8 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/pass_open_bank_r_lcl_accept_req_OR_367_o                     |       0.01 | LUT6        |       Async | Async                                           |        19.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/wrlvl_odt_glue_set                                                                      |       0.01 | LUT6        |       Async | Async                                           |        19.7 |
| m_traffic_gen/RD_PATH.read_data_path/data_i[7]_cmp_data[7]_not_equal_27_o4                                                            |       0.01 | LUT6        |       Async | Async                                           |        19.7 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/Mmux_user_burst_cnt[6]_GND_108_o_mux_13_OUT741                                        |       0.01 | LUT6        |       Async | Async                                           |        19.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/u_rd_bitslip/Mmux_slip_out31                                      |       0.01 | LUT6        |       Async | Async                                           |        19.6 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/Mmux_ras_timer_ns31                                          |       0.01 | LUT6        |       Async | Async                                           |        19.6 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/order_q_zero1_SW0                                            |       0.01 | LUT6        |       Async | Async                                           |        19.6 |
| u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMC_D1                                                                |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |        17.6 |
| u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMB_D1                                                                |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |        17.6 |
| u_memc_ui_top/u_ui_top/ui_rd_data0/Mmux_rd_buf_indx_ns68                                                                              |       0.01 | LUT6        |       Async | Async                                           |        19.6 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/Mmux_acounts[35]_GND_109_o_mux_53_OUT110                          |       0.01 | LUT6        |       Async | Async                                           |        20.8 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/Mcount_cnt_pwron_ce_r_lut<0>_INV_0                                                      |       0.01 | LUT6        |       Async | Async                                           |        66.7 |
| m_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/Mmux_lfsr_q[20]_GND_100_o_mux_3_OUT21                                           |       0.01 | LUT6        |       Async | Async                                           |        20.7 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/Mmux_ras_timer_passed_ns2                                    |       0.01 | LUT6        |       Async | Async                                           |        20.7 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/order_q_zero1_SW0                                            |       0.01 | LUT6        |       Async | Async                                           |        19.4 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/rts_row2                                                     |       0.01 | LUT5        |       Async | Async                                           |        23.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[0].u_phy_dm_iob/Mmux_wr_calib_dly[1]_mask_data_rise0_r3_Mux_2_o_4 |       0.01 | LUT6        |       Async | Async                                           |        19.4 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/maint_controller.maint_hit_busies_ns<3>1                                        |       0.01 | LUT6        |       Async | Async                                           |        19.4 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/rts_row2                                                     |       0.01 | LUT5        |       Async | Async                                           |        23.2 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/Mmux_rcd_timer_gt_2.rcd_timer_ns21                           |       0.01 | LUT6        |       Async | Async                                           |        19.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/GND_86_o_tby4_r[5]_LessThan_345_o12                                                    |       0.01 | LUT6        |       Async | Async                                           |        19.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_state_r_FSM_FFd4-In3                                                              |       0.01 | LUT6        |       Async | Async                                           |        19.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rts_row4                                                     |       0.01 | LUT6        |       Async | Async                                           |        20.6 |
| m_traffic_gen/mcb_control/cmd_rdy3                                                                                                    |       0.01 | LUT6        |       Async | Async                                           |        19.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/Mmux_ras_timer_passed_ns1_SW0                                |       0.01 | LUT5        |       Async | Async                                           |        26.4 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/rb_hit_busy_ns_lcl_SW0                                     |       0.01 | LUT5        |       Async | Async                                           |        42.7 |
| m_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/Mmux_lfsr_q[20]_GND_100_o_mux_3_OUT61                                           |       0.01 | LUT6        |       Async | Async                                           |        20.5 |
| u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_RAMD                                               |       0.01 | LUT_OR_MEM5 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_RAMD                                               |       0.01 | LUT_OR_MEM5 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_RAMD                                               |       0.01 | LUT_OR_MEM5 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_RAMD                                               |       0.01 | LUT_OR_MEM5 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_RAMD                                               |       0.01 | LUT_OR_MEM5 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_RAMA                                               |       0.01 | LUT_OR_MEM5 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_RAMB                                               |       0.01 | LUT_OR_MEM5 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_RAMD                                               |       0.01 | LUT_OR_MEM5 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/Mcount_cnt_init_data_r_xor<0>11                                                         |       0.01 | LUT5        |       Async | Async                                           |        42.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_0_rstpot                                                      |       0.01 | LUT6        |       Async | Async                                           |        42.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/u_rd_bitslip/Mmux_slip_out11                                      |       0.01 | LUT6        |       Async | Async                                           |        19.2 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/maint_controller.force_io_config_rd_ns1                                         |       0.01 | LUT6        |       Async | Async                                           |        20.4 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_has_rd_r_maint_req_r_OR_375_o1                             |       0.01 | LUT6        |       Async | Async                                           |        19.0 |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/Mcount_maint_prescaler.maint_prescaler_r_xor<5>11                               |       0.01 | LUT6        |       Async | Async                                           |        19.0 |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/inhbt_rd_config1                                                                              |       0.01 | LUT6        |       Async | Async                                           |        34.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/Mmux_ras_timer_passed_ns4                                    |       0.01 | LUT6        |       Async | Async                                           |        20.1 |
| m_traffic_gen/mcb_control/cmd_en_r1_glue_set                                                                                          |       0.01 | LUT6        |       Async | Async                                           |        22.0 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/Mmux_ras_timer_ns321                                         |       0.01 | LUT6        |       Async | Async                                           |        20.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_request<0>1                                                        |       0.01 | LUT6        |       Async | Async                                           |        18.9 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/demanded_prior_r_rstpot                                      |       0.01 | LUT6        |       Async | Async                                           |        20.1 |
| u_memc_ui_top/u_ui_top/ui_rd_data0/Mmux_rd_buf_indx_ns31                                                                              |       0.01 | LUT6        |       Async | Async                                           |        33.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_dllk_zqinit_r<1>_rt                                                                 |       0.01 | LUT6        |       Async | Async                                           |        64.4 |
| u_memc_ui_top/u_ui_top/ui_wr_data0/Mmux_occupied_counter.occ_cnt_ns41                                                                 |       0.01 | LUT6        |       Async | Async                                           |        41.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd17-In22                                                             |       0.01 | LUT6        |       Async | Async                                           |        20.0 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/bm_end_lcl1                                                  |       0.01 | LUT6        |       Async | Async                                           |        20.0 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/Mmux_ras_timer_passed_ns1_SW0                                |       0.01 | LUT5        |       Async | Async                                           |        25.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_cnt_rden_wait_r_xor<0>11                                                        |       0.01 | LUT5        |       Async | Async                                           |        20.9 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/Mmux_ras_timer_passed_ns4                                    |       0.01 | LUT6        |       Async | Async                                           |        19.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/prech_done_pre11                                                                        |       0.01 | LUT5        |       Async | Async                                           |        19.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_init_af_done_r_rstpot1                                                              |       0.01 | LUT6        |       Async | Async                                           |        18.6 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/rb_hit_busy_ns_lcl_SW0                                     |       0.01 | LUT6        |       Async | Async                                           |        40.8 |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_timer.wtr_inhbt_config_ns1                                     |       0.01 | LUT6        |       Async | Async                                           |        18.6 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/out21                                                                  |       0.01 | LUT6        |       Async | Async                                           |        19.8 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/rts_col1                                                     |       0.01 | LUT6        |       Async | Async                                           |        19.8 |
| u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMD                                                                   |       0.01 | LUT_OR_MEM5 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMD                                                                   |       0.01 | LUT_OR_MEM5 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/accept_this_bm_bm_end_lcl_OR_220_o1                          |       0.01 | LUT6        |       Async | Async                                           |        19.7 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/Mmux_col_mux.col_periodic_rd_ns2_SW0                                    |       0.01 | LUT6        |       Async | Async                                           |        18.5 |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/refresh_request1                                                   |       0.01 | LUT6        |       Async | Async                                           |        33.2 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/Mmux_ras_timer_ns4_SW0                                       |       0.01 | LUT6        |       Async | Async                                           |        40.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_address_w<1>1                                                              |       0.01 | LUT6        |       Async | Async                                           |        18.3 |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/Mcount_refresh_generation.refresh_bank_r_xor<3>11                  |       0.01 | LUT6        |       Async | Async                                           |        18.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[0].u_phy_dm_iob/Mmux_wr_calib_dly[1]_mask_data_fall1_r3_Mux_5_o_3 |       0.01 | LUT6        |       Async | Async                                           |        18.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].u_iob_dq/u_rd_bitslip/Mmux_slip_out41                                      |       0.01 | LUT6        |       Async | Async                                           |        18.2 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/rts_col1                                                     |       0.01 | LUT6        |       Async | Async                                           |        19.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/u_rd_bitslip/Mmux_slip_out41                                      |       0.01 | LUT6        |       Async | Async                                           |        18.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/u_rd_bitslip/Mmux_slip_out41                                      |       0.01 | LUT6        |       Async | Async                                           |        18.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/u_rd_bitslip/Mmux_slip_out21                                      |       0.01 | LUT6        |       Async | Async                                           |        18.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dq_cnt_inc_rstpot                                                        |       0.01 | LUT6        |       Async | Async                                           |        19.2 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/Mmux_acounts[35]_GND_109_o_mux_53_OUT141                          |       0.01 | LUT6        |       Async | Async                                           |        19.2 |
| u_memc_ui_top/u_ui_top/ui_wr_data0/Mmux_pointer_ram.pointer_wr_data31                                                                 |       0.01 | LUT5        |       Async | Async                                           |        23.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/_n017211                                                                |       0.01 | LUT6        |       Async | Async                                           |        32.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_found_edge_r_rstpot                                                               |       0.01 | LUT6        |       Async | Async                                           |        19.0 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/Mmux_acounts[35]_GND_109_o_mux_53_OUT111                          |       0.01 | LUT6        |       Async | Async                                           |        19.0 |
| u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_state_r_FSM_FFd2-In1                  |       0.01 | LUT6        |       Async | Async                                           |        39.1 |
| init_mem0/current_state_FSM_FFd2-In1                                                                                                  |       0.01 | LUT6        |       Async | Async                                           |        19.0 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n2143_rs_cy<3>11_SW0                                                             |       0.01 | LUT6        |       Async | Async                                           |        17.8 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/Mmux_slip_out41                                      |       0.01 | LUT6        |       Async | Async                                           |        17.8 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/Madd_idlers_below_Madd_cy<0>11                               |       0.01 | LUT6        |       Async | Async                                           |        39.0 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/u_rd_bitslip/Mmux_slip_out11                                      |       0.01 | LUT6        |       Async | Async                                           |        17.7 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_request<3>1                                                        |       0.01 | LUT6        |       Async | Async                                           |        17.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/u_rd_bitslip/Mmux_slip_out31                                      |       0.01 | LUT6        |       Async | Async                                           |        17.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/Mmux_ld_dqs_dly_val_r11                  |       0.01 | LUT6        |       Async | Async                                           |        18.8 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/Mmux_acounts[35]_GND_109_o_mux_53_OUT351                          |       0.01 | LUT6        |       Async | Async                                           |        18.8 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/reset_state_r_FSM_FFd3-In24                                             |       0.01 | LUT6        |       Async | Async                                           |        31.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_cas_n011                                                                 |       0.01 | LUT5        |       Async | Async                                           |        33.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/accept_this_bm_bm_end_lcl_OR_317_o1                          |       0.01 | LUT6        |       Async | Async                                           |        18.7 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/Mmux_ras_timer_ns4_SW0                                       |       0.01 | LUT6        |       Async | Async                                           |        38.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/Mmux_slip_out21                                      |       0.01 | LUT6        |       Async | Async                                           |        17.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/u_rd_bitslip/Mmux_slip_out21                                      |       0.01 | LUT6        |       Async | Async                                           |        17.5 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/Mmux_ras_timer_ns4_SW0                                       |       0.01 | LUT6        |       Async | Async                                           |        38.4 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/Mmux_ras_timer_ns31                                          |       0.01 | LUT6        |       Async | Async                                           |        17.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/Mcount_cnt_txpr_r_cy<3>                                                                 |       0.01 | CARRY4      |       Async | Async                                           |         2.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/u_rd_bitslip/Mmux_slip_out11                                      |       0.01 | LUT6        |       Async | Async                                           |        17.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/u_rd_bitslip/Mmux_slip_out31                                      |       0.01 | LUT6        |       Async | Async                                           |        17.5 |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/Mcount_maint_prescaler.maint_prescaler_r_xor<0>11_INV_0                         |       0.01 | LUT6        |       Async | Async                                           |        65.3 |
| m_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/_n0021_inv1                                                                     |       0.01 | LUT5        |       Async | Async                                           |        17.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/Mmux_slip_out41                                      |       0.01 | LUT6        |       Async | Async                                           |        17.4 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_ns<0>11                          |       0.01 | LUT6        |       Async | Async                                           |        17.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n2143_rs_cy<3>11_SW1                                                             |       0.01 | LUT6        |       Async | Async                                           |        17.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_done_r_glue_set                                                            |       0.01 | LUT6        |       Async | Async                                           |        31.2 |
| u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1                                                                |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |        15.6 |
| u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMB_D1                                                                |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |        15.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rd_data_edge_detect_r_0_rstpot1                                          |       0.01 | LUT6        |       Async | Async                                           |        18.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_glue_set                                                            |       0.01 | LUT6        |       Async | Async                                           |        18.4 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/Mmux_acounts[35]_GND_109_o_mux_53_OUT51                           |       0.01 | LUT6        |       Async | Async                                           |        18.4 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/rts_col1                                                     |       0.01 | LUT6        |       Async | Async                                           |        18.4 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/Mmux_acounts[35]_GND_109_o_mux_53_OUT61                           |       0.01 | LUT6        |       Async | Async                                           |        18.4 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/Mmux_acounts[35]_GND_109_o_mux_53_OUT101                          |       0.01 | LUT6        |       Async | Async                                           |        18.4 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/Mmux_acounts[35]_GND_109_o_mux_53_OUT151                          |       0.01 | LUT6        |       Async | Async                                           |        18.4 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/Mmux_acounts[35]_GND_109_o_mux_53_OUT171                          |       0.01 | LUT6        |       Async | Async                                           |        18.4 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/Mmux_acounts[35]_GND_109_o_mux_53_OUT191                          |       0.01 | LUT6        |       Async | Async                                           |        18.4 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/Mmux_acounts[35]_GND_109_o_mux_53_OUT211                          |       0.01 | LUT6        |       Async | Async                                           |        18.4 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/Mmux_acounts[35]_GND_109_o_mux_53_OUT221                          |       0.01 | LUT6        |       Async | Async                                           |        18.4 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_ns<0>11                          |       0.01 | LUT6        |       Async | Async                                           |        17.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/Mmux_col_mux.col_periodic_rd_ns2                                        |       0.01 | LUT6        |       Async | Async                                           |        18.4 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/Mmux_rcd_timer_gt_2.rcd_timer_ns21                           |       0.01 | LUT6        |       Async | Async                                           |        17.2 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/Mmux_rcd_timer_gt_2.rcd_timer_ns21                           |       0.01 | LUT6        |       Async | Async                                           |        17.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/second_edge_dq_taps_r_2_glue_set                                                       |       0.01 | LUT6        |       Async | Async                                           |        17.2 |
| u_memc_ui_top/u_ui_top/ui_cmd0/Mmux_data_buf_addr41                                                                                   |       0.01 | LUT5        |       Async | Async                                           |        23.4 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/Mmux_acounts[35]_GND_109_o_mux_53_OUT161                          |       0.01 | LUT6        |       Async | Async                                           |        18.2 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/Mmux_acounts[35]_GND_109_o_mux_53_OUT251                          |       0.01 | LUT6        |       Async | Async                                           |        18.2 |
| m_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/Mmux_lfsr_q[20]_GND_100_o_mux_3_OUT151                                          |       0.01 | LUT6        |       Async | Async                                           |        18.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[0].u_phy_dm_iob/Mmux_wr_calib_dly[1]_mask_data_rise1_r3_Mux_4_o_4 |       0.01 | LUT6        |       Async | Async                                           |        17.0 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rts_row2                                                     |       0.01 | LUT5        |       Async | Async                                           |        20.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].u_iob_dq/u_rd_bitslip/Mmux_slip_out21                                      |       0.01 | LUT6        |       Async | Async                                           |        16.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_rd_bitslip/Mmux_slip_out11                                      |       0.01 | LUT6        |       Async | Async                                           |        16.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/u_rd_bitslip/Mmux_slip_out41                                      |       0.01 | LUT6        |       Async | Async                                           |        16.9 |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/Mmux_maint_zq_r_lcl_maintenance_request.maint_grant_r[1]_MUX_46_o11             |       0.01 | LUT6        |       Async | Async                                           |        30.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/Mmux_ras_timer_passed_ns4_SW0                                |       0.01 | LUT6        |       Async | Async                                           |        30.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/accept_req_row_hit_r_AND_256_o_SW0                           |       0.01 | LUT5        |       Async | Async                                           |        23.6 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/pass_open_bank_r_lcl_accept_req_OR_223_o                     |       0.01 | LUT6        |       Async | Async                                           |        16.8 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/Mmux_ras_timer_ns4_SW0                                       |       0.01 | LUT6        |       Async | Async                                           |        36.9 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/Mmux_q_entry_r[1]_idle_cnt[1]_mux_12_OUT1_SW0                |       0.01 | LUT6        |       Async | Async                                           |        16.8 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/Mmux_ras_timer_passed_ns4                                    |       0.01 | LUT6        |       Async | Async                                           |        17.8 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_cnt_eye_size_r_val                                                              |       0.01 | LUT6        |       Async | Async                                           |        16.6 |
| m_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/Mmux_lfsr_q[20]_GND_100_o_mux_3_OUT201                                          |       0.01 | LUT5        |       Async | Async                                           |        17.0 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n2143_A63                                                                        |       0.01 | LUT6        |       Async | Async                                           |        16.5 |
| u_memc_ui_top/u_ui_top/ui_cmd0/Mmux_data_buf_addr21                                                                                   |       0.01 | LUT5        |       Async | Async                                           |        22.5 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/Mmux_ras_timer_passed_ns3                                    |       0.01 | LUT6        |       Async | Async                                           |        17.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/Mmux_PWR_45_o_phy_tmp_cs1_r[0]_MUX_389_o11                                              |       0.01 | LUT6        |       Async | Async                                           |        16.5 |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/periodic_read_request.upd_last_master_r_periodic_rd_r_lcl_OR_103_o1             |       0.01 | LUT6        |       Async | Async                                           |        29.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r[5]_rdlvl_wr_rd_OR_511_o11                                                  |       0.01 | LUT6        |       Async | Async                                           |        29.5 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/Mmux_q_entry_r[1]_idle_cnt[1]_mux_11_OUT21                   |       0.01 | LUT6        |       Async | Async                                           |        43.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/burst_addr_r_INV_431_o1_INV_0                                                           |       0.01 | LUT6        |       Async | Async                                           |        60.9 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/Mmux_last_master_ns31                                         |       0.01 | LUT6        |       Async | Async                                           |        29.3 |
| m_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/Mmux_lfsr_q[20]_GND_100_o_mux_3_OUT41                                           |       0.01 | LUT6        |       Async | Async                                           |        17.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/Mmux_ras_timer_ns31                                          |       0.01 | LUT6        |       Async | Async                                           |        16.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/Mmux_last_master_ns21                                         |       0.01 | LUT6        |       Async | Async                                           |        29.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/second_edge_dq_taps_r_1_glue_set                                                       |       0.01 | LUT6        |       Async | Async                                           |        17.2 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_ns<0>_SW0_SW1                    |       0.01 | LUT6        |       Async | Async                                           |        29.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_cs_n111                                                                  |       0.01 | LUT5        |       Async | Async                                           |        22.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/Mmux_last_master_ns11                                         |       0.01 | LUT6        |       Async | Async                                           |        29.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/accept_req_row_hit_r_AND_370_o_SW0                           |       0.01 | LUT5        |       Async | Async                                           |        22.7 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/order_q_zero1                                                |       0.01 | LUT5        |       Async | Async                                           |        18.0 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/Mmux_rcd_timer_gt_2.rcd_timer_ns11                           |       0.01 | LUT5        |       Async | Async                                           |        16.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_addr061                                                                  |       0.01 | LUT5        |       Async | Async                                           |        21.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_ba011                                                                    |       0.01 | LUT5        |       Async | Async                                           |        21.4 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/grant_row_r<3>1222                                                      |       0.01 | LUT6        |       Async | Async                                           |        16.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd17-In21                                                             |       0.01 | LUT6        |       Async | Async                                           |        16.0 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_cnt_rden_wait_r_xor<1>11                                                        |       0.01 | LUT6        |       Async | Async                                           |        16.0 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd5-In1                                                               |       0.01 | LUT6        |       Async | Async                                           |        16.0 |
| m_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/Mmux_lfsr_q[20]_GND_100_o_mux_3_OUT161                                          |       0.01 | LUT6        |       Async | Async                                           |        17.0 |
| u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/Mcount_dqs_dly_val_r_cy<2>11             |       0.01 | LUT6        |       Async | Async                                           |        15.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_idel_tap_cnt_cpt_r_xor<3>11                                                     |       0.01 | LUT5        |       Async | Async                                           |        16.2 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pre_bm_end_ns1                                               |       0.01 | LUT6        |       Async | Async                                           |        28.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_ba021                                                                    |       0.01 | LUT5        |       Async | Async                                           |        21.0 |
| u_memc_ui_top/u_ui_top/ui_cmd0/Mshreg_bank_0_0                                                                                        |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_cmd0/Mshreg_bank_1_0                                                                                        |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_cmd0/Mshreg_bank_2_0                                                                                        |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_cmd0/Mshreg_col_0_0                                                                                         |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_cmd0/Mshreg_col_1_0                                                                                         |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_cmd0/Mshreg_col_2_0                                                                                         |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_cmd0/Mshreg_col_3_0                                                                                         |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_cmd0/Mshreg_col_4_0                                                                                         |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_cmd0/Mshreg_col_5_0                                                                                         |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_cmd0/Mshreg_col_6_0                                                                                         |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_cmd0/Mshreg_col_7_0                                                                                         |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_cmd0/Mshreg_col_8_0                                                                                         |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_cmd0/Mshreg_col_9_0                                                                                         |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_cmd0/Mshreg_row_0_0                                                                                         |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_cmd0/Mshreg_row_10_0                                                                                        |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_cmd0/Mshreg_row_11_0                                                                                        |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_cmd0/Mshreg_row_12_0                                                                                        |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_cmd0/Mshreg_row_13_0                                                                                        |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_cmd0/Mshreg_row_1_0                                                                                         |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_cmd0/Mshreg_row_2_0                                                                                         |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_cmd0/Mshreg_row_3_0                                                                                         |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_cmd0/Mshreg_row_4_0                                                                                         |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_cmd0/Mshreg_row_5_0                                                                                         |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_cmd0/Mshreg_row_6_0                                                                                         |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_cmd0/Mshreg_row_7_0                                                                                         |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_cmd0/Mshreg_row_8_0                                                                                         |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_ui_top/ui_cmd0/Mshreg_row_9_0                                                                                         |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |        16.7 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_has_rd_r_maint_req_r_OR_281_o1                             |       0.01 | LUT6        |       Async | Async                                           |        15.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_state_r_FSM_FFd2-In2                                                              |       0.01 | LUT5        |       Async | Async                                           |        19.4 |
| u_memc_ui_top/u_ui_top/ui_rd_data0/Mmux_rd_buf_indx_ns13_F                                                                            |       0.01 | LUT6        |       Async | Async                                           |        15.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/idel_tap_limit_dq_r_glue_set1                                                          |       0.01 | LUT6        |       Async | Async                                           |        15.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_state_r_FSM_FFd1-In2                                                              |       0.01 | LUT5        |       Async | Async                                           |        19.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_ras_n011                                                                 |       0.01 | LUT5        |       Async | Async                                           |        20.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/found_first_edge_r_rstpot                                                              |       0.01 | LUT5        |       Async | Async                                           |        19.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd12-In1                                                              |       0.01 | LUT5        |       Async | Async                                           |        20.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/_n06993                                                                                 |       0.01 | LUT6        |       Async | Async                                           |        27.9 |
| u_memc_ui_top/u_ui_top/ui_wr_data0/Mmux_pointer_ram.pointer_wr_data21                                                                 |       0.01 | LUT5        |       Async | Async                                           |        20.6 |
| u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.bypass_not_strict_mode.rd_data_rdy_OR_818_o1                                       |       0.01 | LUT6        |       Async | Async                                           |        27.8 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r[6][1]_old_sr_rise0_r[6][1]_equal_209_o21                                    |       0.01 | LUT6        |       Async | Async                                           |        16.4 |
| m_traffic_gen/RD_PATH.read_data_path/data_i[7]_cmp_data[7]_not_equal_27_o12                                                           |       0.01 | LUT6        |       Async | Async                                           |        15.4 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_ns<0>_SW0_SW1                    |       0.01 | LUT6        |       Async | Async                                           |        27.7 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/Mmux_ras_timer_passed_ns3                                    |       0.01 | LUT6        |       Async | Async                                           |        16.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/Mmux_ras_timer_ns11                                          |       0.01 | LUT6        |       Async | Async                                           |        15.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd4-In1                                                               |       0.01 | LUT6        |       Async | Async                                           |        16.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/accept_this_bm_bm_end_lcl_OR_270_o1                          |       0.01 | LUT6        |       Async | Async                                           |        16.3 |
| u_memc_ui_top/u_ui_top/ui_cmd0/Mmux_cmd11                                                                                             |       0.01 | LUT6        |       Async | Async                                           |        33.5 |
| m_traffic_gen/RD_PATH.read_data_path/data_i[15]_cmp_data[15]_not_equal_28_o4                                                          |       0.01 | LUT6        |       Async | Async                                           |        16.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_valid_r_glue_set                                                                |       0.01 | LUT6        |       Async | Async                                           |        33.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r[6][1]_old_sr_fall0_r[6][1]_equal_210_o21                                    |       0.01 | LUT6        |       Async | Async                                           |        16.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r[5][1]_old_sr_fall1_r[5][1]_equal_203_o21                                    |       0.01 | LUT6        |       Async | Async                                           |        16.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r[4][1]_old_sr_rise0_r[4][1]_equal_191_o21                                    |       0.01 | LUT6        |       Async | Async                                           |        16.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r[1][1]_old_sr_rise1_r[1][1]_equal_166_o21                                    |       0.01 | LUT6        |       Async | Async                                           |        16.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux_cal1_state_r[4]_cnt_idel_inc_cpt_r[4]_wide_mux_365_OUT_rs_lut<2>1                 |       0.01 | LUT6        |       Async | Async                                           |        27.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd31-In1                                                              |       0.01 | LUT5        |       Async | Async                                           |        20.0 |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maintenance_request.upd_last_master_ns_norst1                                   |       0.01 | LUT6        |       Async | Async                                           |        16.1 |
| u_memc_ui_top/u_ui_top/ui_cmd0/Mmux_app_en_r2_app_en_r1_MUX_957_o11                                                                   |       0.01 | LUT6        |       Async | Async                                           |        27.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wl_state_r_FSM_FFd2-In1                                                  |       0.01 | LUT6        |       Async | Async                                           |        15.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/rts_row4                                                     |       0.01 | LUT6        |       Async | Async                                           |        16.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n223551                                                                          |       0.01 | LUT5        |       Async | Async                                           |        20.5 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_has_rd_r_maint_req_r_OR_234_o1                             |       0.01 | LUT6        |       Async | Async                                           |        15.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/Mmux_ras_timer_passed_ns1                                    |       0.01 | LUT6        |       Async | Async                                           |        16.0 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/Mcount_cnt_cmd_r_xor<1>11                                                               |       0.01 | LUT6        |       Async | Async                                           |        51.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd3-In1                                                               |       0.01 | LUT6        |       Async | Async                                           |        17.5 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/rtc1                                                         |       0.01 | LUT6        |       Async | Async                                           |        15.0 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_state_r_FSM_FFd4-In22                                                             |       0.01 | LUT5        |       Async | Async                                           |        18.2 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/Mmux_io_config_ns42_SW2                                                 |       0.01 | LUT6        |       Async | Async                                           |        14.9 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_address_w<2>_SW0                                                           |       0.01 | LUT6        |       Async | Async                                           |        14.8 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n2191_inv1                                                                            |       0.01 | LUT6        |       Async | Async                                           |        14.7 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/_n0070_inv1                                                                           |       0.01 | LUT6        |       Async | Async                                           |        15.7 |
| m_traffic_gen/RD_PATH.read_data_path/data_i[23]_cmp_data[23]_not_equal_29_o12                                                         |       0.01 | LUT6        |       Async | Async                                           |        14.7 |
| u_memc_ui_top/u_ui_top/ui_rd_data0/Mmux_not_strict_mode.status_ram.status_ram_wr_addr_ns31                                            |       0.01 | LUT5        |       Async | Async                                           |        20.0 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/Mmux_ras_timer_passed_ns3_SW0                                |       0.01 | LUT5        |       Async | Async                                           |        20.0 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/phy_cs_n1_0_glue_set                                                                    |       0.01 | LUT6        |       Async | Async                                           |        14.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_init_state_r[5]_init_state_r[5]_OR_475_o1_SW0                              |       0.01 | LUT6        |       Async | Async                                           |        32.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rdlvl_rd1                                                                               |       0.01 | LUT6        |       Async | Async                                           |        26.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/rp_timer_r_0_rstpot1                                         |       0.01 | LUT5        |       Async | Async                                           |        19.4 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/Mmux_ras_timer_passed_ns1                                    |       0.01 | LUT6        |       Async | Async                                           |        15.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/_n0478_inv_SW0                                                           |       0.01 | LUT6        |       Async | Async                                           |        14.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_state_r[4]_cal1_state_r[4]_OR_785_o1                                              |       0.01 | LUT6        |       Async | Async                                           |        14.5 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/rp_timer_r_0_rstpot1                                         |       0.01 | LUT5        |       Async | Async                                           |        19.3 |
| init_mem0/load_seed_o1                                                                                                                |       0.01 | LUT5        |       Async | Async                                           |        16.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n227551                                                                          |       0.01 | LUT6        |       Async | Async                                           |        25.8 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/Mmux_ras_timer_passed_ns3                                    |       0.01 | LUT6        |       Async | Async                                           |        15.2 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/rtp_timer_r_0_rstpot1                                        |       0.01 | LUT6        |       Async | Async                                           |        15.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/wrlvl_active_glue_set                                                                   |       0.01 | LUT6        |       Async | Async                                           |        14.3 |
| m_traffic_gen/mcb_control/_n0211<9>1_F                                                                                                |       0.01 | LUT6        |       Async | Async                                           |        14.2 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/rtp_timer_r_0_rstpot1                                        |       0.01 | LUT6        |       Async | Async                                           |        15.0 |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/Mcount_read_fifo.head_r_xor<1>11                                                              |       0.01 | LUT5        |       Async | Async                                           |        32.6 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/Mmux_cmd0182                                                            |       0.01 | LUT6        |       Async | Async                                           |        14.0 |
| u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns3                                                                                            |       0.01 | LUT6        |       Async | Async                                           |        14.0 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd1-In1                                                               |       0.01 | LUT6        |       Async | Async                                           |        16.3 |
| m_traffic_gen/RD_PATH.read_data_path/data_i[23]_cmp_data[23]_not_equal_29_o4                                                          |       0.01 | LUT6        |       Async | Async                                           |        14.0 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_ns<0>_SW0_SW1                    |       0.01 | LUT6        |       Async | Async                                           |        25.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/Mmux_last_master_ns11                                         |       0.01 | LUT6        |       Async | Async                                           |        25.0 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_shift_r_0                                                                          |       0.01 | REG_INIT    |       266.7 | clk                                             |       133.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/u_rddata_sync_c0/RdAdrsCntr_0                                         |       0.01 | REG_INIT    |       266.7 | clk                                             |       133.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/u_rddata_sync_c0/WtAdrsCntr_0                                         |       0.01 | REG_INIT    |       266.7 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> |       133.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/dfi_cs_n01                                                              |       0.01 | LUT6        |       Async | Async                                           |        30.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd28-In1                                                              |       0.01 | LUT6        |       Async | Async                                           |        24.7 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rtc1                                                         |       0.01 | LUT6        |       Async | Async                                           |        13.7 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/Mmux_last_master_ns21                                         |       0.01 | LUT6        |       Async | Async                                           |        24.7 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/Mmux_last_master_ns31                                         |       0.01 | LUT6        |       Async | Async                                           |        24.7 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/Mmux_last_master_ns41                                         |       0.01 | LUT6        |       Async | Async                                           |        24.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n2581_inv1                                                                            |       0.01 | LUT6        |       Async | Async                                           |        24.7 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/Mmux_ras_timer_passed_ns2_SW0                                |       0.01 | LUT6        |       Async | Async                                           |        24.6 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/Mmux_rcd_timer_gt_2.rcd_timer_ns11                           |       0.01 | LUT5        |       Async | Async                                           |        14.0 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/Mmux_rcd_timer_gt_2.rcd_timer_ns11                           |       0.01 | LUT5        |       Async | Async                                           |        14.0 |
| u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy3_write_data_control.wb_wr_data_addr0_r_OR_811_o1                                |       0.01 | LUT6        |       Async | Async                                           |        24.5 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/order_q_zero1                                                |       0.01 | LUT5        |       Async | Async                                           |        15.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/Mcount_chip_cnt_r_xor<1>11                                                              |       0.01 | LUT6        |       Async | Async                                           |        13.6 |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/act_this_rank                                                      |       0.01 | LUT6        |       Async | Async                                           |        14.5 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/rp_timer_r_0_rstpot1                                         |       0.01 | LUT5        |       Async | Async                                           |        18.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/Mmux_PWR_45_o_phy_tmp_cs1_r[0]_MUX_389_o11_SW0                                          |       0.01 | LUT6        |       Async | Async                                           |        28.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/Mcount_chip_cnt_r_xor<0>11                                                              |       0.01 | LUT6        |       Async | Async                                           |        13.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r[5][1]_old_sr_fall0_r[5][1]_equal_201_o21                                    |       0.01 | LUT6        |       Async | Async                                           |        14.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r[7][1]_old_sr_fall1_r[7][1]_equal_221_o21                                    |       0.01 | LUT6        |       Async | Async                                           |        14.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r[6][1]_old_sr_rise1_r[6][1]_equal_211_o21                                    |       0.01 | LUT6        |       Async | Async                                           |        14.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r[0][1]_old_sr_rise1_r[0][1]_equal_157_o21                                    |       0.01 | LUT6        |       Async | Async                                           |        14.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r[5][1]_old_sr_rise0_r[5][1]_equal_200_o21                                    |       0.01 | LUT6        |       Async | Async                                           |        14.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_dllk_zqinit_r_0                                                                     |       0.01 | REG_INIT    |       266.7 | clk                                             |       128.8 |
| m_traffic_gen/RD_PATH.read_data_path/data_i[31]_cmp_data[31]_not_equal_30_o2                                                          |       0.01 | LUT6        |       Async | Async                                           |        13.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/_n0509_inv_SW0                                                           |       0.01 | LUT6        |       Async | Async                                           |        24.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r[3][1]_old_sr_fall0_r[3][1]_equal_183_o21                                    |       0.01 | LUT6        |       Async | Async                                           |        14.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r[0][1]_old_sr_rise0_r[0][1]_equal_155_o21                                    |       0.01 | LUT6        |       Async | Async                                           |        14.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_state_r_FSM_FFd5-In5                                                              |       0.01 | LUT6        |       Async | Async                                           |        13.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rp_timer_r_0_rstpot1                                         |       0.01 | LUT5        |       Async | Async                                           |        17.6 |
| m_traffic_gen/mcb_control/current_state_FSM_FFd2-In33                                                                                 |       0.01 | LUT6        |       Async | Async                                           |        13.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_fall0_r_0                                                                    |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |         8.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_fall0_r_01                                                                   |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |         8.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_fall0_r_02                                                                   |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |         8.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_fall0_r_03                                                                   |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |         8.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_fall0_r_04                                                                   |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |         8.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_fall0_r_05                                                                   |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |         8.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_fall0_r_06                                                                   |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |         8.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_fall0_r_07                                                                   |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |         8.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_fall1_r_0                                                                    |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |         8.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_fall1_r_01                                                                   |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |         8.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_fall1_r_02                                                                   |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |         8.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_fall1_r_03                                                                   |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |         8.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_fall1_r_04                                                                   |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |         8.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_fall1_r_05                                                                   |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |         8.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_fall1_r_06                                                                   |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |         8.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_fall1_r_07                                                                   |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |         8.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_rise0_r_0                                                                    |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |         8.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_rise0_r_02                                                                   |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |         8.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_rise0_r_04                                                                   |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |         8.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_rise0_r_05                                                                   |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |         8.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_rise0_r_06                                                                   |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |         8.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_rise0_r_07                                                                   |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |         8.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_rise1_r_0                                                                    |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |         8.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_rise1_r_01                                                                   |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |         8.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_rise1_r_02                                                                   |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |         8.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_rise1_r_03                                                                   |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |         8.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_rise1_r_04                                                                   |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |         8.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_rise1_r_05                                                                   |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |         8.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_rise1_r_06                                                                   |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |         8.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_rise1_r_07                                                                   |       0.01 | LUT_OR_MEM6 |       266.7 | clk                                             |         8.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/order_q_zero1                                                |       0.01 | LUT5        |       Async | Async                                           |        14.7 |
| m_traffic_gen/mcb_control/xfer_cmd                                                                                                    |       0.01 | LUT6        |       Async | Async                                           |        13.2 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/rts_row2                                                     |       0.01 | LUT5        |       Async | Async                                           |        15.8 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/Mmux_rcd_timer_gt_2.rcd_timer_ns21                           |       0.01 | LUT6        |       Async | Async                                           |        13.2 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n2143_A64                                                                        |       0.01 | LUT6        |       Async | Async                                           |        13.2 |
| u_memc_ui_top/u_ui_top/ui_cmd0/Mmux_data_buf_addr31                                                                                   |       0.01 | LUT6        |       Async | Async                                           |        23.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rd_data_inv_edge_detect_r_0_rstpot11                                     |       0.01 | LUT6        |       Async | Async                                           |        13.1 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/tail_r_lcl_glue_set                                          |       0.01 | LUT6        |       Async | Async                                           |        28.6 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/rtc1                                                         |       0.01 | LUT6        |       Async | Async                                           |        13.0 |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/Mmux_user_burst_cnt[6]_GND_108_o_mux_13_OUT5_SW0                                      |       0.01 | LUT6        |       Async | Async                                           |        13.9 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/accept_this_bm_bm_end_lcl_OR_364_o1                          |       0.01 | LUT6        |       Async | Async                                           |        13.8 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/Mmux_ras_timer_passed_ns3_SW0                                |       0.01 | LUT5        |       Async | Async                                           |        17.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux51_SW0                                                                              |       0.01 | LUT6        |       Async | Async                                           |        28.4 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/maint_controller.maint_wip_ns_SW0                                               |       0.01 | LUT5        |       Async | Async                                           |        14.1 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd14-In_SW0                                                           |       0.01 | LUT5        |       Async | Async                                           |        19.0 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_init_mr_done_r_rstpot1                                                              |       0.01 | LUT5        |       Async | Async                                           |        15.8 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux_cal1_state_r[4]_PWR_86_o_Mux_361_o1                                               |       0.01 | LUT6        |       Async | Async                                           |        12.8 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise021                                                                   |       0.01 | LUT6        |       Async | Async                                           |        23.0 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/Mmux_ras_timer_passed_ns2_SW0                                |       0.01 | LUT6        |       Async | Async                                           |        23.0 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_state_r_FSM_FFd2-In3                                                              |       0.01 | LUT6        |       Async | Async                                           |        12.7 |
| m_traffic_gen/RD_PATH.read_data_path/data_i[31]_cmp_data[31]_not_equal_30_o4                                                          |       0.01 | LUT6        |       Async | Async                                           |        13.5 |
| m_traffic_gen/RD_PATH.read_data_path/data_i[7]_cmp_data[7]_not_equal_27_o3                                                            |       0.01 | LUT6        |       Async | Async                                           |        12.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd26-In1                                                              |       0.01 | LUT6        |       Async | Async                                           |        27.7 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/rb_hit_busy_ns_lcl_SW0                                     |       0.01 | LUT_OR_MEM6 |       Async | Async                                           |        27.7 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/Mmux_ras_timer_passed_ns2_SW0                                |       0.01 | LUT6        |       Async | Async                                           |        22.7 |
| u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/_n0468_inv1                                                              |       0.01 | LUT6        |       Async | Async                                           |        12.6 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_address_w<3>1                                                              |       0.01 | LUT6        |       Async | Async                                           |        12.5 |
| m_traffic_gen/mcb_control/push_cmd1                                                                                                   |       0.01 | LUT6        |       Async | Async                                           |        12.5 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/rtc1                                                         |       0.01 | LUT6        |       Async | Async                                           |        12.5 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_cal2_cnt_bitslip_r_xor<0>11                                                     |       0.01 | LUT6        |       Async | Async                                           |        13.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/out71                                                        |       0.01 | LUT6        |       Async | Async                                           |        22.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_txpr_done_r_rstpot                                                                  |       0.01 | LUT6        |       Async | Async                                           |        12.4 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<0>1                                                  |       0.01 | LUT6        |       Async | Async                                           |        12.4 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux_cal2_state_r[2]_cal2_rd_bitslip_cnt_r[1]_wide_mux_516_OUT11                       |       0.01 | LUT6        |       Async | Async                                           |        13.2 |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_data_valid1                                                                              |       0.01 | LUT6        |       Async | Async                                           |        22.2 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/Mmux_q_entry_r[1]_idle_cnt[1]_mux_11_OUT21                   |       0.01 | LUT6        |       Async | Async                                           |        32.8 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/Mmux_rcd_timer_gt_2.rcd_timer_ns11                           |       0.01 | LUT5        |       Async | Async                                           |        12.6 |
| m_traffic_gen/RD_PATH.read_data_path/data_i[7]_cmp_data[7]_not_equal_27_o2                                                            |       0.01 | LUT6        |       Async | Async                                           |        12.3 |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux_cal1_state_r[4]_cnt_idel_inc_cpt_r[4]_wide_mux_365_OUT_rs_lut<4>                  |       0.01 | LUT6        |       Async | Async                                           |        12.3 |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/rb_hit_busy_ns_lcl_SW0                                     |       0.01 | LUT_OR_MEM5 |       Async | Async                                           |        27.1 |
| u_memc_ui_top/u_ui_top/ui_rd_data0/Mmux_not_strict_mode.status_ram.status_ram_wr_addr_ns21                                            |       0.01 | LUT5        |       Async | Async                                           |        16.6 |
|                                                                                                                                       |            |             |             |                                                 |             |
| Total                                                                                                                                 |      20.21 |             |             |                                                 |             |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

3.3.2.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                           Signals                                                           | Power (mW) | Signal Rate | % High | Fanout | Slice Fanout |                      Clock                      |    Logic Type     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/Madd_idle_cnt[1]_idlers_below[1]_add_9_OUT_lut<0>  |       0.39 |      500.00 |     NA |      2 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/u_rddata_sync_c0/RdAdrsCntr<0>                              |       0.38 |      133.33 |     NA |     37 |           20 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/u_rddata_sync_c0/WtAdrsCntr<0>                              |       0.28 |      133.33 |     NA |     71 |           20 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r<0>_0                                              |       0.22 |       20.80 |     NA |     76 |           75 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bm_end<1>                                                                          |       0.22 |       32.85 |     NA |     32 |           31 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_cnt<0>                                                                        |       0.21 |      130.37 |     NA |      9 |            9 | Async                                           | NA                |
| u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r                                                                                    |       0.18 |       18.35 |     NA |     60 |           46 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_state_r_FSM_FFd4                                                        |       0.17 |       22.80 |     NA |     55 |           50 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_state_r_FSM_FFd2                                                        |       0.16 |       20.77 |     NA |     66 |           55 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel                                                                        |       0.15 |       13.36 |     NA |     88 |           47 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bm_end<0>                                                                          |       0.15 |       25.63 |     NA |     29 |           28 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bm_end<3>                                                                          |       0.13 |       21.12 |     NA |     31 |           30 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_state_r_FSM_FFd3                                                        |       0.13 |       17.73 |     NA |     53 |           46 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/rd_wr_r_lcl                                      |       0.13 |       33.48 |     NA |     22 |           21 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/Madd_idle_cnt[1]_idlers_below[1]_add_8_OUT_lut<0>  |       0.13 |      500.00 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/rd_wr_r_lcl                                      |       0.11 |       26.60 |     NA |     21 |           19 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r                                                                   |       0.11 |       19.01 |    7.1 |    133 |           27 | clk                                             | FF_INIT, REG_INIT |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/u_rddata_sync_c0/WtAdrsCntr<1>                              |       0.11 |       41.31 |     NA |     70 |           19 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/rd_wr_r_lcl                                      |       0.11 |       26.60 |     NA |     24 |           23 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_state_r_FSM_FFd1                                                        |       0.11 |       17.27 |     NA |     37 |           32 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bm_end<2>                                                                          |       0.11 |       19.95 |     NA |     30 |           29 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/rd_wr_r_lcl                                      |       0.11 |       30.92 |     NA |     21 |           19 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_state_r_FSM_FFd5                                                        |       0.10 |       19.58 |     NA |     36 |           32 | clk                                             | NA                |
| u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2                                                                                    |       0.10 |       20.50 |     NA |     25 |           22 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq2_0                                                                    |       0.10 |       32.89 |     NA |      8 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/dfi_init_complete                                                             |       0.09 |       13.36 |     NA |     20 |           16 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/u_rddata_sync_c0/WtAdrsCntr<2>                              |       0.09 |       46.61 |     NA |     70 |           19 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/u_rddata_sync_c0/RdAdrsCntr<2>                              |       0.09 |       46.61 |     NA |     36 |           19 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl                                         |       0.09 |       15.95 |   78.5 |     26 |           21 | clk                                             | FF_INIT, REG_INIT |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt<0>                                                         |       0.09 |       17.64 |     NA |     34 |           34 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq4_0                                                                    |       0.09 |       33.96 |     NA |      8 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/adv_order_q                                                                        |       0.09 |       25.76 |     NA |     36 |           32 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq3_0                                                                    |       0.08 |       31.88 |     NA |      8 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/clear_req                                          |       0.08 |       50.40 |   21.6 |      5 |            5 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_done<1>                                                                |       0.08 |       18.95 |     NA |     27 |           22 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/u_rddata_sync_c0/RdAdrsCntr<1>                              |       0.08 |       41.31 |     NA |     36 |           19 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idlers_below<0>                                    |       0.08 |      126.26 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rst_rsync<0>                                                  |       0.08 |       16.67 |   50.0 |     16 |           12 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/order_cnt<0>                                                                       |       0.08 |      166.54 |     NA |      8 |            4 | Async                                           | NA                |
| u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r<2>                                             |       0.08 |       29.21 |     NA |     34 |           18 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rdlvl_resume                                                   |       0.08 |       25.56 |     NA |      9 |            9 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt<1>                                                         |       0.07 |       17.71 |     NA |     34 |           34 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/accept_req                                                                         |       0.07 |       12.95 |     NA |     33 |           33 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq1_0                                                                    |       0.07 |       32.69 |     NA |      8 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<2>                                                                |       0.07 |       22.89 |     NA |     36 |           18 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl                                         |       0.07 |       14.34 |   82.7 |     25 |           20 | clk                                             | FF_INIT, REG_INIT |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl                                         |       0.07 |       14.55 |   80.7 |     26 |           21 | clk                                             | FF_INIT, REG_INIT |
| u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>                                                                |       0.07 |       22.82 |     NA |     36 |           18 | clk                                             | NA                |
| u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r<3>                                             |       0.07 |       28.27 |     NA |     34 |           18 | clk                                             | NA                |
| u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_inv                                                                                |       0.07 |       18.35 |     NA |     27 |           27 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_done_r                                                           |       0.07 |       21.98 |     NA |     17 |           17 | clk                                             | NA                |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/cmd_valid_r1                                                                |       0.07 |       16.67 |     NA |     36 |           35 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/clear_req                                          |       0.07 |       26.70 |   25.5 |     14 |           12 | Async                                           | NA                |
| u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r<4>                                             |       0.07 |       24.83 |     NA |     34 |           18 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/Madd_idlers_below_Madd_lut<0>                      |       0.07 |      123.91 |     NA |      3 |            3 | Async                                           | NA                |
| sys_rst_IBUF                                                                                                                |       0.07 |       33.33 |     NA |      2 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>                                                                |       0.07 |       22.82 |     NA |     36 |           18 | clk                                             | NA                |
| u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r<1>                                             |       0.06 |       20.40 |     NA |     34 |           18 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/burst_addr_r                                                                  |       0.06 |       55.61 |     NA |      8 |            7 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/phy_wrdata_en                                                                 |       0.06 |       48.81 |     NA |      6 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/last_master_ns<2>                                |       0.06 |       64.68 |     NA |      4 |            3 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/Msub_rb_hit_busy_cnt[1]_GND_31_o_sub_17_OUT_lut<0> |       0.06 |      109.84 |     NA |      2 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<1>                                                                |       0.06 |       21.70 |     NA |     36 |           18 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/new_burst_r                                                                   |       0.06 |      100.76 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/dfi_odt_nom0_ns                                                                               |       0.06 |       29.37 |     NA |     13 |           11 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_ns<1>                                                                         |       0.06 |       16.23 |   83.1 |     37 |           13 | clk                                             | FF_INIT, REG_INIT |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/clear_req                                          |       0.06 |       39.86 |   16.4 |      5 |            4 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_ns<3>                                                                         |       0.06 |       14.04 |   84.5 |     37 |           13 | clk                                             | FF_INIT, REG_INIT |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/ras_timer_zero_r                                   |       0.06 |       41.61 |     NA |      7 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/en_clk_cpt_odd_r_0                                            |       0.06 |       26.39 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/GND_86_o_tby4_r[5]_LessThan_345_o                                            |       0.06 |       19.35 |     NA |     24 |           24 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.tail_ns<0>                                                                |       0.06 |       50.25 |     NA |     10 |            6 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_wr_r_lcl                                     |       0.06 |       28.61 |     NA |     10 |           10 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_wr_r_lcl                                     |       0.06 |       28.25 |     NA |      9 |            9 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/insert_maint_r_lcl                                                    |       0.06 |       21.89 |     NA |     13 |           12 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rb_hit_busy_cnt<0>                                                                 |       0.06 |       50.47 |     NA |      5 |            5 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/act_wait_r_lcl                                     |       0.05 |       19.62 |     NA |     13 |           12 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/found_first_edge_r                                                           |       0.05 |       17.25 |     NA |     14 |           13 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/act_wait_r_lcl                                     |       0.05 |       19.50 |     NA |     14 |           13 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/act_wait_r_lcl                                     |       0.05 |       19.89 |     NA |     14 |           13 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maint_zq_r_lcl                                                        |       0.05 |       18.86 |     NA |     16 |           12 | clk                                             | NA                |
| u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r                                                    |       0.05 |       23.57 |     NA |     49 |            7 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d2_0                                                                     |       0.05 |       32.89 |     NA |      3 |            3 | clk                                             | NA                |
| u_infrastructure/u_mmcm_adv_ML_NEW_OUT_0                                                                                    |       0.05 |       33.33 |   50.0 |      4 |            3 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/act_wait_r_lcl                                     |       0.05 |       19.36 |     NA |     14 |           12 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[1]_wrdata_en_r2_Mux_7_o                                         |       0.05 |       40.58 |     NA |      2 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/periodic_rd_ack_r_lcl                                                 |       0.05 |        8.09 |     NA |     38 |           32 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d1_0                                                                     |       0.05 |       32.69 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<0>                                                                |       0.05 |       16.79 |     NA |     36 |           18 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/io_config<1>                                                                                  |       0.05 |       27.04 |     NA |      7 |            7 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[1]_wrdata_en_r3_Mux_6_o                                         |       0.05 |       35.09 |     NA |      2 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_cnt<1>                                                                        |       0.05 |       36.47 |     NA |      8 |            8 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/maint_wip_r_lcl                                                       |       0.05 |       16.60 |     NA |     14 |           13 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd14                                                        |       0.04 |       23.04 |     NA |      7 |            7 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_done<0>                                                                |       0.04 |       13.07 |     NA |     23 |           20 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/en_clk_cpt_even_r_0                                           |       0.04 |       28.17 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0<0>                                           |       0.04 |        4.13 |     NA |     76 |           76 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_ns<2>                                                                         |       0.04 |       11.27 |   88.3 |     37 |           13 | clk                                             | FF_INIT, REG_INIT |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d3_0                                                                     |       0.04 |       31.88 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd6                                                         |       0.04 |       40.39 |     NA |      8 |            6 | clk                                             | NA                |
| u_memc_ui_top/row<8>                                                                                                        |       0.04 |       16.67 |     NA |      8 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/offset_r<0>                                                                         |       0.04 |       16.79 |     NA |     14 |           13 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux_cal1_state_r[4]_cnt_idel_inc_cpt_r[4]_wide_mux_365_OUT_rs_A<3>          |       0.04 |       36.27 |     NA |      5 |            5 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw_r                                          |       0.04 |       24.35 |     NA |      8 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/ras_timer_zero_r                                   |       0.04 |       41.64 |     NA |      7 |            6 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_wr_r_lcl                                     |       0.04 |       30.07 |     NA |      9 |            9 | clk                                             | NA                |
| m_traffic_gen/mcb_control/current_state_FSM_FFd2                                                                            |       0.04 |       20.32 |     NA |     12 |           11 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_wr_r_lcl                                     |       0.04 |       24.49 |     NA |      8 |            8 | clk                                             | NA                |
| u_memc_ui_top/row<6>                                                                                                        |       0.04 |       16.67 |     NA |      8 |            8 | clk                                             | NA                |
| m_traffic_gen/u_c_gen/pipe_data_in_41                                                                                       |       0.04 |       25.08 |     NA |      9 |            7 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.tail_ns<1>                                                                |       0.04 |       54.49 |     NA |     10 |            7 | Async                                           | NA                |
| u_memc_ui_top/row<2>                                                                                                        |       0.04 |       16.67 |     NA |      8 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd15                                                        |       0.04 |       33.65 |     NA |      5 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.tail_ns<3>                                                                |       0.04 |       66.87 |     NA |     10 |            6 | Async                                           | NA                |
| u_memc_ui_top/row<0>                                                                                                        |       0.04 |       16.67 |     NA |      8 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/periodic_rd_r_lcl                                                     |       0.04 |       13.81 |     NA |     18 |           12 | clk                                             | NA                |
| u_memc_ui_top/row<4>                                                                                                        |       0.04 |       16.67 |     NA |      8 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/Msub_rb_hit_busy_cnt[1]_GND_34_o_sub_18_OUT_lut<0> |       0.04 |       58.76 |     NA |      2 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/Msub_rb_hit_busy_cnt[1]_GND_28_o_sub_17_OUT_lut<0> |       0.04 |      173.66 |     NA |      2 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d4_0                                                                     |       0.04 |       33.96 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/cmd<0>                                                                                                        |       0.04 |       33.52 |     NA |     13 |            9 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wrdata_en_r3                                                                 |       0.04 |       28.17 |     NA |      6 |            6 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_dllk_zqinit_r<0>                                                          |       0.04 |      128.80 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_state_r_FSM_FFd3                                                        |       0.04 |       20.45 |     NA |     21 |           15 | clk                                             | NA                |
| N68                                                                                                                         |       0.04 |      500.00 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_odt0                                                                |       0.04 |       31.55 |     NA |      1 |            4 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r<2>                                          |       0.04 |        5.83 |     NA |     38 |           33 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r<1>                                  |       0.04 |       48.21 |     NA |      7 |            5 | clk                                             | NA                |
| m_traffic_gen/mcb_control/cmd_fifo_rdy                                                                                      |       0.04 |       25.00 |     NA |     10 |           10 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/_n0758_inv                                                                    |       0.04 |       47.87 |   61.5 |      2 |            1 | clk                                             | FF_INIT, REG_INIT |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/N3                                                                           |       0.04 |       45.99 |     NA |      6 |            5 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/order_cnt<1>                                                                       |       0.04 |       37.57 |     NA |      4 |            4 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r<0>                                  |       0.04 |       65.27 |     NA |      8 |            6 | clk                                             | NA                |
| m_traffic_gen/mcb_control/wr_in_progress                                                                                    |       0.04 |       22.18 |     NA |      7 |            7 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_zero_r                                   |       0.04 |       33.87 |     NA |      7 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd13                                                        |       0.04 |       26.42 |     NA |      8 |            7 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/found_second_edge_r                                                          |       0.04 |       18.60 |     NA |     15 |           14 | clk                                             | NA                |
| u_memc_ui_top/row<9>                                                                                                        |       0.04 |       16.67 |     NA |      8 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r<2>                                  |       0.04 |       52.07 |     NA |      6 |            5 | clk                                             | NA                |
| u_memc_ui_top/row<1>                                                                                                        |       0.04 |       16.67 |     NA |      8 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_r<1>                                     |       0.04 |       22.58 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/was_wr                                                                |       0.04 |       28.66 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/rfc_zq_timer.rfc_zq_timer_r<2>                                        |       0.04 |       44.63 |     NA |      6 |            6 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/phy_address0<2>                                                               |       0.03 |       49.78 |     NA |      2 |            1 | clk                                             | NA                |
| u_memc_ui_top/row<7>                                                                                                        |       0.03 |       16.67 |     NA |      8 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r<1>                                          |       0.03 |        5.71 |     NA |     38 |           34 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/inhbt_rd_config                                                                               |       0.03 |       34.07 |     NA |      8 |            8 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wrdata_en_r2                                                                 |       0.03 |       28.17 |     NA |      6 |            6 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/ras_timer_zero_r                                   |       0.03 |       31.25 |     NA |      7 |            5 | clk                                             | NA                |
| u_memc_ui_top/row<13>                                                                                                       |       0.03 |       16.67 |     NA |      8 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd7                                                         |       0.03 |       34.48 |     NA |      8 |            6 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_we_n0                                                               |       0.03 |       37.65 |     NA |      1 |            2 | Async                                           | NA                |
| m_traffic_gen/mcb_control/cmd_en_r1                                                                                         |       0.03 |       21.99 |     NA |      4 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_cs_n0                                                               |       0.03 |       41.66 |     NA |      1 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/pre_wait_r                                         |       0.03 |       26.79 |     NA |      7 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_ui_top/ui_cmd0/app_cmd_r2<0>                                                                                |       0.03 |       27.58 |     NA |     10 |            7 | clk                                             | NA                |
| init_mem0/current_state_FSM_FFd2                                                                                            |       0.03 |       17.22 |     NA |     25 |           23 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_0                                                   |       0.03 |       20.91 |     NA |     12 |           11 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_addr0<2>                                                            |       0.03 |       28.23 |     NA |      1 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/col_wait_r                                         |       0.03 |       21.22 |     NA |      7 |            7 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/insert_maint_r1_lcl                                          |       0.03 |       21.89 |     NA |      8 |            6 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r<3>                                          |       0.03 |        4.65 |     NA |     38 |           34 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/qout<0>                                    |       0.03 |       29.20 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/row<5>                                                                                                        |       0.03 |       16.67 |     NA |      8 |            8 | clk                                             | NA                |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/_n0070_inv                                                                  |       0.03 |       15.65 |   57.3 |     39 |           12 | clk                                             | REG_INIT          |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_store_sr_r_AND_765_o                                              |       0.03 |       12.28 |    4.6 |     64 |            8 | clk                                             | FF_INIT, REG_INIT |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/wait_for_maint_r_lcl                               |       0.03 |       21.45 |     NA |      6 |            6 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pre_bm_end_r                                       |       0.03 |       20.20 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/ras_timer_ns<2>1                                   |       0.03 |       16.26 |     NA |      5 |            5 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/wait_for_maint_r_lcl                               |       0.03 |       21.83 |     NA |      5 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/_n0242_inv                                         |       0.03 |       32.16 |   33.9 |      3 |            3 | clk                                             | REG_INIT          |
| u_memc_ui_top/u_mem_intfc/mc0/dfi_wrdata_en_0                                                                               |       0.03 |       19.62 |     NA |      5 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.tail_ns<2>                                                                |       0.03 |       46.79 |     NA |     10 |            6 | Async                                           | NA                |
| u_memc_ui_top/row<11>                                                                                                       |       0.03 |       16.67 |     NA |      8 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_state_r_FSM_FFd2            |       0.03 |       26.06 |     NA |     11 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/maint_idle                                                                         |       0.03 |       16.99 |     NA |      8 |            8 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd5                                                         |       0.03 |       14.48 |     NA |      9 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_ui_top/ram_init_addr<3>                                                                                     |       0.03 |       22.26 |     NA |     12 |            9 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_detect_edge_cnt0_r_val                                                |       0.03 |       22.10 |   23.7 |     24 |            6 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/dqs_rst<0>                                                                   |       0.03 |       21.41 |     NA |      1 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wrdata_en_r1                                                                 |       0.03 |       28.17 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_r<3>                                     |       0.03 |       17.43 |     NA |      5 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r[5]_init_state_r[5]_OR_496_o                                      |       0.03 |       41.32 |   39.2 |      2 |            1 | Async                                           | NA                |
| u_memc_ui_top/row<12>                                                                                                       |       0.03 |       16.67 |     NA |      8 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/pre_wait_r                                         |       0.03 |       24.79 |     NA |      7 |            6 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/phy_cas_n1                                                                    |       0.03 |       55.93 |     NA |      2 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/refresh_request                                          |       0.03 |       33.17 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd32                                                        |       0.03 |       23.67 |   33.5 |     14 |           11 | clk                                             | REG_INIT          |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdctrl_sync/rddata_en                                                   |       0.03 |       32.89 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n2143_rs_lut<2>                                                        |       0.03 |       32.65 |     NA |      4 |            4 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/ras_timer_ns<3>1                                   |       0.03 |       23.18 |     NA |      5 |            5 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd16                                                        |       0.03 |       35.88 |     NA |      5 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r<0>                                             |       0.03 |       10.75 |     NA |     34 |           18 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/row_hit_r                                        |       0.03 |       16.14 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/ras_timer_r<3>                                     |       0.03 |       18.78 |     NA |      5 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/dfi_odt_nom1_w_0                                                                                  |       0.03 |       27.04 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/row<10>                                                                                                       |       0.03 |       16.67 |     NA |      8 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wrdata_en_r4                                                                 |       0.03 |       28.17 |     NA |      6 |            6 | clk                                             | NA                |
| u_memc_ui_top/bank<2>                                                                                                       |       0.03 |       16.67 |     NA |      8 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_ui_top/ui_wr_data0/wr_req_counter.wr_req_cnt_r<0>                                                           |       0.03 |       38.94 |     NA |      6 |            6 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/clear_req                                          |       0.03 |       23.62 |   21.3 |      5 |            4 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/prech_done                                                                    |       0.03 |       19.09 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_ba0<0>                                                              |       0.03 |       21.41 |     NA |      1 |            2 | Async                                           | NA                |
| init_mem0/current_state_FSM_FFd1                                                                                            |       0.03 |       12.91 |     NA |     26 |           23 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wl_edge_detect_valid_r                                         |       0.03 |       26.26 |     NA |     10 |            9 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/_n0227_inv                                         |       0.03 |       25.56 |   44.8 |      3 |            2 | clk                                             | REG_INIT          |
| u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wl_state_r_FSM_FFd3                                            |       0.03 |       15.56 |     NA |     20 |           15 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/ras_timer_ns<0>1                                   |       0.03 |       28.00 |     NA |      5 |            5 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd4                                                         |       0.03 |       18.40 |     NA |      8 |            7 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_cas_n0                                                              |       0.03 |       33.13 |     NA |      1 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/dbg_phy_pd<5>                                                                                     |       0.03 |       22.58 |   21.4 |     32 |            8 | clk                                             | REG_INIT          |
| m_traffic_gen/mcb_control/N20                                                                                               |       0.03 |       42.54 |     NA |      2 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_ui_top/ram_init_addr<2>                                                                                     |       0.03 |       23.08 |     NA |     12 |            9 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl                                         |       0.03 |        7.14 |   94.3 |     22 |           18 | clk                                             | FF_INIT, REG_INIT |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/ras_timer_ns<3>1                                   |       0.03 |       20.09 |     NA |      5 |            5 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/pd_PSINCDEC                                                   |       0.03 |       18.75 |     NA |      1 |            1 | clk                                             | NA                |
| m_traffic_gen/mcb_control/cmd_rdy_o                                                                                         |       0.03 |       19.79 |     NA |      4 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/found_stable_eye_r                                                           |       0.03 |       23.44 |     NA |      5 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/dqs_rst<1>                                                                   |       0.03 |       22.13 |     NA |      1 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_shift_r<0>                                                               |       0.03 |      133.33 |     NA |      5 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_state_r_FSM_FFd2                                                        |       0.03 |       10.27 |     NA |     25 |           18 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.faw_cnt_r<1>                               |       0.03 |       48.08 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_r<0>                                                            |       0.03 |       45.62 |     NA |      5 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/bm_end_r1                                          |       0.03 |       24.60 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n2143_A41                                                              |       0.03 |       52.73 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/phy_bank0<0>                                                                  |       0.03 |       31.47 |     NA |      2 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdctrl_sync/dfi_rddata_valid_phy                                        |       0.03 |       27.98 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux_cal1_state_r[4]_cnt_idel_inc_cpt_r[4]_wide_mux_365_OUT_rs_lut<0>        |       0.03 |       26.18 |     NA |      4 |            4 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rdlvl_start<0>                                                                |       0.03 |       15.62 |     NA |      5 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux_cal1_state_r[4]_cnt_idel_inc_cpt_r[4]_wide_mux_365_OUT_rs_A<1>          |       0.03 |       28.23 |     NA |      5 |            5 | Async                                           | NA                |
| u_memc_ui_top/row<3>                                                                                                        |       0.03 |       16.67 |     NA |      8 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_ui_top/ram_init_addr<1>                                                                                     |       0.03 |       18.57 |     NA |     13 |           10 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/dfi_cs_n0_0                                                                                   |       0.03 |       30.37 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/u_rd_bitslip/qout<1>                                    |       0.03 |       29.20 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/enable_wrlvl_cnt<2>                                                           |       0.03 |       42.81 |     NA |      6 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_ns<0>1                                   |       0.03 |       26.06 |     NA |      5 |            5 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/pre_wait_r                                         |       0.02 |       23.58 |     NA |      6 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/ocbextend_cpt                                                 |       0.02 |       33.33 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wrdata_en_r5                                                                 |       0.02 |       28.17 |     NA |      5 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/dm_ce_0_0                                                                    |       0.02 |       34.95 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.tail_r<0>                                                                 |       0.02 |       39.04 |     NA |      5 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_ui_top/ui_wr_data0/rd_data_upd_indx_r                                                                       |       0.02 |       12.27 |     NA |     15 |           15 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/col_wait_r                                         |       0.02 |       22.07 |     NA |      7 |            6 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_rd_bitslip/qout<2>                                    |       0.02 |       29.20 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/io_config_valid_r_lcl                                        |       0.02 |       27.33 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/wait_for_maint_r_lcl                               |       0.02 |       21.54 |     NA |      6 |            6 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/granted_row_r                                                |       0.02 |       15.87 |     NA |      9 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_ns<0>                                                                         |       0.02 |        7.15 |   94.3 |     37 |           14 | clk                                             | FF_INIT, REG_INIT |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/row_hit_r                                        |       0.02 |       16.45 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/last_tap_jitter_r                                                            |       0.02 |       13.20 |     NA |      8 |            7 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/N24                                                |       0.02 |       20.12 |     NA |      3 |            3 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wl_state_r_FSM_FFd2                                            |       0.02 |       14.04 |     NA |     22 |           18 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wrdata_en_r6                                                                 |       0.02 |       28.17 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_req_r_0                                                             |       0.02 |       23.80 |   20.6 |      2 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/ras_timer_r<1>                                     |       0.02 |       23.35 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_ns<3>1                                   |       0.02 |       20.82 |     NA |      5 |            5 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_addr0<1>                                                            |       0.02 |       21.42 |     NA |      1 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_ns<1>1                                   |       0.02 |       22.58 |     NA |      5 |            5 | Async                                           | NA                |
| u_memc_ui_top/u_ui_top/ui_wr_data0/wr_req_counter.wr_req_cnt_r<1>                                                           |       0.02 |       32.75 |     NA |      5 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/_n0304_inv                     |       0.02 |       21.75 |   17.2 |      5 |            3 | clk                                             | REG_INIT          |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/qout<1>                                    |       0.02 |       29.20 |     NA |      2 |            1 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/ras_timer_ns<2>1                                   |       0.02 |       19.96 |     NA |      5 |            5 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/io_config_valid_r_inv                              |       0.02 |       12.48 |   71.8 |      5 |            5 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/second_edge_dq_taps_r<3>                                                     |       0.02 |       17.21 |     NA |      7 |            7 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/last_master_ns<3>                                   |       0.02 |       24.66 |     NA |      4 |            3 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wrlvl_rank_done_r                                              |       0.02 |       19.07 |     NA |      3 |            3 | clk                                             | NA                |
| m_traffic_gen/mcb_control/current_state_FSM_FFd1                                                                            |       0.02 |       20.77 |     NA |     10 |            9 | clk                                             | NA                |
| u_memc_ui_top/bank<0>                                                                                                       |       0.02 |       16.67 |     NA |      8 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/Mmux_q_entry_r[1]_idle_cnt[1]_mux_11_OUT2          |       0.02 |       43.70 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/ras_timer_r<2>                                     |       0.02 |       17.49 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wl_state_r_FSM_FFd4                                            |       0.02 |       16.11 |     NA |     17 |           13 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/phy_odt0_0                                                                    |       0.02 |       26.39 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/col_wait_r                                         |       0.02 |       21.02 |     NA |      7 |            7 | clk                                             | NA                |
| u_memc_ui_top/bank<1>                                                                                                       |       0.02 |       16.67 |     NA |      8 |            6 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/periodic_rd_insert                                                                 |       0.02 |       13.60 |     NA |      6 |            6 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/wait_for_maint_r_lcl                               |       0.02 |       21.55 |     NA |      5 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/last_master_ns<0>                                   |       0.02 |       25.04 |     NA |      4 |            3 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/last_master_ns<1>                                   |       0.02 |       29.25 |     NA |      4 |            3 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/wr_data_addr<3>                                                                               |       0.02 |       22.82 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/ras_timer_r<0>                                     |       0.02 |       16.85 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/bm_end_r1                                          |       0.02 |       19.95 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.faw_cnt_r<0>                               |       0.02 |       53.79 |     NA |      4 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_state_r_FSM_FFd1            |       0.02 |       26.93 |     NA |      4 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rdlvl_start<1>                                                                |       0.02 |       15.39 |     NA |      4 |            4 | clk                                             | NA                |
| init_mem0/mcb_init_done_reg                                                                                                 |       0.02 |       13.36 |     NA |     22 |           21 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/qout<2>                                    |       0.02 |       29.20 |     NA |      2 |            1 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd31                                                        |       0.02 |       19.34 |     NA |      7 |            7 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_r                                                              |       0.02 |       19.49 |     NA |      5 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/ras_timer_r<1>                                     |       0.02 |       20.64 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/enable_wrlvl_cnt<4>                                                           |       0.02 |       31.83 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/dfi_cas_n0                                                                                    |       0.02 |       26.53 |     NA |      1 |            1 | clk                                             | NA                |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/N16                                                                         |       0.02 |       19.66 |     NA |      7 |            7 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_wait_in_progress                                          |       0.02 |       35.60 |     NA |      2 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/wr_data_rise0_r2                                        |       0.02 |       20.47 |     NA |      5 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_valid_r                                                               |       0.02 |       29.95 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/reset_state_r_FSM_FFd1                                        |       0.02 |       16.67 |     NA |     14 |            9 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/rb_hit_busies_r_lcl_5                              |       0.02 |       12.25 |     NA |      8 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/io_config_strobe_r                                           |       0.02 |        7.80 |     NA |     20 |           19 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/bm_end_r1                                          |       0.02 |       21.12 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/u_rd_bitslip/qout<1>                                    |       0.02 |       29.20 |     NA |      2 |            1 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/qout<3>                                    |       0.02 |       29.20 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/last_master_ns<0>                                |       0.02 |       27.51 |     NA |      4 |            3 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/rts_col                                            |       0.02 |       19.76 |     NA |      3 |            3 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/N24                                                |       0.02 |       21.29 |     NA |      3 |            3 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_addr0<12>                                                           |       0.02 |       27.34 |     NA |      1 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_req_r                                                               |       0.02 |       23.80 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/u_rd_bitslip/qout<2>                                    |       0.02 |       29.20 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_r<1>                                                            |       0.02 |       43.36 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/bm_end_r1                                          |       0.02 |       23.63 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_we_n1                                                               |       0.02 |       19.93 |     NA |      1 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/u_rd_bitslip/qout<1>                                    |       0.02 |       29.20 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/u_rd_bitslip/qout<3>                                    |       0.02 |       29.20 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/u_rd_bitslip/qout<1>                                    |       0.02 |       29.20 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_entry_r<0>                                       |       0.02 |       17.04 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/u_rd_bitslip/qout<0>                                    |       0.02 |       29.20 |     NA |      2 |            1 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_rd_bitslip/qout<1>                                    |       0.02 |       29.20 |     NA |      2 |            1 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_incdec_maintain             |       0.02 |       18.75 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/ld_dqs_dly_val_r               |       0.02 |       18.81 |     NA |      6 |            6 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_cs_n1                                                               |       0.02 |       22.07 |     NA |      1 |            2 | Async                                           | NA                |
| u_memc_ui_top/col<0>                                                                                                        |       0.02 |       16.67 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_ui_top/ui_rd_data0/rd_buf_indx_r<5>                                                                         |       0.02 |       18.15 |     NA |      6 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_init_data_r<0>                                                            |       0.02 |       15.87 |     NA |      6 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/reset_state_r_FSM_FFd2                                        |       0.02 |       20.96 |     NA |     13 |            8 | clk                                             | NA                |
| u_memc_ui_top/col<9>                                                                                                        |       0.02 |       16.67 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maint_req_r_lcl                                                       |       0.02 |        5.51 |     NA |     18 |           17 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rd_data_edge_detect_r_0                                        |       0.02 |       18.37 |     NA |      6 |            6 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_state_r_N5                                                              |       0.02 |       18.21 |     NA |      3 |            3 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/dfi_we_n0                                                                                     |       0.02 |       24.14 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n2389_rs_lut<2>                                                        |       0.02 |       22.75 |     NA |      3 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r<4>                                  |       0.02 |       26.32 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/rfc_zq_timer.rfc_zq_timer_r<4>                                        |       0.02 |       36.13 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/head_r_lcl                                         |       0.02 |        8.26 |     NA |      8 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/ras_timer_r<2>                                     |       0.02 |       18.73 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/col<8>                                                                                                        |       0.02 |       16.67 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/wr_data_addr<1>                                                                               |       0.02 |       22.89 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/dfi_rddata_en_0                                                                               |       0.02 |       22.09 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/ras_timer_r<1>                                     |       0.02 |       22.46 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/ras_timer_r<3>                                     |       0.02 |       18.05 |     NA |      5 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/wr_data_addr<2>                                                                               |       0.02 |       22.82 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0<1>                                           |       0.02 |        2.50 |     NA |     40 |           40 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<3>                                                        |       0.02 |        8.30 |     NA |     49 |            9 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd25                                                        |       0.02 |       12.55 |     NA |      6 |            6 | clk                                             | NA                |
| m_traffic_gen/mcb_control/xfer_cmd                                                                                          |       0.02 |       13.21 |   14.6 |     29 |            7 | clk                                             | FF_INIT, REG_INIT |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/wr_data_rise0_r2                                        |       0.02 |       19.41 |     NA |      5 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/N31                                                                           |       0.02 |       29.53 |     NA |      3 |            3 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/ras_timer_ns<1>1                                   |       0.02 |       24.44 |     NA |      5 |            5 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rts_col                                            |       0.02 |       22.68 |     NA |      4 |            4 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/u_rd_bitslip/qout<0>                                    |       0.02 |       29.20 |     NA |      2 |            1 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/head_r_lcl                                         |       0.02 |       11.06 |     NA |      8 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/u_rd_bitslip/qout<3>                                    |       0.02 |       29.20 |     NA |      2 |            1 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/u_rd_bitslip/qout<0>                                    |       0.02 |       29.20 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/idel_tap_limit_dq_r                                                          |       0.02 |       15.54 |     NA |      6 |            6 | clk                                             | NA                |
| m_traffic_gen/u_c_gen/run_traffic_r                                                                                         |       0.02 |       12.24 |     NA |      9 |            7 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/ocb_d1                                                  |       0.02 |       21.01 |     NA |      1 |            1 | clk                                             | NA                |
| m_traffic_gen/tg_status/error_set                                                                                           |       0.02 |        9.68 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/ras_timer_ns<1>1                                   |       0.02 |       21.37 |     NA |      5 |            5 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd3                                                         |       0.02 |       17.48 |     NA |      6 |            6 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/ras_timer_r<2>                                     |       0.02 |       16.26 |     NA |      4 |            4 | clk                                             | NA                |
| m_traffic_gen/mcb_control/cmd_en_r1_glue_set                                                                                |       0.02 |       21.99 |     NA |      1 |            1 | Async                                           | NA                |
| m_traffic_gen/u_c_gen/_n0498_inv                                                                                            |       0.02 |       21.93 |   17.5 |     29 |            4 | clk                                             | FF_INIT, REG_INIT |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/pd_cal_start                                                                  |       0.02 |       20.98 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/col<6>                                                                                                        |       0.02 |       16.67 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/head_r_lcl                                         |       0.02 |        9.96 |     NA |      7 |            7 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].u_iob_dq/u_rd_bitslip/qout<0>                                    |       0.02 |       29.20 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<4>                                                        |       0.02 |        8.30 |     NA |     48 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_wait_in_progress                                          |       0.02 |       31.40 |     NA |      2 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/last_master_ns<1>                                |       0.02 |       27.51 |     NA |      4 |            3 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_rd_bitslip/qout<0>                                    |       0.02 |       29.20 |     NA |      2 |            1 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r1                                                                                    |       0.02 |       27.14 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/ocb_d2                                                  |       0.02 |       20.65 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_r<0>                                     |       0.02 |       26.06 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].u_iob_dq/u_rd_bitslip/qout<1>                                    |       0.02 |       29.20 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/u_rd_bitslip/qout<2>                                    |       0.02 |       29.20 |     NA |      2 |            1 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.tail_ns<4>                                                                |       0.02 |       31.17 |     NA |     10 |            6 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd12                                                        |       0.02 |       20.54 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/qout<3>                                    |       0.02 |       29.20 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.pointer_wr_data<2>                                                           |       0.02 |       23.86 |     NA |      2 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/u_rd_bitslip/qout<2>                                    |       0.02 |       29.20 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/accept_this_bm                                     |       0.02 |        6.11 |     NA |     14 |           14 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n2581_inv                                                                   |       0.02 |       24.65 |   43.6 |      5 |            2 | clk                                             | FF_INIT, REG_INIT |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/reset_state_r_FSM_FFd3                                        |       0.02 |       26.09 |     NA |     15 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/row_hit_r                                        |       0.02 |       16.22 |     NA |      2 |            2 | clk                                             | NA                |
| N98                                                                                                                         |       0.02 |       22.43 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/pass_open_bank_ns_lcl_norst                        |       0.02 |       16.81 |     NA |      4 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/ras_timer_ns<1>1                                   |       0.02 |       22.47 |     NA |      5 |            5 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/col_wait_r                                         |       0.02 |       21.38 |     NA |      7 |            6 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd19                                                        |       0.02 |       28.37 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/ocb_d3                                                  |       0.02 |       20.83 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/enable_wrlvl_cnt<1>                                                           |       0.02 |       38.72 |     NA |      7 |            6 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_init_data_r<1>                                                            |       0.02 |       13.87 |     NA |      7 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/dfi_init_complete_inv                                                 |       0.02 |       13.36 |   18.6 |      8 |            4 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/rev_direction                  |       0.02 |       18.73 |     NA |      6 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_dllk_zqinit_r<1>                                                          |       0.02 |       64.40 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_active_posedge_r                                                          |       0.02 |       22.48 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd24-In                                                     |       0.02 |       31.61 |     NA |      1 |            1 | Async                                           | NA                |
| m_traffic_gen/mcb_control/push_cmd                                                                                          |       0.02 |       12.50 |   14.4 |     26 |            4 | clk                                             | FF_INIT, REG_INIT |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/demanded_prior_r                                   |       0.02 |       20.20 |     NA |      5 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/granted_col_r                                                |       0.02 |        3.14 |     NA |     29 |           28 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_pwron_cke_done_r                                                          |       0.02 |       16.67 |     NA |      5 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_state_r_FSM_FFd1                                                        |       0.02 |        8.33 |     NA |     21 |           15 | clk                                             | NA                |
| u_memc_ui_top/u_ui_top/ui_rd_data0/rd_buf_indx_r<4>                                                                         |       0.02 |       20.51 |     NA |      8 |            6 | clk                                             | NA                |
| u_memc_ui_top/rd_data_en                                                                                                    |       0.02 |       23.49 |     NA |      3 |            3 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/col_periodic_rd                                                                               |       0.02 |       18.38 |     NA |      2 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/last_master_ns<3>                                   |       0.02 |       29.09 |     NA |      4 |            4 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/wr_data_addr<0>                                                                               |       0.02 |       21.70 |     NA |      3 |            3 | clk                                             | NA                |
| m_traffic_gen/run_traffic_reg                                                                                               |       0.02 |       12.24 |     NA |      4 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].u_iob_dq/ocb_d2                                                  |       0.02 |       19.50 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r<1>                                       |       0.02 |       18.13 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/maint_controller.force_io_config_rd_r_lcl                             |       0.02 |       20.33 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/tail_r_lcl                                         |       0.02 |       26.14 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n2143_rs_lut<1>                                                        |       0.02 |       36.84 |     NA |      2 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/ras_timer_r<3>                                     |       0.02 |       17.74 |     NA |      5 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maintenance_request.upd_last_master_r                                 |       0.02 |       17.39 |     NA |      4 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/prech_done_dly_r<0>                                                           |       0.02 |       19.09 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/wr_data_rise0_r1                                        |       0.02 |       20.47 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<2>                                                        |       0.02 |        8.34 |     NA |     48 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_row_r_lcl<13>                                |       0.02 |       15.72 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_ba0<1>                                                              |       0.02 |       21.00 |     NA |      1 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/qout<0>                                    |       0.02 |       29.20 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/ras_timer_ns<3>1                                   |       0.02 |       12.10 |     NA |      5 |            5 | Async                                           | NA                |
| N372                                                                                                                        |       0.02 |       45.52 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.tail_r<2>                                                                 |       0.02 |       37.80 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/zq_cntrl.zq_request_logic.zq_request_r                                |       0.02 |       25.82 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/reset_state_r[2]_X_68_o_wide_mux_18_OUT<0>                    |       0.02 |       33.66 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/u_rd_bitslip/qout<3>                                    |       0.02 |       29.20 |     NA |      2 |            1 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| m_traffic_gen/u_c_gen/instr_vld                                                                                             |       0.02 |        9.83 |    7.3 |      8 |            4 | clk                                             | FF_INIT, REG_INIT |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r<0>                                          |       0.02 |        4.42 |     NA |     21 |           17 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/ras_timer_ns<2>1                                   |       0.02 |       17.50 |     NA |      5 |            5 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/col_data_buf_addr<3>                                                                          |       0.02 |       23.91 |     NA |      2 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/pre_wait_r                                         |       0.02 |       23.44 |     NA |      6 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r<3>                                  |       0.02 |       31.32 |     NA |      5 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/force_io_config_rd_r1_lcl                                    |       0.02 |       20.33 |     NA |      7 |            7 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/u_rd_bitslip/qout<0>                                    |       0.02 |       29.20 |     NA |      2 |            1 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd33                                                        |       0.02 |       21.59 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd1                                                         |       0.02 |       16.29 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/ras_timer_r<0>                                     |       0.02 |       15.43 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/wrlvl_rank_done_r3                                                            |       0.02 |       19.07 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].u_phy_dqs_iob/iserdes_q<2>                                      |       0.02 |       33.33 |     NA |      2 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_ras_n0                                                              |       0.02 |       20.73 |     NA |      1 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd28                                                        |       0.02 |       21.00 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/u_rd_bitslip/qout<2>                                    |       0.02 |       29.20 |     NA |      2 |            1 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n2143_A2                                                               |       0.02 |       25.23 |     NA |      5 |            4 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/pre_bm_end_r                                       |       0.02 |       22.54 |     NA |      2 |            2 | clk                                             | NA                |
| m_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/_n0021_inv                                                            |       0.02 |       17.90 |   24.8 |     20 |            5 | clk                                             | REG_INIT          |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_start_r                                                          |       0.02 |       22.10 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<1>                                                        |       0.02 |        7.65 |     NA |     48 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rdlvl_start_dly1_r<15>                                                        |       0.02 |       26.42 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_pwron_reset_done_r                                                        |       0.02 |       16.67 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/last_master_ns<2>                                   |       0.02 |       24.66 |     NA |      4 |            3 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd20                                                        |       0.02 |       17.41 |     NA |      7 |            7 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd34                                                        |       0.02 |       11.00 |   12.5 |      8 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wl_state_r_FSM_FFd1                                            |       0.02 |       17.70 |     NA |     10 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/N4                                                            |       0.02 |        4.17 |     NA |     29 |           29 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/prech_req_posedge_r                                                           |       0.02 |        9.29 |     NA |      7 |            6 | clk                                             | NA                |
| u_memc_ui_top/col<4>                                                                                                        |       0.02 |       16.67 |     NA |      4 |            4 | clk                                             | NA                |
| N28                                                                                                                         |       0.02 |       40.35 |     NA |      1 |            1 | Async                                           | NA                |
| N102                                                                                                                        |       0.02 |       20.20 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.pointer_wr_data<3>                                                           |       0.02 |       32.01 |     NA |      2 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_addr1<2>                                                            |       0.02 |       15.02 |     NA |      1 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_r<3>                                                            |       0.02 |       27.50 |     NA |      3 |            3 | clk                                             | NA                |
| N446                                                                                                                        |       0.02 |       71.71 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdctrl_sync/dfi_rddata_valid                                            |       0.02 |       27.06 |     NA |      6 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/rfc_zq_timer.rfc_zq_timer_r<5>                                        |       0.02 |       32.94 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/dbl_last_master_ns<1>                  |       0.02 |       30.33 |     NA |      2 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd19-In2                                                    |       0.02 |       26.26 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdctrl_sync/rddata_en_srl_out                                           |       0.02 |       27.98 |     NA |      2 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_request<1>                                               |       0.01 |       20.83 |     NA |      4 |            4 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/last_master_ns<0>                                   |       0.01 |       29.05 |     NA |      4 |            3 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyce_cpt_mux_0                                                           |       0.01 |       18.95 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/ras_timer_ns<0>1                                   |       0.01 |       15.34 |     NA |      5 |            5 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_ns<2>1                                   |       0.01 |       19.59 |     NA |      5 |            5 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/second_edge_dq_taps_r<1>                                                     |       0.01 |       17.22 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/N9                                                 |       0.01 |       21.94 |     NA |      3 |            3 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rdlvl_wr_rd_inv                                                               |       0.01 |       25.08 |   17.3 |      2 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/rcd_timer_r<0>                                     |       0.01 |       15.27 |     NA |      5 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/head_r_lcl                                         |       0.01 |       16.35 |     NA |      3 |            3 | clk                                             | NA                |
| m_traffic_gen/RD_PATH.read_data_path/read_postedfifo/_n0097_inv                                                             |       0.01 |       21.98 |   61.5 |      2 |            1 | clk                                             | REG_INIT          |
| N118                                                                                                                        |       0.01 |       21.12 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/rd_wr_r_lcl_1                                    |       0.01 |       32.80 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/Mmux_io_config_ns4                                            |       0.01 |       67.73 |     NA |      3 |            3 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_r<2>                                     |       0.01 |       15.16 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/dfi_init_complete_zq_cntrl.zq_tick_OR_48_o                            |       0.01 |       13.36 |   18.6 |     20 |            5 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/mem_init_done_r                                                               |       0.01 |        8.55 |     NA |     12 |           10 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/rcd_active_r                                       |       0.01 |       16.07 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_request<2>                                               |       0.01 |       20.63 |     NA |      4 |            4 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/N8                                                 |       0.01 |       17.40 |     NA |      3 |            3 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/demand_priority_r                                  |       0.01 |       10.87 |     NA |      6 |            6 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/row_hit_r                                        |       0.01 |       16.81 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_rd_bitslip/qout<3>                                    |       0.01 |       29.20 |     NA |      2 |            1 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/col_wait_r_inv                                     |       0.01 |       21.38 |   29.8 |      3 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/rfc_zq_timer.rfc_zq_timer_r<1>                                        |       0.01 |       43.23 |     NA |      7 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/rts_row1                                           |       0.01 |       23.29 |     NA |      2 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_level_dqs_stg_r<19>                                                       |       0.01 |       16.67 |     NA |      4 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r<0>                                       |       0.01 |       17.11 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_entry_r<1>                                       |       0.01 |       16.11 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/dfi_rddata_en_ns<0>                                                                           |       0.01 |       22.19 |   28.9 |      6 |            2 | clk                                             | FF_INIT, REG_INIT |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/req_bank_rdy_r                                     |       0.01 |       25.64 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/data_buf_addr<2>                                                                                              |       0.01 |       23.61 |     NA |      4 |            4 | Async                                           | NA                |
| N365                                                                                                                        |       0.01 |       30.11 |     NA |      3 |            3 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_r                                                                   |       0.01 |       33.80 |     NA |      3 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.faw_cnt_r<2>                               |       0.01 |       37.19 |     NA |      2 |            2 | clk                                             | NA                |
| N373                                                                                                                        |       0.01 |       84.61 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_addr0<10>                                                           |       0.01 |       12.61 |     NA |      1 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n2389_rs_lut<4>                                                        |       0.01 |       28.41 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/last_master_ns<1>                                   |       0.01 |       24.66 |     NA |      4 |            3 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/en_clk_rsync_even_r<0>                                        |       0.01 |       28.17 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/act_this_rank                                            |       0.01 |       14.51 |     NA |      5 |            4 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_valid_r1                                                          |       0.01 |       19.01 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/order_q_r<1>                                       |       0.01 |        7.22 |     NA |      9 |            8 | clk                                             | NA                |
| u_memc_ui_top/col<2>                                                                                                        |       0.01 |       16.67 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_shift_r<3>                                                               |       0.01 |       50.63 |     NA |      3 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_ba1<0>                                                              |       0.01 |       11.12 |     NA |      1 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_state_r_FSM_FFd3            |       0.01 |       13.63 |     NA |     11 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_pwron_ce_r<0>                                                             |       0.01 |       66.67 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_addr1<12>                                                           |       0.01 |       16.91 |     NA |      1 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/rts_row1                                           |       0.01 |       15.79 |     NA |      2 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/u_rd_bitslip/slip_out_r3<2>                             |       0.01 |       16.88 |     NA |      1 |            1 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/cnfg_wr_wait_r<1>                                                                   |       0.01 |       23.52 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/u_rd_bitslip/slip_out_r2<3>                             |       0.01 |       16.88 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata<14>                                              |       0.01 |        8.28 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata<15>                                              |       0.01 |        8.28 |     NA |      3 |            3 | clk                                             | NA                |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_bl_cnt_is_1                                                            |       0.01 |        3.96 |     NA |     37 |           36 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/rcd_timer_r<0>                                     |       0.01 |       15.27 |     NA |      5 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_dq_taps_inc_r                                                           |       0.01 |       18.77 |     NA |      5 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/N96                                                                          |       0.01 |        8.93 |     NA |      6 |            6 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/rd_wr_ns                                         |       0.01 |       40.23 |     NA |      2 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/enable_wrlvl_cnt<3>                                                           |       0.01 |       36.20 |     NA |      5 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/wr_data_rise0_r1                                        |       0.01 |       19.41 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_addr0<5>                                                            |       0.01 |       14.07 |     NA |      1 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_inhbt_config_r                                       |       0.01 |       18.60 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_pipe_wait_r<2>                                                           |       0.01 |       33.42 |     NA |      3 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/pre_bm_end_r                                       |       0.01 |       23.42 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/ocb_d1                                                  |       0.01 |       21.15 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/ocb_d1                                                  |       0.01 |       19.66 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/ocb_d2                                                  |       0.01 |       19.22 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_r<2>                                                            |       0.01 |       35.01 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.act_delayed                                |       0.01 |       14.50 |     NA |      4 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_cmd_ns[1]_req_cmd_ns[0]_OR_106_o             |       0.01 |       34.09 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/ocbextend_cpt_r_0                                             |       0.01 |       16.67 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd3-In                                                      |       0.01 |       17.48 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/tail_r_lcl                                         |       0.01 |       26.11 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/col<7>                                                                                                        |       0.01 |       16.67 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd24                                                        |       0.01 |       28.26 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/u_rd_bitslip/qout<3>                                    |       0.01 |       29.20 |     NA |      2 |            1 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/second_edge_dq_taps_r<2>                                                     |       0.01 |       17.22 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_entry_r<1>                                       |       0.01 |       19.29 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_reset_n                                                             |       0.01 |        8.95 |     NA |      1 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[0].u_phy_dm_iob/dm_oq                                   |       0.01 |       33.33 |     NA |      1 |            1 | clk_mem                                         | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/dq_oq                                                   |       0.01 |       33.33 |     NA |      1 |            1 | clk_mem                                         | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/dq_oq                                                   |       0.01 |       33.33 |     NA |      1 |            1 | clk_mem                                         | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/dq_oq                                                   |       0.01 |       33.33 |     NA |      1 |            1 | clk_mem                                         | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/dq_oq                                                   |       0.01 |       33.33 |     NA |      1 |            1 | clk_mem                                         | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].u_iob_dq/dq_oq                                                   |       0.01 |       33.33 |     NA |      1 |            1 | clk_mem                                         | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/dq_oq                                                   |       0.01 |       33.33 |     NA |      1 |            1 | clk_mem                                         | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/dq_oq                                                   |       0.01 |       33.33 |     NA |      1 |            1 | clk_mem                                         | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/dq_oq                                                   |       0.01 |       33.33 |     NA |      1 |            1 | clk_mem                                         | NA                |
| u_memc_ui_top/u_mem_intfc/dbg_phy_pd<6>                                                                                     |       0.01 |        9.63 |    6.4 |     35 |            9 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/ras_timer_r<0>                                     |       0.01 |       16.02 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_row_r_lcl<10>                                |       0.01 |       14.09 |     NA |      2 |            2 | clk                                             | NA                |
| N100                                                                                                                        |       0.01 |       22.70 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/N24                                                |       0.01 |       24.72 |     NA |      3 |            3 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rdlvl_start_dly0_r<15>                                                        |       0.01 |       18.40 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_row_r_lcl<3>                                 |       0.01 |       15.72 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rst_wrlvl_done_OR_414_o                                                       |       0.01 |       18.54 |   33.5 |      2 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_pwron_cke_done_r_inv                                                      |       0.01 |       16.67 |   50.0 |      9 |            3 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/ocbextend_rsync<0>                                            |       0.01 |       33.33 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/first_calib_sample             |       0.01 |       20.76 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_ui_top/ui_rd_data0/rd_buf_indx_ns<1>                                                                        |       0.01 |       43.60 |     NA |      2 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/rp_timer_r<0>                                      |       0.01 |       19.25 |     NA |      3 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_wait_in_progress                                          |       0.01 |       34.85 |     NA |      2 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/ocb_d2                                                  |       0.01 |       23.91 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata<10>                                              |       0.01 |        8.28 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/phy_address0<1>                                                               |       0.01 |       18.27 |     NA |      2 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].u_iob_dq/u_rd_bitslip/qout<3>                                    |       0.01 |       29.20 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| N116                                                                                                                        |       0.01 |       26.38 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/demand_priority<2>                                                                 |       0.01 |       10.57 |     NA |      8 |            8 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].u_iob_dq/u_rd_bitslip/qout<2>                                    |       0.01 |       29.20 |     NA |      2 |            1 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/qout<1>                                    |       0.01 |       29.20 |     NA |      2 |            1 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata<8>                                               |       0.01 |        8.28 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rdlvl_error_r                                                  |       0.01 |       15.77 |     NA |      5 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata<12>                                              |       0.01 |        8.28 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata<7>                                               |       0.01 |        8.28 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata<5>                                               |       0.01 |        8.28 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_cmd_r<0>                                     |       0.01 |       31.97 |     NA |      2 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/slip_out_r<0>                              |       0.01 |       16.88 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/demanded_prior_r                                   |       0.01 |       18.42 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_cmd_ns[1]_req_cmd_ns[0]_OR_106_o             |       0.01 |       40.24 |     NA |      1 |            1 | Async                                           | NA                |
| N377                                                                                                                        |       0.01 |       28.37 |     NA |      2 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/ras_timer_ns<0>1                                   |       0.01 |       24.84 |     NA |      5 |            5 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/pass_open_bank_r_lcl                               |       0.01 |        5.97 |     NA |      9 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/pass_open_bank_r_lcl                               |       0.01 |        8.62 |     NA |      8 |            7 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/rts_row2                                           |       0.01 |       11.63 |     NA |      2 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/data_end                                                                            |       0.01 |       18.05 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_done_state_r<2>             |       0.01 |       40.00 |     NA |      5 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/rp_timer_r<0>                                      |       0.01 |       19.40 |     NA |      3 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_r<4>                                                            |       0.01 |       19.40 |     NA |      3 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_state_r_FSM_FFd4-In1                                                    |       0.01 |       37.96 |     NA |      1 |            1 | Async                                           | NA                |
| N78                                                                                                                         |       0.01 |       36.89 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata<4>                                               |       0.01 |        8.28 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/ocb_d2                                                  |       0.01 |       23.79 |     NA |      1 |            1 | clk                                             | NA                |
| m_traffic_gen/RD_PATH.read_data_path/read_postedfifo/cmd_rdy_o                                                              |       0.01 |        5.24 |     NA |     15 |           14 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r<1>                                          |       0.01 |        1.44 |     NA |     43 |           41 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd27                                                        |       0.01 |        5.28 |     NA |     13 |           11 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_done_r                                                                  |       0.01 |       18.95 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_row_r_lcl<10>                                |       0.01 |       15.72 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd22                                                        |       0.01 |       20.13 |     NA |      5 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_bank_r_lcl<0>                                |       0.01 |       13.85 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/dbg_phy_pd<15>                                                                                    |       0.01 |       18.91 |     NA |      2 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].u_iob_dq/ocb_d4                                                  |       0.01 |       19.53 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_03                                                                |       0.01 |        8.28 |     NA |      6 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata<0>                                               |       0.01 |        8.28 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<0>                                                        |       0.01 |        4.69 |     NA |     50 |           10 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata<9>                                               |       0.01 |        8.28 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/data_buf_addr<0>                                                                                              |       0.01 |       14.60 |     NA |      4 |            4 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/rts_row1                                           |       0.01 |       23.19 |     NA |      2 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/rcd_timer_r<0>                                     |       0.01 |       15.27 |     NA |      5 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_entry_r<0>                                       |       0.01 |       13.98 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/u_rd_bitslip/slip_out_r<3>                              |       0.01 |       16.88 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux_cal1_state_r[4]_cnt_idel_inc_cpt_r[4]_wide_mux_365_OUT_rs_lut<2>        |       0.01 |       27.27 |     NA |      3 |            3 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/ocb_d1                                                  |       0.01 |       18.95 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n2389_rs_lut<3>                                                        |       0.01 |       28.77 |     NA |      2 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/N0                                                                            |       0.01 |       12.33 |     NA |      6 |            6 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_row_r_lcl<4>                                 |       0.01 |       15.72 |     NA |      3 |            3 | clk                                             | NA                |
| m_traffic_gen/u_c_gen/mode_load_d1                                                                                          |       0.01 |       16.12 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_found_edge_r                                                            |       0.01 |       19.01 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/phy_address0<12>                                                              |       0.01 |       25.08 |     NA |      2 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_ui_top/ui_wr_data0/wr_req_counter.wr_req_cnt_r<2>                                                           |       0.01 |       26.45 |     NA |      5 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata<16>                                              |       0.01 |        8.28 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/N24                                                |       0.01 |       23.94 |     NA |      3 |            3 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/wr_data_rise1_r2                                        |       0.01 |       10.00 |     NA |      5 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_05                                                                |       0.01 |        8.28 |     NA |      6 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata<1>                                               |       0.01 |        8.28 |     NA |      4 |            4 | clk                                             | NA                |
| m_traffic_gen/cmp_addr<22>                                                                                                  |       0.01 |       16.67 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata<21>                                              |       0.01 |        8.28 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/ocb_d3                                                  |       0.01 |       19.09 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_addr0<3>                                                            |       0.01 |       15.88 |     NA |      1 |            2 | Async                                           | NA                |
| N86                                                                                                                         |       0.01 |       28.27 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/rcd_timer_r<1>                                     |       0.01 |       12.90 |     NA |      4 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/ocb_d3                                                  |       0.01 |       22.54 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.pointer_wr_addr<2>                                                           |       0.01 |       17.84 |     NA |     14 |            2 | Async                                           | NA                |
| m_traffic_gen/mcb_control/N12                                                                                               |       0.01 |       12.60 |     NA |      6 |            6 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].u_iob_dq/ocb_d1                                                  |       0.01 |       19.84 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_rd_bitslip/slip_out_r2<3>                             |       0.01 |       16.88 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| N399                                                                                                                        |       0.01 |       27.66 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_row_r_lcl<3>                                 |       0.01 |       13.85 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/io_config_strobe                                                                              |       0.01 |        7.80 |     NA |      5 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/wr_data_rise1_r2                                        |       0.01 |        8.67 |     NA |      5 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf_we                                                                |       0.01 |        7.77 |     NA |     47 |            6 | Async                                           | NA                |
| N70                                                                                                                         |       0.01 |       23.65 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.occ_cnt_r<0>                                                             |       0.01 |       25.96 |     NA |      5 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_ui_top/ram_init_addr<0>                                                                                     |       0.01 |        4.61 |     NA |     14 |           12 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_r<0>_0                                                 |       0.01 |       20.80 |     NA |      2 |            2 | clk                                             | NA                |
| N220                                                                                                                        |       0.01 |       35.48 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/order_q_r<1>                                       |       0.01 |        6.41 |     NA |      9 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_row_r_lcl<0>                                 |       0.01 |       15.72 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_bank_r_lcl<2>                                |       0.01 |       13.85 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/rfc_zq_timer.rfc_zq_timer_r<3>                                        |       0.01 |       40.57 |     NA |      5 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyce_or                                                                     |       0.01 |       20.32 |     NA |      5 |            3 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/ocb_d3                                                  |       0.01 |       22.21 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/ocb_d1                                                  |       0.01 |       19.66 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/tail_r_lcl                                         |       0.01 |       24.57 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/ocb_d4                                                  |       0.01 |       21.26 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/Madd_idlers_below_Madd_cy<0>                       |       0.01 |       38.99 |     NA |      2 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_row_r_lcl<4>                                 |       0.01 |       13.85 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata<22>                                              |       0.01 |        8.28 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/ocb_d2                                                  |       0.01 |       19.39 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd10                                                        |       0.01 |       16.84 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_addr0<9>                                                            |       0.01 |       14.07 |     NA |      1 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/new_cnt_cpt_r                                                                |       0.01 |        9.26 |     NA |      4 |            4 | clk                                             | NA                |
| N364                                                                                                                        |       0.01 |       28.14 |     NA |      3 |            3 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/u_rd_bitslip/slip_out_r<1>                              |       0.01 |       16.88 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.pointer_wr_data<1>                                                           |       0.01 |       20.64 |     NA |      2 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata<24>                                              |       0.01 |        8.28 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_row_r_lcl<0>                                 |       0.01 |       14.71 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/inhbt_rd_config_r                                                                   |       0.01 |       31.86 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_addr0<13>                                                           |       0.01 |       14.07 |     NA |      1 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[1]_wrdata_en_r2_Mux_9_o                                         |       0.01 |       48.27 |     NA |      2 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/gen_rvpls.read_valid_shftr_0   |       0.01 |       27.98 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_shift_r<2>                                                               |       0.01 |       65.79 |     NA |      4 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/enable_wrlvl_cnt<0>                                                           |       0.01 |       20.10 |     NA |      8 |            6 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/periodic_rd_generation.periodic_rd_timer_r<2>            |       0.01 |       15.66 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/ocb_d2                                                  |       0.01 |       19.24 |     NA |      1 |            1 | clk                                             | NA                |
| app_rd_data_valid                                                                                                           |       0.01 |        5.17 |   13.9 |     15 |            8 | clk                                             | FF_INIT, REG_INIT |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata<13>                                              |       0.01 |        8.28 |     NA |      3 |            3 | clk                                             | NA                |
| m_traffic_gen/cmp_addr<14>                                                                                                  |       0.01 |       16.67 |     NA |      1 |            1 | clk                                             | NA                |
| m_traffic_gen/cmp_addr<26>                                                                                                  |       0.01 |       16.67 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_addr0<4>                                                            |       0.01 |       14.07 |     NA |      1 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_rd_r                                               |       0.01 |       10.52 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_bank_r_lcl<0>                                |       0.01 |       15.72 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata<3>                                               |       0.01 |        5.98 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rd_data_inv_dqs_previous_r_0                                   |       0.01 |       18.51 |     NA |      5 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_bank_r_lcl<0>                                |       0.01 |       14.71 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rp_timer_r<0>                                      |       0.01 |       17.64 |     NA |      3 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata<2>                                               |       0.01 |        8.28 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata<20>                                              |       0.01 |        8.28 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata<18>                                              |       0.01 |        8.28 |     NA |      3 |            3 | clk                                             | NA                |
| N12                                                                                                                         |       0.01 |       42.68 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata<6>                                               |       0.01 |        8.28 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata<30>                                              |       0.01 |        8.28 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/periodic_read_request.upd_last_master_r                               |       0.01 |       26.07 |     NA |      3 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/rts_col                                            |       0.01 |       18.41 |     NA |      3 |            3 | Async                                           | NA                |
| u_memc_ui_top/data_buf_addr<3>                                                                                              |       0.01 |       23.40 |     NA |      4 |            3 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/u_rd_bitslip/slip_out_r<2>                              |       0.01 |       16.88 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].u_iob_dq/u_rd_bitslip/slip_out_r<2>                              |       0.01 |       16.88 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/u_rd_bitslip/slip_out_r<2>                              |       0.01 |       16.88 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/ocb_d4                                                  |       0.01 |       19.35 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/phy_bank0_2_glue_set                                                          |       0.01 |       16.49 |     NA |      4 |            3 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].u_iob_dq/ocb_d3                                                  |       0.01 |       19.17 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/qout<2>                                    |       0.01 |       29.20 |     NA |      2 |            1 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/ocb_d3                                                  |       0.01 |       19.28 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_entry_r<0>                                       |       0.01 |       11.35 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/col_data_buf_addr<0>                                                                          |       0.01 |       22.91 |     NA |      2 |            1 | Async                                           | NA                |
| N114                                                                                                                        |       0.01 |       23.01 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/ocb_d4                                                  |       0.01 |       19.20 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_bank_r_lcl<1>                                |       0.01 |       14.71 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux_cal1_state_r[4]_cnt_idel_inc_cpt_r[4]_wide_mux_365_OUT_rs_lut<1>        |       0.01 |       44.71 |     NA |      3 |            3 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_cmd_r<0>                                                                  |       0.01 |       19.01 |     NA |      7 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/ocb_d3                                                  |       0.01 |       19.11 |     NA |      1 |            1 | clk                                             | NA                |
| N26                                                                                                                         |       0.01 |       24.07 |     NA |      1 |            1 | Async                                           | NA                |
| N358                                                                                                                        |       0.01 |       24.17 |     NA |      1 |            1 | Async                                           | NA                |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt<5>                                                           |       0.01 |       13.47 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_timer.wtr_cnt_r<2>                                   |       0.01 |       32.56 |     NA |      5 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/cnfg_rd_wait_r<1>                                                                   |       0.01 |       24.74 |     NA |      3 |            3 | clk                                             | NA                |
| m_traffic_gen/u_c_gen/mode_load_pulse                                                                                       |       0.01 |       15.15 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_bank_r_lcl<1>                                |       0.01 |       15.72 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/phy_reset_n                                                                   |       0.01 |       16.67 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_addr0<8>                                                            |       0.01 |       14.32 |     NA |      1 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/pre_bm_end_r                                       |       0.01 |       20.65 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_05                                                                |       0.01 |        8.28 |     NA |      6 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_has_rd_r                                         |       0.01 |       12.19 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_state_r[4]_cal1_state_r[4]_OR_785_o                                     |       0.01 |       14.51 |   11.1 |      3 |            3 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/order_q_r<1>                                       |       0.01 |        6.90 |     NA |      9 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_bank_r_lcl<2>                                |       0.01 |       14.71 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/demand_priority<1>                                                                 |       0.01 |        9.20 |     NA |      9 |            9 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_request<3>                                               |       0.01 |       17.72 |     NA |      4 |            4 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/ocb_d4                                                  |       0.01 |       19.28 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/cnfg_wr_wait_r<2>                                                                   |       0.01 |       23.35 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rd_this_rank_r_0                                   |       0.01 |       30.92 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/dfi_ras_n0                                                                                    |       0.01 |       12.19 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_ui_top/wr_data_buf_addr<2>                                                                                  |       0.01 |       18.04 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_row_r_lcl<9>                                 |       0.01 |       14.09 |     NA |      2 |            2 | clk                                             | NA                |
| N38                                                                                                                         |       0.01 |       24.60 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_ras_n1                                                              |       0.01 |       14.15 |     NA |      1 |            2 | Async                                           | NA                |
| u_memc_ui_top/col<3>                                                                                                        |       0.01 |       16.67 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_timer.wtr_cnt_r<1>                                   |       0.01 |       22.45 |     NA |      5 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_row_r_lcl<10>                                |       0.01 |       13.85 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/grant_r<1>                             |       0.01 |       31.00 |     NA |      2 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/wr_this_rank_r_0                                   |       0.01 |       26.60 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].u_phy_dqs_iob/u_rd_bitslip_early/qout<3>                        |       0.01 |       16.72 |     NA |      2 |            1 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| m_traffic_gen/u_c_gen/_n0394_inv                                                                                            |       0.01 |        9.83 |    7.3 |     27 |            5 | clk                                             | FF_INIT, REG_INIT |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/ocb_d1                                                  |       0.01 |       19.20 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_ns<1>                                      |       0.01 |       16.62 |     NA |      2 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/ocb_d4                                                  |       0.01 |       21.09 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata<17>                                              |       0.01 |        8.28 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/rb_hit_busies_r_lcl<2>                             |       0.01 |       11.03 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_init_af_done_r                                                            |       0.01 |       18.60 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/ocb_d1                                                  |       0.01 |       20.67 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_ui_top/ui_wr_data0/wr_req_counter.wr_req_cnt_r<3>                                                           |       0.01 |       22.29 |     NA |      4 |            4 | clk                                             | NA                |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/cmd_start                                                                   |       0.01 |       15.56 |     NA |      6 |            6 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_dlyce_cpt_r_inv                                                         |       0.01 |       11.98 |   88.3 |      2 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_3                                      |       0.01 |       15.72 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/col<5>                                                                                                        |       0.01 |       16.67 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/accept_this_bm_bm_end_lcl_OR_220_o                 |       0.01 |       19.69 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_ui_top/rd_buf_full                                                                                          |       0.01 |       23.73 |     NA |      2 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_pipe_wait_r<1>                                                           |       0.01 |       35.34 |     NA |      4 |            2 | clk                                             | NA                |
| m_traffic_gen/cmp_addr<23>                                                                                                  |       0.01 |       16.67 |     NA |      1 |            1 | clk                                             | NA                |
| N48                                                                                                                         |       0.01 |       38.63 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/order_q_r<1>                                       |       0.01 |        6.42 |     NA |      9 |            8 | clk                                             | NA                |
| N108                                                                                                                        |       0.01 |       38.43 |     NA |      1 |            1 | Async                                           | NA                |
| N88                                                                                                                         |       0.01 |       19.95 |     NA |      1 |            1 | Async                                           | NA                |
| m_traffic_gen/cmp_addr<31>                                                                                                  |       0.01 |       16.67 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n2235<4>                                                                    |       0.01 |       20.55 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_row_r_lcl<0>                                 |       0.01 |       14.09 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/ocb_d2                                                  |       0.01 |       19.42 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/last_master_ns<3>                                |       0.01 |       39.23 |     NA |      4 |            3 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r<0>                                                                |       0.01 |        8.28 |     NA |      6 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/pre_config_match_r                                 |       0.01 |       12.88 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/tail_r_lcl                                         |       0.01 |       25.09 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/ocb_d4                                                  |       0.01 |       19.30 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/Mmux_q_entry_r[1]_idle_cnt[1]_mux_11_OUT_rs_A<0>   |       0.01 |      108.13 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_addr0<11>                                                           |       0.01 |       15.28 |     NA |      1 |            2 | Async                                           | NA                |
| N132                                                                                                                        |       0.01 |       16.78 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/second_edge_dq_taps_r<0>                                                     |       0.01 |       17.21 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/wr_data_rise0_r2                                        |       0.01 |        8.05 |     NA |      5 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_addr0<7>                                                            |       0.01 |       14.83 |     NA |      1 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_cmd_ns[1]_req_cmd_ns[0]_OR_106_o             |       0.01 |       35.58 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_bank_r_lcl<2>                                |       0.01 |       15.72 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/order_q_r<0>                                       |       0.01 |        5.72 |     NA |      9 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata<31>                                              |       0.01 |        8.28 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n2143_rs_A<2>                                                          |       0.01 |       31.61 |     NA |      3 |            3 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/periodic_read_request.periodic_rd_grant_r_0                           |       0.01 |       22.48 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_dllk_zqinit_r<2>                                                          |       0.01 |       32.20 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_3                                      |       0.01 |       14.09 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata<27>                                              |       0.01 |        8.28 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/slip_out_r<3>                              |       0.01 |       16.88 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata<11>                                              |       0.01 |        8.28 |     NA |      3 |            3 | clk                                             | NA                |
| m_traffic_gen/cmp_addr<19>                                                                                                  |       0.01 |       16.67 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_row_r_lcl<0>                                 |       0.01 |       13.85 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_cas_n1                                                              |       0.01 |       11.72 |     NA |      1 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/idel_tap_limit_cpt_r                                                         |       0.01 |       10.09 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/last_master_r<0>                                    |       0.01 |       23.81 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/rts_col                                            |       0.01 |       19.35 |     NA |      3 |            3 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_02                                                                |       0.01 |        8.28 |     NA |      6 |            5 | clk                                             | NA                |
| m_traffic_gen/cmp_addr<28>                                                                                                  |       0.01 |       16.67 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].u_iob_dq/u_rd_bitslip/slip_out_r2<2>                             |       0.01 |       16.88 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| N56                                                                                                                         |       0.01 |       25.54 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r<0>                                                                |       0.01 |        8.28 |     NA |      6 |            5 | clk                                             | NA                |
| u_memc_ui_top/wr_data_mask<0>                                                                                               |       0.01 |       16.67 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[0].u_phy_dm_iob/dm_ce_inv                               |       0.01 |       34.95 |   45.6 |      4 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata<19>                                              |       0.01 |        8.28 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_row_r_lcl<1>                                 |       0.01 |       13.85 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/rb_hit_busy_r                                    |       0.01 |        3.80 |     NA |      9 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/u_rd_bitslip/slip_out_r<3>                              |       0.01 |       16.88 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/wr_data_rise0_r1                                        |       0.01 |        8.05 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_rd_bitslip/slip_out_r3<0>                             |       0.01 |       16.88 |     NA |      1 |            1 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_row_r_lcl<8>                                 |       0.01 |       14.09 |     NA |      2 |            2 | clk                                             | NA                |
| m_traffic_gen/cmp_addr<16>                                                                                                  |       0.01 |       16.67 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/order_q_r<0>                                       |       0.01 |        5.71 |     NA |      9 |            8 | clk                                             | NA                |
| N60                                                                                                                         |       0.01 |       12.93 |     NA |      3 |            3 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/rfc_zq_timer.rfc_zq_timer_r<0>                                        |       0.01 |       26.79 |     NA |      8 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/slip_out_r<0>                              |       0.01 |       16.88 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_ui_top/wr_data_buf_addr<3>                                                                                  |       0.01 |       17.60 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_has_rd_r                                         |       0.01 |       12.19 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_ui_top/ui_rd_data0/N4                                                                                       |       0.01 |       27.23 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/order_q_r<0>                                       |       0.01 |        6.35 |     NA |      9 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_05                                                                |       0.01 |        8.28 |     NA |      6 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/wr_this_rank_r_0                                   |       0.01 |       26.60 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n2143_A5                                                               |       0.01 |       20.11 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_cmd_r<1>                                                                  |       0.01 |       19.81 |     NA |      6 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/rb_hit_busy_r                                    |       0.01 |        3.44 |     NA |     10 |            9 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata<23>                                              |       0.01 |        8.28 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/_n0699                                                                        |       0.01 |       27.91 |   42.3 |      7 |            2 | Async                                           | NA                |
| m_traffic_gen/cmp_addr<20>                                                                                                  |       0.01 |       16.67 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].u_phy_dqs_iob/u_rd_bitslip_early/qout<1>                        |       0.01 |       17.32 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/address_w<12>                                                                 |       0.01 |       25.08 |     NA |      4 |            3 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r<0>                                                                |       0.01 |        8.28 |     NA |      6 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_04                                                                |       0.01 |        8.28 |     NA |      6 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/_n0152_inv                                                    |       0.01 |       16.28 |   16.1 |      4 |            2 | clk                                             | REG_INIT          |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_04                                                                |       0.01 |        8.28 |     NA |      6 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/periodic_rd_generation.periodic_rd_timer_r<0>            |       0.01 |       18.67 |     NA |      4 |            4 | clk                                             | NA                |
| m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/u_bcount_2                                                                |       0.01 |        8.37 |     NA |      6 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_row_r_lcl<9>                                 |       0.01 |       15.72 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/_n0232_inv                                         |       0.01 |       30.70 |   43.5 |      3 |            2 | clk                                             | REG_INIT          |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_addr1<1>                                                            |       0.01 |        7.86 |     NA |      1 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata<28>                                              |       0.01 |        8.28 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_row_r_lcl<1>                                 |       0.01 |       14.71 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/u_rd_bitslip/slip_out_r<0>                              |       0.01 |       16.88 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r<0>                                                         |       0.01 |       18.44 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/row_request<0>                                               |       0.01 |       18.89 |     NA |      4 |            4 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/wrlvl_odt                                                                     |       0.01 |        6.51 |     NA |      4 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/slip_out_r2<2>                             |       0.01 |       16.88 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/demand_priority_r                                  |       0.01 |       10.85 |     NA |      8 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyce_pd_cpt[0]_dlyce_rdlvl_cpt[0]_MUX_445_o                              |       0.01 |       18.95 |     NA |      1 |            1 | Async                                           | NA                |
| m_traffic_gen/cmp_addr<10>                                                                                                  |       0.01 |       16.67 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/ocb_d3                                                  |       0.01 |       19.39 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_row_r_lcl<1>                                 |       0.01 |       14.09 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_ba1<1>                                                              |       0.01 |       13.24 |     NA |      1 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/order_q_r<0>                                       |       0.01 |        6.14 |     NA |      9 |            8 | clk                                             | NA                |
| m_traffic_gen/cmp_addr<12>                                                                                                  |       0.01 |       16.67 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_ui_top/wr_accepted                                                                                          |       0.01 |        6.70 |    4.6 |      7 |            4 | clk                                             | FF_INIT, REG_INIT |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata<29>                                              |       0.01 |        8.28 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_row_r_lcl<6>                                 |       0.01 |       14.71 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/rcd_active_r                                       |       0.01 |       16.41 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/order_q_zero                                                   |       0.01 |       18.02 |     NA |      2 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/slip_out_r<2>                              |       0.01 |       16.88 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_03                                                                |       0.01 |        8.28 |     NA |      6 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n2143_rs_A<1>                                                          |       0.01 |       25.53 |     NA |      2 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_bank_r_lcl<1>                                |       0.01 |       13.85 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/N9                                                 |       0.01 |       17.26 |     NA |      3 |            3 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/u_rd_bitslip/slip_out_r2<3>                             |       0.01 |       16.88 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| N387                                                                                                                        |       0.01 |       27.88 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_dllk_zqinit_done_r                                                        |       0.01 |       10.94 |     NA |      5 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r<3>                                       |       0.01 |       19.44 |     NA |      6 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata<26>                                              |       0.01 |        8.28 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rcd_active_r                                       |       0.01 |       14.85 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_ba0<2>                                                              |       0.01 |       14.33 |     NA |      1 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_done_r                                                              |       0.01 |       12.28 |     NA |      6 |            6 | clk                                             | NA                |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt<2>                                                           |       0.01 |       14.54 |     NA |      5 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n2143_A61                                                              |       0.01 |       20.54 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_3                                      |       0.01 |       13.85 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r<0>                                                                |       0.01 |        8.28 |     NA |      6 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata<25>                                              |       0.01 |        8.28 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_07                                                                |       0.01 |        8.28 |     NA |      6 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/ocb_d4                                                  |       0.01 |       21.18 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/rtp_timer_r<0>                                     |       0.01 |       15.00 |     NA |      4 |            3 | clk                                             | NA                |
| m_traffic_gen/cmp_addr<13>                                                                                                  |       0.01 |       16.67 |     NA |      1 |            1 | clk                                             | NA                |
| m_traffic_gen/cmp_addr<18>                                                                                                  |       0.01 |       16.67 |     NA |      1 |            1 | clk                                             | NA                |
| m_traffic_gen/u_c_gen/seq_addr_gen.mode_load_pulse_r1                                                                       |       0.01 |       15.15 |     NA |      1 |            1 | clk                                             | NA                |
| m_traffic_gen/cmp_addr<30>                                                                                                  |       0.01 |       16.67 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/_n0170_inv                                                    |       0.01 |       15.55 |   19.1 |      4 |            1 | clk                                             | FF_INIT, REG_INIT |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_row_r_lcl<3>                                 |       0.01 |       14.71 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/ddr3_lm_done_r                                                                |       0.01 |       15.25 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r<0>                                                                 |       0.01 |        8.40 |     NA |     18 |            5 | clk                                             | NA                |
| m_traffic_gen/cmp_addr<6>                                                                                                   |       0.01 |       16.67 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rcd_timer_r<1>                                     |       0.01 |       12.06 |     NA |      4 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rcd_timer_r<0>                                     |       0.01 |       15.27 |     NA |      5 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.occ_cnt_r<2>                                                             |       0.01 |       20.29 |     NA |      3 |            3 | clk                                             | NA                |
| N462                                                                                                                        |       0.01 |       27.44 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/dfi_bank0<2>                                                                                  |       0.01 |       10.14 |     NA |      1 |            1 | clk                                             | NA                |
| N408                                                                                                                        |       0.01 |       29.08 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/wr_this_rank_r_0                                   |       0.01 |       33.48 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_row_r_lcl<6>                                 |       0.01 |       13.85 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_complete_r                                                               |       0.01 |       13.36 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wl_state_r[3]_wl_state_r[3]_OR_759_o                           |       0.01 |       13.33 |   12.6 |      5 |            2 | clk                                             | REG_INIT          |
| m_traffic_gen/cmp_bl<5>                                                                                                     |       0.01 |       16.67 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_cmd_r<0>                                     |       0.01 |       33.32 |     NA |      2 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_dlyce_cpt_r                                                             |       0.01 |       11.98 |   11.7 |      8 |            4 | clk                                             | FF_INIT, REG_INIT |
| u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/periodic_rd_generation.periodic_rd_request_r             |       0.01 |       25.98 |     NA |      3 |            2 | clk                                             | NA                |
| u_infrastructure/sys_rst_act_hi                                                                                             |       0.01 |       33.33 |   50.0 |     16 |            3 | Async                                           | NA                |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/N2                                                                          |       0.01 |       11.25 |     NA |      4 |            4 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/Result<2>                                                                           |       0.01 |       14.50 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/phy_ras_n1                                                                    |       0.01 |       29.53 |     NA |      2 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].u_iob_dq/u_rd_bitslip/slip_out_r<3>                              |       0.01 |       16.88 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/wr_this_rank_r_0                                   |       0.01 |       30.92 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_row_r_lcl<7>                                 |       0.01 |       15.72 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/ordered_r_lcl                                      |       0.01 |       20.35 |     NA |      3 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_row_r_lcl<3>                                 |       0.01 |       14.09 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_row_r_lcl<1>                                 |       0.01 |       15.72 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_row_r_lcl<7>                                 |       0.01 |       14.71 |     NA |      2 |            2 | clk                                             | NA                |
| N390                                                                                                                        |       0.01 |       25.13 |     NA |      1 |            1 | Async                                           | NA                |
| m_traffic_gen/cmp_addr<24>                                                                                                  |       0.01 |       16.67 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/u_rd_bitslip/slip_out_r2<2>                             |       0.01 |       16.88 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_rd_bitslip/slip_out_r2<2>                             |       0.01 |       16.88 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/u_rd_bitslip/slip_out_r2<2>                             |       0.01 |       16.88 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_dlyinc_cpt_r                                                            |       0.01 |        8.89 |     NA |      6 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rb_hit_busy_cnt[1]_GND_25_o_sub_17_OUT<1>          |       0.01 |       11.90 |     NA |      2 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/rp_timer_r<1>                                      |       0.01 |       10.57 |     NA |      3 |            2 | clk                                             | NA                |
| m_traffic_gen/cmp_bl<2>                                                                                                     |       0.01 |       16.67 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/rd_this_rank_r_0                                   |       0.01 |       26.60 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_cke0                                                                |       0.01 |        8.95 |     NA |      1 |            4 | Async                                           | NA                |
| N72                                                                                                                         |       0.01 |       19.89 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_rd_bitslip/slip_out_r<0>                              |       0.01 |       16.88 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/u_rd_bitslip/slip_out_r<0>                              |       0.01 |       16.88 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/_n0221_inv                                         |       0.01 |       11.78 |    9.2 |      2 |            1 | clk                                             | FF_INIT, REG_INIT |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/data_sync_c0<30>                                            |       0.01 |        8.28 |     NA |      1 |            1 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_01                                                                |       0.01 |        8.28 |     NA |      6 |            5 | clk                                             | NA                |
| m_traffic_gen/cmp_addr<7>                                                                                                   |       0.01 |       16.67 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/rd_this_rank_r_0                                   |       0.01 |       26.60 |     NA |      1 |            1 | clk                                             | NA                |
| m_traffic_gen/cmp_bl<3>                                                                                                     |       0.01 |       16.67 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/u_rd_bitslip/slip_out_r<3>                              |       0.01 |       16.88 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/u_rd_bitslip/slip_out_r<1>                              |       0.01 |       16.88 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| m_traffic_gen/cmp_addr<4>                                                                                                   |       0.01 |       16.67 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_ns<2>                                      |       0.01 |       20.04 |     NA |      2 |            2 | Async                                           | NA                |
| N40                                                                                                                         |       0.01 |       25.14 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_end_r1                                                                           |       0.01 |        8.37 |     NA |      8 |            7 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/wr_data_fall0_r2                                        |       0.01 |        7.42 |     NA |      5 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_wait_in_progress                                          |       0.01 |       39.77 |     NA |      2 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_ui_top/wr_data_buf_addr<1>                                                                                  |       0.01 |       15.61 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/rb_hit_busies_r_lcl_5                              |       0.01 |        4.19 |     NA |      8 |            6 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/rtp_timer_r<1>                                     |       0.01 |       19.26 |     NA |      4 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_row_r_lcl<7>                                 |       0.01 |       14.09 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_05                                                                |       0.01 |        8.28 |     NA |      6 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/rcd_active_r                                       |       0.01 |       14.89 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_12                                                                |       0.01 |        8.28 |     NA |      5 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_state_r_FSM_FFd4-In4                                                    |       0.01 |       15.16 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].u_iob_dq/wr_data_rise1_r2                                        |       0.01 |        9.02 |     NA |      5 |            5 | clk                                             | NA                |
| u_memc_ui_top/wr_data_mask<2>                                                                                               |       0.01 |       16.67 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_has_rd_r                                         |       0.01 |       11.15 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_bank_r_lcl<0>                                |       0.01 |       14.09 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_row_r_lcl<10>                                |       0.01 |       14.71 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/wr_data_fall0_r1                                        |       0.01 |        7.42 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_row_r_lcl<5>                                 |       0.01 |       13.85 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/u_rd_bitslip/slip_out_r2<0>                             |       0.01 |       16.88 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/u_rd_bitslip/slip_out_r<0>                              |       0.01 |       16.88 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].u_iob_dq/u_rd_bitslip/slip_out_r<0>                              |       0.01 |       16.88 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/u_rd_bitslip/slip_out_r3<2>                             |       0.01 |       16.88 |     NA |      1 |            1 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/last_master_r<1>                                    |       0.01 |       23.82 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].u_iob_dq/wr_data_rise0_r2                                        |       0.01 |        6.91 |     NA |      5 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_row_r_lcl<5>                                 |       0.01 |       15.72 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/wr_data_rise1_r2                                        |       0.01 |        8.07 |     NA |      5 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n2389_rs_lut<1>                                                        |       0.01 |       22.71 |     NA |      1 |            1 | Async                                           | NA                |
| m_traffic_gen/cmp_addr<17>                                                                                                  |       0.01 |       16.67 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/reset_state_r_FSM_FFd3-In2                                    |       0.01 |       30.53 |     NA |      1 |            1 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rts_row1                                           |       0.01 |       20.26 |     NA |      2 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/wr_data_fall1_r2                                        |       0.01 |        7.42 |     NA |      5 |            5 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rden_wait_r                                                                  |       0.01 |       10.88 |     NA |      3 |            3 | clk                                             | NA                |
| m_traffic_gen/cmp_addr<21>                                                                                                  |       0.01 |       16.67 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd26                                                        |       0.01 |       27.74 |     NA |      3 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.tail_r<1>                                                                 |       0.01 |       45.15 |     NA |      4 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_3                                      |       0.01 |       14.71 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/_n0231_inv                                         |       0.01 |       11.03 |    8.0 |      2 |            1 | clk                                             | FF_INIT, REG_INIT |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/phy_bank0<2>                                                                  |       0.01 |       16.49 |     NA |      2 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n2191_inv                                                                   |       0.01 |        9.91 |    6.6 |      6 |            3 | clk                                             | REG_INIT          |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_11                                                                |       0.01 |        8.28 |     NA |      5 |            4 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/data_sync_c0<16>                                            |       0.01 |        8.28 |     NA |      1 |            1 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_07                                                                |       0.01 |        8.28 |     NA |      6 |            5 | clk                                             | NA                |
| m_traffic_gen/cmp_addr<27>                                                                                                  |       0.01 |       16.67 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/u_rd_bitslip/slip_out_r<0>                              |       0.01 |       16.88 |     NA |      2 |            2 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rst_rsync_pre_r                                               |       0.01 |       16.67 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/dfi_bank0<1>                                                                                  |       0.01 |       10.16 |     NA |      1 |            1 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_row_r_lcl<13>                                |       0.01 |       14.71 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_cnt_eye_size_r_val                                                    |       0.01 |       16.64 |   11.7 |      4 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/rb_hit_busy_r                                    |       0.01 |        2.66 |     NA |      9 |            8 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/mux_rd_wr_last_r                                                          |       0.01 |       30.50 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.pointer_wr_addr<1>                                                           |       0.01 |       14.63 |     NA |     14 |            2 | Async                                           | NA                |
| u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_row_r_lcl<13>                                |       0.01 |       14.09 |     NA |      2 |            2 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/data_sync_c0<3>                                             |       0.01 |        8.28 |     NA |      1 |            1 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0> | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_07                                                                |       0.01 |        8.28 |     NA |      6 |            5 | clk                                             | NA                |
| m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/acounts<11>                                             |       0.01 |       10.59 |     NA |      3 |            3 | clk                                             | NA                |
| u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_valid_r                                                           |       0.01 |       19.01 |     NA |      1 |            1 | clk                                             | NA                |
|                                                                                                                             |            |             |        |        |              |                                                 |                   |
| Total                                                                                                                       |      27.46 |             |        |        |              |                                                 |                   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

3.3.3.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|       IO        | Power (mW) |   I/O Standard   | Signal Rate | % High | Clock (MHz) |                 Clock Name                 | Input Pins | Output Pins | Bidir Pins | Output Enable (%) | Output Load (pF) | Data Rate | IO LOGIC SERDES | IO DELAY | Vccint (mW) | Vccaux (mW) | Vcco On-Chip Termal (mW)  | Input Term. Type | Input R/RDIFF | Output Term. Type | Output R/RDIFF | Output RS | Vcco Supply Current (mA) |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| ddr3_dq<0>      |      27.88 | SSTL15_T_DCI     |        0.00 |   25.0 |        0.00 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt |          0 |           0 |          1 |              0.50 |                5 | DDR       | Yes             | On       |        0.93 |       17.37 |                      9.57 | None             |             0 | None              |              0 |         0 |                     7.32 |
| ddr3_dq<1>      |      27.88 | SSTL15_T_DCI     |        0.00 |   25.0 |        0.00 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt |          0 |           0 |          1 |              0.50 |                5 | DDR       | Yes             | On       |        0.93 |       17.37 |                      9.57 | None             |             0 | None              |              0 |         0 |                     7.32 |
| ddr3_dq<2>      |      27.88 | SSTL15_T_DCI     |        0.00 |   25.0 |        0.00 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt |          0 |           0 |          1 |              0.50 |                5 | DDR       | Yes             | On       |        0.93 |       17.37 |                      9.57 | None             |             0 | None              |              0 |         0 |                     7.32 |
| ddr3_dq<3>      |      27.88 | SSTL15_T_DCI     |        0.00 |   25.0 |        0.00 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt |          0 |           0 |          1 |              0.50 |                5 | DDR       | Yes             | On       |        0.93 |       17.37 |                      9.57 | None             |             0 | None              |              0 |         0 |                     7.32 |
| ddr3_dq<4>      |      27.88 | SSTL15_T_DCI     |        0.00 |   25.0 |        0.00 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt |          0 |           0 |          1 |              0.50 |                5 | DDR       | Yes             | On       |        0.93 |       17.37 |                      9.57 | None             |             0 | None              |              0 |         0 |                     7.32 |
| ddr3_dq<5>      |      27.88 | SSTL15_T_DCI     |        0.00 |   25.0 |        0.00 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt |          0 |           0 |          1 |              0.50 |                5 | DDR       | Yes             | On       |        0.93 |       17.37 |                      9.57 | None             |             0 | None              |              0 |         0 |                     7.32 |
| ddr3_dq<6>      |      27.88 | SSTL15_T_DCI     |        0.00 |   25.0 |        0.00 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt |          0 |           0 |          1 |              0.50 |                5 | DDR       | Yes             | On       |        0.93 |       17.37 |                      9.57 | None             |             0 | None              |              0 |         0 |                     7.32 |
| ddr3_dq<7>      |      27.88 | SSTL15_T_DCI     |        0.00 |   25.0 |        0.00 | u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt |          0 |           0 |          1 |              0.50 |                5 | DDR       | Yes             | On       |        0.93 |       17.37 |                      9.57 | None             |             0 | None              |              0 |         0 |                     7.32 |
| ddr3_ck_n<0>    |      19.50 | DIFF_SSTL15      |        0.00 |   50.0 |       Async | Async                                      |          0 |           0 |          1 |                NA |                5 | SDR       | No              | Off      |        0.00 |       14.70 |                      4.80 | None             |             0 | None              |              0 |         0 |                     7.62 |
| sys_clk_p       |      19.01 | LVDS_25          |      533.33 |   50.0 |       Async | Async                                      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      |        4.31 |       14.70 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| clk_ref_p       |      17.02 | LVDS_25          |      200.00 |   50.0 |       Async | Async                                      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      |        2.32 |       14.70 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| ddr3_ck_p<0>    |       7.16 | DIFF_SSTL15      |       33.33 |   50.0 |      533.33 | clk_mem                                    |          0 |           1 |          0 |              1.00 |                5 | DDR       | Yes             | Off      |        0.15 |        1.35 |                      5.66 | None             |            NA | None              |              0 |         0 |                     8.19 |
| ddr3_dm<0>      |       6.50 | SSTL15           |        0.00 |   50.0 |      533.33 | clk_mem                                    |          0 |           1 |          0 |              1.00 |                5 | DDR       | Yes             | On       |        0.10 |        3.50 |                      2.90 | None             |            NA | None              |              0 |         0 |                     3.81 |
| ddr3_addr<0>    |       4.18 | SSTL15           |       33.33 |   50.0 |      533.33 | clk_mem                                    |          0 |           1 |          0 |              1.00 |                5 | DDR       | Yes             | Off      |        0.15 |        0.67 |                      3.35 | None             |            NA | None              |              0 |         0 |                     4.11 |
| ddr3_addr<10>   |       4.18 | SSTL15           |       33.33 |   50.0 |      533.33 | clk_mem                                    |          0 |           1 |          0 |              1.00 |                5 | DDR       | Yes             | Off      |        0.15 |        0.67 |                      3.35 | None             |            NA | None              |              0 |         0 |                     4.11 |
| ddr3_addr<11>   |       4.18 | SSTL15           |       33.33 |   50.0 |      533.33 | clk_mem                                    |          0 |           1 |          0 |              1.00 |                5 | DDR       | Yes             | Off      |        0.15 |        0.67 |                      3.35 | None             |            NA | None              |              0 |         0 |                     4.11 |
| ddr3_addr<12>   |       4.18 | SSTL15           |       33.33 |   50.0 |      533.33 | clk_mem                                    |          0 |           1 |          0 |              1.00 |                5 | DDR       | Yes             | Off      |        0.15 |        0.67 |                      3.35 | None             |            NA | None              |              0 |         0 |                     4.11 |
| ddr3_addr<13>   |       4.18 | SSTL15           |       33.33 |   50.0 |      533.33 | clk_mem                                    |          0 |           1 |          0 |              1.00 |                5 | DDR       | Yes             | Off      |        0.15 |        0.67 |                      3.35 | None             |            NA | None              |              0 |         0 |                     4.11 |
| ddr3_addr<1>    |       4.18 | SSTL15           |       33.33 |   50.0 |      533.33 | clk_mem                                    |          0 |           1 |          0 |              1.00 |                5 | DDR       | Yes             | Off      |        0.15 |        0.67 |                      3.35 | None             |            NA | None              |              0 |         0 |                     4.11 |
| ddr3_addr<2>    |       4.18 | SSTL15           |       33.33 |   50.0 |      533.33 | clk_mem                                    |          0 |           1 |          0 |              1.00 |                5 | DDR       | Yes             | Off      |        0.15 |        0.67 |                      3.35 | None             |            NA | None              |              0 |         0 |                     4.11 |
| ddr3_addr<3>    |       4.18 | SSTL15           |       33.33 |   50.0 |      533.33 | clk_mem                                    |          0 |           1 |          0 |              1.00 |                5 | DDR       | Yes             | Off      |        0.15 |        0.67 |                      3.35 | None             |            NA | None              |              0 |         0 |                     4.11 |
| ddr3_addr<4>    |       4.18 | SSTL15           |       33.33 |   50.0 |      533.33 | clk_mem                                    |          0 |           1 |          0 |              1.00 |                5 | DDR       | Yes             | Off      |        0.15 |        0.67 |                      3.35 | None             |            NA | None              |              0 |         0 |                     4.11 |
| ddr3_addr<5>    |       4.18 | SSTL15           |       33.33 |   50.0 |      533.33 | clk_mem                                    |          0 |           1 |          0 |              1.00 |                5 | DDR       | Yes             | Off      |        0.15 |        0.67 |                      3.35 | None             |            NA | None              |              0 |         0 |                     4.11 |
| ddr3_addr<6>    |       4.18 | SSTL15           |       33.33 |   50.0 |      533.33 | clk_mem                                    |          0 |           1 |          0 |              1.00 |                5 | DDR       | Yes             | Off      |        0.15 |        0.67 |                      3.35 | None             |            NA | None              |              0 |         0 |                     4.11 |
| ddr3_addr<7>    |       4.18 | SSTL15           |       33.33 |   50.0 |      533.33 | clk_mem                                    |          0 |           1 |          0 |              1.00 |                5 | DDR       | Yes             | Off      |        0.15 |        0.67 |                      3.35 | None             |            NA | None              |              0 |         0 |                     4.11 |
| ddr3_addr<8>    |       4.18 | SSTL15           |       33.33 |   50.0 |      533.33 | clk_mem                                    |          0 |           1 |          0 |              1.00 |                5 | DDR       | Yes             | Off      |        0.15 |        0.67 |                      3.35 | None             |            NA | None              |              0 |         0 |                     4.11 |
| ddr3_addr<9>    |       4.18 | SSTL15           |       33.33 |   50.0 |      533.33 | clk_mem                                    |          0 |           1 |          0 |              1.00 |                5 | DDR       | Yes             | Off      |        0.15 |        0.67 |                      3.35 | None             |            NA | None              |              0 |         0 |                     4.11 |
| ddr3_ba<0>      |       4.18 | SSTL15           |       33.33 |   50.0 |      533.33 | clk_mem                                    |          0 |           1 |          0 |              1.00 |                5 | DDR       | Yes             | Off      |        0.15 |        0.67 |                      3.35 | None             |            NA | None              |              0 |         0 |                     4.11 |
| ddr3_ba<1>      |       4.18 | SSTL15           |       33.33 |   50.0 |      533.33 | clk_mem                                    |          0 |           1 |          0 |              1.00 |                5 | DDR       | Yes             | Off      |        0.15 |        0.67 |                      3.35 | None             |            NA | None              |              0 |         0 |                     4.11 |
| ddr3_ba<2>      |       4.18 | SSTL15           |       33.33 |   50.0 |      533.33 | clk_mem                                    |          0 |           1 |          0 |              1.00 |                5 | DDR       | Yes             | Off      |        0.15 |        0.67 |                      3.35 | None             |            NA | None              |              0 |         0 |                     4.11 |
| ddr3_cas_n      |       4.18 | SSTL15           |       33.33 |   50.0 |      533.33 | clk_mem                                    |          0 |           1 |          0 |              1.00 |                5 | DDR       | Yes             | Off      |        0.15 |        0.67 |                      3.35 | None             |            NA | None              |              0 |         0 |                     4.11 |
| ddr3_cke<0>     |       4.18 | SSTL15           |       33.33 |   50.0 |      533.33 | clk_mem                                    |          0 |           1 |          0 |              1.00 |                5 | DDR       | Yes             | Off      |        0.15 |        0.67 |                      3.35 | None             |            NA | None              |              0 |         0 |                     4.11 |
| ddr3_cs_n<0>    |       4.18 | SSTL15           |       33.33 |   50.0 |      533.33 | clk_mem                                    |          0 |           1 |          0 |              1.00 |                5 | DDR       | Yes             | Off      |        0.15 |        0.67 |                      3.35 | None             |            NA | None              |              0 |         0 |                     4.11 |
| ddr3_odt<0>     |       4.18 | SSTL15           |       33.33 |   50.0 |      533.33 | clk_mem                                    |          0 |           1 |          0 |              1.00 |                5 | DDR       | Yes             | Off      |        0.15 |        0.67 |                      3.35 | None             |            NA | None              |              0 |         0 |                     4.11 |
| ddr3_ras_n      |       4.18 | SSTL15           |       33.33 |   50.0 |      533.33 | clk_mem                                    |          0 |           1 |          0 |              1.00 |                5 | DDR       | Yes             | Off      |        0.15 |        0.67 |                      3.35 | None             |            NA | None              |              0 |         0 |                     4.11 |
| ddr3_we_n       |       4.18 | SSTL15           |       33.33 |   50.0 |      533.33 | clk_mem                                    |          0 |           1 |          0 |              1.00 |                5 | DDR       | Yes             | Off      |        0.15 |        0.67 |                      3.35 | None             |            NA | None              |              0 |         0 |                     4.11 |
| ddr3_reset_n    |       3.67 | SSTL15           |       20.88 |   90.7 |      266.67 | clk                                        |          0 |           1 |          0 |              1.00 |                5 | DDR       | Yes             | Off      |        0.06 |        0.42 |                      3.18 | None             |            NA | None              |              0 |         0 |                     4.00 |
| phy_init_done   |       2.21 | LVCMOS25_12_SLOW |       13.36 |   81.4 |      266.67 | clk                                        |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      |        0.02 |        0.11 |                      2.07 | None             |            NA | None              |             NA |        NA |                     0.83 |
| error           |       1.60 | LVCMOS25_12_SLOW |        9.68 |   71.5 |      266.67 | clk                                        |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      |        0.01 |        0.08 |                      1.50 | None             |            NA | None              |             NA |        NA |                     0.60 |
| sys_rst         |       0.12 | LVCMOS25         |       33.33 |   50.0 |       Async | Async                                      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      |        0.12 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
|                 |            |                  |             |        |             |                                            |            |             |            |                   |                  |           |                 |          |             |             |                           |                  |               |                   |                |           |                          |
| IDELAYCTRLs (2) |      25.00 |                  |             |        |             |                                            |            |             |            |                   |                  |           |                 |          |             |             |                           |                  |               |                   |                |           |                          |
|                 |            |                  |             |        |             |                                            |            |             |            |                   |                  |           |                 |          |             |             |                           |                  |               |                   |                |           |                          |
| Total           |     420.99 |                  |             |        |             |                                            |            |             |            |                   |                  |           |                 |          |             |             |                           |                  |               |                   |                |           |                          |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

3.3.4.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|            MMCM             | Power (mW) | Clock (MHz) | Phase Shift | Divide Counter | Multiply Counter | Clock 0 Divide | Clock 1 Divide | Clock 2 Divide | Clock 3 Divide | Clock 4 Divide | Clock 5 Divide | Clock 6 Divide | Vccint (mW) | Vccaux (mW) | Vccauxq (mW) |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| u_infrastructure/u_mmcm_adv |     115.09 |      533.33 | Fixed       |           4.00 |             8.00 |           2.00 |           4.00 |           2.00 |           0.00 |           0.00 |           0.00 |           0.00 |        3.45 |       78.93 |        32.72 |
|                             |            |             |             |                |                  |                |                |                |                |                |                |                |             |             |              |
| Total                       |     115.09 |             |             |                |                  |                |                |                |                |                |                |                |             |             |              |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

3.3.5.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                    GTXE1                                     | Power (mW) | Operational Mode | PLL Sharing | RX Power Mode | TX Power Mode | RX Data Rate (Gb/s) | TX Data Rate (Gb/s) | RX Data Path | TX Data Path | TX O/P Amp (mV) | Vccint (mW)  | MGTAVcc (mW)  | MGTAVtt (mW)  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| GTXE1_ML_REPLICATED_0_STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_MapLib_replicate0   |       0.00 | Transmitter      | NA          | NA            | Low Power     | NA                  |                0.00 | NA           |           20 |             130 |         0.00 |          0.00 |          0.00 |
| GTXE1_ML_REPLICATED_10_STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_MapLib_replicate10 |       0.00 | Transmitter      | NA          | NA            | Low Power     | NA                  |                0.00 | NA           |           20 |             130 |         0.00 |          0.00 |          0.00 |
| GTXE1_ML_REPLICATED_11_STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_MapLib_replicate11 |       0.00 | Transmitter      | NA          | NA            | Low Power     | NA                  |                0.00 | NA           |           20 |             130 |         0.00 |          0.00 |          0.00 |
| GTXE1_ML_REPLICATED_1_STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_MapLib_replicate1   |       0.00 | Transmitter      | NA          | NA            | Low Power     | NA                  |                0.00 | NA           |           20 |             130 |         0.00 |          0.00 |          0.00 |
| GTXE1_ML_REPLICATED_2_STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_MapLib_replicate2   |       0.00 | Transmitter      | NA          | NA            | Low Power     | NA                  |                0.00 | NA           |           20 |             130 |         0.00 |          0.00 |          0.00 |
| GTXE1_ML_REPLICATED_3_STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_MapLib_replicate3   |       0.00 | Transmitter      | NA          | NA            | Low Power     | NA                  |                0.00 | NA           |           20 |             130 |         0.00 |          0.00 |          0.00 |
| GTXE1_ML_REPLICATED_4_STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_MapLib_replicate4   |       0.00 | Transmitter      | NA          | NA            | Low Power     | NA                  |                0.00 | NA           |           20 |             130 |         0.00 |          0.00 |          0.00 |
| GTXE1_ML_REPLICATED_5_STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_MapLib_replicate5   |       0.00 | Transmitter      | NA          | NA            | Low Power     | NA                  |                0.00 | NA           |           20 |             130 |         0.00 |          0.00 |          0.00 |
| GTXE1_ML_REPLICATED_6_STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_MapLib_replicate6   |       0.00 | Transmitter      | NA          | NA            | Low Power     | NA                  |                0.00 | NA           |           20 |             130 |         0.00 |          0.00 |          0.00 |
| GTXE1_ML_REPLICATED_7_STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_MapLib_replicate7   |       0.00 | Transmitter      | NA          | NA            | Low Power     | NA                  |                0.00 | NA           |           20 |             130 |         0.00 |          0.00 |          0.00 |
| GTXE1_ML_REPLICATED_8_STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_MapLib_replicate8   |       0.00 | Transmitter      | NA          | NA            | Low Power     | NA                  |                0.00 | NA           |           20 |             130 |         0.00 |          0.00 |          0.00 |
| GTXE1_ML_REPLICATED_9_STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_MapLib_replicate9   |       0.00 | Transmitter      | NA          | NA            | Low Power     | NA                  |                0.00 | NA           |           20 |             130 |         0.00 |          0.00 |          0.00 |
|                                                                              |            |                  |             |               |               |                     |                     |              |              |                 |              |               |               |
| Total                                                                        |       0.00 |                  |             |               |               |                     |                     |              |              |                 |              |               |               |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Power improvement guide
-------------------------------------------------------------------------------------------------------------------------------
 389 of 2343 registers do not toggle
-------------------------------------------------------------------------------------------------------------------------------
| Signal                                                                   |  Power when    |  Power when    |  Power savings |
|                                                                          |  asserted(mW)  |  disabled(mW)  |  at 50%(mW)    |
-------------------------------------------------------------------------------------------------------------------------------
| app_rd_data_valid                                                        |      1456.7    |      1456.5    |         0.1    |
-------------------------------------------------------------------------------------------------------------------------------

Analysis completed: Fri Feb 18 17:01:17 2011
----------------------------------------------------------------
