<def f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='708' ll='714' type='llvm::SDValue llvm::SelectionDAG::getCopyToReg(llvm::SDValue Chain, const llvm::SDLoc &amp; dl, llvm::SDValue Reg, llvm::SDValue N, llvm::SDValue Glue)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='707'>// Similar to last getCopyToReg() except parameter Reg is a SDValue</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2201' u='c' c='_ZNK4llvm16SITargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2748' u='c' c='_ZNK4llvm16SITargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2815' u='c' c='_ZNK4llvm16SITargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4151' u='c' c='_ZNK4llvm16SITargetLowering11LowerBRCONDENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4252' u='c' c='_ZNK4llvm16SITargetLowering9lowerTRAPENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9630' u='c' c='_ZNK4llvm16SITargetLowering29legalizeTargetIndependentNodeEPNS_6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9633' u='c' c='_ZNK4llvm16SITargetLowering29legalizeTargetIndependentNodeEPNS_6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='4143' u='c' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel8trySETCCEPN4llvm6SDNodeE'/>
