From 9964916c366d65ef8dc53e5c6bf44a5aa1908cb0 Mon Sep 17 00:00:00 2001
From: dtodoroff <d.todorov@vekatech.com>
Date: Thu, 7 Dec 2023 10:44:50 +0200
Subject: [PATCH] add vkrzv2l board support

---
 ddr/common/param_swizzle_T1bc.c  | 76 ++++++++++++++++----------------
 ddr/v2l/param_mc_C-011_D4-01-1.c | 16 ++++---
 dgmodul4.c                       |  4 +-
 include/dgmodul4.h               |  2 +-
 makefile                         |  9 ++++
 makefile.linaro                  |  9 ++++
 6 files changed, 68 insertions(+), 48 deletions(-)

diff --git a/ddr/common/param_swizzle_T1bc.c b/ddr/common/param_swizzle_T1bc.c
index bf9963c..4bda6c8 100644
--- a/ddr/common/param_swizzle_T1bc.c
+++ b/ddr/common/param_swizzle_T1bc.c
@@ -1,73 +1,73 @@
 /*
- * Copyright (c) 2020-2021, Renesas Electronics Corporation. All rights reserved.
- *
+ * Copyright (c) 2020-2022, Renesas Electronics Corporation. All rights reserved.
  * SPDX-License-Identifier: BSD-3-Clause
+ * This code was generated with RZ/V2L DDR config generation tool v1.13.1
  */
 
 #include <stdint.h>
 #include <ddr_internal.h>
 
 const uint32_t mc_odt_pins_tbl[4] = {
-	0x00000001,
-	0x00000000,
-	0x00000000,
+	0x00000001	,
+	0x00000000	,
+	0x00000000	,
 	0x00000000
 };
 
 const uint32_t mc_mr1_tbl[2] = {
-	0x00000706,
+	0x00000706	,
 	0x00000100
 };
 
 const uint32_t mc_mr2_tbl[2] = {
-	0x00000E00,
+	0x00000E00	,
 	0x00000000
 };
 
 const uint32_t mc_mr5_tbl[2] = {
-	0x000001C0,
+	0x000001C0	,
 	0x000001C0
 };
 
 const uint32_t mc_mr6_tbl[2] = {
-	0x0000007F,
+	0x0000007F	,
 	0x0000000F
 };
 
 const uint32_t mc_phy_settings_tbl[MC_PHYSET_NUM][2] = {
-	{DDRMC_R040,	0x57630BB8},
-	{DDRMC_R041,	0x00002828},
-	{DDRMC_R042,	0x00003C22},
-	{DDRMC_R043,	0x00102611}
+	{DDRMC_R040,	0x57630BB8	},
+	{DDRMC_R041,	0x00002828	},
+	{DDRMC_R042,	0x00003C22	},
+	{DDRMC_R043,	0x00102611	}
 };
 
 const uint32_t swizzle_mc_tbl[SWIZZLE_MC_NUM][2] = {
-	{DDRMC_R030,	0x00000B02},
-	{DDRMC_R031,	0x00000106},
-	{DDRMC_R032,	0x11131C0D},
-	{DDRMC_R033,	0x12001F15},
-	{DDRMC_R034,	0x1D19140E},
-	{DDRMC_R035,	0x17091B1A},
-	{DDRMC_R036,	0x0A10160C},
-	{DDRMC_R037,	0x0018051E},
-	{DDRMC_R038,	0x00000000}
+	{DDRMC_R030,	0x00000B02	},
+	{DDRMC_R031,	0x00000106	},
+	{DDRMC_R032,	0x11131C0D	},
+	{DDRMC_R033,	0x12001F15	},
+	{DDRMC_R034,	0x1D19140E	},
+	{DDRMC_R035,	0x17091B1A	},
+	{DDRMC_R036,	0x0A10160C	},
+	{DDRMC_R037,	0x0018051E	},
+	{DDRMC_R038,	0x00000000	}
 };
 
 const uint32_t swizzle_phy_tbl[SIZZLE_PHY_NUM][2] = {
-	{DDRPHY_R29,	0x00000000},
-	{DDRPHY_R11,	0x14001816},
-	{DDRPHY_R29,	0x00000001},
-	{DDRPHY_R11,	0x010D0608},
-	{DDRPHY_R29,	0x00000002},
-	{DDRPHY_R11,	0x02190403},
-	{DDRPHY_R29,	0x00000003},
-	{DDRPHY_R11,	0x1705150B},
-	{DDRPHY_R29,	0x00000004},
-	{DDRPHY_R11,	0x13121110},
-	{DDRPHY_R29,	0x00000005},
-	{DDRPHY_R11,	0x07090F0E},
-	{DDRPHY_R29,	0x00000006},
-	{DDRPHY_R11,	0x1A1D0A1B},
-	{DDRPHY_R29,	0x00000007},
-	{DDRPHY_R11,	0x001E1C0C}
+	{DDRPHY_R29,	0x00000000	},
+	{DDRPHY_R11,	0x14001816	},
+	{DDRPHY_R29,	0x00000001	},
+	{DDRPHY_R11,	0x010D0608	},
+	{DDRPHY_R29,	0x00000002	},
+	{DDRPHY_R11,	0x02190403	},
+	{DDRPHY_R29,	0x00000003	},
+	{DDRPHY_R11,	0x1705150B	},
+	{DDRPHY_R29,	0x00000004	},
+	{DDRPHY_R11,	0x13121110	},
+	{DDRPHY_R29,	0x00000005	},
+	{DDRPHY_R11,	0x07090F0E	},
+	{DDRPHY_R29,	0x00000006	},
+	{DDRPHY_R11,	0x1A1D0A1B	},
+	{DDRPHY_R29,	0x00000007	},
+	{DDRPHY_R11,	0x001E1C0C	}
 };
diff --git a/ddr/v2l/param_mc_C-011_D4-01-1.c b/ddr/v2l/param_mc_C-011_D4-01-1.c
index 68c7ac2..f393ed8 100644
--- a/ddr/v2l/param_mc_C-011_D4-01-1.c
+++ b/ddr/v2l/param_mc_C-011_D4-01-1.c
@@ -1,12 +1,14 @@
 /*
- * Copyright (c) 2020-2021, Renesas Electronics Corporation. All rights reserved.
- *
+ * Copyright (c) 2020-2022, Renesas Electronics Corporation. All rights reserved.
  * SPDX-License-Identifier: BSD-3-Clause
+ * This code was generated with RZ/V2L DDR config generation tool v1.13.1
  */
 
 #include <stdint.h>
 #include <ddr_mc_regs.h>
 
+const char ddr_an_version[] = "v1.13.1";
+
 const uint32_t mc_init_tbl[MC_INIT_NUM][2] = {
 	{	DENALI_CTL_00,	0x00000A00	},
 	{	DENALI_CTL_01,	0x00000000	},
@@ -190,10 +192,10 @@ const uint32_t mc_init_tbl[MC_INIT_NUM][2] = {
 	{	DENALI_CTL_183,	0x01030000	},
 	{	DENALI_CTL_184,	0x03000302	},
 	{	DENALI_CTL_185,	0x00000000	},
-	{	DENALI_CTL_186,	0x00080800	},
-	{	DENALI_CTL_187,	0x00080800	},
-	{	DENALI_CTL_188,	0x00080800	},
-	{	DENALI_CTL_189,	0x00080800	},
+	{	DENALI_CTL_186,	0x00080801	},
+	{	DENALI_CTL_187,	0x00080801	},
+	{	DENALI_CTL_188,	0x00070601	},
+	{	DENALI_CTL_189,	0x00080801	},
 	{	DENALI_CTL_190,	0x00000000	},
 	{	DENALI_CTL_191,	0x000FFFFF	},
 	{	DENALI_CTL_192,	0xFFFFFFFF	},
@@ -387,7 +389,7 @@ const uint32_t mc_init_tbl[MC_INIT_NUM][2] = {
 	{	DENALI_CTL_380,	0xFFFFFFFF	},
 	{	DENALI_CTL_381,	0x000F000F	},
 	{	DENALI_CTL_382,	0x00000000	},
-	{	DENALI_CTL_383,	0x030FFFFF	},
+	{	DENALI_CTL_383,	0x000FFFFF	},
 	{	DENALI_CTL_384,	0xFFFFFFFF	},
 	{	DENALI_CTL_385,	0x000F000F	},
 	{	DENALI_CTL_386,	0x00000000	},
diff --git a/dgmodul4.c b/dgmodul4.c
index ab37074..8e72941 100644
--- a/dgmodul4.c
+++ b/dgmodul4.c
@@ -147,8 +147,8 @@ static uint32_t CheckQspiFlashId(void)
 						gQspi_sa_size    = SA_64KB;
 						gQspi_end_addess = TOTAL_SIZE_64MB - 0x8000 - 1;
 				break;
-				case DEVICE_ID_MX66U25635F:
-						PutStr("MX66U25635F", 1);
+				case DEVICE_ID_MX25U25645G:
+						PutStr("MX25U25645G", 1);
 						gQspi_sa_size    = SA_64KB;
 						gQspi_end_addess = TOTAL_SIZE_32MB - 0x8000 - 1;
 				break;
diff --git a/include/dgmodul4.h b/include/dgmodul4.h
index 2e20529..3a6719e 100644
--- a/include/dgmodul4.h
+++ b/include/dgmodul4.h
@@ -56,7 +56,7 @@
 #define	DEVICE_ID_MX25L12805		0x2018
 #define	DEVICE_ID_MX25L25645G		0x2019
 #define	DEVICE_ID_MX25L51245G		0x201A
-#define	DEVICE_ID_MX66U25635F		0x2539
+#define	DEVICE_ID_MX25U25645G		0x2539
 #define	DEVICE_ID_MX66U51235F		0x253A
 #define	DEVICE_ID_MX66UM1G45G		0x803B
 #define	DEVICE_ID_MX66UW1G45G		0x813B
diff --git a/makefile b/makefile
index 0d4c834..5bfa1de 100644
--- a/makefile
+++ b/makefile
@@ -148,6 +148,15 @@ DEVICE   = RZV2L
 DDR_TYPE = DDR4
 DDR_SIZE = 4GB
 SWIZZLE  = T2C
+else ifeq ("$(BOARD)", "VKRZV2L")
+#--------------------------------------
+# VK-RZV2L board
+#--------------------------------------
+FILENAME_ADD = _VKRZV2L
+DEVICE   = RZV2L
+DDR_TYPE = DDR4
+DDR_SIZE = 2GB_1PCS
+SWIZZLE  = T1BC
 else ifeq ("$(BOARD)", "RZA3UL_DEV")
 #--------------------------------------
 # RZ/A3UL DDR4 Dev board
diff --git a/makefile.linaro b/makefile.linaro
index 453572f..540778d 100644
--- a/makefile.linaro
+++ b/makefile.linaro
@@ -148,6 +148,15 @@ DEVICE   = RZV2L
 DDR_TYPE = DDR4
 DDR_SIZE = 4GB
 SWIZZLE  = T2C
+else ifeq ("$(BOARD)", "VKRZV2L")
+#--------------------------------------
+# VK-RZV2L board
+#--------------------------------------
+FILENAME_ADD = _VKRZV2L
+DEVICE   = RZV2L
+DDR_TYPE = DDR4
+DDR_SIZE = 2GB_1PCS
+SWIZZLE  = T1BC
 else ifeq ("$(BOARD)", "RZA3UL_DEV")
 #--------------------------------------
 # RZ/A3UL DDR4 Dev board
-- 
2.34.1

