// Seed: 2468713357
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = $unsigned(59);
  ;
  wand [1 : 1] id_6, id_7;
  logic id_8;
  parameter id_9 = -1;
  assign id_6 = id_3 - id_8;
  wire id_10;
  ;
  assign id_1 = id_7;
  wire id_11, id_12, id_13, id_14, id_15;
endmodule
module module_1 #(
    parameter id_1  = 32'd95,
    parameter id_10 = 32'd26,
    parameter id_21 = 32'd66
) (
    output supply1 id_0,
    input wor _id_1,
    output wor id_2,
    input supply0 id_3,
    input supply0 id_4,
    output wor id_5,
    output tri0 id_6,
    input supply0 id_7,
    output tri id_8,
    input tri1 id_9,
    input tri1 _id_10,
    output supply1 id_11,
    input uwire id_12,
    output tri1 id_13,
    output tri1 id_14,
    input supply1 id_15,
    input wor id_16,
    output wire id_17,
    output tri0 id_18,
    output wand id_19,
    input wor id_20,
    input tri0 _id_21
);
  wire [{  id_10  } : id_1] id_23[1 : id_21], id_24;
  module_0 modCall_1 (
      id_24,
      id_23,
      id_24,
      id_23,
      id_23
  );
endmodule
