=====
SETUP
6.099
4.792
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_6_s0
0.926
1.157
rx/n63_s11
1.331
1.901
rx/n63_s9
2.073
2.526
rx/n93_s2
2.783
3.236
rx/n93_s3
3.492
4.062
rx/recieved_data_1_s0
4.792
=====
SETUP
6.099
4.792
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_6_s0
0.926
1.157
rx/n63_s11
1.331
1.901
rx/n63_s9
2.073
2.526
rx/n93_s2
2.783
3.236
rx/n93_s3
3.492
4.062
rx/recieved_data_2_s0
4.792
=====
SETUP
6.099
4.792
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_6_s0
0.926
1.157
rx/n63_s11
1.331
1.901
rx/n63_s9
2.073
2.526
rx/n93_s2
2.783
3.236
rx/n93_s3
3.492
4.062
rx/recieved_data_3_s0
4.792
=====
SETUP
6.099
4.792
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_6_s0
0.926
1.157
rx/n63_s11
1.331
1.901
rx/n63_s9
2.073
2.526
rx/n93_s2
2.783
3.236
rx/n93_s3
3.492
4.062
rx/recieved_data_4_s0
4.792
=====
SETUP
6.242
4.649
10.891
clk_ibuf
0.000
0.683
servo/clk_count_13_s0
0.926
1.158
servo/n142_s16
1.407
1.924
servo/n142_s13
2.414
2.931
servo/n142_s11
3.344
3.914
servo/clk_count_1_s0
4.649
=====
SETUP
6.242
4.649
10.891
clk_ibuf
0.000
0.683
servo/clk_count_13_s0
0.926
1.158
servo/n142_s16
1.407
1.924
servo/n142_s13
2.414
2.931
servo/n142_s11
3.344
3.914
servo/clk_count_2_s0
4.649
=====
SETUP
6.242
4.649
10.891
clk_ibuf
0.000
0.683
servo/clk_count_13_s0
0.926
1.158
servo/n142_s16
1.407
1.924
servo/n142_s13
2.414
2.931
servo/n142_s11
3.344
3.914
servo/clk_count_3_s0
4.649
=====
SETUP
6.242
4.649
10.891
clk_ibuf
0.000
0.683
servo/clk_count_13_s0
0.926
1.158
servo/n142_s16
1.407
1.924
servo/n142_s13
2.414
2.931
servo/n142_s11
3.344
3.914
servo/clk_count_4_s0
4.649
=====
SETUP
6.242
4.649
10.891
clk_ibuf
0.000
0.683
servo/clk_count_13_s0
0.926
1.158
servo/n142_s16
1.407
1.924
servo/n142_s13
2.414
2.931
servo/n142_s11
3.344
3.914
servo/clk_count_5_s0
4.649
=====
SETUP
6.466
4.425
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_6_s0
0.926
1.157
rx/n63_s11
1.331
1.901
rx/n63_s9
2.073
2.526
rx/n93_s2
2.783
3.236
rx/n93_s3
3.492
4.062
rx/bit_counter_2_s0
4.425
=====
SETUP
6.466
4.425
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_6_s0
0.926
1.157
rx/n63_s11
1.331
1.901
rx/n63_s9
2.073
2.526
rx/n93_s2
2.783
3.236
rx/n93_s3
3.492
4.062
rx/bit_counter_3_s0
4.425
=====
SETUP
6.492
4.399
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_6_s0
0.926
1.157
rx/n63_s11
1.331
1.901
rx/n63_s9
2.073
2.526
rx/n93_s2
2.783
3.236
rx/n93_s3
3.492
4.062
rx/recieved_data_0_s0
4.399
=====
SETUP
6.492
4.399
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_6_s0
0.926
1.157
rx/n63_s11
1.331
1.901
rx/n63_s9
2.073
2.526
rx/n93_s2
2.783
3.236
rx/n93_s3
3.492
4.062
rx/recieved_data_5_s0
4.399
=====
SETUP
6.492
4.399
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_6_s0
0.926
1.157
rx/n63_s11
1.331
1.901
rx/n63_s9
2.073
2.526
rx/n93_s2
2.783
3.236
rx/n93_s3
3.492
4.062
rx/recieved_data_6_s0
4.399
=====
SETUP
6.492
4.399
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_6_s0
0.926
1.157
rx/n63_s11
1.331
1.901
rx/n63_s9
2.073
2.526
rx/n93_s2
2.783
3.236
rx/n93_s3
3.492
4.062
rx/recieved_data_7_s0
4.399
=====
SETUP
6.498
4.393
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_6_s0
0.926
1.157
rx/n63_s11
1.331
1.901
rx/n63_s9
2.073
2.526
rx/n93_s2
2.783
3.236
rx/n93_s3
3.492
4.062
rx/bit_counter_1_s0
4.393
=====
SETUP
6.523
4.368
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_6_s0
0.926
1.157
rx/n63_s11
1.331
1.901
rx/n63_s9
2.073
2.526
rx/n93_s2
2.783
3.236
rx/n476_s0
3.676
4.003
rx/cycle_counter_1_s0
4.368
=====
SETUP
6.523
4.368
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_6_s0
0.926
1.157
rx/n63_s11
1.331
1.901
rx/n63_s9
2.073
2.526
rx/n93_s2
2.783
3.236
rx/n476_s0
3.676
4.003
rx/cycle_counter_2_s0
4.368
=====
SETUP
6.523
4.368
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_6_s0
0.926
1.157
rx/n63_s11
1.331
1.901
rx/n63_s9
2.073
2.526
rx/n93_s2
2.783
3.236
rx/n476_s0
3.676
4.003
rx/cycle_counter_3_s0
4.368
=====
SETUP
6.523
4.368
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_6_s0
0.926
1.157
rx/n63_s11
1.331
1.901
rx/n63_s9
2.073
2.526
rx/n93_s2
2.783
3.236
rx/n476_s0
3.676
4.003
rx/cycle_counter_4_s0
4.368
=====
SETUP
6.523
4.368
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_6_s0
0.926
1.157
rx/n63_s11
1.331
1.901
rx/n63_s9
2.073
2.526
rx/n93_s2
2.783
3.236
rx/n476_s0
3.676
4.003
rx/cycle_counter_5_s0
4.368
=====
SETUP
6.523
4.368
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_6_s0
0.926
1.157
rx/n63_s11
1.331
1.901
rx/n63_s9
2.073
2.526
rx/n93_s2
2.783
3.236
rx/n476_s0
3.676
4.003
rx/cycle_counter_6_s0
4.368
=====
SETUP
6.523
4.368
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_6_s0
0.926
1.157
rx/n63_s11
1.331
1.901
rx/n63_s9
2.073
2.526
rx/n93_s2
2.783
3.236
rx/n476_s0
3.676
4.003
rx/cycle_counter_7_s0
4.368
=====
SETUP
6.523
4.368
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_6_s0
0.926
1.157
rx/n63_s11
1.331
1.901
rx/n63_s9
2.073
2.526
rx/n93_s2
2.783
3.236
rx/n476_s0
3.676
4.003
rx/cycle_counter_8_s0
4.368
=====
SETUP
6.523
4.368
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_6_s0
0.926
1.157
rx/n63_s11
1.331
1.901
rx/n63_s9
2.073
2.526
rx/n93_s2
2.783
3.236
rx/n476_s0
3.676
4.003
rx/cycle_counter_9_s0
4.368
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
servo/clk_count_6_s0
0.860
1.062
servo/n157_s
1.064
1.296
servo/clk_count_6_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
servo/clk_count_8_s0
0.860
1.062
servo/n155_s
1.064
1.296
servo/clk_count_8_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
servo/clk_count_14_s0
0.860
1.062
servo/n149_s
1.064
1.296
servo/clk_count_14_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
tx/txd_reg_s3
0.860
1.062
tx/n361_s4
1.064
1.296
tx/txd_reg_s3
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
tx/cycle_counter_0_s1
0.860
1.062
tx/n289_s3
1.064
1.296
tx/cycle_counter_0_s1
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
tx/cycle_counter_3_s0
0.860
1.062
tx/n286_s
1.064
1.296
tx/cycle_counter_3_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
tx/cycle_counter_7_s0
0.860
1.062
tx/n282_s
1.064
1.296
tx/cycle_counter_7_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
tx/cycle_counter_9_s0
0.860
1.062
tx/n280_s
1.064
1.296
tx/cycle_counter_9_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
rx/cycle_counter_0_s1
0.860
1.062
rx/n321_s3
1.064
1.296
rx/cycle_counter_0_s1
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
rx/cycle_counter_3_s0
0.860
1.062
rx/n318_s
1.064
1.296
rx/cycle_counter_3_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
rx/cycle_counter_7_s0
0.860
1.062
rx/n314_s
1.064
1.296
rx/cycle_counter_7_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
rx/cycle_counter_9_s0
0.860
1.062
rx/n312_s
1.064
1.296
rx/cycle_counter_9_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
state_0_s2
0.860
1.062
n150_s7
1.064
1.296
state_0_s2
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
uart_tx_data_4_s2
0.860
1.062
n145_s9
1.064
1.296
uart_tx_data_4_s2
1.296
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
servo/clk_count_2_s0
0.860
1.062
servo/n161_s
1.065
1.297
servo/clk_count_2_s0
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
servo/clk_count_12_s0
0.860
1.062
servo/n151_s
1.065
1.297
servo/clk_count_12_s0
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
servo/clk_count_18_s0
0.860
1.062
servo/n145_s
1.065
1.297
servo/clk_count_18_s0
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
tx/bit_counter_1_s1
0.860
1.062
tx/n231_s2
1.065
1.297
tx/bit_counter_1_s1
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
state_1_s0
0.860
1.062
n149_s8
1.065
1.297
state_1_s0
1.297
=====
HOLD
0.429
1.300
0.871
clk_ibuf
0.000
0.675
rx/fsm_state_1_s0
0.860
1.062
rx/n_fsm_state_1_s9
1.068
1.300
rx/fsm_state_1_s0
1.300
=====
HOLD
0.430
1.301
0.871
clk_ibuf
0.000
0.675
rx/fsm_state_0_s0
0.860
1.062
rx/n_fsm_state_0_s8
1.069
1.301
rx/fsm_state_0_s0
1.301
=====
HOLD
0.434
1.305
0.871
clk_ibuf
0.000
0.675
tx/fsm_state_1_s0
0.860
1.062
tx/n_fsm_state_1_s8
1.073
1.305
tx/fsm_state_1_s0
1.305
=====
HOLD
0.483
1.354
0.871
clk_ibuf
0.000
0.675
rx/bit_counter_1_s0
0.860
1.062
rx/n264_s0
1.064
1.354
rx/bit_counter_1_s0
1.354
=====
HOLD
0.483
1.354
0.871
clk_ibuf
0.000
0.675
state_rx_0_s7
0.860
1.062
n72_s11
1.064
1.354
state_rx_0_s7
1.354
=====
HOLD
0.485
1.355
0.871
clk_ibuf
0.000
0.675
tx/bit_counter_3_s0
0.860
1.062
tx/n229_s0
1.065
1.355
tx/bit_counter_3_s0
1.355
