% This file was created with JabRef 2.5.
% Encoding: Cp1252

@book{horst2012latticemico32,
  title={Latticemico32},
  author={Horst, K.N.},
  isbn={9786201968424},
  url={http://books.google.pt/books?id=LzGbMQEACAAJ},
  year={2012},
  publisher={Dign Press}
}


@inproceedings{StamenkovicWSG06,
  added-at = {2008-09-03T00:00:00.000+0200},
  author = {Stamenkovic, Zoran and Wolf, C. and Schoof, Günter and Gaisler, Jiri},
  biburl = {http://www.bibsonomy.org/bibtex/241fdda53f19f918dba54c372d53f6f7d/dblp},
  booktitle = {DDECS},
  date = {2008-09-03},
  description = {dblp},
  editor = {Reorda, Matteo Sonza and Novák, Ondrej and Straube, Bernd and Kubatova, Hana and Kotásek, Zdenek and Kubalík, Pavel and Ubar, Raimund and Bucek, Jiri},
  isbn = {1-4244-0185-2},
  keywords = {dblp},
  pages = {50-53},
  publisher = {IEEE Computer Society},
  timestamp = {2008-09-03T00:00:00.000+0200},
  title = {LEON-2: General Purpose Processor for a Wireless Engine.},
  url = {http://dblp.uni-trier.de/db/conf/ddecs/ddecs2006.html#StamenkovicWSG06},
  year = 2006
}


@INPROCEEDINGS{Rajamani1996, 
	author={Rajamani, S. and Viswanath, P.}, 
	booktitle={FPGAs for Custom Computing Machines, 1996. Proceedings. IEEE Symposium on}, 
	title={A quantitative analysis of processor-programmable logic interface}, 
	year={1996}, 
	pages={226-234}, 
	keywords={delays;field programmable gate arrays;parallel architectures;performance evaluation;reduced instruction set computing;virtual machines;DLX;RISC machines;baseline DLX architecture;communication overhead;inherent hardware parallelism;logic delays;performance evaluation;processor-programmable logic interface;programmable accelerator;programmable unit;quantitative analysis;routing delays;simulation;Reduced instruction set computing}, 
	doi={10.1109/FPGA.1996.564852},}

@misc{orpsoc,
	author = "OpenRISC community",
	title = "{OpenRISC Reference Platform System-On-Chip}",
	year = "2013",
	howpublished = "\url{https://github.com/openrisc/orpsoc}",

}

@misc{or1k,
	author = "OpenCores community",
	title = "{OpenRISC 1000 Architecture Manual}",
	year = "2012",
	howpublished = "\url{http://opencores.org/websvn,filedetails?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2Fopenrisc-arch-1.0-rev0.pdf}",

}

@misc{wishbone,
	author = "OpenCores community",
	title = "{WISHBONE System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores}",
	year = "2010",
	howpublished = "\url{http://cdn.opencores.org/downloads/wbspec_b4.pdf}",

}

@misc{or1ksim,
	author = "Jeremy Bennett",
	title = "{OR1KSIM User Guide}",
	year = "2009",
	howpublished = "\url{https://github.com/openrisc/or1ksim/tree/or32-master/doc}",

}

@misc{Yawn2012,
	author = "Nathan Yawn",
	title = "{Debugging System for OpenRisc 1000-based Systems}",
	year = "2012",
	howpublished = "\url{http://opencores.org/websvn,filedetails?repname=adv_debug_sys&path=%2Fadv_debug_sys%2Ftrunk%2FDoc%2For1k_debug_sys_manual.pdf}",

}

@MISC{OpenOCD,
	title = "{OpenOCD --- Open On-Chip Debugger}",
	year = {2013},
	howpublished  = "\url{http://openocd.sourceforge.net}",

}


@article{greenbaum2011,
  title={Open Source Semiconductor Core Licensing},
  author={Greenbaum, Eli},
  journal={Harv. JL \& Tech.},
  volume={25},
  pages={131},
  year={2011},
  publisher={HeinOnline}
}

@INBOOK{Pocek2013, 
	author={Pocek, K. and Tessier, R. and DeHon, A.}, 
	title={Highlights of the First Twenty Years of the IEEE International Symposium on Field-Programmable Custom Computing Machines}, 
	chapter={Birth and Adolescence of Reconfigurable Computing: A Survey of the First 20 Years of Field-Programmable Custom Computing Machines}, 
	publisher={FCCM},
	month={April},
	year={2013}, 
	pages={226-234}
}

@INPROCEEDINGS{mirsky96, 
author={Mirsky, E. and DeHon, A.}, 
booktitle={FPGAs for Custom Computing Machines, 1996. Proceedings. IEEE Symposium on}, 
title={MATRIX: a reconfigurable computing architecture with configurable instruction distribution and deployable resources}, 
year={1996}, 
pages={157-166}, 
keywords={CMOS integrated circuits;field programmable gate arrays;parallel architectures;reconfigurable architectures;0.5 micron;CMOS process;MATRIX;application-specific regularity;computational element;computations;configurable instruction distribution;datapaths;deployable resources;instruction store;memory element;reconfigurable computing architecture;unified configurable network;Reconfigurable architectures}, 
doi={10.1109/FPGA.1996.564808},}

@misc{sideworks,
	title={Reconfigurable coprocessor architecture template for nested loops and programming tool},
	author={De Sousa, Jose Teixeira and Martins, Victor Manuel Goncalves and Lourenco, Nuno Calado Correia and Santos, Alexandre Miguel Dias and Ribeiro, Nelson Goncalo Do Rosario},
	year={2012},
	note={US Patent 8276120 B2}
}

@INPROCEEDINGS{burns97, 
author={Burns, J. and Donlin, A. and Hogg, J. and Singh, S. and De Wit, M.}, 
booktitle={Field-Programmable Custom Computing Machines, 1997. Proceedings., The 5th Annual IEEE Symposium on}, 
title={A dynamic reconfiguration run-time system}, 
year={1997}, 
pages={66-75}, 
keywords={field programmable gate arrays;logic CAD;rendering (computer graphics);FPGAs;RAGE;dynamic reconfiguration run-time system;hardware;operating-system style services;software;Application software;Circuits;Electronics packaging;Field programmable gate arrays;Hardware;Ice;Rendering (computer graphics);Resource management;Runtime;Software systems}, 
doi={10.1109/FPGA.1997.624606},}


@inproceedings{smith2002,
  title={Analytical modeling for high performance reconfigurable computers},
  author={Smith, Melissa C. and Peterson, Gregory D.},
  booktitle={Proceedings of the SCS international symposium on performance evaluation of computer and telecommunications systems},
  year={2002},
  organization={Citeseer}
}
@misc{ARM9,
	author = "Wikipedia",
	title = "{ARM9}",
}

@misc{wiki:gpl,
   author = "Wikipedia",
   title = "{GNU General Public License}"
}

@misc{wiki:lgpl,
   author = "Wikipedia",
   title = "{GNU Lesser General Public License}"
}

@misc{wiki:debian,
   author = "Wikipedia",
   title = "{Debian}"
}

@misc{wiki:vcd,
	author = "Wikipedia",
	title = "{Value change dump}",
}

@misc{wiki:vpi,
	author = "Wikipedia",
	title = "{Verilog Procedural Interface}",
}

@misc{wiki:ftdi,
	author = "Wikipedia",
	title = "{FTDI}",
}

@misc{ wiki:systemc,
   author = "Wikipedia",
   title = "{SystemC}",
}

@misc{ wiki:IPmarket,
   author = "Wikipedia",
   title = "{Semiconductor intellectual property core}",
}

@misc{ wiki:verilator,
   author = "Wikipedia",
   title = "{Verilator}",
 }

@misc{wiki:gnu-tchain,
	author = "Wikipedia",
	title = "{GNU toolchain}",
}

@misc{wiki:gcc,
	author = "Wikipedia",
	title = "{GNU Compiler Collection}",
}

@misc{wiki:gdb,
	author = "Wikipedia",
	title = "{GNU Debugger}",
}

@misc{wiki:gprof,
	author = "Wikipedia",
	title = "{Gprof}",
}

@misc{wiki:llvm,
	author = "Wikipedia",
	title = "{LLVM}",
}

@misc{wiki:newlib,
	author = "Wikipedia",
	title = "{Newlib}",
}

@misc{wiki:BusyBox,
	author = "Wikipedia",
	title = "{BusyBox}",
}

@misc{wiki:uClibc,
	author = "Wikipedia",
	title = "{UClibc}",
}

@misc{wiki:icarus,
	author = "Wikipedia",
	title = "{Icarus Verilog}",
 }

@misc{wiki:gtkwave,
	author = "Wikipedia",
	title = "{GTKWave}",
}

@misc{wiki:zerowst,
	author = "Wikipedia",
	title = "{Zero wait state}",
}


