
CAN_USB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b40  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08004c4c  08004c4c  00014c4c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004c84  08004c84  00014c84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08004c88  08004c88  00014c88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  08004c8c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00001c0c  20000010  08004c98  00020010  2**3
                  ALLOC
  7 ._user_heap_stack 00000600  20001c1c  08004c98  00021c1c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00020a0f  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000044d1  00000000  00000000  00040a44  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000072b7  00000000  00000000  00044f15  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000bc0  00000000  00000000  0004c1d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001020  00000000  00000000  0004cd90  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000800e  00000000  00000000  0004ddb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003fc3  00000000  00000000  00055dbe  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00059d81  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000021c0  00000000  00000000  00059e00  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000010 	.word	0x20000010
 8000128:	00000000 	.word	0x00000000
 800012c:	08004c34 	.word	0x08004c34

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000014 	.word	0x20000014
 8000148:	08004c34 	.word	0x08004c34

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__aeabi_frsub>:
 800015c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000160:	e002      	b.n	8000168 <__addsf3>
 8000162:	bf00      	nop

08000164 <__aeabi_fsub>:
 8000164:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000168 <__addsf3>:
 8000168:	0042      	lsls	r2, r0, #1
 800016a:	bf1f      	itttt	ne
 800016c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000170:	ea92 0f03 	teqne	r2, r3
 8000174:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000178:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800017c:	d06a      	beq.n	8000254 <__addsf3+0xec>
 800017e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000182:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000186:	bfc1      	itttt	gt
 8000188:	18d2      	addgt	r2, r2, r3
 800018a:	4041      	eorgt	r1, r0
 800018c:	4048      	eorgt	r0, r1
 800018e:	4041      	eorgt	r1, r0
 8000190:	bfb8      	it	lt
 8000192:	425b      	neglt	r3, r3
 8000194:	2b19      	cmp	r3, #25
 8000196:	bf88      	it	hi
 8000198:	4770      	bxhi	lr
 800019a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800019e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001a2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4240      	negne	r0, r0
 80001aa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001ae:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001b2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001b6:	bf18      	it	ne
 80001b8:	4249      	negne	r1, r1
 80001ba:	ea92 0f03 	teq	r2, r3
 80001be:	d03f      	beq.n	8000240 <__addsf3+0xd8>
 80001c0:	f1a2 0201 	sub.w	r2, r2, #1
 80001c4:	fa41 fc03 	asr.w	ip, r1, r3
 80001c8:	eb10 000c 	adds.w	r0, r0, ip
 80001cc:	f1c3 0320 	rsb	r3, r3, #32
 80001d0:	fa01 f103 	lsl.w	r1, r1, r3
 80001d4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001d8:	d502      	bpl.n	80001e0 <__addsf3+0x78>
 80001da:	4249      	negs	r1, r1
 80001dc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001e0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001e4:	d313      	bcc.n	800020e <__addsf3+0xa6>
 80001e6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001ea:	d306      	bcc.n	80001fa <__addsf3+0x92>
 80001ec:	0840      	lsrs	r0, r0, #1
 80001ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80001f2:	f102 0201 	add.w	r2, r2, #1
 80001f6:	2afe      	cmp	r2, #254	; 0xfe
 80001f8:	d251      	bcs.n	800029e <__addsf3+0x136>
 80001fa:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80001fe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000202:	bf08      	it	eq
 8000204:	f020 0001 	biceq.w	r0, r0, #1
 8000208:	ea40 0003 	orr.w	r0, r0, r3
 800020c:	4770      	bx	lr
 800020e:	0049      	lsls	r1, r1, #1
 8000210:	eb40 0000 	adc.w	r0, r0, r0
 8000214:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000218:	f1a2 0201 	sub.w	r2, r2, #1
 800021c:	d1ed      	bne.n	80001fa <__addsf3+0x92>
 800021e:	fab0 fc80 	clz	ip, r0
 8000222:	f1ac 0c08 	sub.w	ip, ip, #8
 8000226:	ebb2 020c 	subs.w	r2, r2, ip
 800022a:	fa00 f00c 	lsl.w	r0, r0, ip
 800022e:	bfaa      	itet	ge
 8000230:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000234:	4252      	neglt	r2, r2
 8000236:	4318      	orrge	r0, r3
 8000238:	bfbc      	itt	lt
 800023a:	40d0      	lsrlt	r0, r2
 800023c:	4318      	orrlt	r0, r3
 800023e:	4770      	bx	lr
 8000240:	f092 0f00 	teq	r2, #0
 8000244:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000248:	bf06      	itte	eq
 800024a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800024e:	3201      	addeq	r2, #1
 8000250:	3b01      	subne	r3, #1
 8000252:	e7b5      	b.n	80001c0 <__addsf3+0x58>
 8000254:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000258:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800025c:	bf18      	it	ne
 800025e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000262:	d021      	beq.n	80002a8 <__addsf3+0x140>
 8000264:	ea92 0f03 	teq	r2, r3
 8000268:	d004      	beq.n	8000274 <__addsf3+0x10c>
 800026a:	f092 0f00 	teq	r2, #0
 800026e:	bf08      	it	eq
 8000270:	4608      	moveq	r0, r1
 8000272:	4770      	bx	lr
 8000274:	ea90 0f01 	teq	r0, r1
 8000278:	bf1c      	itt	ne
 800027a:	2000      	movne	r0, #0
 800027c:	4770      	bxne	lr
 800027e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000282:	d104      	bne.n	800028e <__addsf3+0x126>
 8000284:	0040      	lsls	r0, r0, #1
 8000286:	bf28      	it	cs
 8000288:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800028c:	4770      	bx	lr
 800028e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000292:	bf3c      	itt	cc
 8000294:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000298:	4770      	bxcc	lr
 800029a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800029e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80002a2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002a6:	4770      	bx	lr
 80002a8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002ac:	bf16      	itet	ne
 80002ae:	4608      	movne	r0, r1
 80002b0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002b4:	4601      	movne	r1, r0
 80002b6:	0242      	lsls	r2, r0, #9
 80002b8:	bf06      	itte	eq
 80002ba:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002be:	ea90 0f01 	teqeq	r0, r1
 80002c2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_ui2f>:
 80002c8:	f04f 0300 	mov.w	r3, #0
 80002cc:	e004      	b.n	80002d8 <__aeabi_i2f+0x8>
 80002ce:	bf00      	nop

080002d0 <__aeabi_i2f>:
 80002d0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002d4:	bf48      	it	mi
 80002d6:	4240      	negmi	r0, r0
 80002d8:	ea5f 0c00 	movs.w	ip, r0
 80002dc:	bf08      	it	eq
 80002de:	4770      	bxeq	lr
 80002e0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002e4:	4601      	mov	r1, r0
 80002e6:	f04f 0000 	mov.w	r0, #0
 80002ea:	e01c      	b.n	8000326 <__aeabi_l2f+0x2a>

080002ec <__aeabi_ul2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f04f 0300 	mov.w	r3, #0
 80002f8:	e00a      	b.n	8000310 <__aeabi_l2f+0x14>
 80002fa:	bf00      	nop

080002fc <__aeabi_l2f>:
 80002fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000300:	bf08      	it	eq
 8000302:	4770      	bxeq	lr
 8000304:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000308:	d502      	bpl.n	8000310 <__aeabi_l2f+0x14>
 800030a:	4240      	negs	r0, r0
 800030c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000310:	ea5f 0c01 	movs.w	ip, r1
 8000314:	bf02      	ittt	eq
 8000316:	4684      	moveq	ip, r0
 8000318:	4601      	moveq	r1, r0
 800031a:	2000      	moveq	r0, #0
 800031c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000320:	bf08      	it	eq
 8000322:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000326:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800032a:	fabc f28c 	clz	r2, ip
 800032e:	3a08      	subs	r2, #8
 8000330:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000334:	db10      	blt.n	8000358 <__aeabi_l2f+0x5c>
 8000336:	fa01 fc02 	lsl.w	ip, r1, r2
 800033a:	4463      	add	r3, ip
 800033c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000340:	f1c2 0220 	rsb	r2, r2, #32
 8000344:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000348:	fa20 f202 	lsr.w	r2, r0, r2
 800034c:	eb43 0002 	adc.w	r0, r3, r2
 8000350:	bf08      	it	eq
 8000352:	f020 0001 	biceq.w	r0, r0, #1
 8000356:	4770      	bx	lr
 8000358:	f102 0220 	add.w	r2, r2, #32
 800035c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000360:	f1c2 0220 	rsb	r2, r2, #32
 8000364:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000368:	fa21 f202 	lsr.w	r2, r1, r2
 800036c:	eb43 0002 	adc.w	r0, r3, r2
 8000370:	bf08      	it	eq
 8000372:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000376:	4770      	bx	lr

08000378 <__aeabi_fmul>:
 8000378:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800037c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000380:	bf1e      	ittt	ne
 8000382:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000386:	ea92 0f0c 	teqne	r2, ip
 800038a:	ea93 0f0c 	teqne	r3, ip
 800038e:	d06f      	beq.n	8000470 <__aeabi_fmul+0xf8>
 8000390:	441a      	add	r2, r3
 8000392:	ea80 0c01 	eor.w	ip, r0, r1
 8000396:	0240      	lsls	r0, r0, #9
 8000398:	bf18      	it	ne
 800039a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800039e:	d01e      	beq.n	80003de <__aeabi_fmul+0x66>
 80003a0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80003a4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003a8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003ac:	fba0 3101 	umull	r3, r1, r0, r1
 80003b0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003b4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003b8:	bf3e      	ittt	cc
 80003ba:	0049      	lslcc	r1, r1, #1
 80003bc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003c0:	005b      	lslcc	r3, r3, #1
 80003c2:	ea40 0001 	orr.w	r0, r0, r1
 80003c6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003ca:	2afd      	cmp	r2, #253	; 0xfd
 80003cc:	d81d      	bhi.n	800040a <__aeabi_fmul+0x92>
 80003ce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003d2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003d6:	bf08      	it	eq
 80003d8:	f020 0001 	biceq.w	r0, r0, #1
 80003dc:	4770      	bx	lr
 80003de:	f090 0f00 	teq	r0, #0
 80003e2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003e6:	bf08      	it	eq
 80003e8:	0249      	lsleq	r1, r1, #9
 80003ea:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003ee:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003f2:	3a7f      	subs	r2, #127	; 0x7f
 80003f4:	bfc2      	ittt	gt
 80003f6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80003fa:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003fe:	4770      	bxgt	lr
 8000400:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000404:	f04f 0300 	mov.w	r3, #0
 8000408:	3a01      	subs	r2, #1
 800040a:	dc5d      	bgt.n	80004c8 <__aeabi_fmul+0x150>
 800040c:	f112 0f19 	cmn.w	r2, #25
 8000410:	bfdc      	itt	le
 8000412:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000416:	4770      	bxle	lr
 8000418:	f1c2 0200 	rsb	r2, r2, #0
 800041c:	0041      	lsls	r1, r0, #1
 800041e:	fa21 f102 	lsr.w	r1, r1, r2
 8000422:	f1c2 0220 	rsb	r2, r2, #32
 8000426:	fa00 fc02 	lsl.w	ip, r0, r2
 800042a:	ea5f 0031 	movs.w	r0, r1, rrx
 800042e:	f140 0000 	adc.w	r0, r0, #0
 8000432:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000436:	bf08      	it	eq
 8000438:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800043c:	4770      	bx	lr
 800043e:	f092 0f00 	teq	r2, #0
 8000442:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000446:	bf02      	ittt	eq
 8000448:	0040      	lsleq	r0, r0, #1
 800044a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800044e:	3a01      	subeq	r2, #1
 8000450:	d0f9      	beq.n	8000446 <__aeabi_fmul+0xce>
 8000452:	ea40 000c 	orr.w	r0, r0, ip
 8000456:	f093 0f00 	teq	r3, #0
 800045a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800045e:	bf02      	ittt	eq
 8000460:	0049      	lsleq	r1, r1, #1
 8000462:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000466:	3b01      	subeq	r3, #1
 8000468:	d0f9      	beq.n	800045e <__aeabi_fmul+0xe6>
 800046a:	ea41 010c 	orr.w	r1, r1, ip
 800046e:	e78f      	b.n	8000390 <__aeabi_fmul+0x18>
 8000470:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000474:	ea92 0f0c 	teq	r2, ip
 8000478:	bf18      	it	ne
 800047a:	ea93 0f0c 	teqne	r3, ip
 800047e:	d00a      	beq.n	8000496 <__aeabi_fmul+0x11e>
 8000480:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000484:	bf18      	it	ne
 8000486:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800048a:	d1d8      	bne.n	800043e <__aeabi_fmul+0xc6>
 800048c:	ea80 0001 	eor.w	r0, r0, r1
 8000490:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000494:	4770      	bx	lr
 8000496:	f090 0f00 	teq	r0, #0
 800049a:	bf17      	itett	ne
 800049c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80004a0:	4608      	moveq	r0, r1
 80004a2:	f091 0f00 	teqne	r1, #0
 80004a6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80004aa:	d014      	beq.n	80004d6 <__aeabi_fmul+0x15e>
 80004ac:	ea92 0f0c 	teq	r2, ip
 80004b0:	d101      	bne.n	80004b6 <__aeabi_fmul+0x13e>
 80004b2:	0242      	lsls	r2, r0, #9
 80004b4:	d10f      	bne.n	80004d6 <__aeabi_fmul+0x15e>
 80004b6:	ea93 0f0c 	teq	r3, ip
 80004ba:	d103      	bne.n	80004c4 <__aeabi_fmul+0x14c>
 80004bc:	024b      	lsls	r3, r1, #9
 80004be:	bf18      	it	ne
 80004c0:	4608      	movne	r0, r1
 80004c2:	d108      	bne.n	80004d6 <__aeabi_fmul+0x15e>
 80004c4:	ea80 0001 	eor.w	r0, r0, r1
 80004c8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004cc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004d0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004d4:	4770      	bx	lr
 80004d6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004da:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004de:	4770      	bx	lr

080004e0 <__aeabi_fdiv>:
 80004e0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004e4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004e8:	bf1e      	ittt	ne
 80004ea:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004ee:	ea92 0f0c 	teqne	r2, ip
 80004f2:	ea93 0f0c 	teqne	r3, ip
 80004f6:	d069      	beq.n	80005cc <__aeabi_fdiv+0xec>
 80004f8:	eba2 0203 	sub.w	r2, r2, r3
 80004fc:	ea80 0c01 	eor.w	ip, r0, r1
 8000500:	0249      	lsls	r1, r1, #9
 8000502:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000506:	d037      	beq.n	8000578 <__aeabi_fdiv+0x98>
 8000508:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800050c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000510:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000514:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000518:	428b      	cmp	r3, r1
 800051a:	bf38      	it	cc
 800051c:	005b      	lslcc	r3, r3, #1
 800051e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000522:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000526:	428b      	cmp	r3, r1
 8000528:	bf24      	itt	cs
 800052a:	1a5b      	subcs	r3, r3, r1
 800052c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000530:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000534:	bf24      	itt	cs
 8000536:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800053a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800053e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000542:	bf24      	itt	cs
 8000544:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000548:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800054c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000550:	bf24      	itt	cs
 8000552:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000556:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800055a:	011b      	lsls	r3, r3, #4
 800055c:	bf18      	it	ne
 800055e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000562:	d1e0      	bne.n	8000526 <__aeabi_fdiv+0x46>
 8000564:	2afd      	cmp	r2, #253	; 0xfd
 8000566:	f63f af50 	bhi.w	800040a <__aeabi_fmul+0x92>
 800056a:	428b      	cmp	r3, r1
 800056c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000570:	bf08      	it	eq
 8000572:	f020 0001 	biceq.w	r0, r0, #1
 8000576:	4770      	bx	lr
 8000578:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800057c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000580:	327f      	adds	r2, #127	; 0x7f
 8000582:	bfc2      	ittt	gt
 8000584:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000588:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800058c:	4770      	bxgt	lr
 800058e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000592:	f04f 0300 	mov.w	r3, #0
 8000596:	3a01      	subs	r2, #1
 8000598:	e737      	b.n	800040a <__aeabi_fmul+0x92>
 800059a:	f092 0f00 	teq	r2, #0
 800059e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80005a2:	bf02      	ittt	eq
 80005a4:	0040      	lsleq	r0, r0, #1
 80005a6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80005aa:	3a01      	subeq	r2, #1
 80005ac:	d0f9      	beq.n	80005a2 <__aeabi_fdiv+0xc2>
 80005ae:	ea40 000c 	orr.w	r0, r0, ip
 80005b2:	f093 0f00 	teq	r3, #0
 80005b6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005ba:	bf02      	ittt	eq
 80005bc:	0049      	lsleq	r1, r1, #1
 80005be:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005c2:	3b01      	subeq	r3, #1
 80005c4:	d0f9      	beq.n	80005ba <__aeabi_fdiv+0xda>
 80005c6:	ea41 010c 	orr.w	r1, r1, ip
 80005ca:	e795      	b.n	80004f8 <__aeabi_fdiv+0x18>
 80005cc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005d0:	ea92 0f0c 	teq	r2, ip
 80005d4:	d108      	bne.n	80005e8 <__aeabi_fdiv+0x108>
 80005d6:	0242      	lsls	r2, r0, #9
 80005d8:	f47f af7d 	bne.w	80004d6 <__aeabi_fmul+0x15e>
 80005dc:	ea93 0f0c 	teq	r3, ip
 80005e0:	f47f af70 	bne.w	80004c4 <__aeabi_fmul+0x14c>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e776      	b.n	80004d6 <__aeabi_fmul+0x15e>
 80005e8:	ea93 0f0c 	teq	r3, ip
 80005ec:	d104      	bne.n	80005f8 <__aeabi_fdiv+0x118>
 80005ee:	024b      	lsls	r3, r1, #9
 80005f0:	f43f af4c 	beq.w	800048c <__aeabi_fmul+0x114>
 80005f4:	4608      	mov	r0, r1
 80005f6:	e76e      	b.n	80004d6 <__aeabi_fmul+0x15e>
 80005f8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80005fc:	bf18      	it	ne
 80005fe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000602:	d1ca      	bne.n	800059a <__aeabi_fdiv+0xba>
 8000604:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000608:	f47f af5c 	bne.w	80004c4 <__aeabi_fmul+0x14c>
 800060c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000610:	f47f af3c 	bne.w	800048c <__aeabi_fmul+0x114>
 8000614:	e75f      	b.n	80004d6 <__aeabi_fmul+0x15e>
 8000616:	bf00      	nop

08000618 <__gesf2>:
 8000618:	f04f 3cff 	mov.w	ip, #4294967295
 800061c:	e006      	b.n	800062c <__cmpsf2+0x4>
 800061e:	bf00      	nop

08000620 <__lesf2>:
 8000620:	f04f 0c01 	mov.w	ip, #1
 8000624:	e002      	b.n	800062c <__cmpsf2+0x4>
 8000626:	bf00      	nop

08000628 <__cmpsf2>:
 8000628:	f04f 0c01 	mov.w	ip, #1
 800062c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000630:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000634:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000638:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800063c:	bf18      	it	ne
 800063e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000642:	d011      	beq.n	8000668 <__cmpsf2+0x40>
 8000644:	b001      	add	sp, #4
 8000646:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800064a:	bf18      	it	ne
 800064c:	ea90 0f01 	teqne	r0, r1
 8000650:	bf58      	it	pl
 8000652:	ebb2 0003 	subspl.w	r0, r2, r3
 8000656:	bf88      	it	hi
 8000658:	17c8      	asrhi	r0, r1, #31
 800065a:	bf38      	it	cc
 800065c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000660:	bf18      	it	ne
 8000662:	f040 0001 	orrne.w	r0, r0, #1
 8000666:	4770      	bx	lr
 8000668:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800066c:	d102      	bne.n	8000674 <__cmpsf2+0x4c>
 800066e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000672:	d105      	bne.n	8000680 <__cmpsf2+0x58>
 8000674:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000678:	d1e4      	bne.n	8000644 <__cmpsf2+0x1c>
 800067a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800067e:	d0e1      	beq.n	8000644 <__cmpsf2+0x1c>
 8000680:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop

08000688 <__aeabi_cfrcmple>:
 8000688:	4684      	mov	ip, r0
 800068a:	4608      	mov	r0, r1
 800068c:	4661      	mov	r1, ip
 800068e:	e7ff      	b.n	8000690 <__aeabi_cfcmpeq>

08000690 <__aeabi_cfcmpeq>:
 8000690:	b50f      	push	{r0, r1, r2, r3, lr}
 8000692:	f7ff ffc9 	bl	8000628 <__cmpsf2>
 8000696:	2800      	cmp	r0, #0
 8000698:	bf48      	it	mi
 800069a:	f110 0f00 	cmnmi.w	r0, #0
 800069e:	bd0f      	pop	{r0, r1, r2, r3, pc}

080006a0 <__aeabi_fcmpeq>:
 80006a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a4:	f7ff fff4 	bl	8000690 <__aeabi_cfcmpeq>
 80006a8:	bf0c      	ite	eq
 80006aa:	2001      	moveq	r0, #1
 80006ac:	2000      	movne	r0, #0
 80006ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b2:	bf00      	nop

080006b4 <__aeabi_fcmplt>:
 80006b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006b8:	f7ff ffea 	bl	8000690 <__aeabi_cfcmpeq>
 80006bc:	bf34      	ite	cc
 80006be:	2001      	movcc	r0, #1
 80006c0:	2000      	movcs	r0, #0
 80006c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006c6:	bf00      	nop

080006c8 <__aeabi_fcmple>:
 80006c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006cc:	f7ff ffe0 	bl	8000690 <__aeabi_cfcmpeq>
 80006d0:	bf94      	ite	ls
 80006d2:	2001      	movls	r0, #1
 80006d4:	2000      	movhi	r0, #0
 80006d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006da:	bf00      	nop

080006dc <__aeabi_fcmpge>:
 80006dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e0:	f7ff ffd2 	bl	8000688 <__aeabi_cfrcmple>
 80006e4:	bf94      	ite	ls
 80006e6:	2001      	movls	r0, #1
 80006e8:	2000      	movhi	r0, #0
 80006ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ee:	bf00      	nop

080006f0 <__aeabi_fcmpgt>:
 80006f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006f4:	f7ff ffc8 	bl	8000688 <__aeabi_cfrcmple>
 80006f8:	bf34      	ite	cc
 80006fa:	2001      	movcc	r0, #1
 80006fc:	2000      	movcs	r0, #0
 80006fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000702:	bf00      	nop

08000704 <__aeabi_f2uiz>:
 8000704:	0042      	lsls	r2, r0, #1
 8000706:	d20e      	bcs.n	8000726 <__aeabi_f2uiz+0x22>
 8000708:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800070c:	d30b      	bcc.n	8000726 <__aeabi_f2uiz+0x22>
 800070e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000712:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000716:	d409      	bmi.n	800072c <__aeabi_f2uiz+0x28>
 8000718:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800071c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000720:	fa23 f002 	lsr.w	r0, r3, r2
 8000724:	4770      	bx	lr
 8000726:	f04f 0000 	mov.w	r0, #0
 800072a:	4770      	bx	lr
 800072c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000730:	d101      	bne.n	8000736 <__aeabi_f2uiz+0x32>
 8000732:	0242      	lsls	r2, r0, #9
 8000734:	d102      	bne.n	800073c <__aeabi_f2uiz+0x38>
 8000736:	f04f 30ff 	mov.w	r0, #4294967295
 800073a:	4770      	bx	lr
 800073c:	f04f 0000 	mov.w	r0, #0
 8000740:	4770      	bx	lr
 8000742:	bf00      	nop

08000744 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000744:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000746:	4b0e      	ldr	r3, [pc, #56]	; (8000780 <HAL_InitTick+0x3c>)
{
 8000748:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800074a:	7818      	ldrb	r0, [r3, #0]
 800074c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000750:	fbb3 f3f0 	udiv	r3, r3, r0
 8000754:	4a0b      	ldr	r2, [pc, #44]	; (8000784 <HAL_InitTick+0x40>)
 8000756:	6810      	ldr	r0, [r2, #0]
 8000758:	fbb0 f0f3 	udiv	r0, r0, r3
 800075c:	f000 fbfe 	bl	8000f5c <HAL_SYSTICK_Config>
 8000760:	4604      	mov	r4, r0
 8000762:	b958      	cbnz	r0, 800077c <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000764:	2d0f      	cmp	r5, #15
 8000766:	d809      	bhi.n	800077c <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000768:	4602      	mov	r2, r0
 800076a:	4629      	mov	r1, r5
 800076c:	f04f 30ff 	mov.w	r0, #4294967295
 8000770:	f000 fba6 	bl	8000ec0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000774:	4b04      	ldr	r3, [pc, #16]	; (8000788 <HAL_InitTick+0x44>)
 8000776:	4620      	mov	r0, r4
 8000778:	601d      	str	r5, [r3, #0]
 800077a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800077c:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800077e:	bd38      	pop	{r3, r4, r5, pc}
 8000780:	20000000 	.word	0x20000000
 8000784:	20000008 	.word	0x20000008
 8000788:	20000004 	.word	0x20000004

0800078c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800078c:	4a07      	ldr	r2, [pc, #28]	; (80007ac <HAL_Init+0x20>)
{
 800078e:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000790:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000792:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000794:	f043 0310 	orr.w	r3, r3, #16
 8000798:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800079a:	f000 fb7f 	bl	8000e9c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800079e:	2000      	movs	r0, #0
 80007a0:	f7ff ffd0 	bl	8000744 <HAL_InitTick>
  HAL_MspInit();
 80007a4:	f003 ffc4 	bl	8004730 <HAL_MspInit>
}
 80007a8:	2000      	movs	r0, #0
 80007aa:	bd08      	pop	{r3, pc}
 80007ac:	40022000 	.word	0x40022000

080007b0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80007b0:	4a03      	ldr	r2, [pc, #12]	; (80007c0 <HAL_IncTick+0x10>)
 80007b2:	4b04      	ldr	r3, [pc, #16]	; (80007c4 <HAL_IncTick+0x14>)
 80007b4:	6811      	ldr	r1, [r2, #0]
 80007b6:	781b      	ldrb	r3, [r3, #0]
 80007b8:	440b      	add	r3, r1
 80007ba:	6013      	str	r3, [r2, #0]
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	2000007c 	.word	0x2000007c
 80007c4:	20000000 	.word	0x20000000

080007c8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80007c8:	4b01      	ldr	r3, [pc, #4]	; (80007d0 <HAL_GetTick+0x8>)
 80007ca:	6818      	ldr	r0, [r3, #0]
}
 80007cc:	4770      	bx	lr
 80007ce:	bf00      	nop
 80007d0:	2000007c 	.word	0x2000007c

080007d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80007d4:	b538      	push	{r3, r4, r5, lr}
 80007d6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80007d8:	f7ff fff6 	bl	80007c8 <HAL_GetTick>
 80007dc:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80007de:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80007e0:	bf1e      	ittt	ne
 80007e2:	4b04      	ldrne	r3, [pc, #16]	; (80007f4 <HAL_Delay+0x20>)
 80007e4:	781b      	ldrbne	r3, [r3, #0]
 80007e6:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80007e8:	f7ff ffee 	bl	80007c8 <HAL_GetTick>
 80007ec:	1b40      	subs	r0, r0, r5
 80007ee:	4284      	cmp	r4, r0
 80007f0:	d8fa      	bhi.n	80007e8 <HAL_Delay+0x14>
  {
  }
}
 80007f2:	bd38      	pop	{r3, r4, r5, pc}
 80007f4:	20000000 	.word	0x20000000

080007f8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80007f8:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80007fa:	4604      	mov	r4, r0
 80007fc:	2800      	cmp	r0, #0
 80007fe:	d06e      	beq.n	80008de <HAL_CAN_Init+0xe6>
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

  if (hcan->State == HAL_CAN_STATE_RESET)
 8000800:	f890 3020 	ldrb.w	r3, [r0, #32]
 8000804:	b90b      	cbnz	r3, 800080a <HAL_CAN_Init+0x12>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000806:	f003 fa4d 	bl	8003ca4 <HAL_CAN_MspInit>
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800080a:	6822      	ldr	r2, [r4, #0]
 800080c:	6813      	ldr	r3, [r2, #0]
 800080e:	f023 0302 	bic.w	r3, r3, #2
 8000812:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000814:	f7ff ffd8 	bl	80007c8 <HAL_GetTick>
 8000818:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800081a:	6823      	ldr	r3, [r4, #0]
 800081c:	685a      	ldr	r2, [r3, #4]
 800081e:	0791      	lsls	r1, r2, #30
 8000820:	d451      	bmi.n	80008c6 <HAL_CAN_Init+0xce>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000822:	681a      	ldr	r2, [r3, #0]
 8000824:	f042 0201 	orr.w	r2, r2, #1
 8000828:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800082a:	f7ff ffcd 	bl	80007c8 <HAL_GetTick>
 800082e:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000830:	6823      	ldr	r3, [r4, #0]
 8000832:	685a      	ldr	r2, [r3, #4]
 8000834:	07d2      	lsls	r2, r2, #31
 8000836:	d554      	bpl.n	80008e2 <HAL_CAN_Init+0xea>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000838:	7e22      	ldrb	r2, [r4, #24]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800083a:	2000      	movs	r0, #0
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800083c:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800083e:	681a      	ldr	r2, [r3, #0]
 8000840:	bf0c      	ite	eq
 8000842:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000846:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 800084a:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoBusOff == ENABLE)
 800084c:	7e62      	ldrb	r2, [r4, #25]
 800084e:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000850:	681a      	ldr	r2, [r3, #0]
 8000852:	bf0c      	ite	eq
 8000854:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000858:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 800085c:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoWakeUp == ENABLE)
 800085e:	7ea2      	ldrb	r2, [r4, #26]
 8000860:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000862:	681a      	ldr	r2, [r3, #0]
 8000864:	bf0c      	ite	eq
 8000866:	f042 0220 	orreq.w	r2, r2, #32
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800086a:	f022 0220 	bicne.w	r2, r2, #32
 800086e:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000870:	7ee2      	ldrb	r2, [r4, #27]
 8000872:	2a01      	cmp	r2, #1
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000874:	681a      	ldr	r2, [r3, #0]
 8000876:	bf0c      	ite	eq
 8000878:	f022 0210 	biceq.w	r2, r2, #16
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800087c:	f042 0210 	orrne.w	r2, r2, #16
 8000880:	601a      	str	r2, [r3, #0]
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000882:	7f22      	ldrb	r2, [r4, #28]
 8000884:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000886:	681a      	ldr	r2, [r3, #0]
 8000888:	bf0c      	ite	eq
 800088a:	f042 0208 	orreq.w	r2, r2, #8
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800088e:	f022 0208 	bicne.w	r2, r2, #8
 8000892:	601a      	str	r2, [r3, #0]
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000894:	7f62      	ldrb	r2, [r4, #29]
 8000896:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000898:	681a      	ldr	r2, [r3, #0]
 800089a:	bf0c      	ite	eq
 800089c:	f042 0204 	orreq.w	r2, r2, #4
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80008a0:	f022 0204 	bicne.w	r2, r2, #4
 80008a4:	601a      	str	r2, [r3, #0]
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80008a6:	68e1      	ldr	r1, [r4, #12]
 80008a8:	68a2      	ldr	r2, [r4, #8]
 80008aa:	430a      	orrs	r2, r1
 80008ac:	6921      	ldr	r1, [r4, #16]
 80008ae:	430a      	orrs	r2, r1
 80008b0:	6961      	ldr	r1, [r4, #20]
 80008b2:	430a      	orrs	r2, r1
 80008b4:	6861      	ldr	r1, [r4, #4]
 80008b6:	3901      	subs	r1, #1
 80008b8:	430a      	orrs	r2, r1
 80008ba:	61da      	str	r2, [r3, #28]

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80008bc:	2301      	movs	r3, #1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80008be:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 80008c0:	f884 3020 	strb.w	r3, [r4, #32]

  /* Return function status */
  return HAL_OK;
 80008c4:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80008c6:	f7ff ff7f 	bl	80007c8 <HAL_GetTick>
 80008ca:	1b40      	subs	r0, r0, r5
 80008cc:	280a      	cmp	r0, #10
 80008ce:	d9a4      	bls.n	800081a <HAL_CAN_Init+0x22>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80008d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80008d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008d6:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 80008d8:	2305      	movs	r3, #5
 80008da:	f884 3020 	strb.w	r3, [r4, #32]
    return HAL_ERROR;
 80008de:	2001      	movs	r0, #1
}
 80008e0:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80008e2:	f7ff ff71 	bl	80007c8 <HAL_GetTick>
 80008e6:	1b40      	subs	r0, r0, r5
 80008e8:	280a      	cmp	r0, #10
 80008ea:	d9a1      	bls.n	8000830 <HAL_CAN_Init+0x38>
 80008ec:	e7f0      	b.n	80008d0 <HAL_CAN_Init+0xd8>

080008ee <HAL_CAN_ConfigFilter>:
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
  HAL_CAN_StateTypeDef state = hcan->State;
 80008ee:	f890 3020 	ldrb.w	r3, [r0, #32]
{
 80008f2:	b570      	push	{r4, r5, r6, lr}

  if ((state == HAL_CAN_STATE_READY) ||
 80008f4:	3b01      	subs	r3, #1
 80008f6:	2b01      	cmp	r3, #1
 80008f8:	d85f      	bhi.n	80009ba <HAL_CAN_ConfigFilter+0xcc>
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80008fa:	2401      	movs	r4, #1
  CAN_TypeDef *can_ip = hcan->Instance;
 80008fc:	6803      	ldr	r3, [r0, #0]
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80008fe:	6948      	ldr	r0, [r1, #20]
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000900:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000904:	f042 0201 	orr.w	r2, r2, #1
 8000908:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800090c:	f000 021f 	and.w	r2, r0, #31
 8000910:	fa04 f202 	lsl.w	r2, r4, r2

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000914:	43d4      	mvns	r4, r2
 8000916:	f8d3 521c 	ldr.w	r5, [r3, #540]	; 0x21c
 800091a:	4025      	ands	r5, r4
 800091c:	f8c3 521c 	str.w	r5, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000920:	69cd      	ldr	r5, [r1, #28]
 8000922:	bb85      	cbnz	r5, 8000986 <HAL_CAN_ConfigFilter+0x98>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000924:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000928:	68ce      	ldr	r6, [r1, #12]
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800092a:	4025      	ands	r5, r4
 800092c:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000930:	888d      	ldrh	r5, [r1, #4]
 8000932:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000936:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800093a:	f8c0 5240 	str.w	r5, [r0, #576]	; 0x240

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800093e:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000940:	880d      	ldrh	r5, [r1, #0]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000942:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000946:	f8c0 5244 	str.w	r5, [r0, #580]	; 0x244
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800094a:	6988      	ldr	r0, [r1, #24]
 800094c:	bb68      	cbnz	r0, 80009aa <HAL_CAN_ConfigFilter+0xbc>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800094e:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
 8000952:	4020      	ands	r0, r4
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000954:	f8c3 0204 	str.w	r0, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000958:	6908      	ldr	r0, [r1, #16]
 800095a:	bb50      	cbnz	r0, 80009b2 <HAL_CAN_ConfigFilter+0xc4>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800095c:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 8000960:	4020      	ands	r0, r4
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000962:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000966:	6a09      	ldr	r1, [r1, #32]

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);

    /* Return function status */
    return HAL_OK;
 8000968:	2000      	movs	r0, #0
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800096a:	2901      	cmp	r1, #1
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800096c:	bf02      	ittt	eq
 800096e:	f8d3 121c 	ldreq.w	r1, [r3, #540]	; 0x21c
 8000972:	430a      	orreq	r2, r1
 8000974:	f8c3 221c 	streq.w	r2, [r3, #540]	; 0x21c
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000978:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800097c:	f022 0201 	bic.w	r2, r2, #1
 8000980:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    return HAL_OK;
 8000984:	bd70      	pop	{r4, r5, r6, pc}
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000986:	2d01      	cmp	r5, #1
 8000988:	d1df      	bne.n	800094a <HAL_CAN_ConfigFilter+0x5c>
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800098a:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800098e:	680e      	ldr	r6, [r1, #0]
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000990:	4315      	orrs	r5, r2
 8000992:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000996:	888d      	ldrh	r5, [r1, #4]
 8000998:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800099c:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80009a0:	f8c0 5240 	str.w	r5, [r0, #576]	; 0x240
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80009a4:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80009a6:	898d      	ldrh	r5, [r1, #12]
 80009a8:	e7cb      	b.n	8000942 <HAL_CAN_ConfigFilter+0x54>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80009aa:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
 80009ae:	4310      	orrs	r0, r2
 80009b0:	e7d0      	b.n	8000954 <HAL_CAN_ConfigFilter+0x66>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80009b2:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 80009b6:	4310      	orrs	r0, r2
 80009b8:	e7d3      	b.n	8000962 <HAL_CAN_ConfigFilter+0x74>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80009ba:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80009bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80009c0:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80009c2:	2001      	movs	r0, #1
  }
}
 80009c4:	bd70      	pop	{r4, r5, r6, pc}

080009c6 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80009c6:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80009c8:	f890 3020 	ldrb.w	r3, [r0, #32]
{
 80009cc:	4604      	mov	r4, r0
  if (hcan->State == HAL_CAN_STATE_READY)
 80009ce:	2b01      	cmp	r3, #1
 80009d0:	d11f      	bne.n	8000a12 <HAL_CAN_Start+0x4c>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80009d2:	2302      	movs	r3, #2

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80009d4:	6802      	ldr	r2, [r0, #0]
    hcan->State = HAL_CAN_STATE_LISTENING;
 80009d6:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80009da:	6813      	ldr	r3, [r2, #0]
 80009dc:	f023 0301 	bic.w	r3, r3, #1
 80009e0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80009e2:	f7ff fef1 	bl	80007c8 <HAL_GetTick>
 80009e6:	4605      	mov	r5, r0

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80009e8:	6823      	ldr	r3, [r4, #0]
 80009ea:	6858      	ldr	r0, [r3, #4]
 80009ec:	f010 0001 	ands.w	r0, r0, #1
 80009f0:	d101      	bne.n	80009f6 <HAL_CAN_Start+0x30>
        return HAL_ERROR;
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80009f2:	6260      	str	r0, [r4, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80009f4:	bd38      	pop	{r3, r4, r5, pc}
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80009f6:	f7ff fee7 	bl	80007c8 <HAL_GetTick>
 80009fa:	1b40      	subs	r0, r0, r5
 80009fc:	280a      	cmp	r0, #10
 80009fe:	d9f3      	bls.n	80009e8 <HAL_CAN_Start+0x22>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000a00:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000a02:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a06:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 8000a08:	2305      	movs	r3, #5
 8000a0a:	f884 3020 	strb.w	r3, [r4, #32]
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;

    return HAL_ERROR;
 8000a0e:	2001      	movs	r0, #1
  }
}
 8000a10:	bd38      	pop	{r3, r4, r5, pc}
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000a12:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000a14:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000a18:	6243      	str	r3, [r0, #36]	; 0x24
 8000a1a:	e7f8      	b.n	8000a0e <HAL_CAN_Start+0x48>

08000a1c <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 8000a1c:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 8000a1e:	f890 3020 	ldrb.w	r3, [r0, #32]
{
 8000a22:	4604      	mov	r4, r0
  if (hcan->State == HAL_CAN_STATE_LISTENING)
 8000a24:	2b02      	cmp	r3, #2
 8000a26:	d122      	bne.n	8000a6e <HAL_CAN_Stop+0x52>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000a28:	6802      	ldr	r2, [r0, #0]
 8000a2a:	6813      	ldr	r3, [r2, #0]
 8000a2c:	f043 0301 	orr.w	r3, r3, #1
 8000a30:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000a32:	f7ff fec9 	bl	80007c8 <HAL_GetTick>
 8000a36:	4605      	mov	r5, r0

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000a38:	6823      	ldr	r3, [r4, #0]
 8000a3a:	685a      	ldr	r2, [r3, #4]
 8000a3c:	07d2      	lsls	r2, r2, #31
 8000a3e:	d508      	bpl.n	8000a52 <HAL_CAN_Stop+0x36>
        return HAL_ERROR;
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000a40:	681a      	ldr	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;

    /* Return function status */
    return HAL_OK;
 8000a42:	2000      	movs	r0, #0
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000a44:	f022 0202 	bic.w	r2, r2, #2
 8000a48:	601a      	str	r2, [r3, #0]
    hcan->State = HAL_CAN_STATE_READY;
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	f884 3020 	strb.w	r3, [r4, #32]
    return HAL_OK;
 8000a50:	bd38      	pop	{r3, r4, r5, pc}
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000a52:	f7ff feb9 	bl	80007c8 <HAL_GetTick>
 8000a56:	1b40      	subs	r0, r0, r5
 8000a58:	280a      	cmp	r0, #10
 8000a5a:	d9ed      	bls.n	8000a38 <HAL_CAN_Stop+0x1c>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000a5c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000a5e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a62:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 8000a64:	2305      	movs	r3, #5
 8000a66:	f884 3020 	strb.w	r3, [r4, #32]
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;

    return HAL_ERROR;
 8000a6a:	2001      	movs	r0, #1
  }
}
 8000a6c:	bd38      	pop	{r3, r4, r5, pc}
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 8000a6e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000a70:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000a74:	6243      	str	r3, [r0, #36]	; 0x24
 8000a76:	e7f8      	b.n	8000a6a <HAL_CAN_Stop+0x4e>

08000a78 <HAL_CAN_DeInit>:
{
 8000a78:	b510      	push	{r4, lr}
  if (hcan == NULL)
 8000a7a:	4604      	mov	r4, r0
 8000a7c:	b170      	cbz	r0, 8000a9c <HAL_CAN_DeInit+0x24>
  (void)HAL_CAN_Stop(hcan);
 8000a7e:	f7ff ffcd 	bl	8000a1c <HAL_CAN_Stop>
  HAL_CAN_MspDeInit(hcan);
 8000a82:	4620      	mov	r0, r4
 8000a84:	f003 f962 	bl	8003d4c <HAL_CAN_MspDeInit>
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000a88:	2000      	movs	r0, #0
  SET_BIT(hcan->Instance->MCR, CAN_MCR_RESET);
 8000a8a:	6822      	ldr	r2, [r4, #0]
 8000a8c:	6813      	ldr	r3, [r2, #0]
 8000a8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000a92:	6013      	str	r3, [r2, #0]
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000a94:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_RESET;
 8000a96:	f884 0020 	strb.w	r0, [r4, #32]
  return HAL_OK;
 8000a9a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000a9c:	2001      	movs	r0, #1
}
 8000a9e:	bd10      	pop	{r4, pc}

08000aa0 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8000aa0:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000aa2:	f890 5020 	ldrb.w	r5, [r0, #32]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000aa6:	6806      	ldr	r6, [r0, #0]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8000aa8:	3d01      	subs	r5, #1
 8000aaa:	2d01      	cmp	r5, #1
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000aac:	68b4      	ldr	r4, [r6, #8]
  if ((state == HAL_CAN_STATE_READY) ||
 8000aae:	d841      	bhi.n	8000b34 <HAL_CAN_AddTxMessage+0x94>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000ab0:	f014 5fe0 	tst.w	r4, #469762048	; 0x1c000000
 8000ab4:	d03a      	beq.n	8000b2c <HAL_CAN_AddTxMessage+0x8c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
        ((tsr & CAN_TSR_TME2) != 0U))
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000ab6:	f3c4 6401 	ubfx	r4, r4, #24, #2

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8000aba:	2c03      	cmp	r4, #3
 8000abc:	f04f 0501 	mov.w	r5, #1
 8000ac0:	d105      	bne.n	8000ace <HAL_CAN_AddTxMessage+0x2e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8000ac2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000ac4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000ac8:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8000aca:	2001      	movs	r0, #1
  }
}
 8000acc:	bdf0      	pop	{r4, r5, r6, r7, pc}
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8000ace:	40a5      	lsls	r5, r4
 8000ad0:	601d      	str	r5, [r3, #0]
      if (pHeader->IDE == CAN_ID_STD)
 8000ad2:	6888      	ldr	r0, [r1, #8]
 8000ad4:	68cf      	ldr	r7, [r1, #12]
 8000ad6:	f104 0318 	add.w	r3, r4, #24
 8000ada:	bb10      	cbnz	r0, 8000b22 <HAL_CAN_AddTxMessage+0x82>
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000adc:	6808      	ldr	r0, [r1, #0]
 8000ade:	ea47 5040 	orr.w	r0, r7, r0, lsl #21
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000ae2:	011b      	lsls	r3, r3, #4
 8000ae4:	50f0      	str	r0, [r6, r3]
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8000ae6:	6908      	ldr	r0, [r1, #16]
 8000ae8:	0124      	lsls	r4, r4, #4
      if (pHeader->TransmitGlobalTime == ENABLE)
 8000aea:	7d09      	ldrb	r1, [r1, #20]
 8000aec:	1933      	adds	r3, r6, r4
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8000aee:	f8c3 0184 	str.w	r0, [r3, #388]	; 0x184
      if (pHeader->TransmitGlobalTime == ENABLE)
 8000af2:	2901      	cmp	r1, #1
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8000af4:	bf08      	it	eq
 8000af6:	f8d3 1184 	ldreq.w	r1, [r3, #388]	; 0x184
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8000afa:	4434      	add	r4, r6
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8000afc:	bf04      	itt	eq
 8000afe:	f441 7180 	orreq.w	r1, r1, #256	; 0x100
 8000b02:	f8c3 1184 	streq.w	r1, [r3, #388]	; 0x184
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8000b06:	6851      	ldr	r1, [r2, #4]
      return HAL_OK;
 8000b08:	2000      	movs	r0, #0
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8000b0a:	f8c4 118c 	str.w	r1, [r4, #396]	; 0x18c
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8000b0e:	6812      	ldr	r2, [r2, #0]
 8000b10:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8000b14:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 8000b18:	f042 0201 	orr.w	r2, r2, #1
 8000b1c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
      return HAL_OK;
 8000b20:	bdf0      	pop	{r4, r5, r6, r7, pc}
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000b22:	684d      	ldr	r5, [r1, #4]
                                                           pHeader->IDE |
 8000b24:	4338      	orrs	r0, r7
 8000b26:	ea40 00c5 	orr.w	r0, r0, r5, lsl #3
 8000b2a:	e7da      	b.n	8000ae2 <HAL_CAN_AddTxMessage+0x42>
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000b2c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000b2e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000b32:	e7c9      	b.n	8000ac8 <HAL_CAN_AddTxMessage+0x28>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000b34:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000b36:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b3a:	e7c5      	b.n	8000ac8 <HAL_CAN_AddTxMessage+0x28>

08000b3c <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8000b3c:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_CAN_StateTypeDef state = hcan->State;
 8000b3e:	f890 4020 	ldrb.w	r4, [r0, #32]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8000b42:	3c01      	subs	r4, #1
 8000b44:	2c01      	cmp	r4, #1
 8000b46:	d86b      	bhi.n	8000c20 <HAL_CAN_GetRxMessage+0xe4>
 8000b48:	6806      	ldr	r6, [r0, #0]
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000b4a:	b941      	cbnz	r1, 8000b5e <HAL_CAN_GetRxMessage+0x22>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8000b4c:	68f4      	ldr	r4, [r6, #12]
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8000b4e:	07a4      	lsls	r4, r4, #30
 8000b50:	d107      	bne.n	8000b62 <HAL_CAN_GetRxMessage+0x26>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000b52:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000b54:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000b58:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8000b5a:	2001      	movs	r0, #1
  }
}
 8000b5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8000b5e:	6934      	ldr	r4, [r6, #16]
 8000b60:	e7f5      	b.n	8000b4e <HAL_CAN_GetRxMessage+0x12>
 8000b62:	010c      	lsls	r4, r1, #4
 8000b64:	1935      	adds	r5, r6, r4
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8000b66:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 8000b6a:	f007 0704 	and.w	r7, r7, #4
 8000b6e:	6097      	str	r7, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8000b70:	2f00      	cmp	r7, #0
 8000b72:	d14b      	bne.n	8000c0c <HAL_CAN_GetRxMessage+0xd0>
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8000b74:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 8000b78:	0d7f      	lsrs	r7, r7, #21
 8000b7a:	6017      	str	r7, [r2, #0]
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 8000b7c:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8000b80:	4426      	add	r6, r4
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 8000b82:	f3c7 0740 	ubfx	r7, r7, #1, #1
 8000b86:	60d7      	str	r7, [r2, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8000b88:	f8d5 71b4 	ldr.w	r7, [r5, #436]	; 0x1b4
 8000b8c:	f007 070f 	and.w	r7, r7, #15
 8000b90:	6117      	str	r7, [r2, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000b92:	f8d5 71b4 	ldr.w	r7, [r5, #436]	; 0x1b4
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000b96:	f8d5 51b4 	ldr.w	r5, [r5, #436]	; 0x1b4
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000b9a:	f3c7 2707 	ubfx	r7, r7, #8, #8
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000b9e:	0c2d      	lsrs	r5, r5, #16
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000ba0:	6197      	str	r7, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000ba2:	6155      	str	r5, [r2, #20]
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8000ba4:	f8d6 21b8 	ldr.w	r2, [r6, #440]	; 0x1b8
 8000ba8:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8000baa:	6802      	ldr	r2, [r0, #0]
 8000bac:	4422      	add	r2, r4
 8000bae:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8000bb2:	0a12      	lsrs	r2, r2, #8
 8000bb4:	705a      	strb	r2, [r3, #1]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8000bb6:	6802      	ldr	r2, [r0, #0]
 8000bb8:	4422      	add	r2, r4
 8000bba:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8000bbe:	0c12      	lsrs	r2, r2, #16
 8000bc0:	709a      	strb	r2, [r3, #2]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8000bc2:	6802      	ldr	r2, [r0, #0]
 8000bc4:	4422      	add	r2, r4
 8000bc6:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8000bca:	0e12      	lsrs	r2, r2, #24
 8000bcc:	70da      	strb	r2, [r3, #3]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8000bce:	6802      	ldr	r2, [r0, #0]
 8000bd0:	4422      	add	r2, r4
 8000bd2:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8000bd6:	711a      	strb	r2, [r3, #4]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8000bd8:	6802      	ldr	r2, [r0, #0]
 8000bda:	4422      	add	r2, r4
 8000bdc:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8000be0:	0a12      	lsrs	r2, r2, #8
 8000be2:	715a      	strb	r2, [r3, #5]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8000be4:	6802      	ldr	r2, [r0, #0]
 8000be6:	4422      	add	r2, r4
 8000be8:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8000bec:	0c12      	lsrs	r2, r2, #16
 8000bee:	719a      	strb	r2, [r3, #6]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8000bf0:	6802      	ldr	r2, [r0, #0]
 8000bf2:	4414      	add	r4, r2
 8000bf4:	f8d4 21bc 	ldr.w	r2, [r4, #444]	; 0x1bc
 8000bf8:	0e12      	lsrs	r2, r2, #24
 8000bfa:	71da      	strb	r2, [r3, #7]
 8000bfc:	6803      	ldr	r3, [r0, #0]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000bfe:	b951      	cbnz	r1, 8000c16 <HAL_CAN_GetRxMessage+0xda>
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8000c00:	68da      	ldr	r2, [r3, #12]
 8000c02:	f042 0220 	orr.w	r2, r2, #32
 8000c06:	60da      	str	r2, [r3, #12]
    return HAL_OK;
 8000c08:	2000      	movs	r0, #0
 8000c0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8000c0c:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 8000c10:	08ff      	lsrs	r7, r7, #3
 8000c12:	6057      	str	r7, [r2, #4]
 8000c14:	e7b2      	b.n	8000b7c <HAL_CAN_GetRxMessage+0x40>
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8000c16:	691a      	ldr	r2, [r3, #16]
 8000c18:	f042 0220 	orr.w	r2, r2, #32
 8000c1c:	611a      	str	r2, [r3, #16]
 8000c1e:	e7f3      	b.n	8000c08 <HAL_CAN_GetRxMessage+0xcc>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000c20:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000c22:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c26:	e797      	b.n	8000b58 <HAL_CAN_GetRxMessage+0x1c>

08000c28 <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 8000c28:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8000c2c:	3b01      	subs	r3, #1
 8000c2e:	2b01      	cmp	r3, #1
 8000c30:	d805      	bhi.n	8000c3e <HAL_CAN_ActivateNotification+0x16>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8000c32:	6802      	ldr	r2, [r0, #0]

    /* Return function status */
    return HAL_OK;
 8000c34:	2000      	movs	r0, #0
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8000c36:	6953      	ldr	r3, [r2, #20]
 8000c38:	4319      	orrs	r1, r3
 8000c3a:	6151      	str	r1, [r2, #20]
    return HAL_OK;
 8000c3c:	4770      	bx	lr
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000c3e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000c40:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c44:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8000c46:	2001      	movs	r0, #1
  }
}
 8000c48:	4770      	bx	lr

08000c4a <HAL_CAN_TxMailbox0AbortCallback>:
 8000c4a:	4770      	bx	lr

08000c4c <HAL_CAN_TxMailbox1AbortCallback>:
 8000c4c:	4770      	bx	lr

08000c4e <HAL_CAN_TxMailbox2AbortCallback>:
 8000c4e:	4770      	bx	lr

08000c50 <HAL_CAN_RxFifo0FullCallback>:
 8000c50:	4770      	bx	lr

08000c52 <HAL_CAN_RxFifo1FullCallback>:
 8000c52:	4770      	bx	lr

08000c54 <HAL_CAN_SleepCallback>:
 8000c54:	4770      	bx	lr

08000c56 <HAL_CAN_WakeUpFromRxMsgCallback>:
 8000c56:	4770      	bx	lr

08000c58 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8000c58:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8000c5c:	6803      	ldr	r3, [r0, #0]
{
 8000c5e:	4605      	mov	r5, r0
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8000c60:	695e      	ldr	r6, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8000c62:	f8d3 9004 	ldr.w	r9, [r3, #4]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8000c66:	f016 0401 	ands.w	r4, r6, #1
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8000c6a:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8000c6c:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8000c70:	f8d3 a010 	ldr.w	sl, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8000c74:	f8d3 8018 	ldr.w	r8, [r3, #24]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8000c78:	d022      	beq.n	8000cc0 <HAL_CAN_IRQHandler+0x68>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8000c7a:	f017 0401 	ands.w	r4, r7, #1
 8000c7e:	d007      	beq.n	8000c90 <HAL_CAN_IRQHandler+0x38>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8000c80:	2201      	movs	r2, #1

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8000c82:	07b9      	lsls	r1, r7, #30
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8000c84:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8000c86:	f140 80a3 	bpl.w	8000dd0 <HAL_CAN_IRQHandler+0x178>
      {
        /* Transmission Mailbox 0 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8000c8a:	f001 ffa1 	bl	8002bd0 <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8000c8e:	2400      	movs	r4, #0
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8000c90:	05fb      	lsls	r3, r7, #23
 8000c92:	d509      	bpl.n	8000ca8 <HAL_CAN_IRQHandler+0x50>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8000c94:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000c98:	682b      	ldr	r3, [r5, #0]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8000c9a:	05b8      	lsls	r0, r7, #22
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8000c9c:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8000c9e:	f140 80a5 	bpl.w	8000dec <HAL_CAN_IRQHandler+0x194>
      {
        /* Transmission Mailbox 1 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8000ca2:	4628      	mov	r0, r5
 8000ca4:	f001 ff95 	bl	8002bd2 <HAL_CAN_TxMailbox1CompleteCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8000ca8:	03fb      	lsls	r3, r7, #15
 8000caa:	d509      	bpl.n	8000cc0 <HAL_CAN_IRQHandler+0x68>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8000cac:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000cb0:	682b      	ldr	r3, [r5, #0]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8000cb2:	03b8      	lsls	r0, r7, #14
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8000cb4:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8000cb6:	f140 80a7 	bpl.w	8000e08 <HAL_CAN_IRQHandler+0x1b0>
      {
        /* Transmission Mailbox 2 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8000cba:	4628      	mov	r0, r5
 8000cbc:	f001 ff8a 	bl	8002bd4 <HAL_CAN_TxMailbox2CompleteCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8000cc0:	0733      	lsls	r3, r6, #28
 8000cc2:	d507      	bpl.n	8000cd4 <HAL_CAN_IRQHandler+0x7c>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8000cc4:	f01b 0f10 	tst.w	fp, #16
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8000cc8:	bf1f      	itttt	ne
 8000cca:	2210      	movne	r2, #16
 8000ccc:	682b      	ldrne	r3, [r5, #0]
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8000cce:	f444 7400 	orrne.w	r4, r4, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8000cd2:	60da      	strne	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8000cd4:	0777      	lsls	r7, r6, #29
 8000cd6:	d508      	bpl.n	8000cea <HAL_CAN_IRQHandler+0x92>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8000cd8:	f01b 0f08 	tst.w	fp, #8
 8000cdc:	d005      	beq.n	8000cea <HAL_CAN_IRQHandler+0x92>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8000cde:	2208      	movs	r2, #8
 8000ce0:	682b      	ldr	r3, [r5, #0]

      /* Receive FIFO 0 full Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8000ce2:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8000ce4:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 8000ce6:	f7ff ffb3 	bl	8000c50 <HAL_CAN_RxFifo0FullCallback>
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8000cea:	07b0      	lsls	r0, r6, #30
 8000cec:	d506      	bpl.n	8000cfc <HAL_CAN_IRQHandler+0xa4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8000cee:	682b      	ldr	r3, [r5, #0]
 8000cf0:	68db      	ldr	r3, [r3, #12]
 8000cf2:	0799      	lsls	r1, r3, #30
 8000cf4:	d002      	beq.n	8000cfc <HAL_CAN_IRQHandler+0xa4>
    {
      /* Receive FIFO 0 mesage pending Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8000cf6:	4628      	mov	r0, r5
 8000cf8:	f003 fa84 	bl	8004204 <HAL_CAN_RxFifo0MsgPendingCallback>
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8000cfc:	0672      	lsls	r2, r6, #25
 8000cfe:	d507      	bpl.n	8000d10 <HAL_CAN_IRQHandler+0xb8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8000d00:	f01a 0f10 	tst.w	sl, #16
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8000d04:	bf1f      	itttt	ne
 8000d06:	2210      	movne	r2, #16
 8000d08:	682b      	ldrne	r3, [r5, #0]
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8000d0a:	f444 6480 	orrne.w	r4, r4, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8000d0e:	611a      	strne	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8000d10:	06b3      	lsls	r3, r6, #26
 8000d12:	d508      	bpl.n	8000d26 <HAL_CAN_IRQHandler+0xce>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8000d14:	f01a 0f08 	tst.w	sl, #8
 8000d18:	d005      	beq.n	8000d26 <HAL_CAN_IRQHandler+0xce>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8000d1a:	2208      	movs	r2, #8
 8000d1c:	682b      	ldr	r3, [r5, #0]

      /* Receive FIFO 1 full Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8000d1e:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8000d20:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 8000d22:	f7ff ff96 	bl	8000c52 <HAL_CAN_RxFifo1FullCallback>
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8000d26:	06f7      	lsls	r7, r6, #27
 8000d28:	d506      	bpl.n	8000d38 <HAL_CAN_IRQHandler+0xe0>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8000d2a:	682b      	ldr	r3, [r5, #0]
 8000d2c:	691b      	ldr	r3, [r3, #16]
 8000d2e:	0798      	lsls	r0, r3, #30
 8000d30:	d002      	beq.n	8000d38 <HAL_CAN_IRQHandler+0xe0>
    {
      /* Receive FIFO 1 mesage pending Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8000d32:	4628      	mov	r0, r5
 8000d34:	f003 fa3e 	bl	80041b4 <HAL_CAN_RxFifo1MsgPendingCallback>
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8000d38:	03b1      	lsls	r1, r6, #14
 8000d3a:	d508      	bpl.n	8000d4e <HAL_CAN_IRQHandler+0xf6>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8000d3c:	f019 0f10 	tst.w	r9, #16
 8000d40:	d005      	beq.n	8000d4e <HAL_CAN_IRQHandler+0xf6>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8000d42:	2210      	movs	r2, #16
 8000d44:	682b      	ldr	r3, [r5, #0]

      /* Sleep Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8000d46:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8000d48:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 8000d4a:	f7ff ff83 	bl	8000c54 <HAL_CAN_SleepCallback>
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8000d4e:	03f2      	lsls	r2, r6, #15
 8000d50:	d508      	bpl.n	8000d64 <HAL_CAN_IRQHandler+0x10c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8000d52:	f019 0f08 	tst.w	r9, #8
 8000d56:	d005      	beq.n	8000d64 <HAL_CAN_IRQHandler+0x10c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8000d58:	2208      	movs	r2, #8
 8000d5a:	682b      	ldr	r3, [r5, #0]

      /* WakeUp Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8000d5c:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8000d5e:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8000d60:	f7ff ff79 	bl	8000c56 <HAL_CAN_WakeUpFromRxMsgCallback>
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8000d64:	0433      	lsls	r3, r6, #16
 8000d66:	d52a      	bpl.n	8000dbe <HAL_CAN_IRQHandler+0x166>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8000d68:	f019 0f04 	tst.w	r9, #4
 8000d6c:	682a      	ldr	r2, [r5, #0]
 8000d6e:	d024      	beq.n	8000dba <HAL_CAN_IRQHandler+0x162>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8000d70:	05f7      	lsls	r7, r6, #23
 8000d72:	d504      	bpl.n	8000d7e <HAL_CAN_IRQHandler+0x126>
 8000d74:	f018 0f01 	tst.w	r8, #1
          ((esrflags & CAN_ESR_EWGF) != 0U))
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8000d78:	bf18      	it	ne
 8000d7a:	f044 0401 	orrne.w	r4, r4, #1

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8000d7e:	05b0      	lsls	r0, r6, #22
 8000d80:	d504      	bpl.n	8000d8c <HAL_CAN_IRQHandler+0x134>
 8000d82:	f018 0f02 	tst.w	r8, #2
          ((esrflags & CAN_ESR_EPVF) != 0U))
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8000d86:	bf18      	it	ne
 8000d88:	f044 0402 	orrne.w	r4, r4, #2

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8000d8c:	0571      	lsls	r1, r6, #21
 8000d8e:	d504      	bpl.n	8000d9a <HAL_CAN_IRQHandler+0x142>
 8000d90:	f018 0f04 	tst.w	r8, #4
          ((esrflags & CAN_ESR_BOFF) != 0U))
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8000d94:	bf18      	it	ne
 8000d96:	f044 0404 	orrne.w	r4, r4, #4

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8000d9a:	0533      	lsls	r3, r6, #20
 8000d9c:	d50d      	bpl.n	8000dba <HAL_CAN_IRQHandler+0x162>
 8000d9e:	f018 0370 	ands.w	r3, r8, #112	; 0x70
 8000da2:	d00a      	beq.n	8000dba <HAL_CAN_IRQHandler+0x162>
          ((esrflags & CAN_ESR_LEC) != 0U))
      {
        switch (esrflags & CAN_ESR_LEC)
 8000da4:	2b30      	cmp	r3, #48	; 0x30
 8000da6:	d04c      	beq.n	8000e42 <HAL_CAN_IRQHandler+0x1ea>
 8000da8:	d83c      	bhi.n	8000e24 <HAL_CAN_IRQHandler+0x1cc>
 8000daa:	2b10      	cmp	r3, #16
 8000dac:	d043      	beq.n	8000e36 <HAL_CAN_IRQHandler+0x1de>
 8000dae:	2b20      	cmp	r3, #32
 8000db0:	d044      	beq.n	8000e3c <HAL_CAN_IRQHandler+0x1e4>
          default:
            break;
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8000db2:	6993      	ldr	r3, [r2, #24]
 8000db4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000db8:	6193      	str	r3, [r2, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8000dba:	2304      	movs	r3, #4
 8000dbc:	6053      	str	r3, [r2, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8000dbe:	b12c      	cbz	r4, 8000dcc <HAL_CAN_IRQHandler+0x174>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8000dc0:	6a6b      	ldr	r3, [r5, #36]	; 0x24

    /* Call Error callback function */
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8000dc2:	4628      	mov	r0, r5
    hcan->ErrorCode |= errorcode;
 8000dc4:	431c      	orrs	r4, r3
 8000dc6:	626c      	str	r4, [r5, #36]	; 0x24
    HAL_CAN_ErrorCallback(hcan);
 8000dc8:	f001 ff06 	bl	8002bd8 <HAL_CAN_ErrorCallback>
 8000dcc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8000dd0:	077a      	lsls	r2, r7, #29
 8000dd2:	d405      	bmi.n	8000de0 <HAL_CAN_IRQHandler+0x188>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8000dd4:	f017 0408 	ands.w	r4, r7, #8
 8000dd8:	d105      	bne.n	8000de6 <HAL_CAN_IRQHandler+0x18e>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8000dda:	f7ff ff36 	bl	8000c4a <HAL_CAN_TxMailbox0AbortCallback>
 8000dde:	e757      	b.n	8000c90 <HAL_CAN_IRQHandler+0x38>
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8000de0:	f44f 6400 	mov.w	r4, #2048	; 0x800
 8000de4:	e754      	b.n	8000c90 <HAL_CAN_IRQHandler+0x38>
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8000de6:	f44f 5480 	mov.w	r4, #4096	; 0x1000
 8000dea:	e751      	b.n	8000c90 <HAL_CAN_IRQHandler+0x38>
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8000dec:	0579      	lsls	r1, r7, #21
 8000dee:	d502      	bpl.n	8000df6 <HAL_CAN_IRQHandler+0x19e>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8000df0:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
 8000df4:	e758      	b.n	8000ca8 <HAL_CAN_IRQHandler+0x50>
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8000df6:	053a      	lsls	r2, r7, #20
 8000df8:	d502      	bpl.n	8000e00 <HAL_CAN_IRQHandler+0x1a8>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8000dfa:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8000dfe:	e753      	b.n	8000ca8 <HAL_CAN_IRQHandler+0x50>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8000e00:	4628      	mov	r0, r5
 8000e02:	f7ff ff23 	bl	8000c4c <HAL_CAN_TxMailbox1AbortCallback>
 8000e06:	e74f      	b.n	8000ca8 <HAL_CAN_IRQHandler+0x50>
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8000e08:	0379      	lsls	r1, r7, #13
 8000e0a:	d502      	bpl.n	8000e12 <HAL_CAN_IRQHandler+0x1ba>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8000e0c:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 8000e10:	e756      	b.n	8000cc0 <HAL_CAN_IRQHandler+0x68>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8000e12:	033a      	lsls	r2, r7, #12
 8000e14:	d502      	bpl.n	8000e1c <HAL_CAN_IRQHandler+0x1c4>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8000e16:	f444 3480 	orr.w	r4, r4, #65536	; 0x10000
 8000e1a:	e751      	b.n	8000cc0 <HAL_CAN_IRQHandler+0x68>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8000e1c:	4628      	mov	r0, r5
 8000e1e:	f7ff ff16 	bl	8000c4e <HAL_CAN_TxMailbox2AbortCallback>
 8000e22:	e74d      	b.n	8000cc0 <HAL_CAN_IRQHandler+0x68>
        switch (esrflags & CAN_ESR_LEC)
 8000e24:	2b50      	cmp	r3, #80	; 0x50
 8000e26:	d00f      	beq.n	8000e48 <HAL_CAN_IRQHandler+0x1f0>
 8000e28:	2b60      	cmp	r3, #96	; 0x60
 8000e2a:	d010      	beq.n	8000e4e <HAL_CAN_IRQHandler+0x1f6>
 8000e2c:	2b40      	cmp	r3, #64	; 0x40
 8000e2e:	d1c0      	bne.n	8000db2 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_BR;
 8000e30:	f044 0440 	orr.w	r4, r4, #64	; 0x40
            break;
 8000e34:	e7bd      	b.n	8000db2 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_STF;
 8000e36:	f044 0408 	orr.w	r4, r4, #8
            break;
 8000e3a:	e7ba      	b.n	8000db2 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8000e3c:	f044 0410 	orr.w	r4, r4, #16
            break;
 8000e40:	e7b7      	b.n	8000db2 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8000e42:	f044 0420 	orr.w	r4, r4, #32
            break;
 8000e46:	e7b4      	b.n	8000db2 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_BD;
 8000e48:	f044 0480 	orr.w	r4, r4, #128	; 0x80
            break;
 8000e4c:	e7b1      	b.n	8000db2 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8000e4e:	f444 7480 	orr.w	r4, r4, #256	; 0x100
            break;
 8000e52:	e7ae      	b.n	8000db2 <HAL_CAN_IRQHandler+0x15a>

08000e54 <HAL_CAN_GetState>:
  *         the configuration information for the specified CAN.
  * @retval HAL state
  */
HAL_CAN_StateTypeDef HAL_CAN_GetState(CAN_HandleTypeDef *hcan)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 8000e54:	f890 3020 	ldrb.w	r3, [r0, #32]
 8000e58:	b2db      	uxtb	r3, r3

  if ((state == HAL_CAN_STATE_READY) ||
 8000e5a:	1e5a      	subs	r2, r3, #1
 8000e5c:	2a01      	cmp	r2, #1
 8000e5e:	d808      	bhi.n	8000e72 <HAL_CAN_GetState+0x1e>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check sleep mode acknowledge flag */
    if ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000e60:	6802      	ldr	r2, [r0, #0]
 8000e62:	6851      	ldr	r1, [r2, #4]
 8000e64:	0789      	lsls	r1, r1, #30
 8000e66:	d406      	bmi.n	8000e76 <HAL_CAN_GetState+0x22>
    {
      /* Sleep mode is active */
      state = HAL_CAN_STATE_SLEEP_ACTIVE;
    }
    /* Check sleep mode request flag */
    else if ((hcan->Instance->MCR & CAN_MCR_SLEEP) != 0U)
 8000e68:	6812      	ldr	r2, [r2, #0]
 8000e6a:	f012 0f02 	tst.w	r2, #2
    {
      /* Sleep mode request is pending */
      state = HAL_CAN_STATE_SLEEP_PENDING;
 8000e6e:	bf18      	it	ne
 8000e70:	2303      	movne	r3, #3
    }
  }

  /* Return CAN state */
  return state;
}
 8000e72:	4618      	mov	r0, r3
 8000e74:	4770      	bx	lr
      state = HAL_CAN_STATE_SLEEP_ACTIVE;
 8000e76:	2304      	movs	r3, #4
 8000e78:	e7fb      	b.n	8000e72 <HAL_CAN_GetState+0x1e>

08000e7a <HAL_CAN_GetError>:
  * @retval CAN Error Code
  */
uint32_t HAL_CAN_GetError(CAN_HandleTypeDef *hcan)
{
  /* Return CAN error code */
  return hcan->ErrorCode;
 8000e7a:	6a40      	ldr	r0, [r0, #36]	; 0x24
}
 8000e7c:	4770      	bx	lr

08000e7e <HAL_CAN_ResetError>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ResetError(CAN_HandleTypeDef *hcan)
{
  HAL_StatusTypeDef status = HAL_OK;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000e7e:	f890 3020 	ldrb.w	r3, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 8000e82:	3b01      	subs	r3, #1
 8000e84:	2b01      	cmp	r3, #1
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Reset CAN error code */
    hcan->ErrorCode = 0U;
 8000e86:	bf95      	itete	ls
 8000e88:	2300      	movls	r3, #0
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000e8a:	6a43      	ldrhi	r3, [r0, #36]	; 0x24
    hcan->ErrorCode = 0U;
 8000e8c:	6243      	strls	r3, [r0, #36]	; 0x24
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000e8e:	f443 2380 	orrhi.w	r3, r3, #262144	; 0x40000
  HAL_StatusTypeDef status = HAL_OK;
 8000e92:	bf92      	itee	ls
 8000e94:	4618      	movls	r0, r3
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000e96:	6243      	strhi	r3, [r0, #36]	; 0x24

    status = HAL_ERROR;
 8000e98:	2001      	movhi	r0, #1
  }

  /* Return the status */
  return status;
}
 8000e9a:	4770      	bx	lr

08000e9c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e9c:	4a07      	ldr	r2, [pc, #28]	; (8000ebc <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000e9e:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ea0:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000ea2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ea6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000eaa:	041b      	lsls	r3, r3, #16
 8000eac:	0c1b      	lsrs	r3, r3, #16
 8000eae:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000eb2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000eb6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000eb8:	60d3      	str	r3, [r2, #12]
 8000eba:	4770      	bx	lr
 8000ebc:	e000ed00 	.word	0xe000ed00

08000ec0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ec0:	4b17      	ldr	r3, [pc, #92]	; (8000f20 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ec2:	b530      	push	{r4, r5, lr}
 8000ec4:	68dc      	ldr	r4, [r3, #12]
 8000ec6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000eca:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ece:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ed0:	2b04      	cmp	r3, #4
 8000ed2:	bf28      	it	cs
 8000ed4:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ed6:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ed8:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000edc:	bf98      	it	ls
 8000ede:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ee0:	fa05 f303 	lsl.w	r3, r5, r3
 8000ee4:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ee8:	bf88      	it	hi
 8000eea:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000eec:	4019      	ands	r1, r3
 8000eee:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ef0:	fa05 f404 	lsl.w	r4, r5, r4
 8000ef4:	3c01      	subs	r4, #1
 8000ef6:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000ef8:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000efa:	ea42 0201 	orr.w	r2, r2, r1
 8000efe:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f02:	bfaf      	iteee	ge
 8000f04:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f08:	4b06      	ldrlt	r3, [pc, #24]	; (8000f24 <HAL_NVIC_SetPriority+0x64>)
 8000f0a:	f000 000f 	andlt.w	r0, r0, #15
 8000f0e:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f10:	bfa5      	ittet	ge
 8000f12:	b2d2      	uxtbge	r2, r2
 8000f14:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f18:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f1a:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000f1e:	bd30      	pop	{r4, r5, pc}
 8000f20:	e000ed00 	.word	0xe000ed00
 8000f24:	e000ed14 	.word	0xe000ed14

08000f28 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000f28:	2301      	movs	r3, #1
 8000f2a:	0942      	lsrs	r2, r0, #5
 8000f2c:	f000 001f 	and.w	r0, r0, #31
 8000f30:	fa03 f000 	lsl.w	r0, r3, r0
 8000f34:	4b01      	ldr	r3, [pc, #4]	; (8000f3c <HAL_NVIC_EnableIRQ+0x14>)
 8000f36:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000f3a:	4770      	bx	lr
 8000f3c:	e000e100 	.word	0xe000e100

08000f40 <HAL_NVIC_DisableIRQ>:
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000f40:	2201      	movs	r2, #1
 8000f42:	0943      	lsrs	r3, r0, #5
 8000f44:	f000 001f 	and.w	r0, r0, #31
 8000f48:	fa02 f000 	lsl.w	r0, r2, r0
 8000f4c:	4a02      	ldr	r2, [pc, #8]	; (8000f58 <HAL_NVIC_DisableIRQ+0x18>)
 8000f4e:	3320      	adds	r3, #32
 8000f50:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop
 8000f58:	e000e100 	.word	0xe000e100

08000f5c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f5c:	3801      	subs	r0, #1
 8000f5e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000f62:	d20a      	bcs.n	8000f7a <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f64:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f66:	4b06      	ldr	r3, [pc, #24]	; (8000f80 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f68:	4a06      	ldr	r2, [pc, #24]	; (8000f84 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f6a:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f6c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f70:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f72:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f74:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f76:	601a      	str	r2, [r3, #0]
 8000f78:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000f7a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop
 8000f80:	e000e010 	.word	0xe000e010
 8000f84:	e000ed00 	.word	0xe000ed00

08000f88 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000f88:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000f8a:	b330      	cbz	r0, 8000fda <HAL_DMA_Init+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000f8c:	2214      	movs	r2, #20
 8000f8e:	6801      	ldr	r1, [r0, #0]
 8000f90:	4b13      	ldr	r3, [pc, #76]	; (8000fe0 <HAL_DMA_Init+0x58>)
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000f92:	6884      	ldr	r4, [r0, #8]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000f94:	440b      	add	r3, r1
 8000f96:	fbb3 f3f2 	udiv	r3, r3, r2
 8000f9a:	009b      	lsls	r3, r3, #2
 8000f9c:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000f9e:	4b11      	ldr	r3, [pc, #68]	; (8000fe4 <HAL_DMA_Init+0x5c>)
  tmp = hdma->Instance->CCR;
 8000fa0:	680a      	ldr	r2, [r1, #0]
  hdma->DmaBaseAddress = DMA1;
 8000fa2:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp |=  hdma->Init.Direction        |
 8000fa4:	6843      	ldr	r3, [r0, #4]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000fa6:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
  tmp |=  hdma->Init.Direction        |
 8000faa:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000fac:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000fae:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000fb2:	4323      	orrs	r3, r4
 8000fb4:	6904      	ldr	r4, [r0, #16]
 8000fb6:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000fb8:	6944      	ldr	r4, [r0, #20]
 8000fba:	4323      	orrs	r3, r4
 8000fbc:	6984      	ldr	r4, [r0, #24]
 8000fbe:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8000fc0:	69c4      	ldr	r4, [r0, #28]
 8000fc2:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8000fc4:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000fc6:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000fc8:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000fca:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 8000fcc:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000fd0:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000fd2:	f880 3020 	strb.w	r3, [r0, #32]

  return HAL_OK;
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000fda:	2001      	movs	r0, #1
}
 8000fdc:	bd10      	pop	{r4, pc}
 8000fde:	bf00      	nop
 8000fe0:	bffdfff8 	.word	0xbffdfff8
 8000fe4:	40020000 	.word	0x40020000

08000fe8 <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8000fe8:	b510      	push	{r4, lr}
  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000fea:	b308      	cbz	r0, 8001030 <HAL_DMA_DeInit+0x48>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8000fec:	6801      	ldr	r1, [r0, #0]
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000fee:	4a11      	ldr	r2, [pc, #68]	; (8001034 <HAL_DMA_DeInit+0x4c>)
  __HAL_DMA_DISABLE(hdma);
 8000ff0:	680b      	ldr	r3, [r1, #0]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000ff2:	440a      	add	r2, r1
  __HAL_DMA_DISABLE(hdma);
 8000ff4:	f023 0301 	bic.w	r3, r3, #1
 8000ff8:	600b      	str	r3, [r1, #0]
  hdma->Instance->CCR  = 0U;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	600b      	str	r3, [r1, #0]
  hdma->Instance->CNDTR = 0U;
 8000ffe:	604b      	str	r3, [r1, #4]
  hdma->Instance->CPAR  = 0U;
 8001000:	608b      	str	r3, [r1, #8]
  hdma->Instance->CMAR = 0U;
 8001002:	60cb      	str	r3, [r1, #12]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001004:	2114      	movs	r1, #20
 8001006:	fbb2 f2f1 	udiv	r2, r2, r1
  hdma->DmaBaseAddress = DMA1;
#endif /* STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG || STM32F100xE || STM32F105xC || STM32F107xC */

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 800100a:	2101      	movs	r1, #1
  hdma->DmaBaseAddress = DMA1;
 800100c:	4c0a      	ldr	r4, [pc, #40]	; (8001038 <HAL_DMA_DeInit+0x50>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800100e:	0092      	lsls	r2, r2, #2
 8001010:	6402      	str	r2, [r0, #64]	; 0x40
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 8001012:	fa01 f202 	lsl.w	r2, r1, r2
  hdma->DmaBaseAddress = DMA1;
 8001016:	63c4      	str	r4, [r0, #60]	; 0x3c
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 8001018:	6062      	str	r2, [r4, #4]

  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 800101a:	6283      	str	r3, [r0, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 800101c:	62c3      	str	r3, [r0, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 800101e:	6303      	str	r3, [r0, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8001020:	6343      	str	r3, [r0, #52]	; 0x34

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001022:	6383      	str	r3, [r0, #56]	; 0x38

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8001024:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001028:	f880 3020 	strb.w	r3, [r0, #32]

  return HAL_OK;
 800102c:	4618      	mov	r0, r3
 800102e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001030:	2001      	movs	r0, #1
}
 8001032:	bd10      	pop	{r4, pc}
 8001034:	bffdfff8 	.word	0xbffdfff8
 8001038:	40020000 	.word	0x40020000

0800103c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800103c:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800103e:	f890 4020 	ldrb.w	r4, [r0, #32]
 8001042:	2c01      	cmp	r4, #1
 8001044:	d035      	beq.n	80010b2 <HAL_DMA_Start_IT+0x76>
 8001046:	2401      	movs	r4, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001048:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 800104c:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8001050:	42a5      	cmp	r5, r4
 8001052:	f04f 0600 	mov.w	r6, #0
 8001056:	f04f 0402 	mov.w	r4, #2
 800105a:	d128      	bne.n	80010ae <HAL_DMA_Start_IT+0x72>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800105c:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001060:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001062:	6386      	str	r6, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 8001064:	6826      	ldr	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001066:	6c07      	ldr	r7, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 8001068:	f026 0601 	bic.w	r6, r6, #1
 800106c:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800106e:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 8001070:	40bd      	lsls	r5, r7
 8001072:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001074:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001076:	6843      	ldr	r3, [r0, #4]
 8001078:	6805      	ldr	r5, [r0, #0]
 800107a:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 800107c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800107e:	bf0b      	itete	eq
 8001080:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8001082:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8001084:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8001086:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 8001088:	b14b      	cbz	r3, 800109e <HAL_DMA_Start_IT+0x62>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800108a:	6823      	ldr	r3, [r4, #0]
 800108c:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001090:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8001092:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001094:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8001096:	f043 0301 	orr.w	r3, r3, #1
 800109a:	602b      	str	r3, [r5, #0]
 800109c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800109e:	6823      	ldr	r3, [r4, #0]
 80010a0:	f023 0304 	bic.w	r3, r3, #4
 80010a4:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80010a6:	6823      	ldr	r3, [r4, #0]
 80010a8:	f043 030a 	orr.w	r3, r3, #10
 80010ac:	e7f0      	b.n	8001090 <HAL_DMA_Start_IT+0x54>
    __HAL_UNLOCK(hdma); 
 80010ae:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 80010b2:	2002      	movs	r0, #2
}
 80010b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080010b8 <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80010b8:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 80010bc:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80010be:	2b02      	cmp	r3, #2
 80010c0:	d003      	beq.n	80010ca <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010c2:	2304      	movs	r3, #4
 80010c4:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 80010c6:	2001      	movs	r0, #1
 80010c8:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80010ca:	6803      	ldr	r3, [r0, #0]
 80010cc:	681a      	ldr	r2, [r3, #0]
 80010ce:	f022 020e 	bic.w	r2, r2, #14
 80010d2:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 80010d4:	681a      	ldr	r2, [r3, #0]
 80010d6:	f022 0201 	bic.w	r2, r2, #1
 80010da:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80010dc:	4a18      	ldr	r2, [pc, #96]	; (8001140 <HAL_DMA_Abort_IT+0x88>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	d01f      	beq.n	8001122 <HAL_DMA_Abort_IT+0x6a>
 80010e2:	3214      	adds	r2, #20
 80010e4:	4293      	cmp	r3, r2
 80010e6:	d01e      	beq.n	8001126 <HAL_DMA_Abort_IT+0x6e>
 80010e8:	3214      	adds	r2, #20
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d01d      	beq.n	800112a <HAL_DMA_Abort_IT+0x72>
 80010ee:	3214      	adds	r2, #20
 80010f0:	4293      	cmp	r3, r2
 80010f2:	d01d      	beq.n	8001130 <HAL_DMA_Abort_IT+0x78>
 80010f4:	3214      	adds	r2, #20
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d01d      	beq.n	8001136 <HAL_DMA_Abort_IT+0x7e>
 80010fa:	3214      	adds	r2, #20
 80010fc:	4293      	cmp	r3, r2
 80010fe:	bf0c      	ite	eq
 8001100:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 8001104:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 8001108:	4a0e      	ldr	r2, [pc, #56]	; (8001144 <HAL_DMA_Abort_IT+0x8c>)
    __HAL_UNLOCK(hdma);
 800110a:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800110c:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800110e:	2301      	movs	r3, #1
 8001110:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    if(hdma->XferAbortCallback != NULL)
 8001114:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 8001116:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 800111a:	b17b      	cbz	r3, 800113c <HAL_DMA_Abort_IT+0x84>
      hdma->XferAbortCallback(hdma);
 800111c:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 800111e:	4620      	mov	r0, r4
 8001120:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001122:	2301      	movs	r3, #1
 8001124:	e7f0      	b.n	8001108 <HAL_DMA_Abort_IT+0x50>
 8001126:	2310      	movs	r3, #16
 8001128:	e7ee      	b.n	8001108 <HAL_DMA_Abort_IT+0x50>
 800112a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800112e:	e7eb      	b.n	8001108 <HAL_DMA_Abort_IT+0x50>
 8001130:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001134:	e7e8      	b.n	8001108 <HAL_DMA_Abort_IT+0x50>
 8001136:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800113a:	e7e5      	b.n	8001108 <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 800113c:	4618      	mov	r0, r3
}
 800113e:	bd10      	pop	{r4, pc}
 8001140:	40020008 	.word	0x40020008
 8001144:	40020000 	.word	0x40020000

08001148 <HAL_DMA_IRQHandler>:
{
 8001148:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800114a:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800114c:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800114e:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001150:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001152:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001154:	4095      	lsls	r5, r2
 8001156:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 8001158:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800115a:	d032      	beq.n	80011c2 <HAL_DMA_IRQHandler+0x7a>
 800115c:	074d      	lsls	r5, r1, #29
 800115e:	d530      	bpl.n	80011c2 <HAL_DMA_IRQHandler+0x7a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001160:	681a      	ldr	r2, [r3, #0]
 8001162:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001164:	bf5e      	ittt	pl
 8001166:	681a      	ldrpl	r2, [r3, #0]
 8001168:	f022 0204 	bicpl.w	r2, r2, #4
 800116c:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800116e:	4a3e      	ldr	r2, [pc, #248]	; (8001268 <HAL_DMA_IRQHandler+0x120>)
 8001170:	4293      	cmp	r3, r2
 8001172:	d019      	beq.n	80011a8 <HAL_DMA_IRQHandler+0x60>
 8001174:	3214      	adds	r2, #20
 8001176:	4293      	cmp	r3, r2
 8001178:	d018      	beq.n	80011ac <HAL_DMA_IRQHandler+0x64>
 800117a:	3214      	adds	r2, #20
 800117c:	4293      	cmp	r3, r2
 800117e:	d017      	beq.n	80011b0 <HAL_DMA_IRQHandler+0x68>
 8001180:	3214      	adds	r2, #20
 8001182:	4293      	cmp	r3, r2
 8001184:	d017      	beq.n	80011b6 <HAL_DMA_IRQHandler+0x6e>
 8001186:	3214      	adds	r2, #20
 8001188:	4293      	cmp	r3, r2
 800118a:	d017      	beq.n	80011bc <HAL_DMA_IRQHandler+0x74>
 800118c:	3214      	adds	r2, #20
 800118e:	4293      	cmp	r3, r2
 8001190:	bf0c      	ite	eq
 8001192:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 8001196:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 800119a:	4a34      	ldr	r2, [pc, #208]	; (800126c <HAL_DMA_IRQHandler+0x124>)
 800119c:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 800119e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d05e      	beq.n	8001262 <HAL_DMA_IRQHandler+0x11a>
}
 80011a4:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 80011a6:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80011a8:	2304      	movs	r3, #4
 80011aa:	e7f6      	b.n	800119a <HAL_DMA_IRQHandler+0x52>
 80011ac:	2340      	movs	r3, #64	; 0x40
 80011ae:	e7f4      	b.n	800119a <HAL_DMA_IRQHandler+0x52>
 80011b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80011b4:	e7f1      	b.n	800119a <HAL_DMA_IRQHandler+0x52>
 80011b6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80011ba:	e7ee      	b.n	800119a <HAL_DMA_IRQHandler+0x52>
 80011bc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80011c0:	e7eb      	b.n	800119a <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80011c2:	2502      	movs	r5, #2
 80011c4:	4095      	lsls	r5, r2
 80011c6:	4225      	tst	r5, r4
 80011c8:	d035      	beq.n	8001236 <HAL_DMA_IRQHandler+0xee>
 80011ca:	078d      	lsls	r5, r1, #30
 80011cc:	d533      	bpl.n	8001236 <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80011ce:	681a      	ldr	r2, [r3, #0]
 80011d0:	0694      	lsls	r4, r2, #26
 80011d2:	d406      	bmi.n	80011e2 <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80011d4:	681a      	ldr	r2, [r3, #0]
 80011d6:	f022 020a 	bic.w	r2, r2, #10
 80011da:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80011dc:	2201      	movs	r2, #1
 80011de:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80011e2:	4a21      	ldr	r2, [pc, #132]	; (8001268 <HAL_DMA_IRQHandler+0x120>)
 80011e4:	4293      	cmp	r3, r2
 80011e6:	d019      	beq.n	800121c <HAL_DMA_IRQHandler+0xd4>
 80011e8:	3214      	adds	r2, #20
 80011ea:	4293      	cmp	r3, r2
 80011ec:	d018      	beq.n	8001220 <HAL_DMA_IRQHandler+0xd8>
 80011ee:	3214      	adds	r2, #20
 80011f0:	4293      	cmp	r3, r2
 80011f2:	d017      	beq.n	8001224 <HAL_DMA_IRQHandler+0xdc>
 80011f4:	3214      	adds	r2, #20
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d017      	beq.n	800122a <HAL_DMA_IRQHandler+0xe2>
 80011fa:	3214      	adds	r2, #20
 80011fc:	4293      	cmp	r3, r2
 80011fe:	d017      	beq.n	8001230 <HAL_DMA_IRQHandler+0xe8>
 8001200:	3214      	adds	r2, #20
 8001202:	4293      	cmp	r3, r2
 8001204:	bf0c      	ite	eq
 8001206:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 800120a:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 800120e:	4a17      	ldr	r2, [pc, #92]	; (800126c <HAL_DMA_IRQHandler+0x124>)
 8001210:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 8001212:	2300      	movs	r3, #0
 8001214:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8001218:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800121a:	e7c1      	b.n	80011a0 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800121c:	2302      	movs	r3, #2
 800121e:	e7f6      	b.n	800120e <HAL_DMA_IRQHandler+0xc6>
 8001220:	2320      	movs	r3, #32
 8001222:	e7f4      	b.n	800120e <HAL_DMA_IRQHandler+0xc6>
 8001224:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001228:	e7f1      	b.n	800120e <HAL_DMA_IRQHandler+0xc6>
 800122a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800122e:	e7ee      	b.n	800120e <HAL_DMA_IRQHandler+0xc6>
 8001230:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001234:	e7eb      	b.n	800120e <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001236:	2508      	movs	r5, #8
 8001238:	4095      	lsls	r5, r2
 800123a:	4225      	tst	r5, r4
 800123c:	d011      	beq.n	8001262 <HAL_DMA_IRQHandler+0x11a>
 800123e:	0709      	lsls	r1, r1, #28
 8001240:	d50f      	bpl.n	8001262 <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001242:	6819      	ldr	r1, [r3, #0]
 8001244:	f021 010e 	bic.w	r1, r1, #14
 8001248:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800124a:	2301      	movs	r3, #1
 800124c:	fa03 f202 	lsl.w	r2, r3, r2
 8001250:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001252:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8001254:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8001258:	2300      	movs	r3, #0
 800125a:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 800125e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001260:	e79e      	b.n	80011a0 <HAL_DMA_IRQHandler+0x58>
}
 8001262:	bc70      	pop	{r4, r5, r6}
 8001264:	4770      	bx	lr
 8001266:	bf00      	nop
 8001268:	40020008 	.word	0x40020008
 800126c:	40020000 	.word	0x40020000

08001270 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001270:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 8001274:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8001276:	4616      	mov	r6, r2
 8001278:	4b65      	ldr	r3, [pc, #404]	; (8001410 <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800127a:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8001420 <HAL_GPIO_Init+0x1b0>
 800127e:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8001424 <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 8001282:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001286:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 8001288:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800128c:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 8001290:	45a0      	cmp	r8, r4
 8001292:	d17f      	bne.n	8001394 <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 8001294:	684d      	ldr	r5, [r1, #4]
 8001296:	2d12      	cmp	r5, #18
 8001298:	f000 80af 	beq.w	80013fa <HAL_GPIO_Init+0x18a>
 800129c:	f200 8088 	bhi.w	80013b0 <HAL_GPIO_Init+0x140>
 80012a0:	2d02      	cmp	r5, #2
 80012a2:	f000 80a7 	beq.w	80013f4 <HAL_GPIO_Init+0x184>
 80012a6:	d87c      	bhi.n	80013a2 <HAL_GPIO_Init+0x132>
 80012a8:	2d00      	cmp	r5, #0
 80012aa:	f000 808e 	beq.w	80013ca <HAL_GPIO_Init+0x15a>
 80012ae:	2d01      	cmp	r5, #1
 80012b0:	f000 809e 	beq.w	80013f0 <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80012b4:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80012b8:	2cff      	cmp	r4, #255	; 0xff
 80012ba:	bf93      	iteet	ls
 80012bc:	4682      	movls	sl, r0
 80012be:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 80012c2:	3d08      	subhi	r5, #8
 80012c4:	f8d0 b000 	ldrls.w	fp, [r0]
 80012c8:	bf92      	itee	ls
 80012ca:	00b5      	lslls	r5, r6, #2
 80012cc:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 80012d0:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80012d2:	fa09 f805 	lsl.w	r8, r9, r5
 80012d6:	ea2b 0808 	bic.w	r8, fp, r8
 80012da:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80012de:	bf88      	it	hi
 80012e0:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80012e4:	ea48 0505 	orr.w	r5, r8, r5
 80012e8:	f8ca 5000 	str.w	r5, [sl]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80012ec:	f8d1 a004 	ldr.w	sl, [r1, #4]
 80012f0:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 80012f4:	d04e      	beq.n	8001394 <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80012f6:	4d47      	ldr	r5, [pc, #284]	; (8001414 <HAL_GPIO_Init+0x1a4>)
 80012f8:	4f46      	ldr	r7, [pc, #280]	; (8001414 <HAL_GPIO_Init+0x1a4>)
 80012fa:	69ad      	ldr	r5, [r5, #24]
 80012fc:	f026 0803 	bic.w	r8, r6, #3
 8001300:	f045 0501 	orr.w	r5, r5, #1
 8001304:	61bd      	str	r5, [r7, #24]
 8001306:	69bd      	ldr	r5, [r7, #24]
 8001308:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 800130c:	f005 0501 	and.w	r5, r5, #1
 8001310:	9501      	str	r5, [sp, #4]
 8001312:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001316:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 800131a:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800131c:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 8001320:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001324:	fa09 f90b 	lsl.w	r9, r9, fp
 8001328:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800132c:	4d3a      	ldr	r5, [pc, #232]	; (8001418 <HAL_GPIO_Init+0x1a8>)
 800132e:	42a8      	cmp	r0, r5
 8001330:	d068      	beq.n	8001404 <HAL_GPIO_Init+0x194>
 8001332:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001336:	42a8      	cmp	r0, r5
 8001338:	d066      	beq.n	8001408 <HAL_GPIO_Init+0x198>
 800133a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800133e:	42a8      	cmp	r0, r5
 8001340:	d064      	beq.n	800140c <HAL_GPIO_Init+0x19c>
 8001342:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001346:	42a8      	cmp	r0, r5
 8001348:	bf0c      	ite	eq
 800134a:	2503      	moveq	r5, #3
 800134c:	2504      	movne	r5, #4
 800134e:	fa05 f50b 	lsl.w	r5, r5, fp
 8001352:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 8001356:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800135a:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800135c:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8001360:	bf14      	ite	ne
 8001362:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001364:	43a5      	biceq	r5, r4
 8001366:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001368:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800136a:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 800136e:	bf14      	ite	ne
 8001370:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001372:	43a5      	biceq	r5, r4
 8001374:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001376:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001378:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 800137c:	bf14      	ite	ne
 800137e:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001380:	43a5      	biceq	r5, r4
 8001382:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001384:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001386:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 800138a:	bf14      	ite	ne
 800138c:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800138e:	ea25 0404 	biceq.w	r4, r5, r4
 8001392:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8001394:	3601      	adds	r6, #1
 8001396:	2e10      	cmp	r6, #16
 8001398:	f47f af73 	bne.w	8001282 <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 800139c:	b003      	add	sp, #12
 800139e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 80013a2:	2d03      	cmp	r5, #3
 80013a4:	d022      	beq.n	80013ec <HAL_GPIO_Init+0x17c>
 80013a6:	2d11      	cmp	r5, #17
 80013a8:	d184      	bne.n	80012b4 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80013aa:	68ca      	ldr	r2, [r1, #12]
 80013ac:	3204      	adds	r2, #4
          break;
 80013ae:	e781      	b.n	80012b4 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 80013b0:	4f1a      	ldr	r7, [pc, #104]	; (800141c <HAL_GPIO_Init+0x1ac>)
 80013b2:	42bd      	cmp	r5, r7
 80013b4:	d009      	beq.n	80013ca <HAL_GPIO_Init+0x15a>
 80013b6:	d812      	bhi.n	80013de <HAL_GPIO_Init+0x16e>
 80013b8:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8001428 <HAL_GPIO_Init+0x1b8>
 80013bc:	454d      	cmp	r5, r9
 80013be:	d004      	beq.n	80013ca <HAL_GPIO_Init+0x15a>
 80013c0:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 80013c4:	454d      	cmp	r5, r9
 80013c6:	f47f af75 	bne.w	80012b4 <HAL_GPIO_Init+0x44>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80013ca:	688a      	ldr	r2, [r1, #8]
 80013cc:	b1c2      	cbz	r2, 8001400 <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80013ce:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 80013d0:	bf0c      	ite	eq
 80013d2:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 80013d6:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80013da:	2208      	movs	r2, #8
 80013dc:	e76a      	b.n	80012b4 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 80013de:	4575      	cmp	r5, lr
 80013e0:	d0f3      	beq.n	80013ca <HAL_GPIO_Init+0x15a>
 80013e2:	4565      	cmp	r5, ip
 80013e4:	d0f1      	beq.n	80013ca <HAL_GPIO_Init+0x15a>
 80013e6:	f8df 9044 	ldr.w	r9, [pc, #68]	; 800142c <HAL_GPIO_Init+0x1bc>
 80013ea:	e7eb      	b.n	80013c4 <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80013ec:	2200      	movs	r2, #0
 80013ee:	e761      	b.n	80012b4 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80013f0:	68ca      	ldr	r2, [r1, #12]
          break;
 80013f2:	e75f      	b.n	80012b4 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80013f4:	68ca      	ldr	r2, [r1, #12]
 80013f6:	3208      	adds	r2, #8
          break;
 80013f8:	e75c      	b.n	80012b4 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80013fa:	68ca      	ldr	r2, [r1, #12]
 80013fc:	320c      	adds	r2, #12
          break;
 80013fe:	e759      	b.n	80012b4 <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001400:	2204      	movs	r2, #4
 8001402:	e757      	b.n	80012b4 <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001404:	2500      	movs	r5, #0
 8001406:	e7a2      	b.n	800134e <HAL_GPIO_Init+0xde>
 8001408:	2501      	movs	r5, #1
 800140a:	e7a0      	b.n	800134e <HAL_GPIO_Init+0xde>
 800140c:	2502      	movs	r5, #2
 800140e:	e79e      	b.n	800134e <HAL_GPIO_Init+0xde>
 8001410:	40010400 	.word	0x40010400
 8001414:	40021000 	.word	0x40021000
 8001418:	40010800 	.word	0x40010800
 800141c:	10210000 	.word	0x10210000
 8001420:	10310000 	.word	0x10310000
 8001424:	10320000 	.word	0x10320000
 8001428:	10110000 	.word	0x10110000
 800142c:	10220000 	.word	0x10220000

08001430 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001430:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00U;
 8001434:	2200      	movs	r2, #0

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1U << position);
 8001436:	f04f 0901 	mov.w	r9, #1
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 800143a:	f04f 0c0f 	mov.w	ip, #15
 800143e:	f04f 0a04 	mov.w	sl, #4
      {
        tmp = 0x0FU << (4U * (position & 0x03U));
        CLEAR_BIT(AFIO->EXTICR[position >> 2U], tmp);

        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8001442:	4c30      	ldr	r4, [pc, #192]	; (8001504 <HAL_GPIO_DeInit+0xd4>)
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8001444:	f8df b0c4 	ldr.w	fp, [pc, #196]	; 800150c <HAL_GPIO_DeInit+0xdc>
  while ((GPIO_Pin >> position) != 0U)
 8001448:	fa31 f302 	lsrs.w	r3, r1, r2
 800144c:	d101      	bne.n	8001452 <HAL_GPIO_DeInit+0x22>
      }
    }

    position++;
  }
}
 800144e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Pin) & (1U << position);
 8001452:	fa09 f302 	lsl.w	r3, r9, r2
    if (iocurrent)
 8001456:	400b      	ands	r3, r1
 8001458:	d04c      	beq.n	80014f4 <HAL_GPIO_DeInit+0xc4>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800145a:	2bff      	cmp	r3, #255	; 0xff
 800145c:	bf98      	it	ls
 800145e:	4607      	movls	r7, r0
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 8001460:	ea6f 0303 	mvn.w	r3, r3
 8001464:	bf85      	ittet	hi
 8001466:	f102 4580 	addhi.w	r5, r2, #1073741824	; 0x40000000
 800146a:	3d08      	subhi	r5, #8
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800146c:	f8d0 e000 	ldrls.w	lr, [r0]
 8001470:	f8d0 e004 	ldrhi.w	lr, [r0, #4]
 8001474:	bf94      	ite	ls
 8001476:	0095      	lslls	r5, r2, #2
 8001478:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 800147a:	fa0c f605 	lsl.w	r6, ip, r5
 800147e:	ea2e 0606 	bic.w	r6, lr, r6
 8001482:	fa0a f505 	lsl.w	r5, sl, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001486:	bf88      	it	hi
 8001488:	1d07      	addhi	r7, r0, #4
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 800148a:	432e      	orrs	r6, r5
 800148c:	603e      	str	r6, [r7, #0]
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 800148e:	68c5      	ldr	r5, [r0, #12]
      tmp &= 0x0FU << (4U * (position & 0x03U));
 8001490:	f002 0703 	and.w	r7, r2, #3
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 8001494:	401d      	ands	r5, r3
 8001496:	60c5      	str	r5, [r0, #12]
 8001498:	f022 0503 	bic.w	r5, r2, #3
 800149c:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
 80014a0:	f505 3580 	add.w	r5, r5, #65536	; 0x10000
      tmp = AFIO->EXTICR[position >> 2U];
 80014a4:	68ae      	ldr	r6, [r5, #8]
      tmp &= 0x0FU << (4U * (position & 0x03U));
 80014a6:	00bf      	lsls	r7, r7, #2
 80014a8:	fa0c f807 	lsl.w	r8, ip, r7
 80014ac:	ea06 0e08 	and.w	lr, r6, r8
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80014b0:	4e15      	ldr	r6, [pc, #84]	; (8001508 <HAL_GPIO_DeInit+0xd8>)
 80014b2:	42b0      	cmp	r0, r6
 80014b4:	d020      	beq.n	80014f8 <HAL_GPIO_DeInit+0xc8>
 80014b6:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80014ba:	42b0      	cmp	r0, r6
 80014bc:	d01e      	beq.n	80014fc <HAL_GPIO_DeInit+0xcc>
 80014be:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80014c2:	42b0      	cmp	r0, r6
 80014c4:	d01c      	beq.n	8001500 <HAL_GPIO_DeInit+0xd0>
 80014c6:	4558      	cmp	r0, fp
 80014c8:	bf0c      	ite	eq
 80014ca:	2603      	moveq	r6, #3
 80014cc:	2604      	movne	r6, #4
 80014ce:	40be      	lsls	r6, r7
 80014d0:	45b6      	cmp	lr, r6
 80014d2:	d10f      	bne.n	80014f4 <HAL_GPIO_DeInit+0xc4>
        CLEAR_BIT(AFIO->EXTICR[position >> 2U], tmp);
 80014d4:	68ae      	ldr	r6, [r5, #8]
 80014d6:	ea26 0608 	bic.w	r6, r6, r8
 80014da:	60ae      	str	r6, [r5, #8]
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 80014dc:	6825      	ldr	r5, [r4, #0]
 80014de:	401d      	ands	r5, r3
 80014e0:	6025      	str	r5, [r4, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 80014e2:	6865      	ldr	r5, [r4, #4]
 80014e4:	401d      	ands	r5, r3
 80014e6:	6065      	str	r5, [r4, #4]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 80014e8:	68a5      	ldr	r5, [r4, #8]
 80014ea:	401d      	ands	r5, r3
 80014ec:	60a5      	str	r5, [r4, #8]
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 80014ee:	68e5      	ldr	r5, [r4, #12]
 80014f0:	402b      	ands	r3, r5
 80014f2:	60e3      	str	r3, [r4, #12]
    position++;
 80014f4:	3201      	adds	r2, #1
 80014f6:	e7a7      	b.n	8001448 <HAL_GPIO_DeInit+0x18>
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80014f8:	2600      	movs	r6, #0
 80014fa:	e7e8      	b.n	80014ce <HAL_GPIO_DeInit+0x9e>
 80014fc:	2601      	movs	r6, #1
 80014fe:	e7e6      	b.n	80014ce <HAL_GPIO_DeInit+0x9e>
 8001500:	2602      	movs	r6, #2
 8001502:	e7e4      	b.n	80014ce <HAL_GPIO_DeInit+0x9e>
 8001504:	40010400 	.word	0x40010400
 8001508:	40010800 	.word	0x40010800
 800150c:	40011400 	.word	0x40011400

08001510 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001510:	6883      	ldr	r3, [r0, #8]
 8001512:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8001514:	bf14      	ite	ne
 8001516:	2001      	movne	r0, #1
 8001518:	2000      	moveq	r0, #0
 800151a:	4770      	bx	lr

0800151c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800151c:	b10a      	cbz	r2, 8001522 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800151e:	6101      	str	r1, [r0, #16]
 8001520:	4770      	bx	lr
 8001522:	0409      	lsls	r1, r1, #16
 8001524:	e7fb      	b.n	800151e <HAL_GPIO_WritePin+0x2>

08001526 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001526:	68c3      	ldr	r3, [r0, #12]
 8001528:	4059      	eors	r1, r3
 800152a:	60c1      	str	r1, [r0, #12]
 800152c:	4770      	bx	lr
	...

08001530 <HAL_PWR_EnableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8001530:	2201      	movs	r2, #1
 8001532:	4b01      	ldr	r3, [pc, #4]	; (8001538 <HAL_PWR_EnableBkUpAccess+0x8>)
 8001534:	601a      	str	r2, [r3, #0]
 8001536:	4770      	bx	lr
 8001538:	420e0020 	.word	0x420e0020

0800153c <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800153c:	6803      	ldr	r3, [r0, #0]
{
 800153e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001542:	07db      	lsls	r3, r3, #31
{
 8001544:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001546:	d410      	bmi.n	800156a <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001548:	682b      	ldr	r3, [r5, #0]
 800154a:	079f      	lsls	r7, r3, #30
 800154c:	d45e      	bmi.n	800160c <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800154e:	682b      	ldr	r3, [r5, #0]
 8001550:	0719      	lsls	r1, r3, #28
 8001552:	f100 8095 	bmi.w	8001680 <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001556:	682b      	ldr	r3, [r5, #0]
 8001558:	075a      	lsls	r2, r3, #29
 800155a:	f100 80bf 	bmi.w	80016dc <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800155e:	69ea      	ldr	r2, [r5, #28]
 8001560:	2a00      	cmp	r2, #0
 8001562:	f040 812d 	bne.w	80017c0 <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8001566:	2000      	movs	r0, #0
 8001568:	e014      	b.n	8001594 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800156a:	4c90      	ldr	r4, [pc, #576]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 800156c:	6863      	ldr	r3, [r4, #4]
 800156e:	f003 030c 	and.w	r3, r3, #12
 8001572:	2b04      	cmp	r3, #4
 8001574:	d007      	beq.n	8001586 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001576:	6863      	ldr	r3, [r4, #4]
 8001578:	f003 030c 	and.w	r3, r3, #12
 800157c:	2b08      	cmp	r3, #8
 800157e:	d10c      	bne.n	800159a <HAL_RCC_OscConfig+0x5e>
 8001580:	6863      	ldr	r3, [r4, #4]
 8001582:	03de      	lsls	r6, r3, #15
 8001584:	d509      	bpl.n	800159a <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001586:	6823      	ldr	r3, [r4, #0]
 8001588:	039c      	lsls	r4, r3, #14
 800158a:	d5dd      	bpl.n	8001548 <HAL_RCC_OscConfig+0xc>
 800158c:	686b      	ldr	r3, [r5, #4]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d1da      	bne.n	8001548 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8001592:	2001      	movs	r0, #1
}
 8001594:	b002      	add	sp, #8
 8001596:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800159a:	686b      	ldr	r3, [r5, #4]
 800159c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015a0:	d110      	bne.n	80015c4 <HAL_RCC_OscConfig+0x88>
 80015a2:	6823      	ldr	r3, [r4, #0]
 80015a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015a8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80015aa:	f7ff f90d 	bl	80007c8 <HAL_GetTick>
 80015ae:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015b0:	6823      	ldr	r3, [r4, #0]
 80015b2:	0398      	lsls	r0, r3, #14
 80015b4:	d4c8      	bmi.n	8001548 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015b6:	f7ff f907 	bl	80007c8 <HAL_GetTick>
 80015ba:	1b80      	subs	r0, r0, r6
 80015bc:	2864      	cmp	r0, #100	; 0x64
 80015be:	d9f7      	bls.n	80015b0 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 80015c0:	2003      	movs	r0, #3
 80015c2:	e7e7      	b.n	8001594 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015c4:	b99b      	cbnz	r3, 80015ee <HAL_RCC_OscConfig+0xb2>
 80015c6:	6823      	ldr	r3, [r4, #0]
 80015c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015cc:	6023      	str	r3, [r4, #0]
 80015ce:	6823      	ldr	r3, [r4, #0]
 80015d0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015d4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80015d6:	f7ff f8f7 	bl	80007c8 <HAL_GetTick>
 80015da:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015dc:	6823      	ldr	r3, [r4, #0]
 80015de:	0399      	lsls	r1, r3, #14
 80015e0:	d5b2      	bpl.n	8001548 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015e2:	f7ff f8f1 	bl	80007c8 <HAL_GetTick>
 80015e6:	1b80      	subs	r0, r0, r6
 80015e8:	2864      	cmp	r0, #100	; 0x64
 80015ea:	d9f7      	bls.n	80015dc <HAL_RCC_OscConfig+0xa0>
 80015ec:	e7e8      	b.n	80015c0 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015ee:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80015f2:	6823      	ldr	r3, [r4, #0]
 80015f4:	d103      	bne.n	80015fe <HAL_RCC_OscConfig+0xc2>
 80015f6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015fa:	6023      	str	r3, [r4, #0]
 80015fc:	e7d1      	b.n	80015a2 <HAL_RCC_OscConfig+0x66>
 80015fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001602:	6023      	str	r3, [r4, #0]
 8001604:	6823      	ldr	r3, [r4, #0]
 8001606:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800160a:	e7cd      	b.n	80015a8 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800160c:	4c67      	ldr	r4, [pc, #412]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 800160e:	6863      	ldr	r3, [r4, #4]
 8001610:	f013 0f0c 	tst.w	r3, #12
 8001614:	d007      	beq.n	8001626 <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001616:	6863      	ldr	r3, [r4, #4]
 8001618:	f003 030c 	and.w	r3, r3, #12
 800161c:	2b08      	cmp	r3, #8
 800161e:	d110      	bne.n	8001642 <HAL_RCC_OscConfig+0x106>
 8001620:	6863      	ldr	r3, [r4, #4]
 8001622:	03da      	lsls	r2, r3, #15
 8001624:	d40d      	bmi.n	8001642 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001626:	6823      	ldr	r3, [r4, #0]
 8001628:	079b      	lsls	r3, r3, #30
 800162a:	d502      	bpl.n	8001632 <HAL_RCC_OscConfig+0xf6>
 800162c:	692b      	ldr	r3, [r5, #16]
 800162e:	2b01      	cmp	r3, #1
 8001630:	d1af      	bne.n	8001592 <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001632:	6823      	ldr	r3, [r4, #0]
 8001634:	696a      	ldr	r2, [r5, #20]
 8001636:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800163a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800163e:	6023      	str	r3, [r4, #0]
 8001640:	e785      	b.n	800154e <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001642:	692a      	ldr	r2, [r5, #16]
 8001644:	4b5a      	ldr	r3, [pc, #360]	; (80017b0 <HAL_RCC_OscConfig+0x274>)
 8001646:	b16a      	cbz	r2, 8001664 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 8001648:	2201      	movs	r2, #1
 800164a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800164c:	f7ff f8bc 	bl	80007c8 <HAL_GetTick>
 8001650:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001652:	6823      	ldr	r3, [r4, #0]
 8001654:	079f      	lsls	r7, r3, #30
 8001656:	d4ec      	bmi.n	8001632 <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001658:	f7ff f8b6 	bl	80007c8 <HAL_GetTick>
 800165c:	1b80      	subs	r0, r0, r6
 800165e:	2802      	cmp	r0, #2
 8001660:	d9f7      	bls.n	8001652 <HAL_RCC_OscConfig+0x116>
 8001662:	e7ad      	b.n	80015c0 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8001664:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001666:	f7ff f8af 	bl	80007c8 <HAL_GetTick>
 800166a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800166c:	6823      	ldr	r3, [r4, #0]
 800166e:	0798      	lsls	r0, r3, #30
 8001670:	f57f af6d 	bpl.w	800154e <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001674:	f7ff f8a8 	bl	80007c8 <HAL_GetTick>
 8001678:	1b80      	subs	r0, r0, r6
 800167a:	2802      	cmp	r0, #2
 800167c:	d9f6      	bls.n	800166c <HAL_RCC_OscConfig+0x130>
 800167e:	e79f      	b.n	80015c0 <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001680:	69aa      	ldr	r2, [r5, #24]
 8001682:	4c4a      	ldr	r4, [pc, #296]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 8001684:	4b4b      	ldr	r3, [pc, #300]	; (80017b4 <HAL_RCC_OscConfig+0x278>)
 8001686:	b1da      	cbz	r2, 80016c0 <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 8001688:	2201      	movs	r2, #1
 800168a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800168c:	f7ff f89c 	bl	80007c8 <HAL_GetTick>
 8001690:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001692:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001694:	079b      	lsls	r3, r3, #30
 8001696:	d50d      	bpl.n	80016b4 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001698:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800169c:	4b46      	ldr	r3, [pc, #280]	; (80017b8 <HAL_RCC_OscConfig+0x27c>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	fbb3 f3f2 	udiv	r3, r3, r2
 80016a4:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80016a6:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 80016a8:	9b01      	ldr	r3, [sp, #4]
 80016aa:	1e5a      	subs	r2, r3, #1
 80016ac:	9201      	str	r2, [sp, #4]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d1f9      	bne.n	80016a6 <HAL_RCC_OscConfig+0x16a>
 80016b2:	e750      	b.n	8001556 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016b4:	f7ff f888 	bl	80007c8 <HAL_GetTick>
 80016b8:	1b80      	subs	r0, r0, r6
 80016ba:	2802      	cmp	r0, #2
 80016bc:	d9e9      	bls.n	8001692 <HAL_RCC_OscConfig+0x156>
 80016be:	e77f      	b.n	80015c0 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 80016c0:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80016c2:	f7ff f881 	bl	80007c8 <HAL_GetTick>
 80016c6:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80016ca:	079f      	lsls	r7, r3, #30
 80016cc:	f57f af43 	bpl.w	8001556 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016d0:	f7ff f87a 	bl	80007c8 <HAL_GetTick>
 80016d4:	1b80      	subs	r0, r0, r6
 80016d6:	2802      	cmp	r0, #2
 80016d8:	d9f6      	bls.n	80016c8 <HAL_RCC_OscConfig+0x18c>
 80016da:	e771      	b.n	80015c0 <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016dc:	4c33      	ldr	r4, [pc, #204]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 80016de:	69e3      	ldr	r3, [r4, #28]
 80016e0:	00d8      	lsls	r0, r3, #3
 80016e2:	d424      	bmi.n	800172e <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 80016e4:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80016e6:	69e3      	ldr	r3, [r4, #28]
 80016e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016ec:	61e3      	str	r3, [r4, #28]
 80016ee:	69e3      	ldr	r3, [r4, #28]
 80016f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016f4:	9300      	str	r3, [sp, #0]
 80016f6:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016f8:	4e30      	ldr	r6, [pc, #192]	; (80017bc <HAL_RCC_OscConfig+0x280>)
 80016fa:	6833      	ldr	r3, [r6, #0]
 80016fc:	05d9      	lsls	r1, r3, #23
 80016fe:	d518      	bpl.n	8001732 <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001700:	68eb      	ldr	r3, [r5, #12]
 8001702:	2b01      	cmp	r3, #1
 8001704:	d126      	bne.n	8001754 <HAL_RCC_OscConfig+0x218>
 8001706:	6a23      	ldr	r3, [r4, #32]
 8001708:	f043 0301 	orr.w	r3, r3, #1
 800170c:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800170e:	f7ff f85b 	bl	80007c8 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001712:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001716:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001718:	6a23      	ldr	r3, [r4, #32]
 800171a:	079b      	lsls	r3, r3, #30
 800171c:	d53f      	bpl.n	800179e <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 800171e:	2f00      	cmp	r7, #0
 8001720:	f43f af1d 	beq.w	800155e <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001724:	69e3      	ldr	r3, [r4, #28]
 8001726:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800172a:	61e3      	str	r3, [r4, #28]
 800172c:	e717      	b.n	800155e <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 800172e:	2700      	movs	r7, #0
 8001730:	e7e2      	b.n	80016f8 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001732:	6833      	ldr	r3, [r6, #0]
 8001734:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001738:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800173a:	f7ff f845 	bl	80007c8 <HAL_GetTick>
 800173e:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001740:	6833      	ldr	r3, [r6, #0]
 8001742:	05da      	lsls	r2, r3, #23
 8001744:	d4dc      	bmi.n	8001700 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001746:	f7ff f83f 	bl	80007c8 <HAL_GetTick>
 800174a:	eba0 0008 	sub.w	r0, r0, r8
 800174e:	2864      	cmp	r0, #100	; 0x64
 8001750:	d9f6      	bls.n	8001740 <HAL_RCC_OscConfig+0x204>
 8001752:	e735      	b.n	80015c0 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001754:	b9ab      	cbnz	r3, 8001782 <HAL_RCC_OscConfig+0x246>
 8001756:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001758:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800175c:	f023 0301 	bic.w	r3, r3, #1
 8001760:	6223      	str	r3, [r4, #32]
 8001762:	6a23      	ldr	r3, [r4, #32]
 8001764:	f023 0304 	bic.w	r3, r3, #4
 8001768:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800176a:	f7ff f82d 	bl	80007c8 <HAL_GetTick>
 800176e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001770:	6a23      	ldr	r3, [r4, #32]
 8001772:	0798      	lsls	r0, r3, #30
 8001774:	d5d3      	bpl.n	800171e <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001776:	f7ff f827 	bl	80007c8 <HAL_GetTick>
 800177a:	1b80      	subs	r0, r0, r6
 800177c:	4540      	cmp	r0, r8
 800177e:	d9f7      	bls.n	8001770 <HAL_RCC_OscConfig+0x234>
 8001780:	e71e      	b.n	80015c0 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001782:	2b05      	cmp	r3, #5
 8001784:	6a23      	ldr	r3, [r4, #32]
 8001786:	d103      	bne.n	8001790 <HAL_RCC_OscConfig+0x254>
 8001788:	f043 0304 	orr.w	r3, r3, #4
 800178c:	6223      	str	r3, [r4, #32]
 800178e:	e7ba      	b.n	8001706 <HAL_RCC_OscConfig+0x1ca>
 8001790:	f023 0301 	bic.w	r3, r3, #1
 8001794:	6223      	str	r3, [r4, #32]
 8001796:	6a23      	ldr	r3, [r4, #32]
 8001798:	f023 0304 	bic.w	r3, r3, #4
 800179c:	e7b6      	b.n	800170c <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800179e:	f7ff f813 	bl	80007c8 <HAL_GetTick>
 80017a2:	eba0 0008 	sub.w	r0, r0, r8
 80017a6:	42b0      	cmp	r0, r6
 80017a8:	d9b6      	bls.n	8001718 <HAL_RCC_OscConfig+0x1dc>
 80017aa:	e709      	b.n	80015c0 <HAL_RCC_OscConfig+0x84>
 80017ac:	40021000 	.word	0x40021000
 80017b0:	42420000 	.word	0x42420000
 80017b4:	42420480 	.word	0x42420480
 80017b8:	20000008 	.word	0x20000008
 80017bc:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017c0:	4c22      	ldr	r4, [pc, #136]	; (800184c <HAL_RCC_OscConfig+0x310>)
 80017c2:	6863      	ldr	r3, [r4, #4]
 80017c4:	f003 030c 	and.w	r3, r3, #12
 80017c8:	2b08      	cmp	r3, #8
 80017ca:	f43f aee2 	beq.w	8001592 <HAL_RCC_OscConfig+0x56>
 80017ce:	2300      	movs	r3, #0
 80017d0:	4e1f      	ldr	r6, [pc, #124]	; (8001850 <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017d2:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 80017d4:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017d6:	d12b      	bne.n	8001830 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 80017d8:	f7fe fff6 	bl	80007c8 <HAL_GetTick>
 80017dc:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017de:	6823      	ldr	r3, [r4, #0]
 80017e0:	0199      	lsls	r1, r3, #6
 80017e2:	d41f      	bmi.n	8001824 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80017e4:	6a2b      	ldr	r3, [r5, #32]
 80017e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017ea:	d105      	bne.n	80017f8 <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80017ec:	6862      	ldr	r2, [r4, #4]
 80017ee:	68a9      	ldr	r1, [r5, #8]
 80017f0:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80017f4:	430a      	orrs	r2, r1
 80017f6:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80017f8:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80017fa:	6862      	ldr	r2, [r4, #4]
 80017fc:	430b      	orrs	r3, r1
 80017fe:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8001802:	4313      	orrs	r3, r2
 8001804:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8001806:	2301      	movs	r3, #1
 8001808:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 800180a:	f7fe ffdd 	bl	80007c8 <HAL_GetTick>
 800180e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001810:	6823      	ldr	r3, [r4, #0]
 8001812:	019a      	lsls	r2, r3, #6
 8001814:	f53f aea7 	bmi.w	8001566 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001818:	f7fe ffd6 	bl	80007c8 <HAL_GetTick>
 800181c:	1b40      	subs	r0, r0, r5
 800181e:	2802      	cmp	r0, #2
 8001820:	d9f6      	bls.n	8001810 <HAL_RCC_OscConfig+0x2d4>
 8001822:	e6cd      	b.n	80015c0 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001824:	f7fe ffd0 	bl	80007c8 <HAL_GetTick>
 8001828:	1bc0      	subs	r0, r0, r7
 800182a:	2802      	cmp	r0, #2
 800182c:	d9d7      	bls.n	80017de <HAL_RCC_OscConfig+0x2a2>
 800182e:	e6c7      	b.n	80015c0 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8001830:	f7fe ffca 	bl	80007c8 <HAL_GetTick>
 8001834:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001836:	6823      	ldr	r3, [r4, #0]
 8001838:	019b      	lsls	r3, r3, #6
 800183a:	f57f ae94 	bpl.w	8001566 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800183e:	f7fe ffc3 	bl	80007c8 <HAL_GetTick>
 8001842:	1b40      	subs	r0, r0, r5
 8001844:	2802      	cmp	r0, #2
 8001846:	d9f6      	bls.n	8001836 <HAL_RCC_OscConfig+0x2fa>
 8001848:	e6ba      	b.n	80015c0 <HAL_RCC_OscConfig+0x84>
 800184a:	bf00      	nop
 800184c:	40021000 	.word	0x40021000
 8001850:	42420060 	.word	0x42420060

08001854 <HAL_RCC_GetSysClockFreq>:
{
 8001854:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001856:	4b19      	ldr	r3, [pc, #100]	; (80018bc <HAL_RCC_GetSysClockFreq+0x68>)
{
 8001858:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800185a:	ac02      	add	r4, sp, #8
 800185c:	f103 0510 	add.w	r5, r3, #16
 8001860:	4622      	mov	r2, r4
 8001862:	6818      	ldr	r0, [r3, #0]
 8001864:	6859      	ldr	r1, [r3, #4]
 8001866:	3308      	adds	r3, #8
 8001868:	c203      	stmia	r2!, {r0, r1}
 800186a:	42ab      	cmp	r3, r5
 800186c:	4614      	mov	r4, r2
 800186e:	d1f7      	bne.n	8001860 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001870:	2301      	movs	r3, #1
 8001872:	f88d 3004 	strb.w	r3, [sp, #4]
 8001876:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8001878:	4911      	ldr	r1, [pc, #68]	; (80018c0 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800187a:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 800187e:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001880:	f003 020c 	and.w	r2, r3, #12
 8001884:	2a08      	cmp	r2, #8
 8001886:	d117      	bne.n	80018b8 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001888:	f3c3 4283 	ubfx	r2, r3, #18, #4
 800188c:	a806      	add	r0, sp, #24
 800188e:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001890:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001892:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001896:	d50c      	bpl.n	80018b2 <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001898:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800189a:	480a      	ldr	r0, [pc, #40]	; (80018c4 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800189c:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80018a0:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80018a2:	aa06      	add	r2, sp, #24
 80018a4:	4413      	add	r3, r2
 80018a6:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80018aa:	fbb0 f0f3 	udiv	r0, r0, r3
}
 80018ae:	b007      	add	sp, #28
 80018b0:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80018b2:	4805      	ldr	r0, [pc, #20]	; (80018c8 <HAL_RCC_GetSysClockFreq+0x74>)
 80018b4:	4350      	muls	r0, r2
 80018b6:	e7fa      	b.n	80018ae <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 80018b8:	4802      	ldr	r0, [pc, #8]	; (80018c4 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 80018ba:	e7f8      	b.n	80018ae <HAL_RCC_GetSysClockFreq+0x5a>
 80018bc:	08004c4c 	.word	0x08004c4c
 80018c0:	40021000 	.word	0x40021000
 80018c4:	007a1200 	.word	0x007a1200
 80018c8:	003d0900 	.word	0x003d0900

080018cc <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80018cc:	4a54      	ldr	r2, [pc, #336]	; (8001a20 <HAL_RCC_ClockConfig+0x154>)
{
 80018ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80018d2:	6813      	ldr	r3, [r2, #0]
{
 80018d4:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80018d6:	f003 0307 	and.w	r3, r3, #7
 80018da:	428b      	cmp	r3, r1
{
 80018dc:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80018de:	d32a      	bcc.n	8001936 <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018e0:	6829      	ldr	r1, [r5, #0]
 80018e2:	078c      	lsls	r4, r1, #30
 80018e4:	d434      	bmi.n	8001950 <HAL_RCC_ClockConfig+0x84>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018e6:	07ca      	lsls	r2, r1, #31
 80018e8:	d447      	bmi.n	800197a <HAL_RCC_ClockConfig+0xae>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80018ea:	4a4d      	ldr	r2, [pc, #308]	; (8001a20 <HAL_RCC_ClockConfig+0x154>)
 80018ec:	6813      	ldr	r3, [r2, #0]
 80018ee:	f003 0307 	and.w	r3, r3, #7
 80018f2:	429e      	cmp	r6, r3
 80018f4:	f0c0 8082 	bcc.w	80019fc <HAL_RCC_ClockConfig+0x130>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018f8:	682a      	ldr	r2, [r5, #0]
 80018fa:	4c4a      	ldr	r4, [pc, #296]	; (8001a24 <HAL_RCC_ClockConfig+0x158>)
 80018fc:	f012 0f04 	tst.w	r2, #4
 8001900:	f040 8087 	bne.w	8001a12 <HAL_RCC_ClockConfig+0x146>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001904:	0713      	lsls	r3, r2, #28
 8001906:	d506      	bpl.n	8001916 <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001908:	6863      	ldr	r3, [r4, #4]
 800190a:	692a      	ldr	r2, [r5, #16]
 800190c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001910:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001914:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001916:	f7ff ff9d 	bl	8001854 <HAL_RCC_GetSysClockFreq>
 800191a:	6863      	ldr	r3, [r4, #4]
 800191c:	4a42      	ldr	r2, [pc, #264]	; (8001a28 <HAL_RCC_ClockConfig+0x15c>)
 800191e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001922:	5cd3      	ldrb	r3, [r2, r3]
 8001924:	40d8      	lsrs	r0, r3
 8001926:	4b41      	ldr	r3, [pc, #260]	; (8001a2c <HAL_RCC_ClockConfig+0x160>)
 8001928:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800192a:	2000      	movs	r0, #0
 800192c:	f7fe ff0a 	bl	8000744 <HAL_InitTick>
  return HAL_OK;
 8001930:	2000      	movs	r0, #0
}
 8001932:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001936:	6813      	ldr	r3, [r2, #0]
 8001938:	f023 0307 	bic.w	r3, r3, #7
 800193c:	430b      	orrs	r3, r1
 800193e:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001940:	6813      	ldr	r3, [r2, #0]
 8001942:	f003 0307 	and.w	r3, r3, #7
 8001946:	4299      	cmp	r1, r3
 8001948:	d0ca      	beq.n	80018e0 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 800194a:	2001      	movs	r0, #1
 800194c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001950:	4b34      	ldr	r3, [pc, #208]	; (8001a24 <HAL_RCC_ClockConfig+0x158>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001952:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001956:	bf1e      	ittt	ne
 8001958:	685a      	ldrne	r2, [r3, #4]
 800195a:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 800195e:	605a      	strne	r2, [r3, #4]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001960:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001962:	bf42      	ittt	mi
 8001964:	685a      	ldrmi	r2, [r3, #4]
 8001966:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 800196a:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800196c:	685a      	ldr	r2, [r3, #4]
 800196e:	68a8      	ldr	r0, [r5, #8]
 8001970:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001974:	4302      	orrs	r2, r0
 8001976:	605a      	str	r2, [r3, #4]
 8001978:	e7b5      	b.n	80018e6 <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800197a:	686a      	ldr	r2, [r5, #4]
 800197c:	4c29      	ldr	r4, [pc, #164]	; (8001a24 <HAL_RCC_ClockConfig+0x158>)
 800197e:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001980:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001982:	d11c      	bne.n	80019be <HAL_RCC_ClockConfig+0xf2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001984:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001988:	d0df      	beq.n	800194a <HAL_RCC_ClockConfig+0x7e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800198a:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800198c:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001990:	f023 0303 	bic.w	r3, r3, #3
 8001994:	4313      	orrs	r3, r2
 8001996:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8001998:	f7fe ff16 	bl	80007c8 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800199c:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 800199e:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019a0:	2b01      	cmp	r3, #1
 80019a2:	d114      	bne.n	80019ce <HAL_RCC_ClockConfig+0x102>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80019a4:	6863      	ldr	r3, [r4, #4]
 80019a6:	f003 030c 	and.w	r3, r3, #12
 80019aa:	2b04      	cmp	r3, #4
 80019ac:	d09d      	beq.n	80018ea <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019ae:	f7fe ff0b 	bl	80007c8 <HAL_GetTick>
 80019b2:	1bc0      	subs	r0, r0, r7
 80019b4:	4540      	cmp	r0, r8
 80019b6:	d9f5      	bls.n	80019a4 <HAL_RCC_ClockConfig+0xd8>
          return HAL_TIMEOUT;
 80019b8:	2003      	movs	r0, #3
 80019ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019be:	2a02      	cmp	r2, #2
 80019c0:	d102      	bne.n	80019c8 <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019c2:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80019c6:	e7df      	b.n	8001988 <HAL_RCC_ClockConfig+0xbc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019c8:	f013 0f02 	tst.w	r3, #2
 80019cc:	e7dc      	b.n	8001988 <HAL_RCC_ClockConfig+0xbc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019ce:	2b02      	cmp	r3, #2
 80019d0:	d10f      	bne.n	80019f2 <HAL_RCC_ClockConfig+0x126>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019d2:	6863      	ldr	r3, [r4, #4]
 80019d4:	f003 030c 	and.w	r3, r3, #12
 80019d8:	2b08      	cmp	r3, #8
 80019da:	d086      	beq.n	80018ea <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019dc:	f7fe fef4 	bl	80007c8 <HAL_GetTick>
 80019e0:	1bc0      	subs	r0, r0, r7
 80019e2:	4540      	cmp	r0, r8
 80019e4:	d9f5      	bls.n	80019d2 <HAL_RCC_ClockConfig+0x106>
 80019e6:	e7e7      	b.n	80019b8 <HAL_RCC_ClockConfig+0xec>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019e8:	f7fe feee 	bl	80007c8 <HAL_GetTick>
 80019ec:	1bc0      	subs	r0, r0, r7
 80019ee:	4540      	cmp	r0, r8
 80019f0:	d8e2      	bhi.n	80019b8 <HAL_RCC_ClockConfig+0xec>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80019f2:	6863      	ldr	r3, [r4, #4]
 80019f4:	f013 0f0c 	tst.w	r3, #12
 80019f8:	d1f6      	bne.n	80019e8 <HAL_RCC_ClockConfig+0x11c>
 80019fa:	e776      	b.n	80018ea <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019fc:	6813      	ldr	r3, [r2, #0]
 80019fe:	f023 0307 	bic.w	r3, r3, #7
 8001a02:	4333      	orrs	r3, r6
 8001a04:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001a06:	6813      	ldr	r3, [r2, #0]
 8001a08:	f003 0307 	and.w	r3, r3, #7
 8001a0c:	429e      	cmp	r6, r3
 8001a0e:	d19c      	bne.n	800194a <HAL_RCC_ClockConfig+0x7e>
 8001a10:	e772      	b.n	80018f8 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a12:	6863      	ldr	r3, [r4, #4]
 8001a14:	68e9      	ldr	r1, [r5, #12]
 8001a16:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001a1a:	430b      	orrs	r3, r1
 8001a1c:	6063      	str	r3, [r4, #4]
 8001a1e:	e771      	b.n	8001904 <HAL_RCC_ClockConfig+0x38>
 8001a20:	40022000 	.word	0x40022000
 8001a24:	40021000 	.word	0x40021000
 8001a28:	08004c6c 	.word	0x08004c6c
 8001a2c:	20000008 	.word	0x20000008

08001a30 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001a30:	4b04      	ldr	r3, [pc, #16]	; (8001a44 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001a32:	4a05      	ldr	r2, [pc, #20]	; (8001a48 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001a3a:	5cd3      	ldrb	r3, [r2, r3]
 8001a3c:	4a03      	ldr	r2, [pc, #12]	; (8001a4c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001a3e:	6810      	ldr	r0, [r2, #0]
}    
 8001a40:	40d8      	lsrs	r0, r3
 8001a42:	4770      	bx	lr
 8001a44:	40021000 	.word	0x40021000
 8001a48:	08004c7c 	.word	0x08004c7c
 8001a4c:	20000008 	.word	0x20000008

08001a50 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001a50:	4b04      	ldr	r3, [pc, #16]	; (8001a64 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001a52:	4a05      	ldr	r2, [pc, #20]	; (8001a68 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001a5a:	5cd3      	ldrb	r3, [r2, r3]
 8001a5c:	4a03      	ldr	r2, [pc, #12]	; (8001a6c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001a5e:	6810      	ldr	r0, [r2, #0]
} 
 8001a60:	40d8      	lsrs	r0, r3
 8001a62:	4770      	bx	lr
 8001a64:	40021000 	.word	0x40021000
 8001a68:	08004c7c 	.word	0x08004c7c
 8001a6c:	20000008 	.word	0x20000008

08001a70 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001a70:	6803      	ldr	r3, [r0, #0]
{
 8001a72:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001a76:	07d9      	lsls	r1, r3, #31
{
 8001a78:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001a7a:	d520      	bpl.n	8001abe <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a7c:	4c35      	ldr	r4, [pc, #212]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001a7e:	69e3      	ldr	r3, [r4, #28]
 8001a80:	00da      	lsls	r2, r3, #3
 8001a82:	d432      	bmi.n	8001aea <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8001a84:	2701      	movs	r7, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 8001a86:	69e3      	ldr	r3, [r4, #28]
 8001a88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a8c:	61e3      	str	r3, [r4, #28]
 8001a8e:	69e3      	ldr	r3, [r4, #28]
 8001a90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a94:	9301      	str	r3, [sp, #4]
 8001a96:	9b01      	ldr	r3, [sp, #4]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a98:	4e2f      	ldr	r6, [pc, #188]	; (8001b58 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8001a9a:	6833      	ldr	r3, [r6, #0]
 8001a9c:	05db      	lsls	r3, r3, #23
 8001a9e:	d526      	bpl.n	8001aee <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001aa0:	6a23      	ldr	r3, [r4, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001aa2:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001aa6:	d136      	bne.n	8001b16 <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8001aa8:	6a23      	ldr	r3, [r4, #32]
 8001aaa:	686a      	ldr	r2, [r5, #4]
 8001aac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ab0:	4313      	orrs	r3, r2
 8001ab2:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001ab4:	b11f      	cbz	r7, 8001abe <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ab6:	69e3      	ldr	r3, [r4, #28]
 8001ab8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001abc:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001abe:	6828      	ldr	r0, [r5, #0]
 8001ac0:	0783      	lsls	r3, r0, #30
 8001ac2:	d506      	bpl.n	8001ad2 <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001ac4:	4a23      	ldr	r2, [pc, #140]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001ac6:	68a9      	ldr	r1, [r5, #8]
 8001ac8:	6853      	ldr	r3, [r2, #4]
 8001aca:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001ace:	430b      	orrs	r3, r1
 8001ad0:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001ad2:	f010 0010 	ands.w	r0, r0, #16
 8001ad6:	d01b      	beq.n	8001b10 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001ad8:	4a1e      	ldr	r2, [pc, #120]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001ada:	68e9      	ldr	r1, [r5, #12]
 8001adc:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001ade:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001ae0:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001ae4:	430b      	orrs	r3, r1
 8001ae6:	6053      	str	r3, [r2, #4]
 8001ae8:	e012      	b.n	8001b10 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 8001aea:	2700      	movs	r7, #0
 8001aec:	e7d4      	b.n	8001a98 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001aee:	6833      	ldr	r3, [r6, #0]
 8001af0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001af4:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001af6:	f7fe fe67 	bl	80007c8 <HAL_GetTick>
 8001afa:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001afc:	6833      	ldr	r3, [r6, #0]
 8001afe:	05d8      	lsls	r0, r3, #23
 8001b00:	d4ce      	bmi.n	8001aa0 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b02:	f7fe fe61 	bl	80007c8 <HAL_GetTick>
 8001b06:	eba0 0008 	sub.w	r0, r0, r8
 8001b0a:	2864      	cmp	r0, #100	; 0x64
 8001b0c:	d9f6      	bls.n	8001afc <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 8001b0e:	2003      	movs	r0, #3
}
 8001b10:	b002      	add	sp, #8
 8001b12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001b16:	686a      	ldr	r2, [r5, #4]
 8001b18:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001b1c:	4293      	cmp	r3, r2
 8001b1e:	d0c3      	beq.n	8001aa8 <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 8001b20:	2001      	movs	r0, #1
 8001b22:	4a0e      	ldr	r2, [pc, #56]	; (8001b5c <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001b24:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8001b26:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001b28:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001b2a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001b2e:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 8001b30:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001b32:	07d9      	lsls	r1, r3, #31
 8001b34:	d5b8      	bpl.n	8001aa8 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 8001b36:	f7fe fe47 	bl	80007c8 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b3a:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8001b3e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b40:	6a23      	ldr	r3, [r4, #32]
 8001b42:	079a      	lsls	r2, r3, #30
 8001b44:	d4b0      	bmi.n	8001aa8 <HAL_RCCEx_PeriphCLKConfig+0x38>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b46:	f7fe fe3f 	bl	80007c8 <HAL_GetTick>
 8001b4a:	1b80      	subs	r0, r0, r6
 8001b4c:	4540      	cmp	r0, r8
 8001b4e:	d9f7      	bls.n	8001b40 <HAL_RCCEx_PeriphCLKConfig+0xd0>
 8001b50:	e7dd      	b.n	8001b0e <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8001b52:	bf00      	nop
 8001b54:	40021000 	.word	0x40021000
 8001b58:	40007000 	.word	0x40007000
 8001b5c:	42420440 	.word	0x42420440

08001b60 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8001b60:	b570      	push	{r4, r5, r6, lr}
 8001b62:	4604      	mov	r4, r0
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001b64:	4b35      	ldr	r3, [pc, #212]	; (8001c3c <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
{
 8001b66:	b086      	sub	sp, #24
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001b68:	ad02      	add	r5, sp, #8
 8001b6a:	f103 0610 	add.w	r6, r3, #16
 8001b6e:	462a      	mov	r2, r5
 8001b70:	6818      	ldr	r0, [r3, #0]
 8001b72:	6859      	ldr	r1, [r3, #4]
 8001b74:	3308      	adds	r3, #8
 8001b76:	c203      	stmia	r2!, {r0, r1}
 8001b78:	42b3      	cmp	r3, r6
 8001b7a:	4615      	mov	r5, r2
 8001b7c:	d1f7      	bne.n	8001b6e <HAL_RCCEx_GetPeriphCLKFreq+0xe>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001b7e:	2301      	movs	r3, #1
 8001b80:	f88d 3004 	strb.w	r3, [sp, #4]
 8001b84:	2302      	movs	r3, #2
  uint32_t temp_reg = 0U, frequency = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 8001b86:	429c      	cmp	r4, r3
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001b88:	f88d 3005 	strb.w	r3, [sp, #5]
  switch (PeriphClk)
 8001b8c:	d047      	beq.n	8001c1e <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
 8001b8e:	2c10      	cmp	r4, #16
 8001b90:	d017      	beq.n	8001bc2 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8001b92:	2c01      	cmp	r4, #1
 8001b94:	d14f      	bne.n	8001c36 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8001b96:	f240 3102 	movw	r1, #770	; 0x302
      temp_reg = RCC->BDCR;
 8001b9a:	4a29      	ldr	r2, [pc, #164]	; (8001c40 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>)
 8001b9c:	6a13      	ldr	r3, [r2, #32]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8001b9e:	4019      	ands	r1, r3
 8001ba0:	f5b1 7f81 	cmp.w	r1, #258	; 0x102
 8001ba4:	d044      	beq.n	8001c30 <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
      {
        frequency = LSE_VALUE;
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8001ba6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001baa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001bae:	d12d      	bne.n	8001c0c <HAL_RCCEx_GetPeriphCLKFreq+0xac>
      {
        frequency = LSI_VALUE;
 8001bb0:	f649 4040 	movw	r0, #40000	; 0x9c40
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8001bb4:	6a53      	ldr	r3, [r2, #36]	; 0x24
        frequency = LSI_VALUE;
 8001bb6:	f013 0f02 	tst.w	r3, #2
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
      {
        frequency = HSE_VALUE / 128U;
 8001bba:	bf08      	it	eq
 8001bbc:	2000      	moveq	r0, #0
    {
      break;
    }
  }
  return(frequency);
}
 8001bbe:	b006      	add	sp, #24
 8001bc0:	bd70      	pop	{r4, r5, r6, pc}
      temp_reg = RCC->CFGR;
 8001bc2:	4b1f      	ldr	r3, [pc, #124]	; (8001c40 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>)
 8001bc4:	6859      	ldr	r1, [r3, #4]
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLLON))
 8001bc6:	6818      	ldr	r0, [r3, #0]
 8001bc8:	f010 7080 	ands.w	r0, r0, #16777216	; 0x1000000
 8001bcc:	d0f7      	beq.n	8001bbe <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001bce:	f3c1 4283 	ubfx	r2, r1, #18, #4
 8001bd2:	a806      	add	r0, sp, #24
 8001bd4:	4402      	add	r2, r0
 8001bd6:	f812 0c10 	ldrb.w	r0, [r2, #-16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001bda:	03ca      	lsls	r2, r1, #15
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001bdc:	bf41      	itttt	mi
 8001bde:	685a      	ldrmi	r2, [r3, #4]
 8001be0:	a906      	addmi	r1, sp, #24
 8001be2:	f3c2 4240 	ubfxmi	r2, r2, #17, #1
 8001be6:	1852      	addmi	r2, r2, r1
 8001be8:	bf44      	itt	mi
 8001bea:	f812 1c14 	ldrbmi.w	r1, [r2, #-20]
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8001bee:	4a15      	ldrmi	r2, [pc, #84]	; (8001c44 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>)
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8001bf0:	685b      	ldr	r3, [r3, #4]
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8001bf2:	bf4c      	ite	mi
 8001bf4:	fbb2 f2f1 	udivmi	r2, r2, r1
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001bf8:	4a13      	ldrpl	r2, [pc, #76]	; (8001c48 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>)
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8001bfa:	025b      	lsls	r3, r3, #9
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001bfc:	fb02 f000 	mul.w	r0, r2, r0
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8001c00:	d4dd      	bmi.n	8001bbe <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
          frequency = (pllclk * 2) / 3;
 8001c02:	2303      	movs	r3, #3
 8001c04:	0040      	lsls	r0, r0, #1
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8001c06:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8001c0a:	e7d8      	b.n	8001bbe <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8001c0c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001c10:	d111      	bne.n	8001c36 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8001c12:	6813      	ldr	r3, [r2, #0]
        frequency = HSE_VALUE / 128U;
 8001c14:	f24f 4024 	movw	r0, #62500	; 0xf424
 8001c18:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001c1c:	e7cd      	b.n	8001bba <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8001c1e:	f7ff ff17 	bl	8001a50 <HAL_RCC_GetPCLK2Freq>
 8001c22:	4b07      	ldr	r3, [pc, #28]	; (8001c40 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>)
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	f3c3 3381 	ubfx	r3, r3, #14, #2
 8001c2a:	3301      	adds	r3, #1
 8001c2c:	005b      	lsls	r3, r3, #1
 8001c2e:	e7ea      	b.n	8001c06 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
        frequency = LSE_VALUE;
 8001c30:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001c34:	e7c3      	b.n	8001bbe <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
        frequency = 0U;
 8001c36:	2000      	movs	r0, #0
 8001c38:	e7c1      	b.n	8001bbe <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 8001c3a:	bf00      	nop
 8001c3c:	08004c5c 	.word	0x08004c5c
 8001c40:	40021000 	.word	0x40021000
 8001c44:	007a1200 	.word	0x007a1200
 8001c48:	003d0900 	.word	0x003d0900

08001c4c <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8001c4c:	b538      	push	{r3, r4, r5, lr}
 8001c4e:	4604      	mov	r4, r0
  uint32_t tickstart = 0U;
  
  tickstart = HAL_GetTick();
 8001c50:	f7fe fdba 	bl	80007c8 <HAL_GetTick>
 8001c54:	4605      	mov	r5, r0
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8001c56:	6823      	ldr	r3, [r4, #0]
 8001c58:	685a      	ldr	r2, [r3, #4]
 8001c5a:	0692      	lsls	r2, r2, #26
 8001c5c:	d505      	bpl.n	8001c6a <RTC_EnterInitMode+0x1e>
      return HAL_TIMEOUT;
    } 
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001c5e:	685a      	ldr	r2, [r3, #4]
  
  
  return HAL_OK;  
 8001c60:	2000      	movs	r0, #0
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001c62:	f042 0210 	orr.w	r2, r2, #16
 8001c66:	605a      	str	r2, [r3, #4]
  return HAL_OK;  
 8001c68:	bd38      	pop	{r3, r4, r5, pc}
    if((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8001c6a:	f7fe fdad 	bl	80007c8 <HAL_GetTick>
 8001c6e:	1b40      	subs	r0, r0, r5
 8001c70:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001c74:	d9ef      	bls.n	8001c56 <RTC_EnterInitMode+0xa>
      return HAL_TIMEOUT;
 8001c76:	2003      	movs	r0, #3
}
 8001c78:	bd38      	pop	{r3, r4, r5, pc}

08001c7a <RTC_ExitInitMode>:
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef* hrtc)
{
  uint32_t tickstart = 0U;
  
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001c7a:	6802      	ldr	r2, [r0, #0]
{
 8001c7c:	b538      	push	{r3, r4, r5, lr}
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001c7e:	6853      	ldr	r3, [r2, #4]
{
 8001c80:	4604      	mov	r4, r0
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001c82:	f023 0310 	bic.w	r3, r3, #16
 8001c86:	6053      	str	r3, [r2, #4]
  
  tickstart = HAL_GetTick();
 8001c88:	f7fe fd9e 	bl	80007c8 <HAL_GetTick>
 8001c8c:	4605      	mov	r5, r0
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8001c8e:	6823      	ldr	r3, [r4, #0]
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	069b      	lsls	r3, r3, #26
 8001c94:	d501      	bpl.n	8001c9a <RTC_ExitInitMode+0x20>
    {       
      return HAL_TIMEOUT;
    } 
  }
  
  return HAL_OK;  
 8001c96:	2000      	movs	r0, #0
 8001c98:	bd38      	pop	{r3, r4, r5, pc}
    if((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8001c9a:	f7fe fd95 	bl	80007c8 <HAL_GetTick>
 8001c9e:	1b40      	subs	r0, r0, r5
 8001ca0:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001ca4:	d9f3      	bls.n	8001c8e <RTC_ExitInitMode+0x14>
      return HAL_TIMEOUT;
 8001ca6:	2003      	movs	r0, #3
}
 8001ca8:	bd38      	pop	{r3, r4, r5, pc}

08001caa <HAL_RTC_WaitForSynchro>:
{
 8001caa:	b538      	push	{r3, r4, r5, lr}
  if(hrtc == NULL)
 8001cac:	4604      	mov	r4, r0
 8001cae:	b1a8      	cbz	r0, 8001cdc <HAL_RTC_WaitForSynchro+0x32>
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8001cb0:	6802      	ldr	r2, [r0, #0]
 8001cb2:	6853      	ldr	r3, [r2, #4]
 8001cb4:	f023 0308 	bic.w	r3, r3, #8
 8001cb8:	6053      	str	r3, [r2, #4]
  tickstart = HAL_GetTick();
 8001cba:	f7fe fd85 	bl	80007c8 <HAL_GetTick>
 8001cbe:	4605      	mov	r5, r0
  while((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8001cc0:	6823      	ldr	r3, [r4, #0]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	071b      	lsls	r3, r3, #28
 8001cc6:	d501      	bpl.n	8001ccc <HAL_RTC_WaitForSynchro+0x22>
  return HAL_OK;
 8001cc8:	2000      	movs	r0, #0
 8001cca:	bd38      	pop	{r3, r4, r5, pc}
    if((HAL_GetTick() - tickstart ) >  RTC_TIMEOUT_VALUE)
 8001ccc:	f7fe fd7c 	bl	80007c8 <HAL_GetTick>
 8001cd0:	1b40      	subs	r0, r0, r5
 8001cd2:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001cd6:	d9f3      	bls.n	8001cc0 <HAL_RTC_WaitForSynchro+0x16>
      return HAL_TIMEOUT;
 8001cd8:	2003      	movs	r0, #3
}
 8001cda:	bd38      	pop	{r3, r4, r5, pc}
     return HAL_ERROR;
 8001cdc:	2001      	movs	r0, #1
 8001cde:	bd38      	pop	{r3, r4, r5, pc}

08001ce0 <HAL_RTC_Init>:
{
 8001ce0:	b510      	push	{r4, lr}
  if(hrtc == NULL)
 8001ce2:	4604      	mov	r4, r0
 8001ce4:	b170      	cbz	r0, 8001d04 <HAL_RTC_Init+0x24>
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8001ce6:	7c43      	ldrb	r3, [r0, #17]
 8001ce8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001cec:	b913      	cbnz	r3, 8001cf4 <HAL_RTC_Init+0x14>
    hrtc->Lock = HAL_UNLOCKED;
 8001cee:	7402      	strb	r2, [r0, #16]
    HAL_RTC_MspInit(hrtc);
 8001cf0:	f002 fca2 	bl	8004638 <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;  
 8001cf4:	2302      	movs	r3, #2
  if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001cf6:	4620      	mov	r0, r4
  hrtc->State = HAL_RTC_STATE_BUSY;  
 8001cf8:	7463      	strb	r3, [r4, #17]
  if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001cfa:	f7ff ffd6 	bl	8001caa <HAL_RTC_WaitForSynchro>
 8001cfe:	b118      	cbz	r0, 8001d08 <HAL_RTC_Init+0x28>
        hrtc->State = HAL_RTC_STATE_ERROR;
 8001d00:	2304      	movs	r3, #4
 8001d02:	7463      	strb	r3, [r4, #17]
     return HAL_ERROR;
 8001d04:	2001      	movs	r0, #1
}
 8001d06:	bd10      	pop	{r4, pc}
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8001d08:	4620      	mov	r0, r4
 8001d0a:	f7ff ff9f 	bl	8001c4c <RTC_EnterInitMode>
 8001d0e:	2800      	cmp	r0, #0
 8001d10:	d1f6      	bne.n	8001d00 <HAL_RTC_Init+0x20>
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8001d12:	6822      	ldr	r2, [r4, #0]
    if(hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8001d14:	68a0      	ldr	r0, [r4, #8]
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8001d16:	6853      	ldr	r3, [r2, #4]
 8001d18:	f023 0307 	bic.w	r3, r3, #7
 8001d1c:	6053      	str	r3, [r2, #4]
 8001d1e:	4a17      	ldr	r2, [pc, #92]	; (8001d7c <HAL_RTC_Init+0x9c>)
    if(hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8001d20:	b118      	cbz	r0, 8001d2a <HAL_RTC_Init+0x4a>
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8001d22:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8001d24:	f021 0101 	bic.w	r1, r1, #1
 8001d28:	6311      	str	r1, [r2, #48]	; 0x30
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8001d2a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001d2c:	f423 7360 	bic.w	r3, r3, #896	; 0x380
 8001d30:	4303      	orrs	r3, r0
 8001d32:	62d3      	str	r3, [r2, #44]	; 0x2c
    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8001d34:	6860      	ldr	r0, [r4, #4]
 8001d36:	1c43      	adds	r3, r0, #1
 8001d38:	d105      	bne.n	8001d46 <HAL_RTC_Init+0x66>
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8001d3a:	2001      	movs	r0, #1
 8001d3c:	f7ff ff10 	bl	8001b60 <HAL_RCCEx_GetPeriphCLKFreq>
      if (prescaler == 0U)
 8001d40:	2800      	cmp	r0, #0
 8001d42:	d0dd      	beq.n	8001d00 <HAL_RTC_Init+0x20>
        prescaler = prescaler - 1U;
 8001d44:	3801      	subs	r0, #1
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 8001d46:	6822      	ldr	r2, [r4, #0]
 8001d48:	6893      	ldr	r3, [r2, #8]
 8001d4a:	f023 030f 	bic.w	r3, r3, #15
 8001d4e:	ea43 4310 	orr.w	r3, r3, r0, lsr #16
 8001d52:	6093      	str	r3, [r2, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 8001d54:	68d3      	ldr	r3, [r2, #12]
 8001d56:	b280      	uxth	r0, r0
 8001d58:	0c1b      	lsrs	r3, r3, #16
 8001d5a:	041b      	lsls	r3, r3, #16
 8001d5c:	4318      	orrs	r0, r3
 8001d5e:	60d0      	str	r0, [r2, #12]
    if(RTC_ExitInitMode(hrtc) != HAL_OK)
 8001d60:	4620      	mov	r0, r4
 8001d62:	f7ff ff8a 	bl	8001c7a <RTC_ExitInitMode>
 8001d66:	2301      	movs	r3, #1
 8001d68:	b110      	cbz	r0, 8001d70 <HAL_RTC_Init+0x90>
      hrtc->State = HAL_RTC_STATE_ERROR;
 8001d6a:	2204      	movs	r2, #4
 8001d6c:	7462      	strb	r2, [r4, #17]
 8001d6e:	e7c9      	b.n	8001d04 <HAL_RTC_Init+0x24>
    hrtc->DateToUpdate.Year = 0x00U;
 8001d70:	73e0      	strb	r0, [r4, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8001d72:	7363      	strb	r3, [r4, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8001d74:	73a3      	strb	r3, [r4, #14]
    hrtc->State = HAL_RTC_STATE_READY;
 8001d76:	7463      	strb	r3, [r4, #17]
    return HAL_OK;
 8001d78:	bd10      	pop	{r4, pc}
 8001d7a:	bf00      	nop
 8001d7c:	40006c00 	.word	0x40006c00

08001d80 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8001d80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001d84:	4604      	mov	r4, r0
 8001d86:	4688      	mov	r8, r1
 8001d88:	4617      	mov	r7, r2
 8001d8a:	461d      	mov	r5, r3
 8001d8c:	9e06      	ldr	r6, [sp, #24]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8001d8e:	6822      	ldr	r2, [r4, #0]
 8001d90:	6893      	ldr	r3, [r2, #8]
 8001d92:	ea38 0303 	bics.w	r3, r8, r3
 8001d96:	bf0c      	ite	eq
 8001d98:	2301      	moveq	r3, #1
 8001d9a:	2300      	movne	r3, #0
 8001d9c:	429f      	cmp	r7, r3
 8001d9e:	d102      	bne.n	8001da6 <SPI_WaitFlagStateUntilTimeout+0x26>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8001da0:	2000      	movs	r0, #0
}
 8001da2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001da6:	1c6b      	adds	r3, r5, #1
 8001da8:	d0f2      	beq.n	8001d90 <SPI_WaitFlagStateUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8001daa:	bb55      	cbnz	r5, 8001e02 <SPI_WaitFlagStateUntilTimeout+0x82>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001dac:	6823      	ldr	r3, [r4, #0]
 8001dae:	685a      	ldr	r2, [r3, #4]
 8001db0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001db4:	605a      	str	r2, [r3, #4]
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001db6:	6862      	ldr	r2, [r4, #4]
 8001db8:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8001dbc:	d10a      	bne.n	8001dd4 <SPI_WaitFlagStateUntilTimeout+0x54>
 8001dbe:	68a2      	ldr	r2, [r4, #8]
 8001dc0:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001dc4:	d002      	beq.n	8001dcc <SPI_WaitFlagStateUntilTimeout+0x4c>
 8001dc6:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8001dca:	d103      	bne.n	8001dd4 <SPI_WaitFlagStateUntilTimeout+0x54>
          __HAL_SPI_DISABLE(hspi);
 8001dcc:	681a      	ldr	r2, [r3, #0]
 8001dce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001dd2:	601a      	str	r2, [r3, #0]
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001dd4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001dd6:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8001dda:	d109      	bne.n	8001df0 <SPI_WaitFlagStateUntilTimeout+0x70>
          SPI_RESET_CRC(hspi);
 8001ddc:	681a      	ldr	r2, [r3, #0]
 8001dde:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001de2:	0412      	lsls	r2, r2, #16
 8001de4:	0c12      	lsrs	r2, r2, #16
 8001de6:	601a      	str	r2, [r3, #0]
 8001de8:	681a      	ldr	r2, [r3, #0]
 8001dea:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001dee:	601a      	str	r2, [r3, #0]
        hspi->State= HAL_SPI_STATE_READY;
 8001df0:	2301      	movs	r3, #1
 8001df2:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8001df6:	2300      	movs	r3, #0
 8001df8:	2003      	movs	r0, #3
 8001dfa:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 8001dfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8001e02:	f7fe fce1 	bl	80007c8 <HAL_GetTick>
 8001e06:	1b80      	subs	r0, r0, r6
 8001e08:	4285      	cmp	r5, r0
 8001e0a:	d8c0      	bhi.n	8001d8e <SPI_WaitFlagStateUntilTimeout+0xe>
 8001e0c:	e7ce      	b.n	8001dac <SPI_WaitFlagStateUntilTimeout+0x2c>

08001e0e <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001e0e:	b513      	push	{r0, r1, r4, lr}
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001e10:	460b      	mov	r3, r1
 8001e12:	9200      	str	r2, [sp, #0]
 8001e14:	2180      	movs	r1, #128	; 0x80
 8001e16:	2200      	movs	r2, #0
{
 8001e18:	4604      	mov	r4, r0
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001e1a:	f7ff ffb1 	bl	8001d80 <SPI_WaitFlagStateUntilTimeout>
 8001e1e:	b120      	cbz	r0, 8001e2a <SPI_CheckFlag_BSY+0x1c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
 8001e20:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001e22:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001e24:	f043 0320 	orr.w	r3, r3, #32
 8001e28:	6563      	str	r3, [r4, #84]	; 0x54
  }
  return HAL_OK;
}
 8001e2a:	b002      	add	sp, #8
 8001e2c:	bd10      	pop	{r4, pc}

08001e2e <HAL_SPI_Transmit>:
{
 8001e2e:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8001e32:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8001e34:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8001e38:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8001e3a:	2b01      	cmp	r3, #1
{
 8001e3c:	460d      	mov	r5, r1
 8001e3e:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 8001e40:	f000 809c 	beq.w	8001f7c <HAL_SPI_Transmit+0x14e>
 8001e44:	2301      	movs	r3, #1
 8001e46:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8001e4a:	f7fe fcbd 	bl	80007c8 <HAL_GetTick>
 8001e4e:	4607      	mov	r7, r0
  if(hspi->State != HAL_SPI_STATE_READY)
 8001e50:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8001e54:	b2c0      	uxtb	r0, r0
 8001e56:	2801      	cmp	r0, #1
 8001e58:	f040 808e 	bne.w	8001f78 <HAL_SPI_Transmit+0x14a>
  if((pData == NULL ) || (Size == 0U))
 8001e5c:	2d00      	cmp	r5, #0
 8001e5e:	d04e      	beq.n	8001efe <HAL_SPI_Transmit+0xd0>
 8001e60:	f1b8 0f00 	cmp.w	r8, #0
 8001e64:	d04b      	beq.n	8001efe <HAL_SPI_Transmit+0xd0>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001e66:	2303      	movs	r3, #3
 8001e68:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001e70:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8001e72:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  hspi->RxXferSize  = 0U;
 8001e76:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8001e78:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8001e7a:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 8001e7c:	6423      	str	r3, [r4, #64]	; 0x40
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001e7e:	68a3      	ldr	r3, [r4, #8]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001e80:	6325      	str	r5, [r4, #48]	; 0x30
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001e82:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001e86:	6823      	ldr	r3, [r4, #0]
  hspi->TxXferSize  = Size;
 8001e88:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
    SPI_1LINE_TX(hspi);
 8001e8c:	bf02      	ittt	eq
 8001e8e:	681a      	ldreq	r2, [r3, #0]
 8001e90:	f442 4280 	orreq.w	r2, r2, #16384	; 0x4000
 8001e94:	601a      	streq	r2, [r3, #0]
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001e96:	681a      	ldr	r2, [r3, #0]
 8001e98:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8001e9a:	bf5e      	ittt	pl
 8001e9c:	681a      	ldrpl	r2, [r3, #0]
 8001e9e:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 8001ea2:	601a      	strpl	r2, [r3, #0]
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001ea4:	68e2      	ldr	r2, [r4, #12]
 8001ea6:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8001eaa:	6862      	ldr	r2, [r4, #4]
 8001eac:	d138      	bne.n	8001f20 <HAL_SPI_Transmit+0xf2>
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8001eae:	b11a      	cbz	r2, 8001eb8 <HAL_SPI_Transmit+0x8a>
 8001eb0:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8001eb2:	b292      	uxth	r2, r2
 8001eb4:	2a01      	cmp	r2, #1
 8001eb6:	d106      	bne.n	8001ec6 <HAL_SPI_Transmit+0x98>
          hspi->Instance->DR = *((uint16_t *)pData);
 8001eb8:	f835 2b02 	ldrh.w	r2, [r5], #2
 8001ebc:	60da      	str	r2, [r3, #12]
          hspi->TxXferCount--;
 8001ebe:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001ec0:	3b01      	subs	r3, #1
 8001ec2:	b29b      	uxth	r3, r3
 8001ec4:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8001ec6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001ec8:	b29b      	uxth	r3, r3
 8001eca:	b993      	cbnz	r3, 8001ef2 <HAL_SPI_Transmit+0xc4>
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8001ecc:	9700      	str	r7, [sp, #0]
 8001ece:	4633      	mov	r3, r6
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	2102      	movs	r1, #2
 8001ed4:	4620      	mov	r0, r4
 8001ed6:	f7ff ff53 	bl	8001d80 <SPI_WaitFlagStateUntilTimeout>
 8001eda:	b978      	cbnz	r0, 8001efc <HAL_SPI_Transmit+0xce>
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8001edc:	463a      	mov	r2, r7
 8001ede:	4631      	mov	r1, r6
 8001ee0:	4620      	mov	r0, r4
 8001ee2:	f7ff ff94 	bl	8001e0e <SPI_CheckFlag_BSY>
 8001ee6:	2800      	cmp	r0, #0
 8001ee8:	d038      	beq.n	8001f5c <HAL_SPI_Transmit+0x12e>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001eea:	2320      	movs	r3, #32
    errorcode = HAL_ERROR;
 8001eec:	2001      	movs	r0, #1
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001eee:	6563      	str	r3, [r4, #84]	; 0x54
    goto error;
 8001ef0:	e005      	b.n	8001efe <HAL_SPI_Transmit+0xd0>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001ef2:	6823      	ldr	r3, [r4, #0]
 8001ef4:	689a      	ldr	r2, [r3, #8]
 8001ef6:	0790      	lsls	r0, r2, #30
 8001ef8:	d4de      	bmi.n	8001eb8 <HAL_SPI_Transmit+0x8a>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8001efa:	b94e      	cbnz	r6, 8001f10 <HAL_SPI_Transmit+0xe2>
          errorcode = HAL_TIMEOUT;
 8001efc:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8001efe:	2301      	movs	r3, #1
 8001f00:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001f04:	2300      	movs	r3, #0
 8001f06:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8001f0a:	b004      	add	sp, #16
 8001f0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8001f10:	1c71      	adds	r1, r6, #1
 8001f12:	d0d8      	beq.n	8001ec6 <HAL_SPI_Transmit+0x98>
 8001f14:	f7fe fc58 	bl	80007c8 <HAL_GetTick>
 8001f18:	1bc0      	subs	r0, r0, r7
 8001f1a:	4286      	cmp	r6, r0
 8001f1c:	d8d3      	bhi.n	8001ec6 <HAL_SPI_Transmit+0x98>
 8001f1e:	e7ed      	b.n	8001efc <HAL_SPI_Transmit+0xce>
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 8001f20:	b11a      	cbz	r2, 8001f2a <HAL_SPI_Transmit+0xfc>
 8001f22:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8001f24:	b292      	uxth	r2, r2
 8001f26:	2a01      	cmp	r2, #1
 8001f28:	d106      	bne.n	8001f38 <HAL_SPI_Transmit+0x10a>
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8001f2a:	f815 2b01 	ldrb.w	r2, [r5], #1
 8001f2e:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8001f30:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001f32:	3b01      	subs	r3, #1
 8001f34:	b29b      	uxth	r3, r3
 8001f36:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8001f38:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001f3a:	b29b      	uxth	r3, r3
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d0c5      	beq.n	8001ecc <HAL_SPI_Transmit+0x9e>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001f40:	6823      	ldr	r3, [r4, #0]
 8001f42:	689a      	ldr	r2, [r3, #8]
 8001f44:	0792      	lsls	r2, r2, #30
 8001f46:	d4f0      	bmi.n	8001f2a <HAL_SPI_Transmit+0xfc>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8001f48:	2e00      	cmp	r6, #0
 8001f4a:	d0d7      	beq.n	8001efc <HAL_SPI_Transmit+0xce>
 8001f4c:	1c73      	adds	r3, r6, #1
 8001f4e:	d0f3      	beq.n	8001f38 <HAL_SPI_Transmit+0x10a>
 8001f50:	f7fe fc3a 	bl	80007c8 <HAL_GetTick>
 8001f54:	1bc0      	subs	r0, r0, r7
 8001f56:	4286      	cmp	r6, r0
 8001f58:	d8ee      	bhi.n	8001f38 <HAL_SPI_Transmit+0x10a>
 8001f5a:	e7cf      	b.n	8001efc <HAL_SPI_Transmit+0xce>
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001f5c:	68a3      	ldr	r3, [r4, #8]
 8001f5e:	b933      	cbnz	r3, 8001f6e <HAL_SPI_Transmit+0x140>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001f60:	9303      	str	r3, [sp, #12]
 8001f62:	6823      	ldr	r3, [r4, #0]
 8001f64:	68da      	ldr	r2, [r3, #12]
 8001f66:	9203      	str	r2, [sp, #12]
 8001f68:	689b      	ldr	r3, [r3, #8]
 8001f6a:	9303      	str	r3, [sp, #12]
 8001f6c:	9b03      	ldr	r3, [sp, #12]
  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001f6e:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8001f70:	3000      	adds	r0, #0
 8001f72:	bf18      	it	ne
 8001f74:	2001      	movne	r0, #1
 8001f76:	e7c2      	b.n	8001efe <HAL_SPI_Transmit+0xd0>
 8001f78:	2002      	movs	r0, #2
 8001f7a:	e7c0      	b.n	8001efe <HAL_SPI_Transmit+0xd0>
  __HAL_LOCK(hspi);
 8001f7c:	2002      	movs	r0, #2
 8001f7e:	e7c4      	b.n	8001f0a <HAL_SPI_Transmit+0xdc>

08001f80 <HAL_SPI_TransmitReceive>:
{
 8001f80:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001f84:	4699      	mov	r9, r3
  __HAL_LOCK(hspi);
 8001f86:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8001f8a:	b085      	sub	sp, #20
  __HAL_LOCK(hspi);
 8001f8c:	2b01      	cmp	r3, #1
{
 8001f8e:	4604      	mov	r4, r0
 8001f90:	460d      	mov	r5, r1
 8001f92:	4616      	mov	r6, r2
 8001f94:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  __HAL_LOCK(hspi);
 8001f96:	f000 80ee 	beq.w	8002176 <HAL_SPI_TransmitReceive+0x1f6>
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8001fa0:	f7fe fc12 	bl	80007c8 <HAL_GetTick>
  tmp  = hspi->State;
 8001fa4:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tickstart = HAL_GetTick();
 8001fa8:	4680      	mov	r8, r0
  tmp  = hspi->State;
 8001faa:	b2db      	uxtb	r3, r3
  if(!((tmp == HAL_SPI_STATE_READY) || \
 8001fac:	2b01      	cmp	r3, #1
  tmp1 = hspi->Init.Mode;
 8001fae:	6861      	ldr	r1, [r4, #4]
  if(!((tmp == HAL_SPI_STATE_READY) || \
 8001fb0:	d00a      	beq.n	8001fc8 <HAL_SPI_TransmitReceive+0x48>
 8001fb2:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 8001fb6:	f040 80dc 	bne.w	8002172 <HAL_SPI_TransmitReceive+0x1f2>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 8001fba:	68a2      	ldr	r2, [r4, #8]
 8001fbc:	2a00      	cmp	r2, #0
 8001fbe:	f040 80d8 	bne.w	8002172 <HAL_SPI_TransmitReceive+0x1f2>
 8001fc2:	2b04      	cmp	r3, #4
 8001fc4:	f040 80d5 	bne.w	8002172 <HAL_SPI_TransmitReceive+0x1f2>
  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001fc8:	2d00      	cmp	r5, #0
 8001fca:	d04e      	beq.n	800206a <HAL_SPI_TransmitReceive+0xea>
 8001fcc:	2e00      	cmp	r6, #0
 8001fce:	d04c      	beq.n	800206a <HAL_SPI_TransmitReceive+0xea>
 8001fd0:	f1b9 0f00 	cmp.w	r9, #0
 8001fd4:	d049      	beq.n	800206a <HAL_SPI_TransmitReceive+0xea>
  if(hspi->State == HAL_SPI_STATE_READY)
 8001fd6:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001fda:	63a6      	str	r6, [r4, #56]	; 0x38
  if(hspi->State == HAL_SPI_STATE_READY)
 8001fdc:	2b01      	cmp	r3, #1
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001fde:	bf04      	itt	eq
 8001fe0:	2305      	moveq	r3, #5
 8001fe2:	f884 3051 	strbeq.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 8001fea:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001fec:	6463      	str	r3, [r4, #68]	; 0x44
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8001fee:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 8001ff0:	f8a4 903e 	strh.w	r9, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8001ff4:	f8a4 9036 	strh.w	r9, [r4, #54]	; 0x36
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8001ff8:	681a      	ldr	r2, [r3, #0]
  hspi->RxXferSize  = Size;
 8001ffa:	f8a4 903c 	strh.w	r9, [r4, #60]	; 0x3c
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8001ffe:	0650      	lsls	r0, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8002000:	bf58      	it	pl
 8002002:	681a      	ldrpl	r2, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002004:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 8002006:	bf58      	it	pl
 8002008:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
  hspi->TxXferSize  = Size;
 800200c:	f8a4 9034 	strh.w	r9, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 8002010:	bf58      	it	pl
 8002012:	601a      	strpl	r2, [r3, #0]
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002014:	68e2      	ldr	r2, [r4, #12]
 8002016:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 800201a:	d15d      	bne.n	80020d8 <HAL_SPI_TransmitReceive+0x158>
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 800201c:	b119      	cbz	r1, 8002026 <HAL_SPI_TransmitReceive+0xa6>
 800201e:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8002020:	b292      	uxth	r2, r2
 8002022:	2a01      	cmp	r2, #1
 8002024:	d106      	bne.n	8002034 <HAL_SPI_TransmitReceive+0xb4>
      hspi->Instance->DR = *((uint16_t *)pTxData);
 8002026:	f835 2b02 	ldrh.w	r2, [r5], #2
 800202a:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 800202c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800202e:	3b01      	subs	r3, #1
 8002030:	b29b      	uxth	r3, r3
 8002032:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8002034:	f04f 0901 	mov.w	r9, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002038:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800203a:	b29b      	uxth	r3, r3
 800203c:	b9bb      	cbnz	r3, 800206e <HAL_SPI_TransmitReceive+0xee>
 800203e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002040:	b29b      	uxth	r3, r3
 8002042:	b9a3      	cbnz	r3, 800206e <HAL_SPI_TransmitReceive+0xee>
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8002044:	f8cd 8000 	str.w	r8, [sp]
 8002048:	463b      	mov	r3, r7
 800204a:	2201      	movs	r2, #1
 800204c:	2102      	movs	r1, #2
 800204e:	4620      	mov	r0, r4
 8002050:	f7ff fe96 	bl	8001d80 <SPI_WaitFlagStateUntilTimeout>
 8002054:	2800      	cmp	r0, #0
 8002056:	d135      	bne.n	80020c4 <HAL_SPI_TransmitReceive+0x144>
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8002058:	4642      	mov	r2, r8
 800205a:	4639      	mov	r1, r7
 800205c:	4620      	mov	r0, r4
 800205e:	f7ff fed6 	bl	8001e0e <SPI_CheckFlag_BSY>
 8002062:	2800      	cmp	r0, #0
 8002064:	d07a      	beq.n	800215c <HAL_SPI_TransmitReceive+0x1dc>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002066:	2320      	movs	r3, #32
 8002068:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 800206a:	2001      	movs	r0, #1
 800206c:	e02b      	b.n	80020c6 <HAL_SPI_TransmitReceive+0x146>
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 800206e:	f1b9 0f00 	cmp.w	r9, #0
 8002072:	d00f      	beq.n	8002094 <HAL_SPI_TransmitReceive+0x114>
 8002074:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002076:	b29b      	uxth	r3, r3
 8002078:	b163      	cbz	r3, 8002094 <HAL_SPI_TransmitReceive+0x114>
 800207a:	6823      	ldr	r3, [r4, #0]
 800207c:	689a      	ldr	r2, [r3, #8]
 800207e:	0791      	lsls	r1, r2, #30
 8002080:	d508      	bpl.n	8002094 <HAL_SPI_TransmitReceive+0x114>
        txallowed = 0U;
 8002082:	f04f 0900 	mov.w	r9, #0
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8002086:	f835 2b02 	ldrh.w	r2, [r5], #2
 800208a:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 800208c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800208e:	3b01      	subs	r3, #1
 8002090:	b29b      	uxth	r3, r3
 8002092:	86e3      	strh	r3, [r4, #54]	; 0x36
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8002094:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002096:	b29b      	uxth	r3, r3
 8002098:	b163      	cbz	r3, 80020b4 <HAL_SPI_TransmitReceive+0x134>
 800209a:	6823      	ldr	r3, [r4, #0]
 800209c:	689a      	ldr	r2, [r3, #8]
 800209e:	07d2      	lsls	r2, r2, #31
 80020a0:	d508      	bpl.n	80020b4 <HAL_SPI_TransmitReceive+0x134>
        txallowed = 1U;
 80020a2:	f04f 0901 	mov.w	r9, #1
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 80020a6:	68db      	ldr	r3, [r3, #12]
 80020a8:	f826 3b02 	strh.w	r3, [r6], #2
        hspi->RxXferCount--;
 80020ac:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80020ae:	3b01      	subs	r3, #1
 80020b0:	b29b      	uxth	r3, r3
 80020b2:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 80020b4:	1c78      	adds	r0, r7, #1
 80020b6:	d0bf      	beq.n	8002038 <HAL_SPI_TransmitReceive+0xb8>
 80020b8:	f7fe fb86 	bl	80007c8 <HAL_GetTick>
 80020bc:	eba0 0008 	sub.w	r0, r0, r8
 80020c0:	4287      	cmp	r7, r0
 80020c2:	d8b9      	bhi.n	8002038 <HAL_SPI_TransmitReceive+0xb8>
        errorcode = HAL_TIMEOUT;
 80020c4:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 80020c6:	2301      	movs	r3, #1
 80020c8:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80020cc:	2300      	movs	r3, #0
 80020ce:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 80020d2:	b005      	add	sp, #20
 80020d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 80020d8:	b119      	cbz	r1, 80020e2 <HAL_SPI_TransmitReceive+0x162>
 80020da:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 80020dc:	b292      	uxth	r2, r2
 80020de:	2a01      	cmp	r2, #1
 80020e0:	d106      	bne.n	80020f0 <HAL_SPI_TransmitReceive+0x170>
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 80020e2:	f815 2b01 	ldrb.w	r2, [r5], #1
 80020e6:	731a      	strb	r2, [r3, #12]
      hspi->TxXferCount--;
 80020e8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80020ea:	3b01      	subs	r3, #1
 80020ec:	b29b      	uxth	r3, r3
 80020ee:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 80020f0:	f04f 0901 	mov.w	r9, #1
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80020f4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80020f6:	b29b      	uxth	r3, r3
 80020f8:	b91b      	cbnz	r3, 8002102 <HAL_SPI_TransmitReceive+0x182>
 80020fa:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80020fc:	b29b      	uxth	r3, r3
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d0a0      	beq.n	8002044 <HAL_SPI_TransmitReceive+0xc4>
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8002102:	f1b9 0f00 	cmp.w	r9, #0
 8002106:	d00f      	beq.n	8002128 <HAL_SPI_TransmitReceive+0x1a8>
 8002108:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800210a:	b29b      	uxth	r3, r3
 800210c:	b163      	cbz	r3, 8002128 <HAL_SPI_TransmitReceive+0x1a8>
 800210e:	6823      	ldr	r3, [r4, #0]
 8002110:	689a      	ldr	r2, [r3, #8]
 8002112:	0791      	lsls	r1, r2, #30
 8002114:	d508      	bpl.n	8002128 <HAL_SPI_TransmitReceive+0x1a8>
        txallowed = 0U;
 8002116:	f04f 0900 	mov.w	r9, #0
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 800211a:	782a      	ldrb	r2, [r5, #0]
 800211c:	3501      	adds	r5, #1
 800211e:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8002120:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002122:	3b01      	subs	r3, #1
 8002124:	b29b      	uxth	r3, r3
 8002126:	86e3      	strh	r3, [r4, #54]	; 0x36
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8002128:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800212a:	b29b      	uxth	r3, r3
 800212c:	b16b      	cbz	r3, 800214a <HAL_SPI_TransmitReceive+0x1ca>
 800212e:	6823      	ldr	r3, [r4, #0]
 8002130:	689a      	ldr	r2, [r3, #8]
 8002132:	07d2      	lsls	r2, r2, #31
 8002134:	d509      	bpl.n	800214a <HAL_SPI_TransmitReceive+0x1ca>
        txallowed = 1U;
 8002136:	f04f 0901 	mov.w	r9, #1
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 800213a:	68db      	ldr	r3, [r3, #12]
 800213c:	3601      	adds	r6, #1
 800213e:	f806 3c01 	strb.w	r3, [r6, #-1]
        hspi->RxXferCount--;
 8002142:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002144:	3b01      	subs	r3, #1
 8002146:	b29b      	uxth	r3, r3
 8002148:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 800214a:	1c7b      	adds	r3, r7, #1
 800214c:	d0d2      	beq.n	80020f4 <HAL_SPI_TransmitReceive+0x174>
 800214e:	f7fe fb3b 	bl	80007c8 <HAL_GetTick>
 8002152:	eba0 0008 	sub.w	r0, r0, r8
 8002156:	4287      	cmp	r7, r0
 8002158:	d8cc      	bhi.n	80020f4 <HAL_SPI_TransmitReceive+0x174>
 800215a:	e7b3      	b.n	80020c4 <HAL_SPI_TransmitReceive+0x144>
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800215c:	68a3      	ldr	r3, [r4, #8]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d1b1      	bne.n	80020c6 <HAL_SPI_TransmitReceive+0x146>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002162:	6823      	ldr	r3, [r4, #0]
 8002164:	9003      	str	r0, [sp, #12]
 8002166:	68da      	ldr	r2, [r3, #12]
 8002168:	9203      	str	r2, [sp, #12]
 800216a:	689b      	ldr	r3, [r3, #8]
 800216c:	9303      	str	r3, [sp, #12]
 800216e:	9b03      	ldr	r3, [sp, #12]
 8002170:	e7a9      	b.n	80020c6 <HAL_SPI_TransmitReceive+0x146>
    errorcode = HAL_BUSY;
 8002172:	2002      	movs	r0, #2
 8002174:	e7a7      	b.n	80020c6 <HAL_SPI_TransmitReceive+0x146>
  __HAL_LOCK(hspi);
 8002176:	2002      	movs	r0, #2
 8002178:	e7ab      	b.n	80020d2 <HAL_SPI_TransmitReceive+0x152>

0800217a <HAL_SPI_Receive>:
{
 800217a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800217e:	461e      	mov	r6, r3
  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002180:	6843      	ldr	r3, [r0, #4]
{
 8002182:	4604      	mov	r4, r0
  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002184:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
{
 8002188:	460d      	mov	r5, r1
 800218a:	4690      	mov	r8, r2
  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800218c:	d10c      	bne.n	80021a8 <HAL_SPI_Receive+0x2e>
 800218e:	6883      	ldr	r3, [r0, #8]
 8002190:	b953      	cbnz	r3, 80021a8 <HAL_SPI_Receive+0x2e>
     hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002192:	2304      	movs	r3, #4
 8002194:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
    return HAL_SPI_TransmitReceive(hspi,pData,pData,Size,Timeout);
 8002198:	4613      	mov	r3, r2
 800219a:	9600      	str	r6, [sp, #0]
 800219c:	460a      	mov	r2, r1
 800219e:	f7ff feef 	bl	8001f80 <HAL_SPI_TransmitReceive>
}
 80021a2:	b002      	add	sp, #8
 80021a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hspi);
 80021a8:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 80021ac:	2b01      	cmp	r3, #1
 80021ae:	f000 8081 	beq.w	80022b4 <HAL_SPI_Receive+0x13a>
 80021b2:	2301      	movs	r3, #1
 80021b4:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 80021b8:	f7fe fb06 	bl	80007c8 <HAL_GetTick>
 80021bc:	4607      	mov	r7, r0
  if(hspi->State != HAL_SPI_STATE_READY)
 80021be:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 80021c2:	b2c0      	uxtb	r0, r0
 80021c4:	2801      	cmp	r0, #1
 80021c6:	d173      	bne.n	80022b0 <HAL_SPI_Receive+0x136>
  if((pData == NULL ) || (Size == 0U))
 80021c8:	2d00      	cmp	r5, #0
 80021ca:	d058      	beq.n	800227e <HAL_SPI_Receive+0x104>
 80021cc:	f1b8 0f00 	cmp.w	r8, #0
 80021d0:	d055      	beq.n	800227e <HAL_SPI_Receive+0x104>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80021d2:	2304      	movs	r3, #4
 80021d4:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80021d8:	2300      	movs	r3, #0
 80021da:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80021dc:	6323      	str	r3, [r4, #48]	; 0x30
  hspi->RxXferCount = Size;
 80021de:	f8a4 803e 	strh.w	r8, [r4, #62]	; 0x3e
  hspi->TxXferSize  = 0U;
 80021e2:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80021e4:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->RxISR       = NULL;
 80021e6:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 80021e8:	6463      	str	r3, [r4, #68]	; 0x44
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80021ea:	68a3      	ldr	r3, [r4, #8]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80021ec:	63a5      	str	r5, [r4, #56]	; 0x38
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80021ee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80021f2:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferSize  = Size;
 80021f4:	f8a4 803c 	strh.w	r8, [r4, #60]	; 0x3c
    SPI_1LINE_RX(hspi);
 80021f8:	bf02      	ittt	eq
 80021fa:	681a      	ldreq	r2, [r3, #0]
 80021fc:	f422 4280 	biceq.w	r2, r2, #16384	; 0x4000
 8002200:	601a      	streq	r2, [r3, #0]
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002202:	681a      	ldr	r2, [r3, #0]
 8002204:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8002206:	bf5e      	ittt	pl
 8002208:	681a      	ldrpl	r2, [r3, #0]
 800220a:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 800220e:	601a      	strpl	r2, [r3, #0]
  if(hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002210:	68e3      	ldr	r3, [r4, #12]
 8002212:	b1cb      	cbz	r3, 8002248 <HAL_SPI_Receive+0xce>
    while(hspi->RxXferCount > 0U)
 8002214:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002216:	b29b      	uxth	r3, r3
 8002218:	b1d3      	cbz	r3, 8002250 <HAL_SPI_Receive+0xd6>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800221a:	6823      	ldr	r3, [r4, #0]
 800221c:	689a      	ldr	r2, [r3, #8]
 800221e:	07d2      	lsls	r2, r2, #31
 8002220:	d53c      	bpl.n	800229c <HAL_SPI_Receive+0x122>
        *((uint16_t*)pData) = hspi->Instance->DR;
 8002222:	68db      	ldr	r3, [r3, #12]
 8002224:	f825 3b02 	strh.w	r3, [r5], #2
        hspi->RxXferCount--;
 8002228:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800222a:	3b01      	subs	r3, #1
 800222c:	b29b      	uxth	r3, r3
 800222e:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8002230:	e7f0      	b.n	8002214 <HAL_SPI_Receive+0x9a>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002232:	6823      	ldr	r3, [r4, #0]
 8002234:	689a      	ldr	r2, [r3, #8]
 8002236:	07d0      	lsls	r0, r2, #31
 8002238:	d51f      	bpl.n	800227a <HAL_SPI_Receive+0x100>
        (* (uint8_t *)pData)= *(__IO uint8_t *)&hspi->Instance->DR;
 800223a:	7b1b      	ldrb	r3, [r3, #12]
 800223c:	f805 3b01 	strb.w	r3, [r5], #1
        hspi->RxXferCount--;
 8002240:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002242:	3b01      	subs	r3, #1
 8002244:	b29b      	uxth	r3, r3
 8002246:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while(hspi->RxXferCount > 0U)
 8002248:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800224a:	b29b      	uxth	r3, r3
 800224c:	2b00      	cmp	r3, #0
 800224e:	d1f0      	bne.n	8002232 <HAL_SPI_Receive+0xb8>
  if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002250:	6863      	ldr	r3, [r4, #4]
 8002252:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002256:	d10b      	bne.n	8002270 <HAL_SPI_Receive+0xf6>
 8002258:	68a3      	ldr	r3, [r4, #8]
 800225a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800225e:	d002      	beq.n	8002266 <HAL_SPI_Receive+0xec>
 8002260:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002264:	d104      	bne.n	8002270 <HAL_SPI_Receive+0xf6>
    __HAL_SPI_DISABLE(hspi);
 8002266:	6822      	ldr	r2, [r4, #0]
 8002268:	6813      	ldr	r3, [r2, #0]
 800226a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800226e:	6013      	str	r3, [r2, #0]
  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002270:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8002272:	3000      	adds	r0, #0
 8002274:	bf18      	it	ne
 8002276:	2001      	movne	r0, #1
 8002278:	e001      	b.n	800227e <HAL_SPI_Receive+0x104>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 800227a:	b93e      	cbnz	r6, 800228c <HAL_SPI_Receive+0x112>
          errorcode = HAL_TIMEOUT;
 800227c:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 800227e:	2301      	movs	r3, #1
 8002280:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002284:	2300      	movs	r3, #0
 8002286:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
 800228a:	e78a      	b.n	80021a2 <HAL_SPI_Receive+0x28>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 800228c:	1c71      	adds	r1, r6, #1
 800228e:	d0db      	beq.n	8002248 <HAL_SPI_Receive+0xce>
 8002290:	f7fe fa9a 	bl	80007c8 <HAL_GetTick>
 8002294:	1bc0      	subs	r0, r0, r7
 8002296:	4286      	cmp	r6, r0
 8002298:	d8d6      	bhi.n	8002248 <HAL_SPI_Receive+0xce>
 800229a:	e7ef      	b.n	800227c <HAL_SPI_Receive+0x102>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 800229c:	2e00      	cmp	r6, #0
 800229e:	d0ed      	beq.n	800227c <HAL_SPI_Receive+0x102>
 80022a0:	1c73      	adds	r3, r6, #1
 80022a2:	d0b7      	beq.n	8002214 <HAL_SPI_Receive+0x9a>
 80022a4:	f7fe fa90 	bl	80007c8 <HAL_GetTick>
 80022a8:	1bc0      	subs	r0, r0, r7
 80022aa:	4286      	cmp	r6, r0
 80022ac:	d8b2      	bhi.n	8002214 <HAL_SPI_Receive+0x9a>
 80022ae:	e7e5      	b.n	800227c <HAL_SPI_Receive+0x102>
    errorcode = HAL_BUSY;
 80022b0:	2002      	movs	r0, #2
 80022b2:	e7e4      	b.n	800227e <HAL_SPI_Receive+0x104>
  __HAL_LOCK(hspi);
 80022b4:	2002      	movs	r0, #2
 80022b6:	e774      	b.n	80021a2 <HAL_SPI_Receive+0x28>

080022b8 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80022b8:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 80022ba:	4604      	mov	r4, r0
 80022bc:	2800      	cmp	r0, #0
 80022be:	d034      	beq.n	800232a <HAL_SPI_Init+0x72>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022c0:	2300      	movs	r3, #0
 80022c2:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 80022c4:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 80022c8:	b90b      	cbnz	r3, 80022ce <HAL_SPI_Init+0x16>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80022ca:	f002 f9f5 	bl	80046b8 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 80022ce:	2302      	movs	r3, #2

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80022d0:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 80022d2:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 80022d6:	680b      	ldr	r3, [r1, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80022d8:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 80022da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80022de:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80022e0:	6863      	ldr	r3, [r4, #4]
 80022e2:	69a2      	ldr	r2, [r4, #24]
 80022e4:	4303      	orrs	r3, r0
 80022e6:	68e0      	ldr	r0, [r4, #12]
 80022e8:	4303      	orrs	r3, r0
 80022ea:	6920      	ldr	r0, [r4, #16]
 80022ec:	4303      	orrs	r3, r0
 80022ee:	6960      	ldr	r0, [r4, #20]
 80022f0:	4303      	orrs	r3, r0
 80022f2:	69e0      	ldr	r0, [r4, #28]
 80022f4:	4303      	orrs	r3, r0
 80022f6:	6a20      	ldr	r0, [r4, #32]
 80022f8:	4303      	orrs	r3, r0
 80022fa:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80022fc:	4303      	orrs	r3, r0
 80022fe:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8002302:	4303      	orrs	r3, r0
 8002304:	600b      	str	r3, [r1, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002306:	0c12      	lsrs	r2, r2, #16
 8002308:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800230a:	f002 0204 	and.w	r2, r2, #4
 800230e:	431a      	orrs	r2, r3

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8002310:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002312:	604a      	str	r2, [r1, #4]
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8002314:	610b      	str	r3, [r1, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002316:	69cb      	ldr	r3, [r1, #28]
#else
  uCRCErrorWorkaroundCheck = 0U;
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002318:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800231a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800231e:	61cb      	str	r3, [r1, #28]
  hspi->State = HAL_SPI_STATE_READY;
 8002320:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002322:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8002324:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  
  return HAL_OK;
 8002328:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800232a:	2001      	movs	r0, #1
}
 800232c:	bd10      	pop	{r4, pc}

0800232e <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800232e:	6803      	ldr	r3, [r0, #0]
 8002330:	68da      	ldr	r2, [r3, #12]
 8002332:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002336:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002338:	695a      	ldr	r2, [r3, #20]
 800233a:	f022 0201 	bic.w	r2, r2, #1
 800233e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002340:	2320      	movs	r3, #32
 8002342:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8002346:	4770      	bx	lr

08002348 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002348:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800234c:	6805      	ldr	r5, [r0, #0]
 800234e:	68c2      	ldr	r2, [r0, #12]
 8002350:	692b      	ldr	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002352:	6901      	ldr	r1, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002354:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002358:	4313      	orrs	r3, r2
 800235a:	612b      	str	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800235c:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, 
 800235e:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002360:	430b      	orrs	r3, r1
 8002362:	6941      	ldr	r1, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, 
 8002364:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8002368:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800236c:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 800236e:	4313      	orrs	r3, r2
 8002370:	60eb      	str	r3, [r5, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002372:	696b      	ldr	r3, [r5, #20]
 8002374:	6982      	ldr	r2, [r0, #24]
 8002376:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800237a:	4313      	orrs	r3, r2
 800237c:	616b      	str	r3, [r5, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 800237e:	4b40      	ldr	r3, [pc, #256]	; (8002480 <UART_SetConfig+0x138>)
{
 8002380:	4681      	mov	r9, r0
  if(huart->Instance == USART1)
 8002382:	429d      	cmp	r5, r3
 8002384:	f04f 0419 	mov.w	r4, #25
 8002388:	d146      	bne.n	8002418 <UART_SetConfig+0xd0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800238a:	f7ff fb61 	bl	8001a50 <HAL_RCC_GetPCLK2Freq>
 800238e:	fb04 f300 	mul.w	r3, r4, r0
 8002392:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8002396:	f04f 0864 	mov.w	r8, #100	; 0x64
 800239a:	00b6      	lsls	r6, r6, #2
 800239c:	fbb3 f3f6 	udiv	r3, r3, r6
 80023a0:	fbb3 f3f8 	udiv	r3, r3, r8
 80023a4:	011e      	lsls	r6, r3, #4
 80023a6:	f7ff fb53 	bl	8001a50 <HAL_RCC_GetPCLK2Freq>
 80023aa:	4360      	muls	r0, r4
 80023ac:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80023b0:	009b      	lsls	r3, r3, #2
 80023b2:	fbb0 f7f3 	udiv	r7, r0, r3
 80023b6:	f7ff fb4b 	bl	8001a50 <HAL_RCC_GetPCLK2Freq>
 80023ba:	4360      	muls	r0, r4
 80023bc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80023c0:	009b      	lsls	r3, r3, #2
 80023c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80023c6:	fbb3 f3f8 	udiv	r3, r3, r8
 80023ca:	fb08 7313 	mls	r3, r8, r3, r7
 80023ce:	011b      	lsls	r3, r3, #4
 80023d0:	3332      	adds	r3, #50	; 0x32
 80023d2:	fbb3 f3f8 	udiv	r3, r3, r8
 80023d6:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 80023da:	f7ff fb39 	bl	8001a50 <HAL_RCC_GetPCLK2Freq>
 80023de:	4360      	muls	r0, r4
 80023e0:	f8d9 2004 	ldr.w	r2, [r9, #4]
 80023e4:	0092      	lsls	r2, r2, #2
 80023e6:	fbb0 faf2 	udiv	sl, r0, r2
 80023ea:	f7ff fb31 	bl	8001a50 <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80023ee:	4360      	muls	r0, r4
 80023f0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80023f4:	009b      	lsls	r3, r3, #2
 80023f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80023fa:	fbb3 f3f8 	udiv	r3, r3, r8
 80023fe:	fb08 a313 	mls	r3, r8, r3, sl
 8002402:	011b      	lsls	r3, r3, #4
 8002404:	3332      	adds	r3, #50	; 0x32
 8002406:	fbb3 f3f8 	udiv	r3, r3, r8
 800240a:	f003 030f 	and.w	r3, r3, #15
 800240e:	433b      	orrs	r3, r7
 8002410:	4433      	add	r3, r6
 8002412:	60ab      	str	r3, [r5, #8]
 8002414:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002418:	f7ff fb0a 	bl	8001a30 <HAL_RCC_GetPCLK1Freq>
 800241c:	fb04 f300 	mul.w	r3, r4, r0
 8002420:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8002424:	f04f 0864 	mov.w	r8, #100	; 0x64
 8002428:	00b6      	lsls	r6, r6, #2
 800242a:	fbb3 f3f6 	udiv	r3, r3, r6
 800242e:	fbb3 f3f8 	udiv	r3, r3, r8
 8002432:	011e      	lsls	r6, r3, #4
 8002434:	f7ff fafc 	bl	8001a30 <HAL_RCC_GetPCLK1Freq>
 8002438:	4360      	muls	r0, r4
 800243a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800243e:	009b      	lsls	r3, r3, #2
 8002440:	fbb0 f7f3 	udiv	r7, r0, r3
 8002444:	f7ff faf4 	bl	8001a30 <HAL_RCC_GetPCLK1Freq>
 8002448:	4360      	muls	r0, r4
 800244a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800244e:	009b      	lsls	r3, r3, #2
 8002450:	fbb0 f3f3 	udiv	r3, r0, r3
 8002454:	fbb3 f3f8 	udiv	r3, r3, r8
 8002458:	fb08 7313 	mls	r3, r8, r3, r7
 800245c:	011b      	lsls	r3, r3, #4
 800245e:	3332      	adds	r3, #50	; 0x32
 8002460:	fbb3 f3f8 	udiv	r3, r3, r8
 8002464:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8002468:	f7ff fae2 	bl	8001a30 <HAL_RCC_GetPCLK1Freq>
 800246c:	4360      	muls	r0, r4
 800246e:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8002472:	0092      	lsls	r2, r2, #2
 8002474:	fbb0 faf2 	udiv	sl, r0, r2
 8002478:	f7ff fada 	bl	8001a30 <HAL_RCC_GetPCLK1Freq>
 800247c:	e7b7      	b.n	80023ee <UART_SetConfig+0xa6>
 800247e:	bf00      	nop
 8002480:	40013800 	.word	0x40013800

08002484 <HAL_UART_Init>:
{
 8002484:	b510      	push	{r4, lr}
  if(huart == NULL)
 8002486:	4604      	mov	r4, r0
 8002488:	b340      	cbz	r0, 80024dc <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 800248a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800248e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002492:	b91b      	cbnz	r3, 800249c <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8002494:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8002498:	f002 fa1a 	bl	80048d0 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 800249c:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 800249e:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80024a0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80024a4:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 80024a6:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 80024a8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80024ac:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80024ae:	f7ff ff4b 	bl	8002348 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80024b2:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024b4:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80024b6:	691a      	ldr	r2, [r3, #16]
 80024b8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80024bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80024be:	695a      	ldr	r2, [r3, #20]
 80024c0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80024c4:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80024c6:	68da      	ldr	r2, [r3, #12]
 80024c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80024cc:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 80024ce:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024d0:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80024d2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80024d6:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 80024da:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80024dc:	2001      	movs	r0, #1
}
 80024de:	bd10      	pop	{r4, pc}

080024e0 <HAL_LIN_Init>:
{
 80024e0:	b538      	push	{r3, r4, r5, lr}
 80024e2:	460d      	mov	r5, r1
  if(huart == NULL)
 80024e4:	4604      	mov	r4, r0
 80024e6:	2800      	cmp	r0, #0
 80024e8:	d031      	beq.n	800254e <HAL_LIN_Init+0x6e>
  if(huart->gState == HAL_UART_STATE_RESET)
 80024ea:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80024ee:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80024f2:	b91b      	cbnz	r3, 80024fc <HAL_LIN_Init+0x1c>
    huart->Lock = HAL_UNLOCKED;
 80024f4:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80024f8:	f002 f9ea 	bl	80048d0 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80024fc:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80024fe:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002500:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8002504:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8002506:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8002508:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800250c:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800250e:	f7ff ff1b 	bl	8002348 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8002512:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002514:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8002516:	691a      	ldr	r2, [r3, #16]
 8002518:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800251c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN | USART_CR3_SCEN));
 800251e:	695a      	ldr	r2, [r3, #20]
 8002520:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002524:	615a      	str	r2, [r3, #20]
  SET_BIT(huart->Instance->CR2, USART_CR2_LINEN);
 8002526:	691a      	ldr	r2, [r3, #16]
 8002528:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800252c:	611a      	str	r2, [r3, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_LBDL, BreakDetectLength);
 800252e:	6919      	ldr	r1, [r3, #16]
 8002530:	f021 0120 	bic.w	r1, r1, #32
 8002534:	4329      	orrs	r1, r5
 8002536:	6119      	str	r1, [r3, #16]
  __HAL_UART_ENABLE(huart);
 8002538:	68da      	ldr	r2, [r3, #12]
 800253a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800253e:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 8002540:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002542:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8002544:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8002548:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 800254c:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800254e:	2001      	movs	r0, #1
}
 8002550:	bd38      	pop	{r3, r4, r5, pc}

08002552 <HAL_UART_DeInit>:
{
 8002552:	b510      	push	{r4, lr}
  if(huart == NULL)
 8002554:	4604      	mov	r4, r0
 8002556:	b168      	cbz	r0, 8002574 <HAL_UART_DeInit+0x22>
  huart->gState = HAL_UART_STATE_BUSY;
 8002558:	2324      	movs	r3, #36	; 0x24
 800255a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  HAL_UART_MspDeInit(huart);
 800255e:	f002 faa9 	bl	8004ab4 <HAL_UART_MspDeInit>
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002562:	2000      	movs	r0, #0
 8002564:	63e0      	str	r0, [r4, #60]	; 0x3c
  __HAL_UNLOCK(huart);
 8002566:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  huart->gState = HAL_UART_STATE_RESET;
 800256a:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_RESET;
 800256e:	f884 003a 	strb.w	r0, [r4, #58]	; 0x3a
  return HAL_OK;
 8002572:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002574:	2001      	movs	r0, #1
}
 8002576:	bd10      	pop	{r4, pc}

08002578 <HAL_UART_Transmit_DMA>:
{
 8002578:	b538      	push	{r3, r4, r5, lr}
 800257a:	4604      	mov	r4, r0
 800257c:	4613      	mov	r3, r2
  if(huart->gState == HAL_UART_STATE_READY)
 800257e:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8002582:	2a20      	cmp	r2, #32
 8002584:	d12a      	bne.n	80025dc <HAL_UART_Transmit_DMA+0x64>
    if((pData == NULL) || (Size == 0U))
 8002586:	b339      	cbz	r1, 80025d8 <HAL_UART_Transmit_DMA+0x60>
 8002588:	b333      	cbz	r3, 80025d8 <HAL_UART_Transmit_DMA+0x60>
    __HAL_LOCK(huart);
 800258a:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 800258e:	2a01      	cmp	r2, #1
 8002590:	d024      	beq.n	80025dc <HAL_UART_Transmit_DMA+0x64>
 8002592:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002594:	2500      	movs	r5, #0
    __HAL_LOCK(huart);
 8002596:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800259a:	2221      	movs	r2, #33	; 0x21
    huart->TxXferCount = Size;
 800259c:	84e3      	strh	r3, [r4, #38]	; 0x26
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800259e:	6b20      	ldr	r0, [r4, #48]	; 0x30
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025a0:	63e5      	str	r5, [r4, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80025a2:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80025a6:	4a0e      	ldr	r2, [pc, #56]	; (80025e0 <HAL_UART_Transmit_DMA+0x68>)
    huart->TxXferSize = Size;
 80025a8:	84a3      	strh	r3, [r4, #36]	; 0x24
    huart->pTxBuffPtr = pData;
 80025aa:	6221      	str	r1, [r4, #32]
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80025ac:	6282      	str	r2, [r0, #40]	; 0x28
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80025ae:	4a0d      	ldr	r2, [pc, #52]	; (80025e4 <HAL_UART_Transmit_DMA+0x6c>)
    huart->hdmatx->XferAbortCallback = NULL;
 80025b0:	6345      	str	r5, [r0, #52]	; 0x34
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80025b2:	62c2      	str	r2, [r0, #44]	; 0x2c
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80025b4:	4a0c      	ldr	r2, [pc, #48]	; (80025e8 <HAL_UART_Transmit_DMA+0x70>)
 80025b6:	6302      	str	r2, [r0, #48]	; 0x30
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->DR, Size);
 80025b8:	6822      	ldr	r2, [r4, #0]
 80025ba:	3204      	adds	r2, #4
 80025bc:	f7fe fd3e 	bl	800103c <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80025c0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80025c4:	6823      	ldr	r3, [r4, #0]
    return HAL_OK;
 80025c6:	4628      	mov	r0, r5
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80025c8:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80025ca:	695a      	ldr	r2, [r3, #20]
    __HAL_UNLOCK(huart);
 80025cc:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80025d0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80025d4:	615a      	str	r2, [r3, #20]
    return HAL_OK;
 80025d6:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 80025d8:	2001      	movs	r0, #1
 80025da:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_BUSY;
 80025dc:	2002      	movs	r0, #2
}
 80025de:	bd38      	pop	{r3, r4, r5, pc}
 80025e0:	080025ed 	.word	0x080025ed
 80025e4:	0800261b 	.word	0x0800261b
 80025e8:	080026a5 	.word	0x080026a5

080025ec <UART_DMATransmitCplt>:
{
 80025ec:	b508      	push	{r3, lr}
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80025ee:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80025f0:	6a42      	ldr	r2, [r0, #36]	; 0x24
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f013 0320 	ands.w	r3, r3, #32
 80025f8:	d10a      	bne.n	8002610 <UART_DMATransmitCplt+0x24>
    huart->TxXferCount = 0U;
 80025fa:	84d3      	strh	r3, [r2, #38]	; 0x26
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80025fc:	6813      	ldr	r3, [r2, #0]
 80025fe:	695a      	ldr	r2, [r3, #20]
 8002600:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002604:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002606:	68da      	ldr	r2, [r3, #12]
 8002608:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800260c:	60da      	str	r2, [r3, #12]
 800260e:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8002610:	4610      	mov	r0, r2
 8002612:	f001 fdc7 	bl	80041a4 <HAL_UART_TxCpltCallback>
 8002616:	bd08      	pop	{r3, pc}

08002618 <HAL_UART_TxHalfCpltCallback>:
 8002618:	4770      	bx	lr

0800261a <UART_DMATxHalfCplt>:
{
 800261a:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 800261c:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800261e:	f7ff fffb 	bl	8002618 <HAL_UART_TxHalfCpltCallback>
 8002622:	bd08      	pop	{r3, pc}

08002624 <HAL_UART_RxCpltCallback>:
 8002624:	4770      	bx	lr

08002626 <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8002626:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 800262a:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 800262c:	2b22      	cmp	r3, #34	; 0x22
 800262e:	d136      	bne.n	800269e <UART_Receive_IT+0x78>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002630:	6883      	ldr	r3, [r0, #8]
 8002632:	6901      	ldr	r1, [r0, #16]
 8002634:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002638:	6802      	ldr	r2, [r0, #0]
 800263a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800263c:	d123      	bne.n	8002686 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800263e:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002640:	b9e9      	cbnz	r1, 800267e <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002642:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002646:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 800264a:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 800264c:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 800264e:	3c01      	subs	r4, #1
 8002650:	b2a4      	uxth	r4, r4
 8002652:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8002654:	b98c      	cbnz	r4, 800267a <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002656:	6803      	ldr	r3, [r0, #0]
 8002658:	68da      	ldr	r2, [r3, #12]
 800265a:	f022 0220 	bic.w	r2, r2, #32
 800265e:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002660:	68da      	ldr	r2, [r3, #12]
 8002662:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002666:	60da      	str	r2, [r3, #12]
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002668:	695a      	ldr	r2, [r3, #20]
 800266a:	f022 0201 	bic.w	r2, r2, #1
 800266e:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8002670:	2320      	movs	r3, #32
 8002672:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8002676:	f7ff ffd5 	bl	8002624 <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 800267a:	2000      	movs	r0, #0
}
 800267c:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800267e:	b2d2      	uxtb	r2, r2
 8002680:	f823 2b01 	strh.w	r2, [r3], #1
 8002684:	e7e1      	b.n	800264a <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002686:	b921      	cbnz	r1, 8002692 <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002688:	1c59      	adds	r1, r3, #1
 800268a:	6852      	ldr	r2, [r2, #4]
 800268c:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800268e:	701a      	strb	r2, [r3, #0]
 8002690:	e7dc      	b.n	800264c <UART_Receive_IT+0x26>
 8002692:	6852      	ldr	r2, [r2, #4]
 8002694:	1c59      	adds	r1, r3, #1
 8002696:	6281      	str	r1, [r0, #40]	; 0x28
 8002698:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800269c:	e7f7      	b.n	800268e <UART_Receive_IT+0x68>
    return HAL_BUSY;
 800269e:	2002      	movs	r0, #2
 80026a0:	bd10      	pop	{r4, pc}

080026a2 <HAL_UART_ErrorCallback>:
 80026a2:	4770      	bx	lr

080026a4 <UART_DMAError>:
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80026a4:	6a41      	ldr	r1, [r0, #36]	; 0x24
{
 80026a6:	b508      	push	{r3, lr}
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80026a8:	680b      	ldr	r3, [r1, #0]
 80026aa:	695a      	ldr	r2, [r3, #20]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80026ac:	f891 0039 	ldrb.w	r0, [r1, #57]	; 0x39
 80026b0:	2821      	cmp	r0, #33	; 0x21
 80026b2:	d10a      	bne.n	80026ca <UART_DMAError+0x26>
 80026b4:	0612      	lsls	r2, r2, #24
 80026b6:	d508      	bpl.n	80026ca <UART_DMAError+0x26>
    huart->TxXferCount = 0U;
 80026b8:	2200      	movs	r2, #0
 80026ba:	84ca      	strh	r2, [r1, #38]	; 0x26
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80026bc:	68da      	ldr	r2, [r3, #12]
 80026be:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80026c2:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80026c4:	2220      	movs	r2, #32
 80026c6:	f881 2039 	strb.w	r2, [r1, #57]	; 0x39
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 80026ca:	695b      	ldr	r3, [r3, #20]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80026cc:	f891 203a 	ldrb.w	r2, [r1, #58]	; 0x3a
 80026d0:	2a22      	cmp	r2, #34	; 0x22
 80026d2:	d106      	bne.n	80026e2 <UART_DMAError+0x3e>
 80026d4:	065b      	lsls	r3, r3, #25
 80026d6:	d504      	bpl.n	80026e2 <UART_DMAError+0x3e>
    huart->RxXferCount = 0U;
 80026d8:	2300      	movs	r3, #0
    UART_EndRxTransfer(huart);
 80026da:	4608      	mov	r0, r1
    huart->RxXferCount = 0U;
 80026dc:	85cb      	strh	r3, [r1, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80026de:	f7ff fe26 	bl	800232e <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80026e2:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 80026e4:	4608      	mov	r0, r1
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80026e6:	f043 0310 	orr.w	r3, r3, #16
 80026ea:	63cb      	str	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 80026ec:	f7ff ffd9 	bl	80026a2 <HAL_UART_ErrorCallback>
 80026f0:	bd08      	pop	{r3, pc}
	...

080026f4 <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80026f4:	6803      	ldr	r3, [r0, #0]
{
 80026f6:	b570      	push	{r4, r5, r6, lr}
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80026f8:	681a      	ldr	r2, [r3, #0]
{
 80026fa:	4604      	mov	r4, r0
  if(errorflags == RESET)
 80026fc:	0716      	lsls	r6, r2, #28
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80026fe:	68d9      	ldr	r1, [r3, #12]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002700:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 8002702:	d107      	bne.n	8002714 <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002704:	0696      	lsls	r6, r2, #26
 8002706:	d55a      	bpl.n	80027be <HAL_UART_IRQHandler+0xca>
 8002708:	068d      	lsls	r5, r1, #26
 800270a:	d558      	bpl.n	80027be <HAL_UART_IRQHandler+0xca>
}
 800270c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8002710:	f7ff bf89 	b.w	8002626 <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002714:	f015 0501 	ands.w	r5, r5, #1
 8002718:	d102      	bne.n	8002720 <HAL_UART_IRQHandler+0x2c>
 800271a:	f411 7f90 	tst.w	r1, #288	; 0x120
 800271e:	d04e      	beq.n	80027be <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002720:	07d3      	lsls	r3, r2, #31
 8002722:	d505      	bpl.n	8002730 <HAL_UART_IRQHandler+0x3c>
 8002724:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002726:	bf42      	ittt	mi
 8002728:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 800272a:	f043 0301 	orrmi.w	r3, r3, #1
 800272e:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002730:	0750      	lsls	r0, r2, #29
 8002732:	d504      	bpl.n	800273e <HAL_UART_IRQHandler+0x4a>
 8002734:	b11d      	cbz	r5, 800273e <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002736:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002738:	f043 0302 	orr.w	r3, r3, #2
 800273c:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800273e:	0793      	lsls	r3, r2, #30
 8002740:	d504      	bpl.n	800274c <HAL_UART_IRQHandler+0x58>
 8002742:	b11d      	cbz	r5, 800274c <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002744:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002746:	f043 0304 	orr.w	r3, r3, #4
 800274a:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800274c:	0716      	lsls	r6, r2, #28
 800274e:	d504      	bpl.n	800275a <HAL_UART_IRQHandler+0x66>
 8002750:	b11d      	cbz	r5, 800275a <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002752:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002754:	f043 0308 	orr.w	r3, r3, #8
 8002758:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 800275a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800275c:	2b00      	cmp	r3, #0
 800275e:	d066      	beq.n	800282e <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002760:	0695      	lsls	r5, r2, #26
 8002762:	d504      	bpl.n	800276e <HAL_UART_IRQHandler+0x7a>
 8002764:	0688      	lsls	r0, r1, #26
 8002766:	d502      	bpl.n	800276e <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8002768:	4620      	mov	r0, r4
 800276a:	f7ff ff5c 	bl	8002626 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800276e:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 8002770:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002772:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002774:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8002776:	0711      	lsls	r1, r2, #28
 8002778:	d402      	bmi.n	8002780 <HAL_UART_IRQHandler+0x8c>
 800277a:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 800277e:	d01a      	beq.n	80027b6 <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8002780:	f7ff fdd5 	bl	800232e <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002784:	6823      	ldr	r3, [r4, #0]
 8002786:	695a      	ldr	r2, [r3, #20]
 8002788:	0652      	lsls	r2, r2, #25
 800278a:	d510      	bpl.n	80027ae <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800278c:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 800278e:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002790:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002794:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8002796:	b150      	cbz	r0, 80027ae <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002798:	4b25      	ldr	r3, [pc, #148]	; (8002830 <HAL_UART_IRQHandler+0x13c>)
 800279a:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800279c:	f7fe fc8c 	bl	80010b8 <HAL_DMA_Abort_IT>
 80027a0:	2800      	cmp	r0, #0
 80027a2:	d044      	beq.n	800282e <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80027a4:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 80027a6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80027aa:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80027ac:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 80027ae:	4620      	mov	r0, r4
 80027b0:	f7ff ff77 	bl	80026a2 <HAL_UART_ErrorCallback>
 80027b4:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 80027b6:	f7ff ff74 	bl	80026a2 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027ba:	63e5      	str	r5, [r4, #60]	; 0x3c
 80027bc:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80027be:	0616      	lsls	r6, r2, #24
 80027c0:	d527      	bpl.n	8002812 <HAL_UART_IRQHandler+0x11e>
 80027c2:	060d      	lsls	r5, r1, #24
 80027c4:	d525      	bpl.n	8002812 <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 80027c6:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 80027ca:	2a21      	cmp	r2, #33	; 0x21
 80027cc:	d12f      	bne.n	800282e <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80027ce:	68a2      	ldr	r2, [r4, #8]
 80027d0:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80027d4:	6a22      	ldr	r2, [r4, #32]
 80027d6:	d117      	bne.n	8002808 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80027d8:	8811      	ldrh	r1, [r2, #0]
 80027da:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80027de:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80027e0:	6921      	ldr	r1, [r4, #16]
 80027e2:	b979      	cbnz	r1, 8002804 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 80027e4:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 80027e6:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 80027e8:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 80027ea:	3a01      	subs	r2, #1
 80027ec:	b292      	uxth	r2, r2
 80027ee:	84e2      	strh	r2, [r4, #38]	; 0x26
 80027f0:	b9ea      	cbnz	r2, 800282e <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80027f2:	68da      	ldr	r2, [r3, #12]
 80027f4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80027f8:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80027fa:	68da      	ldr	r2, [r3, #12]
 80027fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002800:	60da      	str	r2, [r3, #12]
 8002802:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8002804:	3201      	adds	r2, #1
 8002806:	e7ee      	b.n	80027e6 <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002808:	1c51      	adds	r1, r2, #1
 800280a:	6221      	str	r1, [r4, #32]
 800280c:	7812      	ldrb	r2, [r2, #0]
 800280e:	605a      	str	r2, [r3, #4]
 8002810:	e7ea      	b.n	80027e8 <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002812:	0650      	lsls	r0, r2, #25
 8002814:	d50b      	bpl.n	800282e <HAL_UART_IRQHandler+0x13a>
 8002816:	064a      	lsls	r2, r1, #25
 8002818:	d509      	bpl.n	800282e <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800281a:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 800281c:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800281e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002822:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8002824:	2320      	movs	r3, #32
 8002826:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 800282a:	f001 fcbb 	bl	80041a4 <HAL_UART_TxCpltCallback>
 800282e:	bd70      	pop	{r4, r5, r6, pc}
 8002830:	08002835 	.word	0x08002835

08002834 <UART_DMAAbortOnError>:
{
 8002834:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 8002836:	2300      	movs	r3, #0
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002838:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 800283a:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800283c:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 800283e:	f7ff ff30 	bl	80026a2 <HAL_UART_ErrorCallback>
 8002842:	bd08      	pop	{r3, pc}

08002844 <SetFilterCAN.part.0>:
{
	 if(mask == 0)
	 {
 		  CAN_FilterTypeDef CAN_FilterStructure;
 		  CAN_FilterStructure.FilterBank = 1;
 		  CAN_FilterStructure.FilterMode = CAN_FILTERMODE_IDMASK;
 8002844:	2300      	movs	r3, #0
 		  CAN_FilterStructure.FilterFIFOAssignment = CAN_FILTER_FIFO1;
 		  CAN_FilterStructure.FilterMaskIdHigh = 0xFFFF;
 		  CAN_FilterStructure.FilterMaskIdLow = 0xFFFF;
 		  CAN_FilterStructure.FilterIdHigh = 0;
 		  CAN_FilterStructure.FilterIdLow = 0;
 		  CAN_FilterStructure.FilterScale = CAN_FILTERSCALE_32BIT;
 8002846:	2201      	movs	r2, #1
HAL_StatusTypeDef SetFilterCAN(uint32_t id, uint32_t mask)
 8002848:	b500      	push	{lr}
 800284a:	b08b      	sub	sp, #44	; 0x2c
 		  CAN_FilterStructure.FilterIdLow = 0;
 		  CAN_FilterStructure.FilterBank = 0;
 		  CAN_FilterStructure.FilterMaskIdHigh = 0;
 		  CAN_FilterStructure.FilterMaskIdLow = 0;
 		  CAN_FilterStructure.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 		  if(HAL_CAN_ConfigFilter(&hcan, &CAN_FilterStructure) != HAL_OK) return HAL_ERROR;
 800284c:	4669      	mov	r1, sp
 800284e:	4809      	ldr	r0, [pc, #36]	; (8002874 <SetFilterCAN.part.0+0x30>)
 		  CAN_FilterStructure.FilterMode = CAN_FILTERMODE_IDMASK;
 8002850:	9306      	str	r3, [sp, #24]
 		  CAN_FilterStructure.FilterIdHigh = 0;
 8002852:	9300      	str	r3, [sp, #0]
 		  CAN_FilterStructure.FilterIdLow = 0;
 8002854:	9301      	str	r3, [sp, #4]
 		  CAN_FilterStructure.FilterScale = CAN_FILTERSCALE_32BIT;
 8002856:	9207      	str	r2, [sp, #28]
 		  CAN_FilterStructure.FilterActivation = CAN_FILTER_ENABLE;
 8002858:	9208      	str	r2, [sp, #32]
 		  CAN_FilterStructure.FilterBank = 0;
 800285a:	9305      	str	r3, [sp, #20]
 		  CAN_FilterStructure.FilterMaskIdHigh = 0;
 800285c:	9302      	str	r3, [sp, #8]
 		  CAN_FilterStructure.FilterMaskIdLow = 0;
 800285e:	9303      	str	r3, [sp, #12]
 		  CAN_FilterStructure.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8002860:	9304      	str	r3, [sp, #16]
 		  if(HAL_CAN_ConfigFilter(&hcan, &CAN_FilterStructure) != HAL_OK) return HAL_ERROR;
 8002862:	f7fe f844 	bl	80008ee <HAL_CAN_ConfigFilter>
	 else
	 {

	 }
	 return HAL_OK;
}
 8002866:	3000      	adds	r0, #0
 8002868:	bf18      	it	ne
 800286a:	2001      	movne	r0, #1
 800286c:	b00b      	add	sp, #44	; 0x2c
 800286e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002872:	bf00      	nop
 8002874:	20000a9c 	.word	0x20000a9c

08002878 <CAN_Buffer_Init>:
	CAN_Buffer.Pointer_Read = 0;
 8002878:	2200      	movs	r2, #0
 800287a:	4b02      	ldr	r3, [pc, #8]	; (8002884 <CAN_Buffer_Init+0xc>)
 800287c:	801a      	strh	r2, [r3, #0]
	CAN_Buffer.Pointer_Write = 0;
 800287e:	805a      	strh	r2, [r3, #2]
 8002880:	4770      	bx	lr
 8002882:	bf00      	nop
 8002884:	200000d0 	.word	0x200000d0

08002888 <CAN_Buffer_Write_Data>:
{
 8002888:	b084      	sub	sp, #16
 800288a:	b5f0      	push	{r4, r5, r6, r7, lr}
    if(CAN_Buffer.Pointer_Write >= CAN_Buffer.Pointer_Read)
 800288c:	4f14      	ldr	r7, [pc, #80]	; (80028e0 <CAN_Buffer_Write_Data+0x58>)
{
 800288e:	ac05      	add	r4, sp, #20
    if(CAN_Buffer.Pointer_Write >= CAN_Buffer.Pointer_Read)
 8002890:	887e      	ldrh	r6, [r7, #2]
{
 8002892:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    if(CAN_Buffer.Pointer_Write >= CAN_Buffer.Pointer_Read)
 8002896:	883b      	ldrh	r3, [r7, #0]
 8002898:	429e      	cmp	r6, r3
        capacity = CAN_BUFFER_SIZE - (CAN_Buffer.Pointer_Write - CAN_Buffer.Pointer_Read);
 800289a:	bf28      	it	cs
 800289c:	333c      	addcs	r3, #60	; 0x3c
        capacity = CAN_Buffer.Pointer_Read - CAN_Buffer.Pointer_Write;
 800289e:	1b9b      	subs	r3, r3, r6
 80028a0:	b29b      	uxth	r3, r3
	if(capacity > 1)
 80028a2:	2b01      	cmp	r3, #1
 80028a4:	d919      	bls.n	80028da <CAN_Buffer_Write_Data+0x52>
		CAN_Buffer.Item[CAN_Buffer.Pointer_Write] = msg;
 80028a6:	2428      	movs	r4, #40	; 0x28
 80028a8:	fb04 7406 	mla	r4, r4, r6, r7
 80028ac:	ad05      	add	r5, sp, #20
 80028ae:	3408      	adds	r4, #8
 80028b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80028b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80028b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80028b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80028b8:	e895 0003 	ldmia.w	r5, {r0, r1}
		CAN_Buffer.Pointer_Write = (CAN_Buffer.Pointer_Write < (CAN_BUFFER_SIZE-1)) ? (CAN_Buffer.Pointer_Write + 1) : 0;
 80028bc:	2e3a      	cmp	r6, #58	; 0x3a
 80028be:	bf88      	it	hi
 80028c0:	2600      	movhi	r6, #0
		CAN_Buffer.Item[CAN_Buffer.Pointer_Write] = msg;
 80028c2:	e884 0003 	stmia.w	r4, {r0, r1}
		res = HAL_OK;
 80028c6:	f04f 0000 	mov.w	r0, #0
		CAN_Buffer.Pointer_Write = (CAN_Buffer.Pointer_Write < (CAN_BUFFER_SIZE-1)) ? (CAN_Buffer.Pointer_Write + 1) : 0;
 80028ca:	bf9c      	itt	ls
 80028cc:	3601      	addls	r6, #1
 80028ce:	b2b6      	uxthls	r6, r6
 80028d0:	807e      	strh	r6, [r7, #2]
}
 80028d2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80028d6:	b004      	add	sp, #16
 80028d8:	4770      	bx	lr
		res = HAL_BUSY;
 80028da:	2002      	movs	r0, #2
 80028dc:	e7f9      	b.n	80028d2 <CAN_Buffer_Write_Data+0x4a>
 80028de:	bf00      	nop
 80028e0:	200000d0 	.word	0x200000d0

080028e4 <HexTo4bits>:
	if (H >= 'a')
 80028e4:	2860      	cmp	r0, #96	; 0x60
 80028e6:	d904      	bls.n	80028f2 <HexTo4bits+0xe>
	    H -= 0x27;		// convert chars a-f
 80028e8:	3827      	subs	r0, #39	; 0x27
	    H -= 0x07;		// convert chars A-F
 80028ea:	b2c0      	uxtb	r0, r0
	H -= '0';		// convert chars 0-9
 80028ec:	3830      	subs	r0, #48	; 0x30
}
 80028ee:	b2c0      	uxtb	r0, r0
 80028f0:	4770      	bx	lr
	else if (H >= 'A')
 80028f2:	2840      	cmp	r0, #64	; 0x40
 80028f4:	d9fa      	bls.n	80028ec <HexTo4bits+0x8>
	    H -= 0x07;		// convert chars A-F
 80028f6:	3807      	subs	r0, #7
 80028f8:	e7f7      	b.n	80028ea <HexTo4bits+0x6>

080028fa <HexToShort>:
	if (H >= 'a')
 80028fa:	2860      	cmp	r0, #96	; 0x60
 80028fc:	d90c      	bls.n	8002918 <HexToShort+0x1e>
	    H -= 0x27;		// convert chars a-f
 80028fe:	3827      	subs	r0, #39	; 0x27
	    H -= 0x07;		// convert chars A-F
 8002900:	b2c0      	uxtb	r0, r0
	H -= '0';		// convert chars 0-9
 8002902:	3830      	subs	r0, #48	; 0x30
	if (L > 0x60)
 8002904:	2960      	cmp	r1, #96	; 0x60
	H -= '0';		// convert chars 0-9
 8002906:	b2c0      	uxtb	r0, r0
	if (L > 0x60)
 8002908:	d90a      	bls.n	8002920 <HexToShort+0x26>
	    L -= 0x27;		// convert chars a-f
 800290a:	3927      	subs	r1, #39	; 0x27
	    L -= 0x07;		// convert chars A-F
 800290c:	b2c9      	uxtb	r1, r1
	L -= 0x30;		// convert chars 0-9
 800290e:	3930      	subs	r1, #48	; 0x30
	return H<<4 | L;
 8002910:	ea41 1000 	orr.w	r0, r1, r0, lsl #4
}
 8002914:	b2c0      	uxtb	r0, r0
 8002916:	4770      	bx	lr
	else if (H >= 'A')
 8002918:	2840      	cmp	r0, #64	; 0x40
 800291a:	d9f2      	bls.n	8002902 <HexToShort+0x8>
	    H -= 0x07;		// convert chars A-F
 800291c:	3807      	subs	r0, #7
 800291e:	e7ef      	b.n	8002900 <HexToShort+0x6>
	else if (L > 0x40)
 8002920:	2940      	cmp	r1, #64	; 0x40
 8002922:	d9f4      	bls.n	800290e <HexToShort+0x14>
	    L -= 0x07;		// convert chars A-F
 8002924:	3907      	subs	r1, #7
 8002926:	e7f1      	b.n	800290c <HexToShort+0x12>

08002928 <ShortToHex>:
	temp = (in >> 4) & 0x0F;
 8002928:	0903      	lsrs	r3, r0, #4
	out[0] = (temp < 10) ? temp + '0' : temp + ('A' - 10);
 800292a:	2b09      	cmp	r3, #9
	temp = in & 0x0F;
 800292c:	f000 000f 	and.w	r0, r0, #15
	out[0] = (temp < 10) ? temp + '0' : temp + ('A' - 10);
 8002930:	bf94      	ite	ls
 8002932:	3330      	addls	r3, #48	; 0x30
 8002934:	3337      	addhi	r3, #55	; 0x37
	out[1] = (temp < 10) ? temp + '0' : temp + ('A' - 10);
 8002936:	2809      	cmp	r0, #9
 8002938:	bf94      	ite	ls
 800293a:	3030      	addls	r0, #48	; 0x30
 800293c:	3037      	addhi	r0, #55	; 0x37
	out[0] = (temp < 10) ? temp + '0' : temp + ('A' - 10);
 800293e:	700b      	strb	r3, [r1, #0]
	out[1] = (temp < 10) ? temp + '0' : temp + ('A' - 10);
 8002940:	7048      	strb	r0, [r1, #1]
 8002942:	4770      	bx	lr

08002944 <BuildFrameToUSB>:
{
 8002944:	b084      	sub	sp, #16
 8002946:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800294a:	ac06      	add	r4, sp, #24
 800294c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    if (conf.state == LAWICEL_CONNECT)
 8002950:	4b56      	ldr	r3, [pc, #344]	; (8002aac <BuildFrameToUSB+0x168>)
 8002952:	4605      	mov	r5, r0
 8002954:	781c      	ldrb	r4, [r3, #0]
{
 8002956:	9a11      	ldr	r2, [sp, #68]	; 0x44
    if (conf.state == LAWICEL_CONNECT)
 8002958:	2c01      	cmp	r4, #1
 800295a:	9807      	ldr	r0, [sp, #28]
 800295c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002960:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002962:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8002964:	461e      	mov	r6, r3
 8002966:	d16b      	bne.n	8002a40 <BuildFrameToUSB+0xfc>
 8002968:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    	if(frame.header.IDE == CAN_ID_STD)//(frame.format == STANDARD)
 800296a:	2900      	cmp	r1, #0
 800296c:	d142      	bne.n	80029f4 <BuildFrameToUSB+0xb0>
    		if(frame.header.RTR == CAN_RTR_DATA)//(frame.type == DATA)
 800296e:	2c00      	cmp	r4, #0
 8002970:	d13e      	bne.n	80029f0 <BuildFrameToUSB+0xac>
    			buf[pointer++] = 't';
 8002972:	2374      	movs	r3, #116	; 0x74
    			buf[pointer++] = 'r';
 8002974:	7013      	strb	r3, [r2, #0]
    		buf[pointer++] = ((frame.header.StdId >> 8) < 10) ? (frame.header.StdId >> 8) + '0' : (frame.header.StdId >> 8) + ('A' - 10);
 8002976:	0a03      	lsrs	r3, r0, #8
 8002978:	2b09      	cmp	r3, #9
 800297a:	bf94      	ite	ls
 800297c:	3330      	addls	r3, #48	; 0x30
 800297e:	3337      	addhi	r3, #55	; 0x37
 8002980:	b2db      	uxtb	r3, r3
 8002982:	7053      	strb	r3, [r2, #1]
    		ShortToHex(frame.header.StdId & 0xFF, &buf[pointer]);
 8002984:	1c91      	adds	r1, r2, #2
 8002986:	b2c0      	uxtb	r0, r0
 8002988:	f7ff ffce 	bl	8002928 <ShortToHex>
    		pointer +=2;
 800298c:	2304      	movs	r3, #4
    	buf[pointer++] = (frame.header.DLC  < 10) ? frame.header.DLC + '0' : frame.header.DLC + ('A' - 10);
 800298e:	2f09      	cmp	r7, #9
 8002990:	eb02 0103 	add.w	r1, r2, r3
 8002994:	f103 0801 	add.w	r8, r3, #1
 8002998:	bf94      	ite	ls
 800299a:	f107 0330 	addls.w	r3, r7, #48	; 0x30
 800299e:	f107 0337 	addhi.w	r3, r7, #55	; 0x37
 80029a2:	b2db      	uxtb	r3, r3
 80029a4:	700b      	strb	r3, [r1, #0]
    	if(frame.header.RTR == CAN_RTR_DATA)//(frame.type == DATA)
 80029a6:	b91c      	cbnz	r4, 80029b0 <BuildFrameToUSB+0x6c>
    		for(int i = 0; i < frame.header.DLC; i++)
 80029a8:	42bc      	cmp	r4, r7
 80029aa:	d13e      	bne.n	8002a2a <BuildFrameToUSB+0xe6>
 80029ac:	eb08 0844 	add.w	r8, r8, r4, lsl #1
    	if(conf.timestamp_en)
 80029b0:	7873      	ldrb	r3, [r6, #1]
 80029b2:	b19b      	cbz	r3, 80029dc <BuildFrameToUSB+0x98>
    		uint16_t timestamp = frame.timestamp % 60000u;
 80029b4:	f64e 2160 	movw	r1, #60000	; 0xea60
 80029b8:	fbb5 f3f1 	udiv	r3, r5, r1
 80029bc:	fb01 5513 	mls	r5, r1, r3, r5
    		ShortToHex(timestamp >> 8 , &buf[pointer]);
 80029c0:	eb02 0108 	add.w	r1, r2, r8
 80029c4:	f3c5 2007 	ubfx	r0, r5, #8, #8
 80029c8:	f7ff ffae 	bl	8002928 <ShortToHex>
    		pointer +=2;
 80029cc:	f108 0102 	add.w	r1, r8, #2
    		ShortToHex(timestamp & 0xFF , &buf[pointer]);
 80029d0:	4411      	add	r1, r2
 80029d2:	b2e8      	uxtb	r0, r5
 80029d4:	f7ff ffa8 	bl	8002928 <ShortToHex>
    		pointer +=2;
 80029d8:	f108 0804 	add.w	r8, r8, #4
    	buf[pointer++] = CR;
 80029dc:	230d      	movs	r3, #13
 80029de:	f108 0001 	add.w	r0, r8, #1
 80029e2:	f802 3008 	strb.w	r3, [r2, r8]
}
 80029e6:	b280      	uxth	r0, r0
 80029e8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80029ec:	b004      	add	sp, #16
 80029ee:	4770      	bx	lr
    			buf[pointer++] = 'r';
 80029f0:	2372      	movs	r3, #114	; 0x72
 80029f2:	e7bf      	b.n	8002974 <BuildFrameToUSB+0x30>
    		if(frame.header.RTR == CAN_RTR_DATA)//(frame.type == DATA)
 80029f4:	b9bc      	cbnz	r4, 8002a26 <BuildFrameToUSB+0xe2>
    			buf[pointer++] = 'T';
 80029f6:	2354      	movs	r3, #84	; 0x54
    			buf[pointer++] = 'R';
 80029f8:	7013      	strb	r3, [r2, #0]
    		ShortToHex((frame.header.ExtId >> 24) & 0xFF, &buf[pointer]);
 80029fa:	1c51      	adds	r1, r2, #1
 80029fc:	ea4f 6018 	mov.w	r0, r8, lsr #24
 8002a00:	f7ff ff92 	bl	8002928 <ShortToHex>
    		ShortToHex((frame.header.ExtId >> 16) & 0xFF, &buf[pointer]);
 8002a04:	f3c8 4007 	ubfx	r0, r8, #16, #8
 8002a08:	1cd1      	adds	r1, r2, #3
 8002a0a:	f7ff ff8d 	bl	8002928 <ShortToHex>
    		ShortToHex((frame.header.ExtId >> 8) & 0xFF, &buf[pointer]);
 8002a0e:	f3c8 2007 	ubfx	r0, r8, #8, #8
 8002a12:	1d51      	adds	r1, r2, #5
 8002a14:	f7ff ff88 	bl	8002928 <ShortToHex>
    		ShortToHex((frame.header.ExtId >> 0) & 0xFF, &buf[pointer]);
 8002a18:	fa5f f088 	uxtb.w	r0, r8
 8002a1c:	1dd1      	adds	r1, r2, #7
 8002a1e:	f7ff ff83 	bl	8002928 <ShortToHex>
    		pointer +=2;
 8002a22:	2309      	movs	r3, #9
 8002a24:	e7b3      	b.n	800298e <BuildFrameToUSB+0x4a>
    			buf[pointer++] = 'R';
 8002a26:	2352      	movs	r3, #82	; 0x52
 8002a28:	e7e6      	b.n	80029f8 <BuildFrameToUSB+0xb4>
    			ShortToHex(frame.data_byte[i], &buf[pointer]);
 8002a2a:	ab06      	add	r3, sp, #24
 8002a2c:	4423      	add	r3, r4
 8002a2e:	eb08 0144 	add.w	r1, r8, r4, lsl #1
 8002a32:	4411      	add	r1, r2
 8002a34:	f893 0020 	ldrb.w	r0, [r3, #32]
 8002a38:	f7ff ff76 	bl	8002928 <ShortToHex>
    		for(int i = 0; i < frame.header.DLC; i++)
 8002a3c:	3401      	adds	r4, #1
 8002a3e:	e7b3      	b.n	80029a8 <BuildFrameToUSB+0x64>
    else if(conf.state == SAVVYCAN_CONNECT)
 8002a40:	2c02      	cmp	r4, #2
 8002a42:	d12f      	bne.n	8002aa4 <BuildFrameToUSB+0x160>
        if (conf.useBinarySerialComm)
 8002a44:	789b      	ldrb	r3, [r3, #2]
 8002a46:	b37b      	cbz	r3, 8002aa8 <BuildFrameToUSB+0x164>
            buf[pointer++] = 0xF1;
 8002a48:	23f1      	movs	r3, #241	; 0xf1
            if (frame.header.IDE == CAN_ID_EXT) id_temp = frame.header.ExtId | 1 << 31;
 8002a4a:	2904      	cmp	r1, #4
            buf[pointer++] = frame.header.DLC + (uint8_t)(whichBus << 4);
 8002a4c:	4611      	mov	r1, r2
            buf[pointer++] = 0xF1;
 8002a4e:	7013      	strb	r3, [r2, #0]
            buf[pointer++] = eeprom_settings.numBus; //0 = canbus frame sending
 8002a50:	4b17      	ldr	r3, [pc, #92]	; (8002ab0 <BuildFrameToUSB+0x16c>)
            if (frame.header.IDE == CAN_ID_EXT) id_temp = frame.header.ExtId | 1 << 31;
 8002a52:	bf08      	it	eq
 8002a54:	f048 4000 	orreq.w	r0, r8, #2147483648	; 0x80000000
            buf[pointer++] = eeprom_settings.numBus; //0 = canbus frame sending
 8002a58:	7a1b      	ldrb	r3, [r3, #8]
            buf[pointer++] = (uint8_t)(frame.timestamp & 0xFF);
 8002a5a:	7095      	strb	r5, [r2, #2]
            buf[pointer++] = eeprom_settings.numBus; //0 = canbus frame sending
 8002a5c:	7053      	strb	r3, [r2, #1]
            buf[pointer++] = (uint8_t)(frame.timestamp >> 8);
 8002a5e:	0a2b      	lsrs	r3, r5, #8
 8002a60:	70d3      	strb	r3, [r2, #3]
            buf[pointer++] = (uint8_t)(frame.timestamp >> 16);
 8002a62:	0c2b      	lsrs	r3, r5, #16
 8002a64:	7113      	strb	r3, [r2, #4]
            buf[pointer++] = (uint8_t)(id_temp >> 8);
 8002a66:	0a03      	lsrs	r3, r0, #8
 8002a68:	71d3      	strb	r3, [r2, #7]
            buf[pointer++] = (uint8_t)(id_temp >> 16);
 8002a6a:	0c03      	lsrs	r3, r0, #16
 8002a6c:	7213      	strb	r3, [r2, #8]
            buf[pointer++] = frame.header.DLC + (uint8_t)(whichBus << 4);
 8002a6e:	9b10      	ldr	r3, [sp, #64]	; 0x40
            buf[pointer++] = (uint8_t)(id_temp & 0xFF);
 8002a70:	7190      	strb	r0, [r2, #6]
            buf[pointer++] = frame.header.DLC + (uint8_t)(whichBus << 4);
 8002a72:	eb07 1303 	add.w	r3, r7, r3, lsl #4
            buf[pointer++] = (uint8_t)(frame.timestamp >> 24);
 8002a76:	0e2d      	lsrs	r5, r5, #24
            buf[pointer++] = (uint8_t)(id_temp >> 24);
 8002a78:	0e00      	lsrs	r0, r0, #24
            buf[pointer++] = (uint8_t)(frame.timestamp >> 24);
 8002a7a:	7155      	strb	r5, [r2, #5]
            buf[pointer++] = (uint8_t)(id_temp >> 24);
 8002a7c:	7250      	strb	r0, [r2, #9]
            buf[pointer++] = frame.header.DLC + (uint8_t)(whichBus << 4);
 8002a7e:	f801 3f0a 	strb.w	r3, [r1, #10]!
            for (int c = 0; c < frame.header.DLC; c++) {
 8002a82:	2300      	movs	r3, #0
 8002a84:	42bb      	cmp	r3, r7
 8002a86:	d105      	bne.n	8002a94 <BuildFrameToUSB+0x150>
            buf[pointer++] = temp;
 8002a88:	441a      	add	r2, r3
 8002a8a:	f103 000c 	add.w	r0, r3, #12
 8002a8e:	2300      	movs	r3, #0
 8002a90:	72d3      	strb	r3, [r2, #11]
 8002a92:	e7a8      	b.n	80029e6 <BuildFrameToUSB+0xa2>
                buf[pointer++] = frame.data_byte[c];
 8002a94:	a806      	add	r0, sp, #24
 8002a96:	4418      	add	r0, r3
 8002a98:	f890 0020 	ldrb.w	r0, [r0, #32]
            for (int c = 0; c < frame.header.DLC; c++) {
 8002a9c:	3301      	adds	r3, #1
                buf[pointer++] = frame.data_byte[c];
 8002a9e:	f801 0f01 	strb.w	r0, [r1, #1]!
 8002aa2:	e7ef      	b.n	8002a84 <BuildFrameToUSB+0x140>
	uint32_t pointer = 0;
 8002aa4:	2000      	movs	r0, #0
 8002aa6:	e79e      	b.n	80029e6 <BuildFrameToUSB+0xa2>
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	e79c      	b.n	80029e6 <BuildFrameToUSB+0xa2>
 8002aac:	20000080 	.word	0x20000080
 8002ab0:	20000a38 	.word	0x20000a38

08002ab4 <CAN_Buffer_pull>:
{
 8002ab4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if(CAN_Buffer.Pointer_Read != CAN_Buffer.Pointer_Write)
 8002ab8:	4e18      	ldr	r6, [pc, #96]	; (8002b1c <CAN_Buffer_pull+0x68>)
{
 8002aba:	b088      	sub	sp, #32
	if(CAN_Buffer.Pointer_Read != CAN_Buffer.Pointer_Write)
 8002abc:	8834      	ldrh	r4, [r6, #0]
 8002abe:	8873      	ldrh	r3, [r6, #2]
 8002ac0:	42a3      	cmp	r3, r4
 8002ac2:	d027      	beq.n	8002b14 <CAN_Buffer_pull+0x60>
		uint16_t length = BuildFrameToUSB(CAN_Buffer.Item[CAN_Buffer.Pointer_Read], 0, uart_tx_bufer);
 8002ac4:	2328      	movs	r3, #40	; 0x28
 8002ac6:	fb03 6404 	mla	r4, r3, r4, r6
 8002aca:	2300      	movs	r3, #0
 8002acc:	466d      	mov	r5, sp
 8002ace:	f8df 8054 	ldr.w	r8, [pc, #84]	; 8002b24 <CAN_Buffer_pull+0x70>
 8002ad2:	9306      	str	r3, [sp, #24]
 8002ad4:	f8cd 801c 	str.w	r8, [sp, #28]
 8002ad8:	f104 0708 	add.w	r7, r4, #8
 8002adc:	3418      	adds	r4, #24
 8002ade:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ae0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002ae2:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002ae6:	e885 0003 	stmia.w	r5, {r0, r1}
 8002aea:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 8002aee:	f7ff ff29 	bl	8002944 <BuildFrameToUSB>
		if(HAL_UART_Transmit_DMA(huart_active, uart_tx_bufer, length) == HAL_OK)
 8002af2:	4b0b      	ldr	r3, [pc, #44]	; (8002b20 <CAN_Buffer_pull+0x6c>)
 8002af4:	4602      	mov	r2, r0
 8002af6:	4641      	mov	r1, r8
 8002af8:	6818      	ldr	r0, [r3, #0]
 8002afa:	f7ff fd3d 	bl	8002578 <HAL_UART_Transmit_DMA>
 8002afe:	b958      	cbnz	r0, 8002b18 <CAN_Buffer_pull+0x64>
			CAN_Buffer.Pointer_Read = (CAN_Buffer.Pointer_Read < (CAN_BUFFER_SIZE-1)) ? (CAN_Buffer.Pointer_Read + 1) : 0;
 8002b00:	8833      	ldrh	r3, [r6, #0]
 8002b02:	2b3a      	cmp	r3, #58	; 0x3a
 8002b04:	bf8e      	itee	hi
 8002b06:	4603      	movhi	r3, r0
 8002b08:	3301      	addls	r3, #1
 8002b0a:	b29b      	uxthls	r3, r3
 8002b0c:	8033      	strh	r3, [r6, #0]
}
 8002b0e:	b008      	add	sp, #32
 8002b10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return HAL_BUSY;
 8002b14:	2002      	movs	r0, #2
 8002b16:	e7fa      	b.n	8002b0e <CAN_Buffer_pull+0x5a>
			return HAL_ERROR;
 8002b18:	2001      	movs	r0, #1
 8002b1a:	e7f8      	b.n	8002b0e <CAN_Buffer_pull+0x5a>
 8002b1c:	200000d0 	.word	0x200000d0
 8002b20:	2000199c 	.word	0x2000199c
 8002b24:	20001911 	.word	0x20001911

08002b28 <Close_CAN_cannel>:
	}
	return HAL_ERROR;
}

HAL_StatusTypeDef Close_CAN_cannel(void)
{
 8002b28:	b510      	push	{r4, lr}
	if(HAL_CAN_DeInit(&hcan) == HAL_OK)
 8002b2a:	4807      	ldr	r0, [pc, #28]	; (8002b48 <Close_CAN_cannel+0x20>)
 8002b2c:	f7fd ffa4 	bl	8000a78 <HAL_CAN_DeInit>
 8002b30:	4604      	mov	r4, r0
 8002b32:	b938      	cbnz	r0, 8002b44 <Close_CAN_cannel+0x1c>
	{
		HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, GPIO_PIN_RESET);
 8002b34:	4602      	mov	r2, r0
 8002b36:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002b3a:	4804      	ldr	r0, [pc, #16]	; (8002b4c <Close_CAN_cannel+0x24>)
 8002b3c:	f7fe fcee 	bl	800151c <HAL_GPIO_WritePin>
		return HAL_OK;
	}

	return HAL_ERROR;
}
 8002b40:	4620      	mov	r0, r4
 8002b42:	bd10      	pop	{r4, pc}
	return HAL_ERROR;
 8002b44:	2401      	movs	r4, #1
 8002b46:	e7fb      	b.n	8002b40 <Close_CAN_cannel+0x18>
 8002b48:	20000a9c 	.word	0x20000a9c
 8002b4c:	40010800 	.word	0x40010800

08002b50 <Change_CAN_channel>:

void Change_CAN_channel(void)
{
 8002b50:	b510      	push	{r4, lr}
	Close_CAN_cannel();
 8002b52:	f7ff ffe9 	bl	8002b28 <Close_CAN_cannel>
	Close_LIN_cannel();
	HAL_GPIO_WritePin(HS_CAN_EN_GPIO_Port, HS_CAN_EN_Pin, GPIO_PIN_RESET);
 8002b56:	2200      	movs	r2, #0
 8002b58:	2180      	movs	r1, #128	; 0x80
 8002b5a:	4819      	ldr	r0, [pc, #100]	; (8002bc0 <Change_CAN_channel+0x70>)
 8002b5c:	f7fe fcde 	bl	800151c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(FT_CAN_EN_GPIO_Port, FT_CAN_EN_Pin, GPIO_PIN_RESET);
 8002b60:	2200      	movs	r2, #0
 8002b62:	2140      	movs	r1, #64	; 0x40
 8002b64:	4816      	ldr	r0, [pc, #88]	; (8002bc0 <Change_CAN_channel+0x70>)
 8002b66:	f7fe fcd9 	bl	800151c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SW_CAN_EN_GPIO_Port, SW_CAN_EN_Pin, GPIO_PIN_RESET);
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	2120      	movs	r1, #32
 8002b6e:	4814      	ldr	r0, [pc, #80]	; (8002bc0 <Change_CAN_channel+0x70>)
 8002b70:	f7fe fcd4 	bl	800151c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LIN_EN_GPIO_Port, LIN_EN_Pin, GPIO_PIN_RESET);
 8002b74:	2200      	movs	r2, #0
 8002b76:	2110      	movs	r1, #16
 8002b78:	4811      	ldr	r0, [pc, #68]	; (8002bc0 <Change_CAN_channel+0x70>)
 8002b7a:	f7fe fccf 	bl	800151c <HAL_GPIO_WritePin>

	//SysSettings.numBus++;
	//if(SysSettings.numBus > 4) SysSettings.numBus = 0;

	HAL_Delay(50);
 8002b7e:	2032      	movs	r0, #50	; 0x32
 8002b80:	f7fd fe28 	bl	80007d4 <HAL_Delay>

	switch(eeprom_settings.numBus)
 8002b84:	4b0f      	ldr	r3, [pc, #60]	; (8002bc4 <Change_CAN_channel+0x74>)
 8002b86:	7a1b      	ldrb	r3, [r3, #8]
 8002b88:	2b03      	cmp	r3, #3
 8002b8a:	d808      	bhi.n	8002b9e <Change_CAN_channel+0x4e>
 8002b8c:	e8df f003 	tbb	[pc, r3]
 8002b90:	15120f02 	.word	0x15120f02
	{
	default: break;
	case 0: HAL_GPIO_WritePin(HS_CAN_EN_GPIO_Port, HS_CAN_EN_Pin, GPIO_PIN_SET); break;
 8002b94:	2201      	movs	r2, #1
 8002b96:	2180      	movs	r1, #128	; 0x80
	case 1: HAL_GPIO_WritePin(FT_CAN_EN_GPIO_Port, FT_CAN_EN_Pin, GPIO_PIN_SET); break;
	case 2: HAL_GPIO_WritePin(SW_CAN_EN_GPIO_Port, SW_CAN_EN_Pin, GPIO_PIN_SET); break;
	case 3: HAL_GPIO_WritePin(LIN_EN_GPIO_Port, LIN_EN_Pin, GPIO_PIN_SET); break;
 8002b98:	4809      	ldr	r0, [pc, #36]	; (8002bc0 <Change_CAN_channel+0x70>)
 8002b9a:	f7fe fcbf 	bl	800151c <HAL_GPIO_WritePin>
    	}
	}*/
	EEPROM_Write(&hspi2,
			EEPROM_SETINGS_ADDR + ((uint32_t)&eeprom_settings.numBus - (uint32_t)&eeprom_settings),
			(uint8_t*)&eeprom_settings.numBus, sizeof(eeprom_settings.numBus));
}
 8002b9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	EEPROM_Write(&hspi2,
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	4a08      	ldr	r2, [pc, #32]	; (8002bc8 <Change_CAN_channel+0x78>)
 8002ba6:	2108      	movs	r1, #8
 8002ba8:	4808      	ldr	r0, [pc, #32]	; (8002bcc <Change_CAN_channel+0x7c>)
 8002baa:	f001 b9a7 	b.w	8003efc <EEPROM_Write>
	case 1: HAL_GPIO_WritePin(FT_CAN_EN_GPIO_Port, FT_CAN_EN_Pin, GPIO_PIN_SET); break;
 8002bae:	2201      	movs	r2, #1
 8002bb0:	2140      	movs	r1, #64	; 0x40
 8002bb2:	e7f1      	b.n	8002b98 <Change_CAN_channel+0x48>
	case 2: HAL_GPIO_WritePin(SW_CAN_EN_GPIO_Port, SW_CAN_EN_Pin, GPIO_PIN_SET); break;
 8002bb4:	2201      	movs	r2, #1
 8002bb6:	2120      	movs	r1, #32
 8002bb8:	e7ee      	b.n	8002b98 <Change_CAN_channel+0x48>
	case 3: HAL_GPIO_WritePin(LIN_EN_GPIO_Port, LIN_EN_Pin, GPIO_PIN_SET); break;
 8002bba:	2201      	movs	r2, #1
 8002bbc:	2110      	movs	r1, #16
 8002bbe:	e7eb      	b.n	8002b98 <Change_CAN_channel+0x48>
 8002bc0:	40010c00 	.word	0x40010c00
 8002bc4:	20000a38 	.word	0x20000a38
 8002bc8:	20000a40 	.word	0x20000a40
 8002bcc:	20001a38 	.word	0x20001a38

08002bd0 <HAL_CAN_TxMailbox0CompleteCallback>:
 8002bd0:	4770      	bx	lr

08002bd2 <HAL_CAN_TxMailbox1CompleteCallback>:
 8002bd2:	4770      	bx	lr

08002bd4 <HAL_CAN_TxMailbox2CompleteCallback>:
void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
	//HAL_GPIO_WritePin(TX_LED_GPIO_Port, TX_LED_Pin, GPIO_PIN_RESET);
}
void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002bd4:	4770      	bx	lr
	...

08002bd8 <HAL_CAN_ErrorCallback>:
	//HAL_GPIO_WritePin(TX_LED_GPIO_Port, TX_LED_Pin, GPIO_PIN_RESET);
}
void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
	HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, GPIO_PIN_SET);
 8002bd8:	2201      	movs	r2, #1
 8002bda:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002bde:	4801      	ldr	r0, [pc, #4]	; (8002be4 <HAL_CAN_ErrorCallback+0xc>)
 8002be0:	f7fe bc9c 	b.w	800151c <HAL_GPIO_WritePin>
 8002be4:	40010800 	.word	0x40010800

08002be8 <STM_bxCAN_calc>:
#define MAX_TQ  (MAX_TQ1 + MAX_TQ2 + 1) //25

#define SAMPE_POINT 0.875f //0.75f

void STM_bxCAN_calc(uint32_t freq, float bitrate, CAN_HandleTypeDef * hcan)
{
 8002be8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002bec:	4689      	mov	r9, r1
 8002bee:	b085      	sub	sp, #20
 8002bf0:	9002      	str	r0, [sp, #8]
    uint32_t brpresc;
    float number_of_time_quanta;
    uint32_t ceil_of_time_quanta;
    float real_sp, best_sp = 0;

    if(bitrate > 4000000.0f || bitrate < 2000.0f) return;
 8002bf2:	4947      	ldr	r1, [pc, #284]	; (8002d10 <STM_bxCAN_calc+0x128>)
 8002bf4:	4648      	mov	r0, r9
{
 8002bf6:	4617      	mov	r7, r2
    if(bitrate > 4000000.0f || bitrate < 2000.0f) return;
 8002bf8:	f7fd fd7a 	bl	80006f0 <__aeabi_fcmpgt>
 8002bfc:	2800      	cmp	r0, #0
 8002bfe:	f040 8081 	bne.w	8002d04 <STM_bxCAN_calc+0x11c>
 8002c02:	4944      	ldr	r1, [pc, #272]	; (8002d14 <STM_bxCAN_calc+0x12c>)
 8002c04:	4648      	mov	r0, r9
 8002c06:	f7fd fd55 	bl	80006b4 <__aeabi_fcmplt>
 8002c0a:	2800      	cmp	r0, #0
 8002c0c:	d17a      	bne.n	8002d04 <STM_bxCAN_calc+0x11c>
 8002c0e:	2300      	movs	r3, #0
 8002c10:	9301      	str	r3, [sp, #4]
 8002c12:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002c16:	4605      	mov	r5, r0
        if(accuracy < 0.00001f) accuracy = 0.0f;

        //if(accuracy > 0.5f) continue;

        temp_reg.Init.Prescaler = brpresc;
        temp_reg.Init.TimeSeg1 = (roundf(ceil_of_time_quanta * SAMPE_POINT)) - 1;
 8002c18:	f8df a100 	ldr.w	sl, [pc, #256]	; 8002d1c <STM_bxCAN_calc+0x134>
 8002c1c:	9300      	str	r3, [sp, #0]
        number_of_time_quanta = freq / (bitrate * brpresc);
 8002c1e:	9802      	ldr	r0, [sp, #8]
 8002c20:	f7fd fb52 	bl	80002c8 <__aeabi_ui2f>
        brpresc = i+1;
 8002c24:	3501      	adds	r5, #1
        number_of_time_quanta = freq / (bitrate * brpresc);
 8002c26:	4604      	mov	r4, r0
 8002c28:	4628      	mov	r0, r5
 8002c2a:	f7fd fb4d 	bl	80002c8 <__aeabi_ui2f>
 8002c2e:	4649      	mov	r1, r9
 8002c30:	f7fd fba2 	bl	8000378 <__aeabi_fmul>
 8002c34:	4601      	mov	r1, r0
 8002c36:	4620      	mov	r0, r4
 8002c38:	f7fd fc52 	bl	80004e0 <__aeabi_fdiv>
 8002c3c:	4606      	mov	r6, r0
        ceil_of_time_quanta = roundf(number_of_time_quanta);
 8002c3e:	f001 ffd5 	bl	8004bec <roundf>
 8002c42:	f7fd fd5f 	bl	8000704 <__aeabi_f2uiz>
        if(ceil_of_time_quanta < MIN_TQ) break;
 8002c46:	2807      	cmp	r0, #7
        ceil_of_time_quanta = roundf(number_of_time_quanta);
 8002c48:	4604      	mov	r4, r0
        if(ceil_of_time_quanta < MIN_TQ) break;
 8002c4a:	d95b      	bls.n	8002d04 <STM_bxCAN_calc+0x11c>
        if(ceil_of_time_quanta > MAX_TQ) continue;
 8002c4c:	2819      	cmp	r0, #25
 8002c4e:	d856      	bhi.n	8002cfe <STM_bxCAN_calc+0x116>
        accuracy = fabsf(number_of_time_quanta - ceil_of_time_quanta);
 8002c50:	f7fd fb3a 	bl	80002c8 <__aeabi_ui2f>
 8002c54:	4601      	mov	r1, r0
 8002c56:	4683      	mov	fp, r0
 8002c58:	4630      	mov	r0, r6
 8002c5a:	f7fd fa83 	bl	8000164 <__aeabi_fsub>
 8002c5e:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
        if(accuracy < 0.00001f) accuracy = 0.0f;
 8002c62:	492d      	ldr	r1, [pc, #180]	; (8002d18 <STM_bxCAN_calc+0x130>)
 8002c64:	4630      	mov	r0, r6
 8002c66:	f7fd fd25 	bl	80006b4 <__aeabi_fcmplt>
 8002c6a:	b100      	cbz	r0, 8002c6e <STM_bxCAN_calc+0x86>
 8002c6c:	2600      	movs	r6, #0
        temp_reg.Init.TimeSeg1 = (roundf(ceil_of_time_quanta * SAMPE_POINT)) - 1;
 8002c6e:	4651      	mov	r1, sl
 8002c70:	4658      	mov	r0, fp
 8002c72:	f7fd fb81 	bl	8000378 <__aeabi_fmul>
 8002c76:	f001 ffb9 	bl	8004bec <roundf>
 8002c7a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8002c7e:	f7fd fa71 	bl	8000164 <__aeabi_fsub>
 8002c82:	f7fd fd3f 	bl	8000704 <__aeabi_f2uiz>
        temp_reg.Init.TimeSeg2 = ceil_of_time_quanta - temp_reg.Init.TimeSeg1 - 1;
 8002c86:	3c01      	subs	r4, #1

        if(temp_reg.Init.TimeSeg1 > MAX_TQ1 || temp_reg.Init.TimeSeg2 > MAX_TQ2) continue;
 8002c88:	2810      	cmp	r0, #16
        temp_reg.Init.TimeSeg1 = (roundf(ceil_of_time_quanta * SAMPE_POINT)) - 1;
 8002c8a:	4680      	mov	r8, r0
        temp_reg.Init.TimeSeg2 = ceil_of_time_quanta - temp_reg.Init.TimeSeg1 - 1;
 8002c8c:	eba4 0400 	sub.w	r4, r4, r0
        if(temp_reg.Init.TimeSeg1 > MAX_TQ1 || temp_reg.Init.TimeSeg2 > MAX_TQ2) continue;
 8002c90:	d835      	bhi.n	8002cfe <STM_bxCAN_calc+0x116>
 8002c92:	2c08      	cmp	r4, #8
 8002c94:	d833      	bhi.n	8002cfe <STM_bxCAN_calc+0x116>

        if(temp_reg.Init.TimeSeg2 < 1 && temp_reg.Init.TimeSeg1 >=1)
 8002c96:	b924      	cbnz	r4, 8002ca2 <STM_bxCAN_calc+0xba>
 8002c98:	2800      	cmp	r0, #0
 8002c9a:	d036      	beq.n	8002d0a <STM_bxCAN_calc+0x122>
        {
            temp_reg.Init.TimeSeg2 +=1;
 8002c9c:	2401      	movs	r4, #1
            temp_reg.Init.TimeSeg1 -=1;
 8002c9e:	f100 38ff 	add.w	r8, r0, #4294967295
        }

        real_sp = ((float)(temp_reg.Init.TimeSeg1 + 1) / (float)ceil_of_time_quanta);
 8002ca2:	f108 0001 	add.w	r0, r8, #1
 8002ca6:	f7fd fb0f 	bl	80002c8 <__aeabi_ui2f>
 8002caa:	4659      	mov	r1, fp
 8002cac:	f7fd fc18 	bl	80004e0 <__aeabi_fdiv>

        //if(real_sp < 0.5f) continue;

        if((accuracy < best_accuracy) || ((accuracy == 0.0f) && (fabsf(real_sp - SAMPE_POINT) < fabsf(best_sp - SAMPE_POINT)) && (temp_reg.Init.TimeSeg2 == hcan->Init.TimeSeg2)))
 8002cb0:	9900      	ldr	r1, [sp, #0]
        real_sp = ((float)(temp_reg.Init.TimeSeg1 + 1) / (float)ceil_of_time_quanta);
 8002cb2:	4683      	mov	fp, r0
        if((accuracy < best_accuracy) || ((accuracy == 0.0f) && (fabsf(real_sp - SAMPE_POINT) < fabsf(best_sp - SAMPE_POINT)) && (temp_reg.Init.TimeSeg2 == hcan->Init.TimeSeg2)))
 8002cb4:	4630      	mov	r0, r6
 8002cb6:	f7fd fcfd 	bl	80006b4 <__aeabi_fcmplt>
 8002cba:	b9c8      	cbnz	r0, 8002cf0 <STM_bxCAN_calc+0x108>
 8002cbc:	2100      	movs	r1, #0
 8002cbe:	4630      	mov	r0, r6
 8002cc0:	f7fd fcee 	bl	80006a0 <__aeabi_fcmpeq>
 8002cc4:	b1d8      	cbz	r0, 8002cfe <STM_bxCAN_calc+0x116>
 8002cc6:	4651      	mov	r1, sl
 8002cc8:	4658      	mov	r0, fp
 8002cca:	f7fd fa4b 	bl	8000164 <__aeabi_fsub>
 8002cce:	4651      	mov	r1, sl
 8002cd0:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 8002cd4:	9801      	ldr	r0, [sp, #4]
 8002cd6:	9203      	str	r2, [sp, #12]
 8002cd8:	f7fd fa44 	bl	8000164 <__aeabi_fsub>
 8002cdc:	9a03      	ldr	r2, [sp, #12]
 8002cde:	f020 4100 	bic.w	r1, r0, #2147483648	; 0x80000000
 8002ce2:	4610      	mov	r0, r2
 8002ce4:	f7fd fce6 	bl	80006b4 <__aeabi_fcmplt>
 8002ce8:	b148      	cbz	r0, 8002cfe <STM_bxCAN_calc+0x116>
 8002cea:	697a      	ldr	r2, [r7, #20]
 8002cec:	4294      	cmp	r4, r2
 8002cee:	d106      	bne.n	8002cfe <STM_bxCAN_calc+0x116>
        {
            hcan->Init.Prescaler = temp_reg.Init.Prescaler;
 8002cf0:	607d      	str	r5, [r7, #4]
            hcan->Init.TimeSeg1 = temp_reg.Init.TimeSeg1;
 8002cf2:	f8c7 8010 	str.w	r8, [r7, #16]
            hcan->Init.TimeSeg2 = temp_reg.Init.TimeSeg2;
 8002cf6:	617c      	str	r4, [r7, #20]
            best_accuracy = accuracy;
            best_sp = real_sp;
 8002cf8:	f8cd b004 	str.w	fp, [sp, #4]
            best_accuracy = accuracy;
 8002cfc:	9600      	str	r6, [sp, #0]
    for(uint32_t i = 0; i < MAX_BRP; i++)
 8002cfe:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8002d02:	d18c      	bne.n	8002c1e <STM_bxCAN_calc+0x36>
        }
    }

}
 8002d04:	b005      	add	sp, #20
 8002d06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp_reg.Init.TimeSeg2 = ceil_of_time_quanta - temp_reg.Init.TimeSeg1 - 1;
 8002d0a:	4604      	mov	r4, r0
 8002d0c:	e7c9      	b.n	8002ca2 <STM_bxCAN_calc+0xba>
 8002d0e:	bf00      	nop
 8002d10:	4a742400 	.word	0x4a742400
 8002d14:	44fa0000 	.word	0x44fa0000
 8002d18:	3727c5ac 	.word	0x3727c5ac
 8002d1c:	3f600000 	.word	0x3f600000

08002d20 <CAN_Init_Custom>:
{
 8002d20:	b538      	push	{r3, r4, r5, lr}
	switch(speed)
 8002d22:	f24c 3350 	movw	r3, #50000	; 0xc350
 8002d26:	4298      	cmp	r0, r3
{
 8002d28:	460d      	mov	r5, r1
 8002d2a:	4c3f      	ldr	r4, [pc, #252]	; (8002e28 <CAN_Init_Custom+0x108>)
	switch(speed)
 8002d2c:	d06e      	beq.n	8002e0c <CAN_Init_Custom+0xec>
 8002d2e:	d825      	bhi.n	8002d7c <CAN_Init_Custom+0x5c>
 8002d30:	f242 7310 	movw	r3, #10000	; 0x2710
 8002d34:	4298      	cmp	r0, r3
 8002d36:	d06b      	beq.n	8002e10 <CAN_Init_Custom+0xf0>
 8002d38:	d80f      	bhi.n	8002d5a <CAN_Init_Custom+0x3a>
 8002d3a:	f241 3388 	movw	r3, #5000	; 0x1388
 8002d3e:	4298      	cmp	r0, r3
 8002d40:	d06a      	beq.n	8002e18 <CAN_Init_Custom+0xf8>
 8002d42:	f242 038d 	movw	r3, #8333	; 0x208d
 8002d46:	4298      	cmp	r0, r3
 8002d48:	d069      	beq.n	8002e1e <CAN_Init_Custom+0xfe>
			STM_bxCAN_calc(36000000UL, speed, &hcan);
 8002d4a:	f7fd fabd 	bl	80002c8 <__aeabi_ui2f>
 8002d4e:	4a36      	ldr	r2, [pc, #216]	; (8002e28 <CAN_Init_Custom+0x108>)
 8002d50:	4601      	mov	r1, r0
 8002d52:	4836      	ldr	r0, [pc, #216]	; (8002e2c <CAN_Init_Custom+0x10c>)
 8002d54:	f7ff ff48 	bl	8002be8 <STM_bxCAN_calc>
			break;
 8002d58:	e03a      	b.n	8002dd0 <CAN_Init_Custom+0xb0>
	switch(speed)
 8002d5a:	f248 2335 	movw	r3, #33333	; 0x8235
 8002d5e:	4298      	cmp	r0, r3
 8002d60:	d060      	beq.n	8002e24 <CAN_Init_Custom+0x104>
 8002d62:	f64b 2303 	movw	r3, #47619	; 0xba03
 8002d66:	4298      	cmp	r0, r3
 8002d68:	d054      	beq.n	8002e14 <CAN_Init_Custom+0xf4>
 8002d6a:	f644 6320 	movw	r3, #20000	; 0x4e20
 8002d6e:	4298      	cmp	r0, r3
 8002d70:	d1eb      	bne.n	8002d4a <CAN_Init_Custom+0x2a>
			hcan.Init.Prescaler = 120;
 8002d72:	2378      	movs	r3, #120	; 0x78
			hcan.Init.Prescaler = 72;
 8002d74:	6063      	str	r3, [r4, #4]
			hcan.Init.TimeSeg1 = CAN_BS1_12TQ;
 8002d76:	f44f 2330 	mov.w	r3, #720896	; 0xb0000
 8002d7a:	e01e      	b.n	8002dba <CAN_Init_Custom+0x9a>
	switch(speed)
 8002d7c:	4b2c      	ldr	r3, [pc, #176]	; (8002e30 <CAN_Init_Custom+0x110>)
 8002d7e:	4298      	cmp	r0, r3
 8002d80:	d038      	beq.n	8002df4 <CAN_Init_Custom+0xd4>
 8002d82:	d80d      	bhi.n	8002da0 <CAN_Init_Custom+0x80>
 8002d84:	4b2b      	ldr	r3, [pc, #172]	; (8002e34 <CAN_Init_Custom+0x114>)
 8002d86:	4298      	cmp	r0, r3
 8002d88:	d03b      	beq.n	8002e02 <CAN_Init_Custom+0xe2>
 8002d8a:	4b2b      	ldr	r3, [pc, #172]	; (8002e38 <CAN_Init_Custom+0x118>)
 8002d8c:	4298      	cmp	r0, r3
 8002d8e:	d036      	beq.n	8002dfe <CAN_Init_Custom+0xde>
 8002d90:	4b2a      	ldr	r3, [pc, #168]	; (8002e3c <CAN_Init_Custom+0x11c>)
 8002d92:	4298      	cmp	r0, r3
 8002d94:	d1d9      	bne.n	8002d4a <CAN_Init_Custom+0x2a>
			hcan.Init.Prescaler = 27;
 8002d96:	231b      	movs	r3, #27
			hcan.Init.Prescaler = 54;
 8002d98:	6063      	str	r3, [r4, #4]
			hcan.Init.TimeSeg1 = CAN_BS1_11TQ;
 8002d9a:	f44f 2320 	mov.w	r3, #655360	; 0xa0000
 8002d9e:	e00c      	b.n	8002dba <CAN_Init_Custom+0x9a>
	switch(speed)
 8002da0:	4b27      	ldr	r3, [pc, #156]	; (8002e40 <CAN_Init_Custom+0x120>)
 8002da2:	4298      	cmp	r0, r3
 8002da4:	d024      	beq.n	8002df0 <CAN_Init_Custom+0xd0>
 8002da6:	4b27      	ldr	r3, [pc, #156]	; (8002e44 <CAN_Init_Custom+0x124>)
 8002da8:	4298      	cmp	r0, r3
 8002daa:	d00a      	beq.n	8002dc2 <CAN_Init_Custom+0xa2>
 8002dac:	4b26      	ldr	r3, [pc, #152]	; (8002e48 <CAN_Init_Custom+0x128>)
 8002dae:	4298      	cmp	r0, r3
 8002db0:	d1cb      	bne.n	8002d4a <CAN_Init_Custom+0x2a>
			hcan.Init.Prescaler = 4;
 8002db2:	2304      	movs	r3, #4
 8002db4:	6063      	str	r3, [r4, #4]
			hcan.Init.TimeSeg1 = CAN_BS1_15TQ;
 8002db6:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
			hcan.Init.TimeSeg1 = CAN_BS1_12TQ;
 8002dba:	6123      	str	r3, [r4, #16]
			hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8002dbc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002dc0:	e005      	b.n	8002dce <CAN_Init_Custom+0xae>
			hcan.Init.Prescaler = 4;
 8002dc2:	2304      	movs	r3, #4
			hcan.Init.Prescaler = 5;
 8002dc4:	6063      	str	r3, [r4, #4]
			hcan.Init.TimeSeg1 = CAN_BS1_7TQ;
 8002dc6:	f44f 23c0 	mov.w	r3, #393216	; 0x60000
 8002dca:	6123      	str	r3, [r4, #16]
			hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	6163      	str	r3, [r4, #20]
  hcan.Instance = CAN1;
 8002dd0:	4b1e      	ldr	r3, [pc, #120]	; (8002e4c <CAN_Init_Custom+0x12c>)
  hcan.Init.Mode = mode; //CAN_MODE_NORMAL;
 8002dd2:	60a5      	str	r5, [r4, #8]
  hcan.Instance = CAN1;
 8002dd4:	6023      	str	r3, [r4, #0]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002dd6:	2300      	movs	r3, #0
  return HAL_CAN_Init(&hcan);
 8002dd8:	4813      	ldr	r0, [pc, #76]	; (8002e28 <CAN_Init_Custom+0x108>)
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002dda:	60e3      	str	r3, [r4, #12]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8002ddc:	7623      	strb	r3, [r4, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8002dde:	7663      	strb	r3, [r4, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8002de0:	76a3      	strb	r3, [r4, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8002de2:	76e3      	strb	r3, [r4, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8002de4:	7723      	strb	r3, [r4, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8002de6:	7763      	strb	r3, [r4, #29]
}
 8002de8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  return HAL_CAN_Init(&hcan);
 8002dec:	f7fd bd04 	b.w	80007f8 <HAL_CAN_Init>
			hcan.Init.Prescaler = 5;
 8002df0:	2305      	movs	r3, #5
 8002df2:	e7e7      	b.n	8002dc4 <CAN_Init_Custom+0xa4>
			hcan.Init.Prescaler = 9;
 8002df4:	2309      	movs	r3, #9
			hcan.Init.Prescaler = 270;
 8002df6:	6063      	str	r3, [r4, #4]
			hcan.Init.TimeSeg1 = CAN_BS1_13TQ;
 8002df8:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 8002dfc:	e7dd      	b.n	8002dba <CAN_Init_Custom+0x9a>
			hcan.Init.Prescaler = 18;
 8002dfe:	2312      	movs	r3, #18
 8002e00:	e7f9      	b.n	8002df6 <CAN_Init_Custom+0xd6>
			hcan.Init.Prescaler = 45;
 8002e02:	232d      	movs	r3, #45	; 0x2d
 8002e04:	6063      	str	r3, [r4, #4]
			hcan.Init.TimeSeg1 = CAN_BS1_6TQ;
 8002e06:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8002e0a:	e7de      	b.n	8002dca <CAN_Init_Custom+0xaa>
			hcan.Init.Prescaler = 45;
 8002e0c:	232d      	movs	r3, #45	; 0x2d
 8002e0e:	e7f2      	b.n	8002df6 <CAN_Init_Custom+0xd6>
			hcan.Init.Prescaler = 255;
 8002e10:	23ff      	movs	r3, #255	; 0xff
 8002e12:	e7f0      	b.n	8002df6 <CAN_Init_Custom+0xd6>
			hcan.Init.Prescaler = 54;
 8002e14:	2336      	movs	r3, #54	; 0x36
 8002e16:	e7bf      	b.n	8002d98 <CAN_Init_Custom+0x78>
			hcan.Init.Prescaler = 450;
 8002e18:	f44f 73e1 	mov.w	r3, #450	; 0x1c2
 8002e1c:	e7eb      	b.n	8002df6 <CAN_Init_Custom+0xd6>
			hcan.Init.Prescaler = 270;
 8002e1e:	f44f 7387 	mov.w	r3, #270	; 0x10e
 8002e22:	e7e8      	b.n	8002df6 <CAN_Init_Custom+0xd6>
			hcan.Init.Prescaler = 72;
 8002e24:	2348      	movs	r3, #72	; 0x48
 8002e26:	e7a5      	b.n	8002d74 <CAN_Init_Custom+0x54>
 8002e28:	20000a9c 	.word	0x20000a9c
 8002e2c:	02255100 	.word	0x02255100
 8002e30:	0003d090 	.word	0x0003d090
 8002e34:	000186a0 	.word	0x000186a0
 8002e38:	0001e848 	.word	0x0001e848
 8002e3c:	00017406 	.word	0x00017406
 8002e40:	000c3500 	.word	0x000c3500
 8002e44:	000f4240 	.word	0x000f4240
 8002e48:	0007a120 	.word	0x0007a120
 8002e4c:	40006400 	.word	0x40006400

08002e50 <Open_CAN_cannel>:
{
 8002e50:	b510      	push	{r4, lr}
	if(CAN_Init_Custom(eeprom_settings.CAN_Speed[eeprom_settings.numBus], eeprom_settings.CAN_mode[eeprom_settings.numBus]) == HAL_OK)//);CAN_MODE_LOOPBACK
 8002e52:	4c18      	ldr	r4, [pc, #96]	; (8002eb4 <Open_CAN_cannel+0x64>)
	Change_CAN_channel();
 8002e54:	f7ff fe7c 	bl	8002b50 <Change_CAN_channel>
	if(CAN_Init_Custom(eeprom_settings.CAN_Speed[eeprom_settings.numBus], eeprom_settings.CAN_mode[eeprom_settings.numBus]) == HAL_OK)//);CAN_MODE_LOOPBACK
 8002e58:	7a23      	ldrb	r3, [r4, #8]
 8002e5a:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8002e5e:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8002e60:	68d0      	ldr	r0, [r2, #12]
 8002e62:	f7ff ff5d 	bl	8002d20 <CAN_Init_Custom>
 8002e66:	b108      	cbz	r0, 8002e6c <Open_CAN_cannel+0x1c>
	return HAL_ERROR;
 8002e68:	2001      	movs	r0, #1
 8002e6a:	bd10      	pop	{r4, pc}
 8002e6c:	7a22      	ldrb	r2, [r4, #8]
		EEPROM_Write(&hspi2,
 8002e6e:	2304      	movs	r3, #4
 8002e70:	3203      	adds	r2, #3
 8002e72:	0092      	lsls	r2, r2, #2
 8002e74:	b291      	uxth	r1, r2
 8002e76:	4810      	ldr	r0, [pc, #64]	; (8002eb8 <Open_CAN_cannel+0x68>)
 8002e78:	4422      	add	r2, r4
 8002e7a:	f001 f83f 	bl	8003efc <EEPROM_Write>
 8002e7e:	7a22      	ldrb	r2, [r4, #8]
		EEPROM_Write(&hspi2,
 8002e80:	2304      	movs	r3, #4
 8002e82:	320d      	adds	r2, #13
 8002e84:	0092      	lsls	r2, r2, #2
 8002e86:	b291      	uxth	r1, r2
 8002e88:	480b      	ldr	r0, [pc, #44]	; (8002eb8 <Open_CAN_cannel+0x68>)
 8002e8a:	4422      	add	r2, r4
 8002e8c:	f001 f836 	bl	8003efc <EEPROM_Write>
 8002e90:	f7ff fcd8 	bl	8002844 <SetFilterCAN.part.0>
		  if(SetFilterCAN(0, 0) != HAL_OK) return HAL_ERROR;
 8002e94:	2800      	cmp	r0, #0
 8002e96:	d1e7      	bne.n	8002e68 <Open_CAN_cannel+0x18>
		  if(HAL_CAN_Start(&hcan) != HAL_OK) return HAL_ERROR;
 8002e98:	4808      	ldr	r0, [pc, #32]	; (8002ebc <Open_CAN_cannel+0x6c>)
 8002e9a:	f7fd fd94 	bl	80009c6 <HAL_CAN_Start>
 8002e9e:	2800      	cmp	r0, #0
 8002ea0:	d1e2      	bne.n	8002e68 <Open_CAN_cannel+0x18>
		  if(HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING |
 8002ea2:	f240 4137 	movw	r1, #1079	; 0x437
 8002ea6:	4805      	ldr	r0, [pc, #20]	; (8002ebc <Open_CAN_cannel+0x6c>)
 8002ea8:	f7fd febe 	bl	8000c28 <HAL_CAN_ActivateNotification>
		  if(SetFilterCAN(0, 0) != HAL_OK) return HAL_ERROR;
 8002eac:	3000      	adds	r0, #0
 8002eae:	bf18      	it	ne
 8002eb0:	2001      	movne	r0, #1
}
 8002eb2:	bd10      	pop	{r4, pc}
 8002eb4:	20000a38 	.word	0x20000a38
 8002eb8:	20001a38 	.word	0x20001a38
 8002ebc:	20000a9c 	.word	0x20000a9c

08002ec0 <exec_usb_cmd>:
{
 8002ec0:	b570      	push	{r4, r5, r6, lr}
 8002ec2:	4604      	mov	r4, r0
    uint8_t cmd_len = strlen ((char *)cmd_buf);	// get command length
 8002ec4:	f7fd f942 	bl	800014c <strlen>
    switch (cmd_buf[0]) {
 8002ec8:	7822      	ldrb	r2, [r4, #0]
    uint8_t cmd_len = strlen ((char *)cmd_buf);	// get command length
 8002eca:	b2c3      	uxtb	r3, r0
    switch (cmd_buf[0]) {
 8002ecc:	3a41      	subs	r2, #65	; 0x41
 8002ece:	2a35      	cmp	r2, #53	; 0x35
 8002ed0:	f200 809e 	bhi.w	8003010 <exec_usb_cmd+0x150>
 8002ed4:	e8df f012 	tbh	[pc, r2, lsl #1]
 8002ed8:	03000044 	.word	0x03000044
 8002edc:	009c0198 	.word	0x009c0198
 8002ee0:	00780044 	.word	0x00780044
 8002ee4:	009c0044 	.word	0x009c0044
 8002ee8:	009c009c 	.word	0x009c009c
 8002eec:	029b009c 	.word	0x029b009c
 8002ef0:	00360044 	.word	0x00360044
 8002ef4:	009c017e 	.word	0x009c017e
 8002ef8:	022d009c 	.word	0x022d009c
 8002efc:	025500a8 	.word	0x025500a8
 8002f00:	004602a3 	.word	0x004602a3
 8002f04:	009c0044 	.word	0x009c0044
 8002f08:	0069009c 	.word	0x0069009c
 8002f0c:	009c009c 	.word	0x009c009c
 8002f10:	009c009c 	.word	0x009c009c
 8002f14:	009c009c 	.word	0x009c009c
 8002f18:	009c009c 	.word	0x009c009c
 8002f1c:	009c009c 	.word	0x009c009c
 8002f20:	009c009c 	.word	0x009c009c
 8002f24:	009c009c 	.word	0x009c009c
 8002f28:	009c009c 	.word	0x009c009c
 8002f2c:	009c009c 	.word	0x009c009c
 8002f30:	009c0044 	.word	0x009c0044
 8002f34:	009c009c 	.word	0x009c009c
 8002f38:	01c2009c 	.word	0x01c2009c
 8002f3c:	01ed008b 	.word	0x01ed008b
 8002f40:	005802d9 	.word	0x005802d9
        	uart_tx_com_bufer[uart_tx_pointer++] = GET_SERIAL;
 8002f44:	214e      	movs	r1, #78	; 0x4e
 8002f46:	48b9      	ldr	r0, [pc, #740]	; (800322c <exec_usb_cmd+0x36c>)
 8002f48:	4bb9      	ldr	r3, [pc, #740]	; (8003230 <exec_usb_cmd+0x370>)
 8002f4a:	6802      	ldr	r2, [r0, #0]
 8002f4c:	5499      	strb	r1, [r3, r2]
            uart_tx_com_bufer[uart_tx_pointer++] = '0';
 8002f4e:	4413      	add	r3, r2
            uart_tx_com_bufer[uart_tx_pointer++] = '1';
 8002f50:	3205      	adds	r2, #5
            uart_tx_com_bufer[uart_tx_pointer++] = '0';
 8002f52:	2130      	movs	r1, #48	; 0x30
            uart_tx_com_bufer[uart_tx_pointer++] = '1';
 8002f54:	6002      	str	r2, [r0, #0]
 8002f56:	2231      	movs	r2, #49	; 0x31
            uart_tx_com_bufer[uart_tx_pointer++] = '0';
 8002f58:	7059      	strb	r1, [r3, #1]
            uart_tx_com_bufer[uart_tx_pointer++] = '0';
 8002f5a:	7099      	strb	r1, [r3, #2]
            uart_tx_com_bufer[uart_tx_pointer++] = '0';
 8002f5c:	70d9      	strb	r1, [r3, #3]
            uart_tx_com_bufer[uart_tx_pointer++] = '1';
 8002f5e:	711a      	strb	r2, [r3, #4]
            return CR;
 8002f60:	200d      	movs	r0, #13
 8002f62:	bd70      	pop	{r4, r5, r6, pc}
        	uart_tx_com_bufer[uart_tx_pointer++] = (GET_VERSION);
 8002f64:	2456      	movs	r4, #86	; 0x56
 8002f66:	48b1      	ldr	r0, [pc, #708]	; (800322c <exec_usb_cmd+0x36c>)
 8002f68:	4ab1      	ldr	r2, [pc, #708]	; (8003230 <exec_usb_cmd+0x370>)
 8002f6a:	6803      	ldr	r3, [r0, #0]
	out[0] = (temp < 10) ? temp + '0' : temp + ('A' - 10);
 8002f6c:	2531      	movs	r5, #49	; 0x31
        	uart_tx_com_bufer[uart_tx_pointer++] = (GET_VERSION);
 8002f6e:	54d4      	strb	r4, [r2, r3]
	out[1] = (temp < 10) ? temp + '0' : temp + ('A' - 10);
 8002f70:	2430      	movs	r4, #48	; 0x30
        	uart_tx_com_bufer[uart_tx_pointer++] = (GET_VERSION);
 8002f72:	1c59      	adds	r1, r3, #1
	out[0] = (temp < 10) ? temp + '0' : temp + ('A' - 10);
 8002f74:	5455      	strb	r5, [r2, r1]
	out[1] = (temp < 10) ? temp + '0' : temp + ('A' - 10);
 8002f76:	4411      	add	r1, r2
 8002f78:	704c      	strb	r4, [r1, #1]
            uart_tx_pointer +=2;
 8002f7a:	1cd9      	adds	r1, r3, #3
	out[0] = (temp < 10) ? temp + '0' : temp + ('A' - 10);
 8002f7c:	5455      	strb	r5, [r2, r1]
	out[1] = (temp < 10) ? temp + '0' : temp + ('A' - 10);
 8002f7e:	440a      	add	r2, r1
 8002f80:	7054      	strb	r4, [r2, #1]
            uart_tx_pointer +=2;
 8002f82:	3305      	adds	r3, #5
 8002f84:	6003      	str	r3, [r0, #0]
 8002f86:	e7eb      	b.n	8002f60 <exec_usb_cmd+0xa0>
        	uart_tx_com_bufer[uart_tx_pointer++] = (GET_SW_VERSION);
 8002f88:	2476      	movs	r4, #118	; 0x76
 8002f8a:	48a8      	ldr	r0, [pc, #672]	; (800322c <exec_usb_cmd+0x36c>)
 8002f8c:	4aa8      	ldr	r2, [pc, #672]	; (8003230 <exec_usb_cmd+0x370>)
 8002f8e:	6803      	ldr	r3, [r0, #0]
	out[1] = (temp < 10) ? temp + '0' : temp + ('A' - 10);
 8002f90:	2531      	movs	r5, #49	; 0x31
        	uart_tx_com_bufer[uart_tx_pointer++] = (GET_SW_VERSION);
 8002f92:	54d4      	strb	r4, [r2, r3]
	out[0] = (temp < 10) ? temp + '0' : temp + ('A' - 10);
 8002f94:	2430      	movs	r4, #48	; 0x30
        	uart_tx_com_bufer[uart_tx_pointer++] = (GET_SW_VERSION);
 8002f96:	1c59      	adds	r1, r3, #1
	out[0] = (temp < 10) ? temp + '0' : temp + ('A' - 10);
 8002f98:	5454      	strb	r4, [r2, r1]
	out[1] = (temp < 10) ? temp + '0' : temp + ('A' - 10);
 8002f9a:	4411      	add	r1, r2
 8002f9c:	704d      	strb	r5, [r1, #1]
            uart_tx_pointer +=2;
 8002f9e:	1cd9      	adds	r1, r3, #3
	out[0] = (temp < 10) ? temp + '0' : temp + ('A' - 10);
 8002fa0:	5454      	strb	r4, [r2, r1]
	out[1] = (temp < 10) ? temp + '0' : temp + ('A' - 10);
 8002fa2:	440a      	add	r2, r1
 8002fa4:	2141      	movs	r1, #65	; 0x41
 8002fa6:	7051      	strb	r1, [r2, #1]
 8002fa8:	e7eb      	b.n	8002f82 <exec_usb_cmd+0xc2>
            if(cmd_buf[1] == '1')
 8002faa:	7863      	ldrb	r3, [r4, #1]
 8002fac:	4aa1      	ldr	r2, [pc, #644]	; (8003234 <exec_usb_cmd+0x374>)
 8002fae:	2b31      	cmp	r3, #49	; 0x31
 8002fb0:	d102      	bne.n	8002fb8 <exec_usb_cmd+0xf8>
            	conf.timestamp_en = true;
 8002fb2:	2301      	movs	r3, #1
            	conf.timestamp_en = (conf.timestamp_en) ? false : true;
 8002fb4:	7053      	strb	r3, [r2, #1]
 8002fb6:	e7d3      	b.n	8002f60 <exec_usb_cmd+0xa0>
            else if(cmd_buf[1] == '0')
 8002fb8:	2b30      	cmp	r3, #48	; 0x30
            	conf.timestamp_en = (conf.timestamp_en) ? false : true;
 8002fba:	bf17      	itett	ne
 8002fbc:	7853      	ldrbne	r3, [r2, #1]
            	conf.timestamp_en = false;
 8002fbe:	2300      	moveq	r3, #0
            	conf.timestamp_en = (conf.timestamp_en) ? false : true;
 8002fc0:	fab3 f383 	clzne	r3, r3
 8002fc4:	095b      	lsrne	r3, r3, #5
 8002fc6:	e7f5      	b.n	8002fb4 <exec_usb_cmd+0xf4>
        	uart_tx_com_bufer[uart_tx_pointer++] = (READ_STATUS);
 8002fc8:	2146      	movs	r1, #70	; 0x46
 8002fca:	4a98      	ldr	r2, [pc, #608]	; (800322c <exec_usb_cmd+0x36c>)
 8002fcc:	4c98      	ldr	r4, [pc, #608]	; (8003230 <exec_usb_cmd+0x370>)
 8002fce:	6813      	ldr	r3, [r2, #0]
            uart_tx_com_bufer[uart_tx_pointer++] = HAL_CAN_GetState(&hcan) + '0';
 8002fd0:	4899      	ldr	r0, [pc, #612]	; (8003238 <exec_usb_cmd+0x378>)
        	uart_tx_com_bufer[uart_tx_pointer++] = (READ_STATUS);
 8002fd2:	54e1      	strb	r1, [r4, r3]
            uart_tx_com_bufer[uart_tx_pointer++] = '0';
 8002fd4:	2130      	movs	r1, #48	; 0x30
 8002fd6:	441c      	add	r4, r3
            uart_tx_com_bufer[uart_tx_pointer++] = HAL_CAN_GetState(&hcan) + '0';
 8002fd8:	3303      	adds	r3, #3
            uart_tx_com_bufer[uart_tx_pointer++] = '0';
 8002fda:	7061      	strb	r1, [r4, #1]
            uart_tx_com_bufer[uart_tx_pointer++] = HAL_CAN_GetState(&hcan) + '0';
 8002fdc:	6013      	str	r3, [r2, #0]
 8002fde:	f7fd ff39 	bl	8000e54 <HAL_CAN_GetState>
 8002fe2:	3030      	adds	r0, #48	; 0x30
 8002fe4:	70a0      	strb	r0, [r4, #2]
            HAL_CAN_ResetError(&hcan);
 8002fe6:	4894      	ldr	r0, [pc, #592]	; (8003238 <exec_usb_cmd+0x378>)
 8002fe8:	f7fd ff49 	bl	8000e7e <HAL_CAN_ResetError>
 8002fec:	e7b8      	b.n	8002f60 <exec_usb_cmd+0xa0>
        	eeprom_settings.CAN_Speed[eeprom_settings.numBus] = 0;
 8002fee:	4a93      	ldr	r2, [pc, #588]	; (800323c <exec_usb_cmd+0x37c>)
        		eeprom_settings.CAN_Speed[eeprom_settings.numBus] *= 10;
 8002ff0:	260a      	movs	r6, #10
        	eeprom_settings.CAN_Speed[eeprom_settings.numBus] = 0;
 8002ff2:	7a11      	ldrb	r1, [r2, #8]
 8002ff4:	1c65      	adds	r5, r4, #1
 8002ff6:	3102      	adds	r1, #2
 8002ff8:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8002ffc:	2100      	movs	r1, #0
 8002ffe:	6051      	str	r1, [r2, #4]
        	for(int i = 1; i < cmd_len; i++)
 8003000:	1b29      	subs	r1, r5, r4
 8003002:	428b      	cmp	r3, r1
 8003004:	ddac      	ble.n	8002f60 <exec_usb_cmd+0xa0>
        		if(cmd_buf[i] < '0' || cmd_buf[i] > '9') return ERROR;
 8003006:	f815 1b01 	ldrb.w	r1, [r5], #1
 800300a:	3930      	subs	r1, #48	; 0x30
 800300c:	2909      	cmp	r1, #9
 800300e:	d901      	bls.n	8003014 <exec_usb_cmd+0x154>
            	return ERROR;
 8003010:	2007      	movs	r0, #7
}				// end exec_usb_cmd
 8003012:	bd70      	pop	{r4, r5, r6, pc}
        		eeprom_settings.CAN_Speed[eeprom_settings.numBus] *= 10;
 8003014:	6851      	ldr	r1, [r2, #4]
 8003016:	4371      	muls	r1, r6
 8003018:	6051      	str	r1, [r2, #4]
        		eeprom_settings.CAN_Speed[eeprom_settings.numBus] += HexTo4bits(cmd_buf[i]);
 800301a:	f815 0c01 	ldrb.w	r0, [r5, #-1]
 800301e:	f7ff fc61 	bl	80028e4 <HexTo4bits>
 8003022:	4408      	add	r0, r1
 8003024:	6050      	str	r0, [r2, #4]
 8003026:	e7eb      	b.n	8003000 <exec_usb_cmd+0x140>
            if ((cmd_len != 5) && (cmd_len != 2))
 8003028:	2b05      	cmp	r3, #5
 800302a:	d001      	beq.n	8003030 <exec_usb_cmd+0x170>
 800302c:	2b02      	cmp	r3, #2
 800302e:	d1ef      	bne.n	8003010 <exec_usb_cmd+0x150>
            if (conf.state != IDLE_ST)
 8003030:	4b80      	ldr	r3, [pc, #512]	; (8003234 <exec_usb_cmd+0x374>)
 8003032:	781b      	ldrb	r3, [r3, #0]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d1eb      	bne.n	8003010 <exec_usb_cmd+0x150>
            switch(cmd_buf[1])
 8003038:	7863      	ldrb	r3, [r4, #1]
 800303a:	3b30      	subs	r3, #48	; 0x30
 800303c:	2b34      	cmp	r3, #52	; 0x34
 800303e:	d8e7      	bhi.n	8003010 <exec_usb_cmd+0x150>
 8003040:	a201      	add	r2, pc, #4	; (adr r2, 8003048 <exec_usb_cmd+0x188>)
 8003042:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003046:	bf00      	nop
 8003048:	0800311d 	.word	0x0800311d
 800304c:	0800312d 	.word	0x0800312d
 8003050:	0800313b 	.word	0x0800313b
 8003054:	08003149 	.word	0x08003149
 8003058:	08003155 	.word	0x08003155
 800305c:	08003161 	.word	0x08003161
 8003060:	0800316d 	.word	0x0800316d
 8003064:	08003179 	.word	0x08003179
 8003068:	08003185 	.word	0x08003185
 800306c:	08003191 	.word	0x08003191
 8003070:	08003011 	.word	0x08003011
 8003074:	08003011 	.word	0x08003011
 8003078:	08003011 	.word	0x08003011
 800307c:	08003011 	.word	0x08003011
 8003080:	08003011 	.word	0x08003011
 8003084:	08003011 	.word	0x08003011
 8003088:	08003011 	.word	0x08003011
 800308c:	0800319d 	.word	0x0800319d
 8003090:	080031ab 	.word	0x080031ab
 8003094:	080031b9 	.word	0x080031b9
 8003098:	080031c7 	.word	0x080031c7
 800309c:	08003011 	.word	0x08003011
 80030a0:	08003011 	.word	0x08003011
 80030a4:	08003011 	.word	0x08003011
 80030a8:	08003011 	.word	0x08003011
 80030ac:	08003011 	.word	0x08003011
 80030b0:	08003011 	.word	0x08003011
 80030b4:	08003011 	.word	0x08003011
 80030b8:	08003011 	.word	0x08003011
 80030bc:	08003011 	.word	0x08003011
 80030c0:	08003011 	.word	0x08003011
 80030c4:	08003011 	.word	0x08003011
 80030c8:	08003011 	.word	0x08003011
 80030cc:	08003011 	.word	0x08003011
 80030d0:	08003011 	.word	0x08003011
 80030d4:	08003011 	.word	0x08003011
 80030d8:	08003011 	.word	0x08003011
 80030dc:	08003011 	.word	0x08003011
 80030e0:	08003011 	.word	0x08003011
 80030e4:	08003011 	.word	0x08003011
 80030e8:	08003011 	.word	0x08003011
 80030ec:	08003011 	.word	0x08003011
 80030f0:	08003011 	.word	0x08003011
 80030f4:	08003011 	.word	0x08003011
 80030f8:	08003011 	.word	0x08003011
 80030fc:	08003011 	.word	0x08003011
 8003100:	08003011 	.word	0x08003011
 8003104:	08003011 	.word	0x08003011
 8003108:	08003011 	.word	0x08003011
 800310c:	0800319d 	.word	0x0800319d
 8003110:	080031ab 	.word	0x080031ab
 8003114:	080031b9 	.word	0x080031b9
 8003118:	080031c7 	.word	0x080031c7
            	eeprom_settings.CAN_Speed[eeprom_settings.numBus] = 10000;
 800311c:	4b47      	ldr	r3, [pc, #284]	; (800323c <exec_usb_cmd+0x37c>)
 800311e:	7a1a      	ldrb	r2, [r3, #8]
 8003120:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8003124:	f242 7210 	movw	r2, #10000	; 0x2710
            	eeprom_settings.CAN_Speed[eeprom_settings.numBus] = 100000;
 8003128:	60da      	str	r2, [r3, #12]
 800312a:	e719      	b.n	8002f60 <exec_usb_cmd+0xa0>
            	eeprom_settings.CAN_Speed[eeprom_settings.numBus] = 20000;
 800312c:	4b43      	ldr	r3, [pc, #268]	; (800323c <exec_usb_cmd+0x37c>)
 800312e:	7a1a      	ldrb	r2, [r3, #8]
 8003130:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8003134:	f644 6220 	movw	r2, #20000	; 0x4e20
 8003138:	e7f6      	b.n	8003128 <exec_usb_cmd+0x268>
            	eeprom_settings.CAN_Speed[eeprom_settings.numBus] = 50000;
 800313a:	4b40      	ldr	r3, [pc, #256]	; (800323c <exec_usb_cmd+0x37c>)
 800313c:	7a1a      	ldrb	r2, [r3, #8]
 800313e:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8003142:	f24c 3250 	movw	r2, #50000	; 0xc350
 8003146:	e7ef      	b.n	8003128 <exec_usb_cmd+0x268>
            	eeprom_settings.CAN_Speed[eeprom_settings.numBus] = 100000;
 8003148:	4b3c      	ldr	r3, [pc, #240]	; (800323c <exec_usb_cmd+0x37c>)
 800314a:	7a1a      	ldrb	r2, [r3, #8]
 800314c:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8003150:	4a3b      	ldr	r2, [pc, #236]	; (8003240 <exec_usb_cmd+0x380>)
 8003152:	e7e9      	b.n	8003128 <exec_usb_cmd+0x268>
            	eeprom_settings.CAN_Speed[eeprom_settings.numBus] = 125000;
 8003154:	4b39      	ldr	r3, [pc, #228]	; (800323c <exec_usb_cmd+0x37c>)
 8003156:	7a1a      	ldrb	r2, [r3, #8]
 8003158:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 800315c:	4a39      	ldr	r2, [pc, #228]	; (8003244 <exec_usb_cmd+0x384>)
 800315e:	e7e3      	b.n	8003128 <exec_usb_cmd+0x268>
            	eeprom_settings.CAN_Speed[eeprom_settings.numBus] = 250000;
 8003160:	4b36      	ldr	r3, [pc, #216]	; (800323c <exec_usb_cmd+0x37c>)
 8003162:	7a1a      	ldrb	r2, [r3, #8]
 8003164:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8003168:	4a37      	ldr	r2, [pc, #220]	; (8003248 <exec_usb_cmd+0x388>)
 800316a:	e7dd      	b.n	8003128 <exec_usb_cmd+0x268>
            	eeprom_settings.CAN_Speed[eeprom_settings.numBus] = 500000;
 800316c:	4b33      	ldr	r3, [pc, #204]	; (800323c <exec_usb_cmd+0x37c>)
 800316e:	7a1a      	ldrb	r2, [r3, #8]
 8003170:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8003174:	4a35      	ldr	r2, [pc, #212]	; (800324c <exec_usb_cmd+0x38c>)
 8003176:	e7d7      	b.n	8003128 <exec_usb_cmd+0x268>
            	eeprom_settings.CAN_Speed[eeprom_settings.numBus] = 800000;
 8003178:	4b30      	ldr	r3, [pc, #192]	; (800323c <exec_usb_cmd+0x37c>)
 800317a:	7a1a      	ldrb	r2, [r3, #8]
 800317c:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8003180:	4a33      	ldr	r2, [pc, #204]	; (8003250 <exec_usb_cmd+0x390>)
 8003182:	e7d1      	b.n	8003128 <exec_usb_cmd+0x268>
            	eeprom_settings.CAN_Speed[eeprom_settings.numBus] = 1000000;
 8003184:	4b2d      	ldr	r3, [pc, #180]	; (800323c <exec_usb_cmd+0x37c>)
 8003186:	7a1a      	ldrb	r2, [r3, #8]
 8003188:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 800318c:	4a31      	ldr	r2, [pc, #196]	; (8003254 <exec_usb_cmd+0x394>)
 800318e:	e7cb      	b.n	8003128 <exec_usb_cmd+0x268>
            	eeprom_settings.CAN_Speed[eeprom_settings.numBus] = 95238;
 8003190:	4b2a      	ldr	r3, [pc, #168]	; (800323c <exec_usb_cmd+0x37c>)
 8003192:	7a1a      	ldrb	r2, [r3, #8]
 8003194:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8003198:	4a2f      	ldr	r2, [pc, #188]	; (8003258 <exec_usb_cmd+0x398>)
 800319a:	e7c5      	b.n	8003128 <exec_usb_cmd+0x268>
            	eeprom_settings.CAN_Speed[eeprom_settings.numBus] = 8333;
 800319c:	4b27      	ldr	r3, [pc, #156]	; (800323c <exec_usb_cmd+0x37c>)
 800319e:	7a1a      	ldrb	r2, [r3, #8]
 80031a0:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 80031a4:	f242 028d 	movw	r2, #8333	; 0x208d
 80031a8:	e7be      	b.n	8003128 <exec_usb_cmd+0x268>
            	eeprom_settings.CAN_Speed[eeprom_settings.numBus] = 47619;
 80031aa:	4b24      	ldr	r3, [pc, #144]	; (800323c <exec_usb_cmd+0x37c>)
 80031ac:	7a1a      	ldrb	r2, [r3, #8]
 80031ae:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 80031b2:	f64b 2203 	movw	r2, #47619	; 0xba03
 80031b6:	e7b7      	b.n	8003128 <exec_usb_cmd+0x268>
            	eeprom_settings.CAN_Speed[eeprom_settings.numBus] = 33333;
 80031b8:	4b20      	ldr	r3, [pc, #128]	; (800323c <exec_usb_cmd+0x37c>)
 80031ba:	7a1a      	ldrb	r2, [r3, #8]
 80031bc:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 80031c0:	f248 2235 	movw	r2, #33333	; 0x8235
 80031c4:	e7b0      	b.n	8003128 <exec_usb_cmd+0x268>
            	eeprom_settings.CAN_Speed[eeprom_settings.numBus] = 5000;
 80031c6:	4b1d      	ldr	r3, [pc, #116]	; (800323c <exec_usb_cmd+0x37c>)
 80031c8:	7a1a      	ldrb	r2, [r3, #8]
 80031ca:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 80031ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80031d2:	e7a9      	b.n	8003128 <exec_usb_cmd+0x268>
        	if(eeprom_settings.numBus == 3) // LIN
 80031d4:	4c19      	ldr	r4, [pc, #100]	; (800323c <exec_usb_cmd+0x37c>)
 80031d6:	7a23      	ldrb	r3, [r4, #8]
 80031d8:	2b03      	cmp	r3, #3
 80031da:	d102      	bne.n	80031e2 <exec_usb_cmd+0x322>
            	eeprom_settings.CAN_mode[eeprom_settings.numBus] = CAN_MODE_NORMAL;
 80031dc:	2300      	movs	r3, #0
 80031de:	6423      	str	r3, [r4, #64]	; 0x40
 80031e0:	e716      	b.n	8003010 <exec_usb_cmd+0x150>
                if (HAL_CAN_GetState(&hcan) != HAL_CAN_STATE_RESET) return ERROR;
 80031e2:	4815      	ldr	r0, [pc, #84]	; (8003238 <exec_usb_cmd+0x378>)
 80031e4:	f7fd fe36 	bl	8000e54 <HAL_CAN_GetState>
 80031e8:	2800      	cmp	r0, #0
 80031ea:	f47f af11 	bne.w	8003010 <exec_usb_cmd+0x150>
            	eeprom_settings.CAN_mode[eeprom_settings.numBus] = CAN_MODE_NORMAL;
 80031ee:	7a23      	ldrb	r3, [r4, #8]
 80031f0:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 80031f4:	6360      	str	r0, [r4, #52]	; 0x34
        	if(Open_CAN_cannel() != HAL_OK) return ERROR;
 80031f6:	f7ff fe2b 	bl	8002e50 <Open_CAN_cannel>
 80031fa:	2800      	cmp	r0, #0
 80031fc:	f47f af08 	bne.w	8003010 <exec_usb_cmd+0x150>
    		conf.state = LAWICEL_CONNECT;
 8003200:	2201      	movs	r2, #1
 8003202:	4b0c      	ldr	r3, [pc, #48]	; (8003234 <exec_usb_cmd+0x374>)
 8003204:	701a      	strb	r2, [r3, #0]
 8003206:	e6ab      	b.n	8002f60 <exec_usb_cmd+0xa0>
        	conf.state = IDLE_ST;
 8003208:	2200      	movs	r2, #0
 800320a:	4b0a      	ldr	r3, [pc, #40]	; (8003234 <exec_usb_cmd+0x374>)
 800320c:	701a      	strb	r2, [r3, #0]
        	if(eeprom_settings.numBus == 3) // LIN
 800320e:	4b0b      	ldr	r3, [pc, #44]	; (800323c <exec_usb_cmd+0x37c>)
 8003210:	7a1b      	ldrb	r3, [r3, #8]
 8003212:	2b03      	cmp	r3, #3
 8003214:	f43f aefc 	beq.w	8003010 <exec_usb_cmd+0x150>
        		HAL_CAN_ResetError(&hcan);
 8003218:	4807      	ldr	r0, [pc, #28]	; (8003238 <exec_usb_cmd+0x378>)
 800321a:	f7fd fe30 	bl	8000e7e <HAL_CAN_ResetError>
        		if(Close_CAN_cannel() != HAL_OK) return ERROR;
 800321e:	f7ff fc83 	bl	8002b28 <Close_CAN_cannel>
        	if(CAN_status != HAL_OK)
 8003222:	2800      	cmp	r0, #0
 8003224:	f47f aef4 	bne.w	8003010 <exec_usb_cmd+0x150>
 8003228:	e69a      	b.n	8002f60 <exec_usb_cmd+0xa0>
 800322a:	bf00      	nop
 800322c:	20000078 	.word	0x20000078
 8003230:	20000fc8 	.word	0x20000fc8
 8003234:	20000080 	.word	0x20000080
 8003238:	20000a9c 	.word	0x20000a9c
 800323c:	20000a38 	.word	0x20000a38
 8003240:	000186a0 	.word	0x000186a0
 8003244:	0001e848 	.word	0x0001e848
 8003248:	0003d090 	.word	0x0003d090
 800324c:	0007a120 	.word	0x0007a120
 8003250:	000c3500 	.word	0x000c3500
 8003254:	000f4240 	.word	0x000f4240
 8003258:	00017406 	.word	0x00017406
            if (conf.state == IDLE_ST)
 800325c:	4aa5      	ldr	r2, [pc, #660]	; (80034f4 <exec_usb_cmd+0x634>)
 800325e:	7812      	ldrb	r2, [r2, #0]
 8003260:	2a00      	cmp	r2, #0
 8003262:	f43f aed5 	beq.w	8003010 <exec_usb_cmd+0x150>
            if (cmd_len != 5)
 8003266:	2b05      	cmp	r3, #5
 8003268:	f47f aed2 	bne.w	8003010 <exec_usb_cmd+0x150>
        	CAN_TxHeader.StdId = (HexTo4bits(cmd_buf[1]) << 8) | HexToShort(cmd_buf[2], cmd_buf[3]);
 800326c:	7860      	ldrb	r0, [r4, #1]
 800326e:	f7ff fb39 	bl	80028e4 <HexTo4bits>
 8003272:	78e1      	ldrb	r1, [r4, #3]
 8003274:	4603      	mov	r3, r0
 8003276:	78a0      	ldrb	r0, [r4, #2]
 8003278:	f7ff fb3f 	bl	80028fa <HexToShort>
 800327c:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
        	CAN_TxHeader.IDE = CAN_ID_STD;
 8003280:	2300      	movs	r3, #0
        	CAN_TxHeader.StdId = (HexTo4bits(cmd_buf[1]) << 8) | HexToShort(cmd_buf[2], cmd_buf[3]);
 8003282:	4d9d      	ldr	r5, [pc, #628]	; (80034f8 <exec_usb_cmd+0x638>)
        	CAN_TxHeader.IDE = CAN_ID_STD;
 8003284:	60ab      	str	r3, [r5, #8]
        	CAN_TxHeader.RTR = CAN_RTR_REMOTE;
 8003286:	2302      	movs	r3, #2
 8003288:	60eb      	str	r3, [r5, #12]
        	CAN_TxHeader.StdId = (HexTo4bits(cmd_buf[1]) << 8) | HexToShort(cmd_buf[2], cmd_buf[3]);
 800328a:	6028      	str	r0, [r5, #0]
        	CAN_TxHeader.DLC = HexTo4bits(cmd_buf[4]);
 800328c:	7920      	ldrb	r0, [r4, #4]
 800328e:	f7ff fb29 	bl	80028e4 <HexTo4bits>
        	HAL_GPIO_WritePin(TX_LED_GPIO_Port, TX_LED_Pin, GPIO_PIN_SET);
 8003292:	2201      	movs	r2, #1
        	CAN_TxHeader.DLC = HexTo4bits(cmd_buf[4]);
 8003294:	6128      	str	r0, [r5, #16]
        	HAL_GPIO_WritePin(TX_LED_GPIO_Port, TX_LED_Pin, GPIO_PIN_SET);
 8003296:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800329a:	4898      	ldr	r0, [pc, #608]	; (80034fc <exec_usb_cmd+0x63c>)
 800329c:	f7fe f93e 	bl	800151c <HAL_GPIO_WritePin>
        	CAN_status = HAL_CAN_AddTxMessage(&hcan, &CAN_TxHeader, CAN_Tx_buffer, &CAN_mailbox);
 80032a0:	4629      	mov	r1, r5
 80032a2:	4b97      	ldr	r3, [pc, #604]	; (8003500 <exec_usb_cmd+0x640>)
 80032a4:	4a97      	ldr	r2, [pc, #604]	; (8003504 <exec_usb_cmd+0x644>)
 80032a6:	4898      	ldr	r0, [pc, #608]	; (8003508 <exec_usb_cmd+0x648>)
 80032a8:	f7fd fbfa 	bl	8000aa0 <HAL_CAN_AddTxMessage>
 80032ac:	4b97      	ldr	r3, [pc, #604]	; (800350c <exec_usb_cmd+0x64c>)
 80032ae:	7018      	strb	r0, [r3, #0]
 80032b0:	e7b7      	b.n	8003222 <exec_usb_cmd+0x362>
            if (conf.state == IDLE_ST)
 80032b2:	4a90      	ldr	r2, [pc, #576]	; (80034f4 <exec_usb_cmd+0x634>)
 80032b4:	7812      	ldrb	r2, [r2, #0]
 80032b6:	2a00      	cmp	r2, #0
 80032b8:	f43f aeaa 	beq.w	8003010 <exec_usb_cmd+0x150>
            if ((cmd_len < 5) || (cmd_len > 21))
 80032bc:	1f5d      	subs	r5, r3, #5
 80032be:	b2eb      	uxtb	r3, r5
 80032c0:	2b10      	cmp	r3, #16
 80032c2:	f63f aea5 	bhi.w	8003010 <exec_usb_cmd+0x150>
        	CAN_TxHeader.StdId = (HexTo4bits(cmd_buf[1]) << 8) | HexToShort(cmd_buf[2], cmd_buf[3]);
 80032c6:	7860      	ldrb	r0, [r4, #1]
 80032c8:	f7ff fb0c 	bl	80028e4 <HexTo4bits>
 80032cc:	78e1      	ldrb	r1, [r4, #3]
 80032ce:	4603      	mov	r3, r0
 80032d0:	78a0      	ldrb	r0, [r4, #2]
 80032d2:	f7ff fb12 	bl	80028fa <HexToShort>
 80032d6:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
        	CAN_TxHeader.IDE = CAN_ID_STD;
 80032da:	2300      	movs	r3, #0
        	CAN_TxHeader.StdId = (HexTo4bits(cmd_buf[1]) << 8) | HexToShort(cmd_buf[2], cmd_buf[3]);
 80032dc:	4986      	ldr	r1, [pc, #536]	; (80034f8 <exec_usb_cmd+0x638>)
        	CAN_TxHeader.IDE = CAN_ID_STD;
 80032de:	608b      	str	r3, [r1, #8]
        	CAN_TxHeader.RTR = CAN_RTR_DATA;
 80032e0:	60cb      	str	r3, [r1, #12]
        	CAN_TxHeader.StdId = (HexTo4bits(cmd_buf[1]) << 8) | HexToShort(cmd_buf[2], cmd_buf[3]);
 80032e2:	6008      	str	r0, [r1, #0]
        	CAN_TxHeader.DLC = HexTo4bits(cmd_buf[4]);
 80032e4:	7920      	ldrb	r0, [r4, #4]
 80032e6:	f7ff fafd 	bl	80028e4 <HexTo4bits>
 80032ea:	6108      	str	r0, [r1, #16]
            if (CAN_TxHeader.DLC != ((cmd_len - 5) / 2))
 80032ec:	2102      	movs	r1, #2
 80032ee:	fb95 f5f1 	sdiv	r5, r5, r1
 80032f2:	42a8      	cmp	r0, r5
        	CAN_TxHeader.DLC = HexTo4bits(cmd_buf[4]);
 80032f4:	4602      	mov	r2, r0
            if (CAN_TxHeader.DLC != ((cmd_len - 5) / 2))
 80032f6:	f47f ae8b 	bne.w	8003010 <exec_usb_cmd+0x150>
            if (CAN_TxHeader.DLC > 8)
 80032fa:	2808      	cmp	r0, #8
 80032fc:	f63f ae88 	bhi.w	8003010 <exec_usb_cmd+0x150>
        		CAN_Tx_buffer[i] = HexToShort(cmd_buf[i*2+5], cmd_buf[i*2+6]);
 8003300:	4d80      	ldr	r5, [pc, #512]	; (8003504 <exec_usb_cmd+0x644>)
 8003302:	3405      	adds	r4, #5
        	for(int i = 0; i < CAN_TxHeader.DLC; i++)
 8003304:	429a      	cmp	r2, r3
 8003306:	f104 0402 	add.w	r4, r4, #2
 800330a:	d809      	bhi.n	8003320 <exec_usb_cmd+0x460>
        	HAL_GPIO_WritePin(TX_LED_GPIO_Port, TX_LED_Pin, GPIO_PIN_SET);
 800330c:	2201      	movs	r2, #1
 800330e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003312:	487a      	ldr	r0, [pc, #488]	; (80034fc <exec_usb_cmd+0x63c>)
 8003314:	f7fe f902 	bl	800151c <HAL_GPIO_WritePin>
        	CAN_status = HAL_CAN_AddTxMessage(&hcan, &CAN_TxHeader, CAN_Tx_buffer, &CAN_mailbox);
 8003318:	4b79      	ldr	r3, [pc, #484]	; (8003500 <exec_usb_cmd+0x640>)
 800331a:	4a7a      	ldr	r2, [pc, #488]	; (8003504 <exec_usb_cmd+0x644>)
 800331c:	4976      	ldr	r1, [pc, #472]	; (80034f8 <exec_usb_cmd+0x638>)
 800331e:	e7c2      	b.n	80032a6 <exec_usb_cmd+0x3e6>
        		CAN_Tx_buffer[i] = HexToShort(cmd_buf[i*2+5], cmd_buf[i*2+6]);
 8003320:	f814 1c01 	ldrb.w	r1, [r4, #-1]
 8003324:	f814 0c02 	ldrb.w	r0, [r4, #-2]
 8003328:	f7ff fae7 	bl	80028fa <HexToShort>
 800332c:	54e8      	strb	r0, [r5, r3]
        	for(int i = 0; i < CAN_TxHeader.DLC; i++)
 800332e:	3301      	adds	r3, #1
 8003330:	e7e8      	b.n	8003304 <exec_usb_cmd+0x444>
            if (conf.state == IDLE_ST) return ERROR;
 8003332:	4a70      	ldr	r2, [pc, #448]	; (80034f4 <exec_usb_cmd+0x634>)
 8003334:	7812      	ldrb	r2, [r2, #0]
 8003336:	2a00      	cmp	r2, #0
 8003338:	f43f ae6a 	beq.w	8003010 <exec_usb_cmd+0x150>
            if (cmd_len != 10)      return ERROR;	// check valid cmd length
 800333c:	2b0a      	cmp	r3, #10
 800333e:	f47f ae67 	bne.w	8003010 <exec_usb_cmd+0x150>
        	CAN_TxHeader.ExtId = (HexToShort(cmd_buf[1],cmd_buf[2]) << 24) |
 8003342:	78a1      	ldrb	r1, [r4, #2]
 8003344:	7860      	ldrb	r0, [r4, #1]
 8003346:	f7ff fad8 	bl	80028fa <HexToShort>
        						 (HexToShort(cmd_buf[3],cmd_buf[4]) << 16) |
 800334a:	7921      	ldrb	r1, [r4, #4]
        	CAN_TxHeader.ExtId = (HexToShort(cmd_buf[1],cmd_buf[2]) << 24) |
 800334c:	4603      	mov	r3, r0
        						 (HexToShort(cmd_buf[3],cmd_buf[4]) << 16) |
 800334e:	78e0      	ldrb	r0, [r4, #3]
 8003350:	f7ff fad3 	bl	80028fa <HexToShort>
 8003354:	0400      	lsls	r0, r0, #16
        	CAN_TxHeader.ExtId = (HexToShort(cmd_buf[1],cmd_buf[2]) << 24) |
 8003356:	ea40 6303 	orr.w	r3, r0, r3, lsl #24
								 (HexToShort(cmd_buf[5],cmd_buf[6]) << 8) |
 800335a:	79a1      	ldrb	r1, [r4, #6]
 800335c:	7960      	ldrb	r0, [r4, #5]
 800335e:	f7ff facc 	bl	80028fa <HexToShort>
								  HexToShort(cmd_buf[7],cmd_buf[8]);
 8003362:	7a21      	ldrb	r1, [r4, #8]
								 (HexToShort(cmd_buf[5],cmd_buf[6]) << 8) |
 8003364:	4602      	mov	r2, r0
								  HexToShort(cmd_buf[7],cmd_buf[8]);
 8003366:	79e0      	ldrb	r0, [r4, #7]
 8003368:	f7ff fac7 	bl	80028fa <HexToShort>
								 (HexToShort(cmd_buf[5],cmd_buf[6]) << 8) |
 800336c:	4318      	orrs	r0, r3
        	CAN_TxHeader.IDE = CAN_ID_EXT;
 800336e:	2304      	movs	r3, #4
        	CAN_TxHeader.ExtId = (HexToShort(cmd_buf[1],cmd_buf[2]) << 24) |
 8003370:	4d61      	ldr	r5, [pc, #388]	; (80034f8 <exec_usb_cmd+0x638>)
								 (HexToShort(cmd_buf[5],cmd_buf[6]) << 8) |
 8003372:	ea40 2002 	orr.w	r0, r0, r2, lsl #8
        	CAN_TxHeader.IDE = CAN_ID_EXT;
 8003376:	60ab      	str	r3, [r5, #8]
        	CAN_TxHeader.RTR = CAN_RTR_REMOTE;
 8003378:	2302      	movs	r3, #2
 800337a:	60eb      	str	r3, [r5, #12]
        	CAN_TxHeader.ExtId = (HexToShort(cmd_buf[1],cmd_buf[2]) << 24) |
 800337c:	6068      	str	r0, [r5, #4]
        	CAN_TxHeader.DLC = HexTo4bits(cmd_buf[9]);
 800337e:	7a60      	ldrb	r0, [r4, #9]
 8003380:	e785      	b.n	800328e <exec_usb_cmd+0x3ce>
            if (conf.state == IDLE_ST) return ERROR;
 8003382:	4a5c      	ldr	r2, [pc, #368]	; (80034f4 <exec_usb_cmd+0x634>)
 8003384:	7812      	ldrb	r2, [r2, #0]
 8003386:	2a00      	cmp	r2, #0
 8003388:	f43f ae42 	beq.w	8003010 <exec_usb_cmd+0x150>
            if ((cmd_len < 10) || (cmd_len > 26))
 800338c:	f1a3 050a 	sub.w	r5, r3, #10
 8003390:	b2eb      	uxtb	r3, r5
 8003392:	2b10      	cmp	r3, #16
 8003394:	f63f ae3c 	bhi.w	8003010 <exec_usb_cmd+0x150>
        	CAN_TxHeader.ExtId = (HexToShort(cmd_buf[1],cmd_buf[2]) << 24) |
 8003398:	78a1      	ldrb	r1, [r4, #2]
 800339a:	7860      	ldrb	r0, [r4, #1]
 800339c:	f7ff faad 	bl	80028fa <HexToShort>
        						 (HexToShort(cmd_buf[3],cmd_buf[4]) << 16) |
 80033a0:	7921      	ldrb	r1, [r4, #4]
        	CAN_TxHeader.ExtId = (HexToShort(cmd_buf[1],cmd_buf[2]) << 24) |
 80033a2:	4602      	mov	r2, r0
        						 (HexToShort(cmd_buf[3],cmd_buf[4]) << 16) |
 80033a4:	78e0      	ldrb	r0, [r4, #3]
 80033a6:	f7ff faa8 	bl	80028fa <HexToShort>
 80033aa:	0400      	lsls	r0, r0, #16
        	CAN_TxHeader.ExtId = (HexToShort(cmd_buf[1],cmd_buf[2]) << 24) |
 80033ac:	ea40 6202 	orr.w	r2, r0, r2, lsl #24
								 (HexToShort(cmd_buf[5],cmd_buf[6]) << 8) |
 80033b0:	79a1      	ldrb	r1, [r4, #6]
 80033b2:	7960      	ldrb	r0, [r4, #5]
 80033b4:	f7ff faa1 	bl	80028fa <HexToShort>
								 HexToShort(cmd_buf[7], cmd_buf[8]);
 80033b8:	7a21      	ldrb	r1, [r4, #8]
								 (HexToShort(cmd_buf[5],cmd_buf[6]) << 8) |
 80033ba:	4603      	mov	r3, r0
								 HexToShort(cmd_buf[7], cmd_buf[8]);
 80033bc:	79e0      	ldrb	r0, [r4, #7]
 80033be:	f7ff fa9c 	bl	80028fa <HexToShort>
								 (HexToShort(cmd_buf[5],cmd_buf[6]) << 8) |
 80033c2:	4310      	orrs	r0, r2
 80033c4:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
        	CAN_TxHeader.IDE = CAN_ID_EXT;
 80033c8:	2304      	movs	r3, #4
        	CAN_TxHeader.ExtId = (HexToShort(cmd_buf[1],cmd_buf[2]) << 24) |
 80033ca:	494b      	ldr	r1, [pc, #300]	; (80034f8 <exec_usb_cmd+0x638>)
        	CAN_TxHeader.IDE = CAN_ID_EXT;
 80033cc:	608b      	str	r3, [r1, #8]
        	CAN_TxHeader.RTR = CAN_RTR_DATA;
 80033ce:	2300      	movs	r3, #0
 80033d0:	60cb      	str	r3, [r1, #12]
        	CAN_TxHeader.ExtId = (HexToShort(cmd_buf[1],cmd_buf[2]) << 24) |
 80033d2:	6048      	str	r0, [r1, #4]
        	CAN_TxHeader.DLC = HexTo4bits(cmd_buf[9]);
 80033d4:	7a60      	ldrb	r0, [r4, #9]
 80033d6:	f7ff fa85 	bl	80028e4 <HexTo4bits>
 80033da:	6108      	str	r0, [r1, #16]
            if (CAN_TxHeader.DLC != ((cmd_len - 10) / 2))
 80033dc:	2102      	movs	r1, #2
 80033de:	fb95 f5f1 	sdiv	r5, r5, r1
 80033e2:	42a8      	cmp	r0, r5
        	CAN_TxHeader.DLC = HexTo4bits(cmd_buf[9]);
 80033e4:	4602      	mov	r2, r0
            if (CAN_TxHeader.DLC != ((cmd_len - 10) / 2))
 80033e6:	f47f ae13 	bne.w	8003010 <exec_usb_cmd+0x150>
            if (CAN_TxHeader.DLC > 8)
 80033ea:	2808      	cmp	r0, #8
 80033ec:	f63f ae10 	bhi.w	8003010 <exec_usb_cmd+0x150>
        		CAN_Tx_buffer[i] = HexToShort(cmd_buf[i*2+10], cmd_buf[i*2+11]);
 80033f0:	4d44      	ldr	r5, [pc, #272]	; (8003504 <exec_usb_cmd+0x644>)
 80033f2:	340a      	adds	r4, #10
        	for(int i = 0; i < CAN_TxHeader.DLC; i++)
 80033f4:	429a      	cmp	r2, r3
 80033f6:	f104 0402 	add.w	r4, r4, #2
 80033fa:	d987      	bls.n	800330c <exec_usb_cmd+0x44c>
        		CAN_Tx_buffer[i] = HexToShort(cmd_buf[i*2+10], cmd_buf[i*2+11]);
 80033fc:	f814 1c01 	ldrb.w	r1, [r4, #-1]
 8003400:	f814 0c02 	ldrb.w	r0, [r4, #-2]
 8003404:	f7ff fa79 	bl	80028fa <HexToShort>
 8003408:	54e8      	strb	r0, [r5, r3]
        	for(int i = 0; i < CAN_TxHeader.DLC; i++)
 800340a:	3301      	adds	r3, #1
 800340c:	e7f2      	b.n	80033f4 <exec_usb_cmd+0x534>
        	eeprom_settings.CAN_mode[eeprom_settings.numBus] = CAN_MODE_SILENT;
 800340e:	4b40      	ldr	r3, [pc, #256]	; (8003510 <exec_usb_cmd+0x650>)
 8003410:	7a1a      	ldrb	r2, [r3, #8]
 8003412:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8003416:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800341a:	635a      	str	r2, [r3, #52]	; 0x34
 800341c:	e6eb      	b.n	80031f6 <exec_usb_cmd+0x336>
        	switch (cmd_buf[1])
 800341e:	7863      	ldrb	r3, [r4, #1]
 8003420:	4c3b      	ldr	r4, [pc, #236]	; (8003510 <exec_usb_cmd+0x650>)
 8003422:	3b30      	subs	r3, #48	; 0x30
 8003424:	2b06      	cmp	r3, #6
 8003426:	d82e      	bhi.n	8003486 <exec_usb_cmd+0x5c6>
 8003428:	e8df f003 	tbb	[pc, r3]
 800342c:	211e1b04 	.word	0x211e1b04
 8003430:	2724      	.short	0x2724
 8003432:	2a          	.byte	0x2a
 8003433:	00          	.byte	0x00
        	case '0': eeprom_settings.UART_Speed = 230400; break;
 8003434:	f44f 3361 	mov.w	r3, #230400	; 0x38400
        	HAL_UART_DeInit(huart_active);
 8003438:	4d36      	ldr	r5, [pc, #216]	; (8003514 <exec_usb_cmd+0x654>)
        	default: eeprom_settings.UART_Speed = 1000000; break;
 800343a:	65e3      	str	r3, [r4, #92]	; 0x5c
        	HAL_UART_DeInit(huart_active);
 800343c:	6828      	ldr	r0, [r5, #0]
 800343e:	f7ff f888 	bl	8002552 <HAL_UART_DeInit>
        	huart3.Init.BaudRate = eeprom_settings.UART_Speed;
 8003442:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8003444:	4b34      	ldr	r3, [pc, #208]	; (8003518 <exec_usb_cmd+0x658>)
        	if (HAL_UART_Init(huart_active) != HAL_OK)
 8003446:	6828      	ldr	r0, [r5, #0]
        	huart3.Init.BaudRate = eeprom_settings.UART_Speed;
 8003448:	605a      	str	r2, [r3, #4]
        	if (HAL_UART_Init(huart_active) != HAL_OK)
 800344a:	f7ff f81b 	bl	8002484 <HAL_UART_Init>
 800344e:	2800      	cmp	r0, #0
 8003450:	f47f adde 	bne.w	8003010 <exec_usb_cmd+0x150>
        	EEPROM_Write(&hspi2, EEPROM_SETINGS_ADDR + ((uint32_t)&eeprom_settings.UART_Speed - (uint32_t)&eeprom_settings), (uint8_t*)&eeprom_settings.UART_Speed, sizeof(eeprom_settings.UART_Speed));
 8003454:	2304      	movs	r3, #4
 8003456:	4a31      	ldr	r2, [pc, #196]	; (800351c <exec_usb_cmd+0x65c>)
 8003458:	215c      	movs	r1, #92	; 0x5c
 800345a:	4831      	ldr	r0, [pc, #196]	; (8003520 <exec_usb_cmd+0x660>)
 800345c:	f000 fd4e 	bl	8003efc <EEPROM_Write>
 8003460:	e57e      	b.n	8002f60 <exec_usb_cmd+0xa0>
        	case '1': eeprom_settings.UART_Speed = 115200; break;
 8003462:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8003466:	e7e7      	b.n	8003438 <exec_usb_cmd+0x578>
        	case '2': eeprom_settings.UART_Speed = 57600; break;
 8003468:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 800346c:	e7e4      	b.n	8003438 <exec_usb_cmd+0x578>
        	case '3': eeprom_settings.UART_Speed = 38400; break;
 800346e:	f44f 4316 	mov.w	r3, #38400	; 0x9600
 8003472:	e7e1      	b.n	8003438 <exec_usb_cmd+0x578>
        	case '4': eeprom_settings.UART_Speed = 19200; break;
 8003474:	f44f 4396 	mov.w	r3, #19200	; 0x4b00
 8003478:	e7de      	b.n	8003438 <exec_usb_cmd+0x578>
        	case '5': eeprom_settings.UART_Speed = 9600; break;
 800347a:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 800347e:	e7db      	b.n	8003438 <exec_usb_cmd+0x578>
        	case '6': eeprom_settings.UART_Speed = 2400; break;
 8003480:	f44f 6316 	mov.w	r3, #2400	; 0x960
 8003484:	e7d8      	b.n	8003438 <exec_usb_cmd+0x578>
        	default: eeprom_settings.UART_Speed = 1000000; break;
 8003486:	4b27      	ldr	r3, [pc, #156]	; (8003524 <exec_usb_cmd+0x664>)
 8003488:	e7d6      	b.n	8003438 <exec_usb_cmd+0x578>
        	eeprom_settings.UART_Speed = 0;
 800348a:	2200      	movs	r2, #0
        		eeprom_settings.UART_Speed *= 10;
 800348c:	260a      	movs	r6, #10
        	eeprom_settings.UART_Speed = 0;
 800348e:	4d20      	ldr	r5, [pc, #128]	; (8003510 <exec_usb_cmd+0x650>)
 8003490:	1c61      	adds	r1, r4, #1
 8003492:	65ea      	str	r2, [r5, #92]	; 0x5c
        	for(int i = 1; i < cmd_len; i++)
 8003494:	1b0a      	subs	r2, r1, r4
 8003496:	4293      	cmp	r3, r2
 8003498:	dc0e      	bgt.n	80034b8 <exec_usb_cmd+0x5f8>
        	if(eeprom_settings.UART_Speed < 200 || eeprom_settings.UART_Speed > 2000000) return ERROR;
 800349a:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 800349c:	4a22      	ldr	r2, [pc, #136]	; (8003528 <exec_usb_cmd+0x668>)
 800349e:	3bc8      	subs	r3, #200	; 0xc8
 80034a0:	4293      	cmp	r3, r2
 80034a2:	f63f adb5 	bhi.w	8003010 <exec_usb_cmd+0x150>
        	HAL_UART_DeInit(huart_active);
 80034a6:	4c1b      	ldr	r4, [pc, #108]	; (8003514 <exec_usb_cmd+0x654>)
 80034a8:	6820      	ldr	r0, [r4, #0]
 80034aa:	f7ff f852 	bl	8002552 <HAL_UART_DeInit>
        	huart3.Init.BaudRate = eeprom_settings.UART_Speed;
 80034ae:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 80034b0:	4b19      	ldr	r3, [pc, #100]	; (8003518 <exec_usb_cmd+0x658>)
        	if (HAL_UART_Init(huart_active) != HAL_OK)
 80034b2:	6820      	ldr	r0, [r4, #0]
        	huart3.Init.BaudRate = eeprom_settings.UART_Speed;
 80034b4:	605a      	str	r2, [r3, #4]
 80034b6:	e7c8      	b.n	800344a <exec_usb_cmd+0x58a>
        		if(cmd_buf[i] < '0' || cmd_buf[i] > '9') return ERROR;
 80034b8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80034bc:	3a30      	subs	r2, #48	; 0x30
 80034be:	2a09      	cmp	r2, #9
 80034c0:	f63f ada6 	bhi.w	8003010 <exec_usb_cmd+0x150>
        		eeprom_settings.UART_Speed *= 10;
 80034c4:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 80034c6:	4372      	muls	r2, r6
 80034c8:	65ea      	str	r2, [r5, #92]	; 0x5c
        		eeprom_settings.UART_Speed += HexTo4bits(cmd_buf[i]);
 80034ca:	f811 0c01 	ldrb.w	r0, [r1, #-1]
 80034ce:	f7ff fa09 	bl	80028e4 <HexTo4bits>
 80034d2:	4410      	add	r0, r2
 80034d4:	65e8      	str	r0, [r5, #92]	; 0x5c
 80034d6:	e7dd      	b.n	8003494 <exec_usb_cmd+0x5d4>
        	if(cmd_buf[1] < '0' || cmd_buf[1] > '4') return ERROR;
 80034d8:	7860      	ldrb	r0, [r4, #1]
 80034da:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80034de:	2b04      	cmp	r3, #4
 80034e0:	f63f ad96 	bhi.w	8003010 <exec_usb_cmd+0x150>
        	eeprom_settings.numBus = HexTo4bits(cmd_buf[1]) - 1;
 80034e4:	f7ff f9fe 	bl	80028e4 <HexTo4bits>
 80034e8:	4b09      	ldr	r3, [pc, #36]	; (8003510 <exec_usb_cmd+0x650>)
 80034ea:	3801      	subs	r0, #1
 80034ec:	7218      	strb	r0, [r3, #8]
        	Open_CAN_cannel();
 80034ee:	f7ff fcaf 	bl	8002e50 <Open_CAN_cannel>
 80034f2:	e535      	b.n	8002f60 <exec_usb_cmd+0xa0>
 80034f4:	20000080 	.word	0x20000080
 80034f8:	20000088 	.word	0x20000088
 80034fc:	40010800 	.word	0x40010800
 8003500:	200000a4 	.word	0x200000a4
 8003504:	2000002c 	.word	0x2000002c
 8003508:	20000a9c 	.word	0x20000a9c
 800350c:	200000a0 	.word	0x200000a0
 8003510:	20000a38 	.word	0x20000a38
 8003514:	2000199c 	.word	0x2000199c
 8003518:	20001a90 	.word	0x20001a90
 800351c:	20000a94 	.word	0x20000a94
 8003520:	20001a38 	.word	0x20001a38
 8003524:	000f4240 	.word	0x000f4240
 8003528:	001e83b8 	.word	0x001e83b8

0800352c <Check_Command>:
    serialCnt++;
 800352c:	4aad      	ldr	r2, [pc, #692]	; (80037e4 <Check_Command+0x2b8>)
{
 800352e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    serialCnt++;
 8003532:	6813      	ldr	r3, [r2, #0]
    switch (state) {
 8003534:	4cac      	ldr	r4, [pc, #688]	; (80037e8 <Check_Command+0x2bc>)
    serialCnt++;
 8003536:	3301      	adds	r3, #1
 8003538:	6013      	str	r3, [r2, #0]
    switch (state) {
 800353a:	7823      	ldrb	r3, [r4, #0]
 800353c:	2b0d      	cmp	r3, #13
 800353e:	f200 8185 	bhi.w	800384c <Check_Command+0x320>
 8003542:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003546:	000e      	.short	0x000e
 8003548:	01400044 	.word	0x01400044
 800354c:	018300dc 	.word	0x018300dc
 8003550:	01a90183 	.word	0x01a90183
 8003554:	018301ac 	.word	0x018301ac
 8003558:	00dc0183 	.word	0x00dc0183
 800355c:	024600dc 	.word	0x024600dc
 8003560:	024e      	.short	0x024e
        if (in_byte == 0xF1) state = GET_COMMAND;
 8003562:	28f1      	cmp	r0, #241	; 0xf1
 8003564:	d103      	bne.n	800356e <Check_Command+0x42>
 8003566:	2301      	movs	r3, #1
        state = IDLE;
 8003568:	7023      	strb	r3, [r4, #0]
        break;
 800356a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        else if (in_byte == 0xE7) {
 800356e:	28e7      	cmp	r0, #231	; 0xe7
 8003570:	d106      	bne.n	8003580 <Check_Command+0x54>
            conf.useBinarySerialComm = true;
 8003572:	2201      	movs	r2, #1
 8003574:	4b9d      	ldr	r3, [pc, #628]	; (80037ec <Check_Command+0x2c0>)
 8003576:	709a      	strb	r2, [r3, #2]
            conf.state = SAVVYCAN_CONNECT;
 8003578:	2202      	movs	r2, #2
	            buf_ind = 0;	// point to start of command
 800357a:	701a      	strb	r2, [r3, #0]
 800357c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        	if (in_byte == CR)	// check for end of command
 8003580:	280d      	cmp	r0, #13
 8003582:	d116      	bne.n	80035b2 <Check_Command+0x86>
	            temp_char = exec_usb_cmd (cmd_buf);
 8003584:	489a      	ldr	r0, [pc, #616]	; (80037f0 <Check_Command+0x2c4>)
 8003586:	f7ff fc9b 	bl	8002ec0 <exec_usb_cmd>
	            uart_tx_com_bufer[uart_tx_pointer++] = temp_char;
 800358a:	4a9a      	ldr	r2, [pc, #616]	; (80037f4 <Check_Command+0x2c8>)
 800358c:	6813      	ldr	r3, [r2, #0]
 800358e:	1c59      	adds	r1, r3, #1
 8003590:	6011      	str	r1, [r2, #0]
 8003592:	4a99      	ldr	r2, [pc, #612]	; (80037f8 <Check_Command+0x2cc>)
 8003594:	4999      	ldr	r1, [pc, #612]	; (80037fc <Check_Command+0x2d0>)
 8003596:	54d0      	strb	r0, [r2, r3]
	            uart_answ_ready = 1;
 8003598:	2201      	movs	r2, #1
 800359a:	4b99      	ldr	r3, [pc, #612]	; (8003800 <Check_Command+0x2d4>)
 800359c:	701a      	strb	r2, [r3, #0]
	            for (buf_ind = 0; buf_ind < CMD_BUFFER_LENGTH; buf_ind++)
 800359e:	2300      	movs	r3, #0
	                cmd_buf[buf_ind] = 0x00;
 80035a0:	461a      	mov	r2, r3
	            for (buf_ind = 0; buf_ind < CMD_BUFFER_LENGTH; buf_ind++)
 80035a2:	3301      	adds	r3, #1
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	2b1e      	cmp	r3, #30
	                cmd_buf[buf_ind] = 0x00;
 80035a8:	f801 2f01 	strb.w	r2, [r1, #1]!
	            for (buf_ind = 0; buf_ind < CMD_BUFFER_LENGTH; buf_ind++)
 80035ac:	d1f9      	bne.n	80035a2 <Check_Command+0x76>
	            buf_ind = 0;	// point to start of command
 80035ae:	4b95      	ldr	r3, [pc, #596]	; (8003804 <Check_Command+0x2d8>)
 80035b0:	e7e3      	b.n	800357a <Check_Command+0x4e>
	        else if (in_byte != 0)	// store new char in buffer
 80035b2:	2800      	cmp	r0, #0
 80035b4:	f000 814a 	beq.w	800384c <Check_Command+0x320>
	            cmd_buf[buf_ind] = in_byte;	// store char
 80035b8:	4a92      	ldr	r2, [pc, #584]	; (8003804 <Check_Command+0x2d8>)
 80035ba:	498d      	ldr	r1, [pc, #564]	; (80037f0 <Check_Command+0x2c4>)
 80035bc:	7813      	ldrb	r3, [r2, #0]
	            if (buf_ind < sizeof (cmd_buf) - 1)
 80035be:	2b1c      	cmp	r3, #28
	            cmd_buf[buf_ind] = in_byte;	// store char
 80035c0:	54c8      	strb	r0, [r1, r3]
	            if (buf_ind < sizeof (cmd_buf) - 1)
 80035c2:	f200 8143 	bhi.w	800384c <Check_Command+0x320>
	                buf_ind++;
 80035c6:	3301      	adds	r3, #1
 80035c8:	7013      	strb	r3, [r2, #0]
 80035ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        switch (in_byte) {
 80035ce:	280e      	cmp	r0, #14
 80035d0:	f200 813c 	bhi.w	800384c <Check_Command+0x320>
 80035d4:	e8df f010 	tbh	[pc, r0, lsl #1]
 80035d8:	0015000f 	.word	0x0015000f
 80035dc:	00930093 	.word	0x00930093
 80035e0:	00350030 	.word	0x00350030
 80035e4:	007e003b 	.word	0x007e003b
 80035e8:	009f0095 	.word	0x009f0095
 80035ec:	00b300ae 	.word	0x00b300ae
 80035f0:	00c300b5 	.word	0x00c300b5
 80035f4:	00f5      	.short	0x00f5
            state = BUILD_CAN_FRAME;
 80035f6:	2302      	movs	r3, #2
            uart_tx_com_bufer[0] = 0xF1;
 80035f8:	22f1      	movs	r2, #241	; 0xf1
            state = ECHO_CAN_FRAME;
 80035fa:	7023      	strb	r3, [r4, #0]
            uart_tx_com_bufer[0] = 0xF1;
 80035fc:	4b7e      	ldr	r3, [pc, #504]	; (80037f8 <Check_Command+0x2cc>)
 80035fe:	701a      	strb	r2, [r3, #0]
 8003600:	e084      	b.n	800370c <Check_Command+0x1e0>
            state = IDLE;//TIME_SYNC;
 8003602:	2300      	movs	r3, #0
            step = 0;
 8003604:	4a80      	ldr	r2, [pc, #512]	; (8003808 <Check_Command+0x2dc>)
            state = IDLE;//TIME_SYNC;
 8003606:	7023      	strb	r3, [r4, #0]
            step = 0;
 8003608:	6013      	str	r3, [r2, #0]
            now = HAL_GetTick();
 800360a:	f7fd f8dd 	bl	80007c8 <HAL_GetTick>
            uart_tx_com_bufer[uart_tx_pointer++] = 0xF1;
 800360e:	21f1      	movs	r1, #241	; 0xf1
 8003610:	4c78      	ldr	r4, [pc, #480]	; (80037f4 <Check_Command+0x2c8>)
 8003612:	4b79      	ldr	r3, [pc, #484]	; (80037f8 <Check_Command+0x2cc>)
 8003614:	6822      	ldr	r2, [r4, #0]
            uart_tx_com_bufer[uart_tx_pointer++] = (uint8_t)(now >> 8);
 8003616:	0a05      	lsrs	r5, r0, #8
            uart_tx_com_bufer[uart_tx_pointer++] = 0xF1;
 8003618:	5499      	strb	r1, [r3, r2]
            uart_tx_com_bufer[uart_tx_pointer++] = 1; //time sync
 800361a:	2101      	movs	r1, #1
 800361c:	4413      	add	r3, r2
            uart_tx_com_bufer[uart_tx_pointer++] = (uint8_t)(now & 0xFF);
 800361e:	7098      	strb	r0, [r3, #2]
            uart_tx_com_bufer[uart_tx_pointer++] = (uint8_t)(now >> 8);
 8003620:	70dd      	strb	r5, [r3, #3]
            uart_tx_com_bufer[uart_tx_pointer++] = (uint8_t)(now >> 16);
 8003622:	0c05      	lsrs	r5, r0, #16
            uart_tx_com_bufer[uart_tx_pointer++] = (uint8_t)(now >> 24);
 8003624:	0e00      	lsrs	r0, r0, #24
            uart_tx_com_bufer[uart_tx_pointer++] = 1; //time sync
 8003626:	7059      	strb	r1, [r3, #1]
            uart_tx_com_bufer[uart_tx_pointer++] = (uint8_t)(now >> 16);
 8003628:	711d      	strb	r5, [r3, #4]
            uart_tx_com_bufer[uart_tx_pointer++] = (uint8_t)(now >> 24);
 800362a:	7158      	strb	r0, [r3, #5]
            uart_answ_ready = 1;
 800362c:	4b74      	ldr	r3, [pc, #464]	; (8003800 <Check_Command+0x2d4>)
            uart_tx_com_bufer[uart_tx_pointer++] = (uint8_t)(now >> 24);
 800362e:	3206      	adds	r2, #6
            uart_answ_ready = 1;
 8003630:	7019      	strb	r1, [r3, #0]
            uart_tx_com_bufer[uart_tx_pointer++] = (uint8_t)(now >> 24);
 8003632:	6022      	str	r2, [r4, #0]
            break;
 8003634:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
            state = SET_DIG_OUTPUTS;
 8003638:	2306      	movs	r3, #6
 800363a:	7023      	strb	r3, [r4, #0]
            uart_tx_com_bufer[0] = 0xF1;
 800363c:	22f1      	movs	r2, #241	; 0xf1
 800363e:	4b6e      	ldr	r3, [pc, #440]	; (80037f8 <Check_Command+0x2cc>)
 8003640:	e79b      	b.n	800357a <Check_Command+0x4e>
            state = SETUP_CANBUS;
 8003642:	2307      	movs	r3, #7
            step = 0;
 8003644:	2200      	movs	r2, #0
            state = SETUP_EXT_BUSES;
 8003646:	7023      	strb	r3, [r4, #0]
            step = 0;
 8003648:	4b6f      	ldr	r3, [pc, #444]	; (8003808 <Check_Command+0x2dc>)
 800364a:	601a      	str	r2, [r3, #0]
 800364c:	e7f6      	b.n	800363c <Check_Command+0x110>
        	uart_tx_com_bufer[uart_tx_pointer++] = 0xF1;
 800364e:	22f1      	movs	r2, #241	; 0xf1
        	uart_tx_com_bufer[uart_tx_pointer++] = 6;
 8003650:	2106      	movs	r1, #6
        	uart_tx_com_bufer[uart_tx_pointer++] = 0xF1;
 8003652:	4e68      	ldr	r6, [pc, #416]	; (80037f4 <Check_Command+0x2c8>)
 8003654:	4868      	ldr	r0, [pc, #416]	; (80037f8 <Check_Command+0x2cc>)
 8003656:	6833      	ldr	r3, [r6, #0]
        	uart_tx_com_bufer[uart_tx_pointer++] = conf.CAN_Enable[0] + (eeprom_settings.CAN_mode[0] == CAN_MODE_SILENT ? 1 << 4 : 0);
 8003658:	4d6c      	ldr	r5, [pc, #432]	; (800380c <Check_Command+0x2e0>)
        	uart_tx_com_bufer[uart_tx_pointer++] = 0xF1;
 800365a:	54c2      	strb	r2, [r0, r3]
        	uart_tx_com_bufer[uart_tx_pointer++] = 6;
 800365c:	18c2      	adds	r2, r0, r3
 800365e:	7051      	strb	r1, [r2, #1]
        	uart_tx_com_bufer[uart_tx_pointer++] = conf.CAN_Enable[0] + (eeprom_settings.CAN_mode[0] == CAN_MODE_SILENT ? 1 << 4 : 0);
 8003660:	6b69      	ldr	r1, [r5, #52]	; 0x34
 8003662:	4f62      	ldr	r7, [pc, #392]	; (80037ec <Check_Command+0x2c0>)
 8003664:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8003668:	bf0c      	ite	eq
 800366a:	2110      	moveq	r1, #16
 800366c:	2100      	movne	r1, #0
 800366e:	f897 8003 	ldrb.w	r8, [r7, #3]
        	uart_tx_com_bufer[uart_tx_pointer++] = 6;
 8003672:	f103 0c02 	add.w	ip, r3, #2
        	uart_tx_com_bufer[uart_tx_pointer++] = conf.CAN_Enable[0] + (eeprom_settings.CAN_mode[0] == CAN_MODE_SILENT ? 1 << 4 : 0);
 8003676:	4441      	add	r1, r8
 8003678:	f800 100c 	strb.w	r1, [r0, ip]
        	uart_tx_com_bufer[uart_tx_pointer++] = eeprom_settings.CAN_Speed[0];
 800367c:	68e9      	ldr	r1, [r5, #12]
        	uart_tx_com_bufer[uart_tx_pointer++] = conf.CAN_Enable[0] + (eeprom_settings.CAN_mode[0] == CAN_MODE_SILENT ? 1 << 4 : 0);
 800367e:	f103 0e03 	add.w	lr, r3, #3
        	uart_tx_com_bufer[uart_tx_pointer++] = conf.CAN_Enable[1] + (eeprom_settings.CAN_mode[1] == CAN_MODE_SILENT ? 1 << 4 : 0);
 8003682:	f897 8004 	ldrb.w	r8, [r7, #4]
 8003686:	6baf      	ldr	r7, [r5, #56]	; 0x38
        	uart_tx_com_bufer[uart_tx_pointer++] = eeprom_settings.CAN_Speed[0];
 8003688:	f800 100e 	strb.w	r1, [r0, lr]
        	uart_tx_com_bufer[uart_tx_pointer++] = eeprom_settings.CAN_Speed[0] >> 8;
 800368c:	ea4f 2e11 	mov.w	lr, r1, lsr #8
 8003690:	f882 e004 	strb.w	lr, [r2, #4]
        	uart_tx_com_bufer[uart_tx_pointer++] = conf.CAN_Enable[1] + (eeprom_settings.CAN_mode[1] == CAN_MODE_SILENT ? 1 << 4 : 0);
 8003694:	f1b7 4f00 	cmp.w	r7, #2147483648	; 0x80000000
        	uart_tx_com_bufer[uart_tx_pointer++] = eeprom_settings.CAN_Speed[0] >> 16;
 8003698:	ea4f 4e11 	mov.w	lr, r1, lsr #16
        	uart_tx_com_bufer[uart_tx_pointer++] = eeprom_settings.CAN_Speed[0] >> 24;
 800369c:	ea4f 6111 	mov.w	r1, r1, lsr #24
 80036a0:	7191      	strb	r1, [r2, #6]
        	uart_tx_com_bufer[uart_tx_pointer++] = conf.CAN_Enable[1] + (eeprom_settings.CAN_mode[1] == CAN_MODE_SILENT ? 1 << 4 : 0);
 80036a2:	bf0c      	ite	eq
 80036a4:	2110      	moveq	r1, #16
 80036a6:	2100      	movne	r1, #0
        	uart_tx_com_bufer[uart_tx_pointer++] = eeprom_settings.CAN_Speed[0] >> 24;
 80036a8:	f103 0c07 	add.w	ip, r3, #7
        	uart_tx_com_bufer[uart_tx_pointer++] = conf.CAN_Enable[1] + (eeprom_settings.CAN_mode[1] == CAN_MODE_SILENT ? 1 << 4 : 0);
 80036ac:	4441      	add	r1, r8
        	uart_tx_com_bufer[uart_tx_pointer++] = eeprom_settings.CAN_Speed[0] >> 16;
 80036ae:	f882 e005 	strb.w	lr, [r2, #5]
        	uart_tx_com_bufer[uart_tx_pointer++] = conf.CAN_Enable[1] + (eeprom_settings.CAN_mode[1] == CAN_MODE_SILENT ? 1 << 4 : 0);
 80036b2:	f800 100c 	strb.w	r1, [r0, ip]
        	uart_tx_com_bufer[uart_tx_pointer++] = eeprom_settings.CAN_Speed[1];
 80036b6:	6929      	ldr	r1, [r5, #16]
        	uart_tx_com_bufer[uart_tx_pointer++] = conf.CAN_Enable[1] + (eeprom_settings.CAN_mode[1] == CAN_MODE_SILENT ? 1 << 4 : 0);
 80036b8:	f103 0e08 	add.w	lr, r3, #8
        	uart_tx_com_bufer[uart_tx_pointer++] = eeprom_settings.CAN_Speed[1];
 80036bc:	f800 100e 	strb.w	r1, [r0, lr]
        	uart_tx_com_bufer[uart_tx_pointer++] = eeprom_settings.CAN_Speed[1] >> 8;
 80036c0:	0a08      	lsrs	r0, r1, #8
 80036c2:	7250      	strb	r0, [r2, #9]
        	uart_tx_com_bufer[uart_tx_pointer++] = eeprom_settings.CAN_Speed[1] >> 24;
 80036c4:	330c      	adds	r3, #12
        	uart_tx_com_bufer[uart_tx_pointer++] = eeprom_settings.CAN_Speed[1] >> 16;
 80036c6:	0c08      	lsrs	r0, r1, #16
        	uart_tx_com_bufer[uart_tx_pointer++] = eeprom_settings.CAN_Speed[1] >> 24;
 80036c8:	0e09      	lsrs	r1, r1, #24
        	uart_tx_com_bufer[uart_tx_pointer++] = eeprom_settings.CAN_Speed[1] >> 16;
 80036ca:	7290      	strb	r0, [r2, #10]
        	uart_tx_com_bufer[uart_tx_pointer++] = eeprom_settings.CAN_Speed[1] >> 24;
 80036cc:	6033      	str	r3, [r6, #0]
 80036ce:	72d1      	strb	r1, [r2, #11]
            uart_answ_ready = 1;
 80036d0:	2201      	movs	r2, #1
 80036d2:	e012      	b.n	80036fa <Check_Command+0x1ce>
        	uart_tx_com_bufer[uart_tx_pointer++] = 0xF1;
 80036d4:	22f1      	movs	r2, #241	; 0xf1
 80036d6:	4847      	ldr	r0, [pc, #284]	; (80037f4 <Check_Command+0x2c8>)
 80036d8:	4b47      	ldr	r3, [pc, #284]	; (80037f8 <Check_Command+0x2cc>)
 80036da:	6801      	ldr	r1, [r0, #0]
        	uart_tx_com_bufer[uart_tx_pointer++] = EEPROM_VER;
 80036dc:	2517      	movs	r5, #23
        	uart_tx_com_bufer[uart_tx_pointer++] = 0xF1;
 80036de:	545a      	strb	r2, [r3, r1]
        	uart_tx_com_bufer[uart_tx_pointer++] = 7;
 80036e0:	2207      	movs	r2, #7
 80036e2:	440b      	add	r3, r1
 80036e4:	705a      	strb	r2, [r3, #1]
        	uart_tx_com_bufer[uart_tx_pointer++] = CFG_BUILD_NUM & 0xFF;
 80036e6:	2257      	movs	r2, #87	; 0x57
 80036e8:	709a      	strb	r2, [r3, #2]
        	uart_tx_com_bufer[uart_tx_pointer++] = (CFG_BUILD_NUM >> 8);
 80036ea:	2201      	movs	r2, #1
        	uart_tx_com_bufer[uart_tx_pointer++] = 1;//settings.singleWire_Enabled;
 80036ec:	3108      	adds	r1, #8
        	uart_tx_com_bufer[uart_tx_pointer++] = (CFG_BUILD_NUM >> 8);
 80036ee:	70da      	strb	r2, [r3, #3]
        	uart_tx_com_bufer[uart_tx_pointer++] = EEPROM_VER;
 80036f0:	711d      	strb	r5, [r3, #4]
        	uart_tx_com_bufer[uart_tx_pointer++] = 1;//(unsigned char)settings.fileOutputType;
 80036f2:	715a      	strb	r2, [r3, #5]
        	uart_tx_com_bufer[uart_tx_pointer++] = 1;//(unsigned char)settings.autoStartLogging;
 80036f4:	719a      	strb	r2, [r3, #6]
        	uart_tx_com_bufer[uart_tx_pointer++] = 1;//settings.singleWire_Enabled;
 80036f6:	6001      	str	r1, [r0, #0]
 80036f8:	71da      	strb	r2, [r3, #7]
            uart_answ_ready = 1;
 80036fa:	4b41      	ldr	r3, [pc, #260]	; (8003800 <Check_Command+0x2d4>)
 80036fc:	701a      	strb	r2, [r3, #0]
        state = IDLE;
 80036fe:	2300      	movs	r3, #0
 8003700:	e732      	b.n	8003568 <Check_Command+0x3c>
            uart_tx_com_bufer[0] = 0xF1;
 8003702:	22f1      	movs	r2, #241	; 0xf1
 8003704:	4b3c      	ldr	r3, [pc, #240]	; (80037f8 <Check_Command+0x2cc>)
 8003706:	701a      	strb	r2, [r3, #0]
            state = SET_SINGLEWIRE_MODE;
 8003708:	230a      	movs	r3, #10
 800370a:	7023      	strb	r3, [r4, #0]
            step = 0;
 800370c:	2200      	movs	r2, #0
 800370e:	4b3e      	ldr	r3, [pc, #248]	; (8003808 <Check_Command+0x2dc>)
 8003710:	601a      	str	r2, [r3, #0]
            break;
 8003712:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        	uart_tx_com_bufer[uart_tx_pointer++] = 0xF1;
 8003716:	20f1      	movs	r0, #241	; 0xf1
 8003718:	4936      	ldr	r1, [pc, #216]	; (80037f4 <Check_Command+0x2c8>)
 800371a:	4b37      	ldr	r3, [pc, #220]	; (80037f8 <Check_Command+0x2cc>)
 800371c:	680a      	ldr	r2, [r1, #0]
 800371e:	5498      	strb	r0, [r3, r2]
        	uart_tx_com_bufer[uart_tx_pointer++] = 0x09;
 8003720:	2009      	movs	r0, #9
 8003722:	4413      	add	r3, r2
        	uart_tx_com_bufer[uart_tx_pointer++] = 0xAD;
 8003724:	3204      	adds	r2, #4
        	uart_tx_com_bufer[uart_tx_pointer++] = 0x09;
 8003726:	7058      	strb	r0, [r3, #1]
        	uart_tx_com_bufer[uart_tx_pointer++] = 0xAD;
 8003728:	600a      	str	r2, [r1, #0]
        	uart_tx_com_bufer[uart_tx_pointer++] = 0xDE;
 800372a:	20de      	movs	r0, #222	; 0xde
        	uart_tx_com_bufer[uart_tx_pointer++] = 0xAD;
 800372c:	22ad      	movs	r2, #173	; 0xad
        	uart_tx_com_bufer[uart_tx_pointer++] = 0xDE;
 800372e:	7098      	strb	r0, [r3, #2]
        	uart_tx_com_bufer[uart_tx_pointer++] = 0xAD;
 8003730:	70da      	strb	r2, [r3, #3]
 8003732:	e7cd      	b.n	80036d0 <Check_Command+0x1a4>
            uart_tx_com_bufer[0] = 0xF1;
 8003734:	22f1      	movs	r2, #241	; 0xf1
 8003736:	4b30      	ldr	r3, [pc, #192]	; (80037f8 <Check_Command+0x2cc>)
 8003738:	701a      	strb	r2, [r3, #0]
            state = SET_SYSTYPE;
 800373a:	230b      	movs	r3, #11
 800373c:	e7e5      	b.n	800370a <Check_Command+0x1de>
            state = ECHO_CAN_FRAME;
 800373e:	230c      	movs	r3, #12
 8003740:	e75a      	b.n	80035f8 <Check_Command+0xcc>
            uart_tx_com_bufer[uart_tx_pointer++] = 0xF1;
 8003742:	20f1      	movs	r0, #241	; 0xf1
 8003744:	492b      	ldr	r1, [pc, #172]	; (80037f4 <Check_Command+0x2c8>)
 8003746:	4b2c      	ldr	r3, [pc, #176]	; (80037f8 <Check_Command+0x2cc>)
 8003748:	680a      	ldr	r2, [r1, #0]
 800374a:	5498      	strb	r0, [r3, r2]
            uart_tx_com_bufer[uart_tx_pointer++] = 12;
 800374c:	200c      	movs	r0, #12
 800374e:	4413      	add	r3, r2
            uart_tx_com_bufer[uart_tx_pointer++] = eeprom_settings.number_of_busses; //CAN0, CAN1, SWCAN
 8003750:	3203      	adds	r2, #3
 8003752:	600a      	str	r2, [r1, #0]
 8003754:	4a2d      	ldr	r2, [pc, #180]	; (800380c <Check_Command+0x2e0>)
            uart_tx_com_bufer[uart_tx_pointer++] = 12;
 8003756:	7058      	strb	r0, [r3, #1]
            uart_tx_com_bufer[uart_tx_pointer++] = eeprom_settings.number_of_busses; //CAN0, CAN1, SWCAN
 8003758:	7912      	ldrb	r2, [r2, #4]
 800375a:	709a      	strb	r2, [r3, #2]
 800375c:	e7b8      	b.n	80036d0 <Check_Command+0x1a4>
            uart_tx_com_bufer[0] = 0xF1;
 800375e:	22f1      	movs	r2, #241	; 0xf1
 8003760:	4b25      	ldr	r3, [pc, #148]	; (80037f8 <Check_Command+0x2cc>)
            uart_tx_com_bufer[2] = conf.CAN_Enable[2] + (eeprom_settings.CAN_mode[2] == CAN_MODE_SILENT ? 1 << 4 : 0);//settings.CAN2_Enabled + (eeprom_settings.CAN_mode[2] == CAN_MODE_SILENT ? 1 << 4 : 0);
 8003762:	492a      	ldr	r1, [pc, #168]	; (800380c <Check_Command+0x2e0>)
            uart_tx_com_bufer[0] = 0xF1;
 8003764:	701a      	strb	r2, [r3, #0]
            uart_tx_com_bufer[1] = 13;
 8003766:	220d      	movs	r2, #13
 8003768:	705a      	strb	r2, [r3, #1]
            uart_tx_com_bufer[2] = conf.CAN_Enable[2] + (eeprom_settings.CAN_mode[2] == CAN_MODE_SILENT ? 1 << 4 : 0);//settings.CAN2_Enabled + (eeprom_settings.CAN_mode[2] == CAN_MODE_SILENT ? 1 << 4 : 0);
 800376a:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 800376c:	481f      	ldr	r0, [pc, #124]	; (80037ec <Check_Command+0x2c0>)
 800376e:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8003772:	bf0c      	ite	eq
 8003774:	2210      	moveq	r2, #16
 8003776:	2200      	movne	r2, #0
 8003778:	7945      	ldrb	r5, [r0, #5]
            uart_tx_com_bufer[7] = conf.CAN_Enable[3] + (eeprom_settings.CAN_mode[3] == CAN_MODE_SILENT ? 1 << 4 : 0);//settings.CAN3_Enabled + (eeprom_settings.CAN_mode[3] == CAN_MODE_SILENT ? 1 << 4 : 0); //fourth bus enabled
 800377a:	7980      	ldrb	r0, [r0, #6]
            uart_tx_com_bufer[2] = conf.CAN_Enable[2] + (eeprom_settings.CAN_mode[2] == CAN_MODE_SILENT ? 1 << 4 : 0);//settings.CAN2_Enabled + (eeprom_settings.CAN_mode[2] == CAN_MODE_SILENT ? 1 << 4 : 0);
 800377c:	442a      	add	r2, r5
 800377e:	709a      	strb	r2, [r3, #2]
            uart_tx_com_bufer[3] = eeprom_settings.CAN_Speed[2];
 8003780:	694a      	ldr	r2, [r1, #20]
            uart_tx_com_bufer[4] = eeprom_settings.CAN_Speed[2] >> 8;
 8003782:	0a15      	lsrs	r5, r2, #8
            uart_tx_com_bufer[3] = eeprom_settings.CAN_Speed[2];
 8003784:	70da      	strb	r2, [r3, #3]
            uart_tx_com_bufer[4] = eeprom_settings.CAN_Speed[2] >> 8;
 8003786:	711d      	strb	r5, [r3, #4]
            uart_tx_com_bufer[5] = eeprom_settings.CAN_Speed[2] >> 16;
 8003788:	0c15      	lsrs	r5, r2, #16
            uart_tx_com_bufer[6] = eeprom_settings.CAN_Speed[2] >> 24;
 800378a:	0e12      	lsrs	r2, r2, #24
 800378c:	719a      	strb	r2, [r3, #6]
            uart_tx_com_bufer[7] = conf.CAN_Enable[3] + (eeprom_settings.CAN_mode[3] == CAN_MODE_SILENT ? 1 << 4 : 0);//settings.CAN3_Enabled + (eeprom_settings.CAN_mode[3] == CAN_MODE_SILENT ? 1 << 4 : 0); //fourth bus enabled
 800378e:	6c0a      	ldr	r2, [r1, #64]	; 0x40
            uart_tx_com_bufer[5] = eeprom_settings.CAN_Speed[2] >> 16;
 8003790:	715d      	strb	r5, [r3, #5]
            uart_tx_com_bufer[7] = conf.CAN_Enable[3] + (eeprom_settings.CAN_mode[3] == CAN_MODE_SILENT ? 1 << 4 : 0);//settings.CAN3_Enabled + (eeprom_settings.CAN_mode[3] == CAN_MODE_SILENT ? 1 << 4 : 0); //fourth bus enabled
 8003792:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8003796:	bf0c      	ite	eq
 8003798:	2210      	moveq	r2, #16
 800379a:	2200      	movne	r2, #0
 800379c:	4402      	add	r2, r0
 800379e:	71da      	strb	r2, [r3, #7]
            uart_tx_com_bufer[8] = eeprom_settings.CAN_Speed[3]; //fourth bus speed (4 bytes)
 80037a0:	698a      	ldr	r2, [r1, #24]
            uart_tx_com_bufer[9] = eeprom_settings.CAN_Speed[3] >> 8;
 80037a2:	0a11      	lsrs	r1, r2, #8
            uart_tx_com_bufer[8] = eeprom_settings.CAN_Speed[3]; //fourth bus speed (4 bytes)
 80037a4:	721a      	strb	r2, [r3, #8]
            uart_tx_com_bufer[9] = eeprom_settings.CAN_Speed[3] >> 8;
 80037a6:	7259      	strb	r1, [r3, #9]
            uart_tx_com_bufer[10] = eeprom_settings.CAN_Speed[3] >> 16;
 80037a8:	0c11      	lsrs	r1, r2, #16
            uart_tx_com_bufer[11] = eeprom_settings.CAN_Speed[3] >> 24;
 80037aa:	0e12      	lsrs	r2, r2, #24
 80037ac:	72da      	strb	r2, [r3, #11]
            uart_tx_com_bufer[12] = 0; //fifth bus enabled
 80037ae:	2200      	movs	r2, #0
            uart_tx_com_bufer[10] = eeprom_settings.CAN_Speed[3] >> 16;
 80037b0:	7299      	strb	r1, [r3, #10]
            uart_tx_com_bufer[12] = 0; //fifth bus enabled
 80037b2:	731a      	strb	r2, [r3, #12]
            uart_tx_com_bufer[13] = 0; //fifth bus speed (4 bytes)
 80037b4:	735a      	strb	r2, [r3, #13]
            uart_tx_com_bufer[14] = 0;
 80037b6:	739a      	strb	r2, [r3, #14]
            uart_tx_com_bufer[15] = 0;
 80037b8:	73da      	strb	r2, [r3, #15]
            uart_tx_com_bufer[16] = 0;
 80037ba:	741a      	strb	r2, [r3, #16]
            state = IDLE;
 80037bc:	7022      	strb	r2, [r4, #0]
            break;
 80037be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
            state = SETUP_EXT_BUSES;
 80037c2:	230d      	movs	r3, #13
 80037c4:	e73e      	b.n	8003644 <Check_Command+0x118>
        uart_tx_com_bufer[1 + step] = in_byte;
 80037c6:	4d10      	ldr	r5, [pc, #64]	; (8003808 <Check_Command+0x2dc>)
 80037c8:	4a0b      	ldr	r2, [pc, #44]	; (80037f8 <Check_Command+0x2cc>)
 80037ca:	682b      	ldr	r3, [r5, #0]
 80037cc:	441a      	add	r2, r3
 80037ce:	7050      	strb	r0, [r2, #1]
        switch (step) {
 80037d0:	2b05      	cmp	r3, #5
 80037d2:	d847      	bhi.n	8003864 <Check_Command+0x338>
 80037d4:	e8df f003 	tbb	[pc, r3]
 80037d8:	29241e03 	.word	0x29241e03
 80037dc:	3c37      	.short	0x3c37
        	CAN_TxHeader.StdId = in_byte;
 80037de:	4b0c      	ldr	r3, [pc, #48]	; (8003810 <Check_Command+0x2e4>)
            build_int = in_byte;
 80037e0:	6018      	str	r0, [r3, #0]
            break;
 80037e2:	e030      	b.n	8003846 <Check_Command+0x31a>
 80037e4:	2000003c 	.word	0x2000003c
 80037e8:	20000040 	.word	0x20000040
 80037ec:	20000080 	.word	0x20000080
 80037f0:	200000ac 	.word	0x200000ac
 80037f4:	20000078 	.word	0x20000078
 80037f8:	20000fc8 	.word	0x20000fc8
 80037fc:	200000ab 	.word	0x200000ab
 8003800:	20000075 	.word	0x20000075
 8003804:	20000034 	.word	0x20000034
 8003808:	20000044 	.word	0x20000044
 800380c:	20000a38 	.word	0x20000a38
 8003810:	20000088 	.word	0x20000088
        	CAN_TxHeader.StdId |= in_byte << 8;
 8003814:	4a95      	ldr	r2, [pc, #596]	; (8003a6c <Check_Command+0x540>)
            build_int |= in_byte << 8;
 8003816:	6813      	ldr	r3, [r2, #0]
 8003818:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
            build_int |= in_byte << 16;
 800381c:	6010      	str	r0, [r2, #0]
            break;
 800381e:	e012      	b.n	8003846 <Check_Command+0x31a>
        	CAN_TxHeader.StdId |= in_byte << 16;
 8003820:	4a92      	ldr	r2, [pc, #584]	; (8003a6c <Check_Command+0x540>)
            build_int |= in_byte << 16;
 8003822:	6813      	ldr	r3, [r2, #0]
 8003824:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8003828:	e7f8      	b.n	800381c <Check_Command+0x2f0>
        	CAN_TxHeader.StdId |= in_byte << 24;
 800382a:	4a90      	ldr	r2, [pc, #576]	; (8003a6c <Check_Command+0x540>)
 800382c:	6813      	ldr	r3, [r2, #0]
 800382e:	ea43 6000 	orr.w	r0, r3, r0, lsl #24
            if (CAN_TxHeader.StdId & 1 << 31) {
 8003832:	2800      	cmp	r0, #0
            	CAN_TxHeader.IDE = CAN_ID_EXT;
 8003834:	bfb4      	ite	lt
 8003836:	2304      	movlt	r3, #4
            } else CAN_TxHeader.IDE = CAN_ID_STD;
 8003838:	2300      	movge	r3, #0
        	CAN_TxHeader.StdId |= in_byte << 24;
 800383a:	6010      	str	r0, [r2, #0]
            	CAN_TxHeader.ExtId = CAN_TxHeader.StdId & 0x7FFFFFFF;
 800383c:	bfbc      	itt	lt
 800383e:	f020 4000 	biclt.w	r0, r0, #2147483648	; 0x80000000
 8003842:	6050      	strlt	r0, [r2, #4]
            } else CAN_TxHeader.IDE = CAN_ID_STD;
 8003844:	6093      	str	r3, [r2, #8]
        step++;
 8003846:	682b      	ldr	r3, [r5, #0]
 8003848:	3301      	adds	r3, #1
 800384a:	602b      	str	r3, [r5, #0]
 800384c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003850:	f000 000f 	and.w	r0, r0, #15
            if (CAN_TxHeader.DLC > 8) CAN_TxHeader.DLC = 8;
 8003854:	2808      	cmp	r0, #8
 8003856:	bf88      	it	hi
 8003858:	2208      	movhi	r2, #8
 800385a:	4b84      	ldr	r3, [pc, #528]	; (8003a6c <Check_Command+0x540>)
        	CAN_TxHeader.DLC = in_byte & 0xF;
 800385c:	bf94      	ite	ls
 800385e:	6118      	strls	r0, [r3, #16]
            if (CAN_TxHeader.DLC > 8) CAN_TxHeader.DLC = 8;
 8003860:	611a      	strhi	r2, [r3, #16]
 8003862:	e7f0      	b.n	8003846 <Check_Command+0x31a>
            if (step < CAN_TxHeader.DLC + 6) {
 8003864:	4e81      	ldr	r6, [pc, #516]	; (8003a6c <Check_Command+0x540>)
 8003866:	6932      	ldr	r2, [r6, #16]
 8003868:	3206      	adds	r2, #6
 800386a:	429a      	cmp	r2, r3
 800386c:	d904      	bls.n	8003878 <Check_Command+0x34c>
            	CAN_Tx_buffer[step - 6] = in_byte;
 800386e:	4a80      	ldr	r2, [pc, #512]	; (8003a70 <Check_Command+0x544>)
 8003870:	4413      	add	r3, r2
 8003872:	f803 0c06 	strb.w	r0, [r3, #-6]
 8003876:	e7e6      	b.n	8003846 <Check_Command+0x31a>
                state = IDLE;
 8003878:	2700      	movs	r7, #0
                HAL_GPIO_WritePin(TX_LED_GPIO_Port, TX_LED_Pin, GPIO_PIN_SET);
 800387a:	2201      	movs	r2, #1
 800387c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003880:	487c      	ldr	r0, [pc, #496]	; (8003a74 <Check_Command+0x548>)
                state = IDLE;
 8003882:	7027      	strb	r7, [r4, #0]
                HAL_GPIO_WritePin(TX_LED_GPIO_Port, TX_LED_Pin, GPIO_PIN_SET);
 8003884:	f7fd fe4a 	bl	800151c <HAL_GPIO_WritePin>
                HAL_CAN_AddTxMessage(&hcan, &CAN_TxHeader, CAN_Tx_buffer, &CAN_mailbox);
 8003888:	4b7b      	ldr	r3, [pc, #492]	; (8003a78 <Check_Command+0x54c>)
 800388a:	4a79      	ldr	r2, [pc, #484]	; (8003a70 <Check_Command+0x544>)
 800388c:	4631      	mov	r1, r6
 800388e:	487b      	ldr	r0, [pc, #492]	; (8003a7c <Check_Command+0x550>)
                CAN_TxHeader.RTR = CAN_RTR_DATA;
 8003890:	60f7      	str	r7, [r6, #12]
                HAL_CAN_AddTxMessage(&hcan, &CAN_TxHeader, CAN_Tx_buffer, &CAN_mailbox);
 8003892:	f7fd f905 	bl	8000aa0 <HAL_CAN_AddTxMessage>
 8003896:	e7d6      	b.n	8003846 <Check_Command+0x31a>
        uart_tx_com_bufer[1] = in_byte;
 8003898:	4b79      	ldr	r3, [pc, #484]	; (8003a80 <Check_Command+0x554>)
 800389a:	7058      	strb	r0, [r3, #1]
 800389c:	e72f      	b.n	80036fe <Check_Command+0x1d2>
        switch (step) {
 800389e:	4f79      	ldr	r7, [pc, #484]	; (8003a84 <Check_Command+0x558>)
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	2b07      	cmp	r3, #7
 80038a4:	d825      	bhi.n	80038f2 <Check_Command+0x3c6>
 80038a6:	e8df f003 	tbb	[pc, r3]
 80038aa:	413e      	.short	0x413e
 80038ac:	413e0447 	.word	0x413e0447
 80038b0:	4c47      	.short	0x4c47
            build_int |= in_byte << 24;
 80038b2:	4d75      	ldr	r5, [pc, #468]	; (8003a88 <Check_Command+0x55c>)
 80038b4:	4c75      	ldr	r4, [pc, #468]	; (8003a8c <Check_Command+0x560>)
 80038b6:	682b      	ldr	r3, [r5, #0]
 80038b8:	ea43 6000 	orr.w	r0, r3, r0, lsl #24
 80038bc:	6028      	str	r0, [r5, #0]
            if (build_int > 0) {
 80038be:	b330      	cbz	r0, 800390e <Check_Command+0x3e2>
            	Close_CAN_cannel();
 80038c0:	f7ff f932 	bl	8002b28 <Close_CAN_cannel>
            	eeprom_settings.CAN_Speed[0] = build_int & 0xFFFFF;
 80038c4:	682a      	ldr	r2, [r5, #0]
 80038c6:	4b72      	ldr	r3, [pc, #456]	; (8003a90 <Check_Command+0x564>)
 80038c8:	f3c2 0113 	ubfx	r1, r2, #0, #20
                if (build_int & 0x80000000) { //signals that enabled and listen only status are also being passed
 80038cc:	2a00      	cmp	r2, #0
            	eeprom_settings.CAN_Speed[0] = build_int & 0xFFFFF;
 80038ce:	60d9      	str	r1, [r3, #12]
                if (build_int & 0x80000000) { //signals that enabled and listen only status are also being passed
 80038d0:	da20      	bge.n	8003914 <Check_Command+0x3e8>
                	if ((build_int & 0x60000000) == 0x60000000) {
 80038d2:	f002 41c0 	and.w	r1, r2, #1610612736	; 0x60000000
 80038d6:	f1b1 4fc0 	cmp.w	r1, #1610612736	; 0x60000000
 80038da:	d10f      	bne.n	80038fc <Check_Command+0x3d0>
                		conf.CAN_Enable[0] = true;
 80038dc:	2201      	movs	r2, #1
 80038de:	70e2      	strb	r2, [r4, #3]
                        eeprom_settings.CAN_mode[0] = CAN_MODE_SILENT;
 80038e0:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80038e4:	635a      	str	r2, [r3, #52]	; 0x34
                        conf.state = SAVVYCAN_CONNECT;
 80038e6:	2202      	movs	r2, #2
 80038e8:	7022      	strb	r2, [r4, #0]
                        eeprom_settings.numBus = 0;
 80038ea:	2200      	movs	r2, #0
                        eeprom_settings.numBus = 0;
 80038ec:	721a      	strb	r2, [r3, #8]
                        Open_CAN_cannel();
 80038ee:	f7ff faaf 	bl	8002e50 <Open_CAN_cannel>
        step++;
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	3301      	adds	r3, #1
 80038f6:	603b      	str	r3, [r7, #0]
        break;
 80038f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
                    } else if (build_int & 0x40000000) {
 80038fc:	0050      	lsls	r0, r2, #1
 80038fe:	d506      	bpl.n	800390e <Check_Command+0x3e2>
                    	conf.CAN_Enable[0] = true;
 8003900:	2201      	movs	r2, #1
                        conf.state = SAVVYCAN_CONNECT;
 8003902:	2102      	movs	r1, #2
                    	conf.CAN_Enable[0] = true;
 8003904:	70e2      	strb	r2, [r4, #3]
                        eeprom_settings.CAN_mode[0] = CAN_MODE_NORMAL;
 8003906:	2200      	movs	r2, #0
                        conf.state = SAVVYCAN_CONNECT;
 8003908:	7021      	strb	r1, [r4, #0]
                        eeprom_settings.CAN_mode[0] = CAN_MODE_NORMAL;
 800390a:	635a      	str	r2, [r3, #52]	; 0x34
 800390c:	e7ee      	b.n	80038ec <Check_Command+0x3c0>
                    	conf.CAN_Enable[0] = false;
 800390e:	2300      	movs	r3, #0
                    conf.CAN_Enable[0] = true;
 8003910:	70e3      	strb	r3, [r4, #3]
 8003912:	e7ee      	b.n	80038f2 <Check_Command+0x3c6>
                	conf.state = SAVVYCAN_CONNECT;
 8003914:	2202      	movs	r2, #2
 8003916:	7022      	strb	r2, [r4, #0]
                	eeprom_settings.CAN_mode[0] = CAN_MODE_NORMAL;
 8003918:	2200      	movs	r2, #0
 800391a:	635a      	str	r2, [r3, #52]	; 0x34
                	eeprom_settings.numBus = 0;
 800391c:	721a      	strb	r2, [r3, #8]
                    Open_CAN_cannel(); //if not using extended status mode then just default to enabling - this was old behavior
 800391e:	f7ff fa97 	bl	8002e50 <Open_CAN_cannel>
                    conf.CAN_Enable[0] = true;
 8003922:	2301      	movs	r3, #1
 8003924:	e7f4      	b.n	8003910 <Check_Command+0x3e4>
            build_int = in_byte;
 8003926:	4b58      	ldr	r3, [pc, #352]	; (8003a88 <Check_Command+0x55c>)
 8003928:	6018      	str	r0, [r3, #0]
            break;
 800392a:	e7e2      	b.n	80038f2 <Check_Command+0x3c6>
            build_int |= in_byte << 8;
 800392c:	4a56      	ldr	r2, [pc, #344]	; (8003a88 <Check_Command+0x55c>)
 800392e:	6813      	ldr	r3, [r2, #0]
 8003930:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
            build_int |= in_byte << 16;
 8003934:	6010      	str	r0, [r2, #0]
            break;
 8003936:	e7dc      	b.n	80038f2 <Check_Command+0x3c6>
            build_int |= in_byte << 16;
 8003938:	4a53      	ldr	r2, [pc, #332]	; (8003a88 <Check_Command+0x55c>)
 800393a:	6813      	ldr	r3, [r2, #0]
 800393c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8003940:	e7f8      	b.n	8003934 <Check_Command+0x408>
            build_int |= in_byte << 24;
 8003942:	f8df 9144 	ldr.w	r9, [pc, #324]	; 8003a88 <Check_Command+0x55c>
 8003946:	4d51      	ldr	r5, [pc, #324]	; (8003a8c <Check_Command+0x560>)
 8003948:	f8d9 3000 	ldr.w	r3, [r9]
 800394c:	ea43 6000 	orr.w	r0, r3, r0, lsl #24
 8003950:	f8c9 0000 	str.w	r0, [r9]
            if (build_int > 0 ) {
 8003954:	b368      	cbz	r0, 80039b2 <Check_Command+0x486>
            	eeprom_settings.CAN_Speed[1] = build_int & 0xFFFFF;
 8003956:	4e4e      	ldr	r6, [pc, #312]	; (8003a90 <Check_Command+0x564>)
            	if(conf.CAN_Enable[0] == false)
 8003958:	f895 8003 	ldrb.w	r8, [r5, #3]
            	eeprom_settings.CAN_Speed[1] = build_int & 0xFFFFF;
 800395c:	f3c0 0013 	ubfx	r0, r0, #0, #20
 8003960:	6130      	str	r0, [r6, #16]
            	if(conf.CAN_Enable[0] == false)
 8003962:	f1b8 0f00 	cmp.w	r8, #0
 8003966:	d114      	bne.n	8003992 <Check_Command+0x466>
                	Close_CAN_cannel();
 8003968:	f7ff f8de 	bl	8002b28 <Close_CAN_cannel>
                    if (build_int & 0x80000000) { //signals that enabled and listen only status are also being passed
 800396c:	f8d9 3000 	ldr.w	r3, [r9]
 8003970:	2b00      	cmp	r3, #0
 8003972:	da21      	bge.n	80039b8 <Check_Command+0x48c>
                    	if ((build_int & 0x60000000) == 0x60000000) {
 8003974:	f003 42c0 	and.w	r2, r3, #1610612736	; 0x60000000
 8003978:	f1b2 4fc0 	cmp.w	r2, #1610612736	; 0x60000000
 800397c:	d112      	bne.n	80039a4 <Check_Command+0x478>
                    		conf.CAN_Enable[1] = true;
 800397e:	2301      	movs	r3, #1
                            eeprom_settings.CAN_mode[1] = CAN_MODE_SILENT;
 8003980:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
                    		conf.CAN_Enable[1] = true;
 8003984:	712b      	strb	r3, [r5, #4]
                            eeprom_settings.CAN_mode[1] = CAN_MODE_SILENT;
 8003986:	63b2      	str	r2, [r6, #56]	; 0x38
                            conf.state = SAVVYCAN_CONNECT;
 8003988:	2202      	movs	r2, #2
                            eeprom_settings.numBus = 1;
 800398a:	7233      	strb	r3, [r6, #8]
                            conf.state = SAVVYCAN_CONNECT;
 800398c:	702a      	strb	r2, [r5, #0]
                            Open_CAN_cannel();
 800398e:	f7ff fa5f 	bl	8002e50 <Open_CAN_cannel>
            state = IDLE;
 8003992:	2300      	movs	r3, #0
            EEPROM_Write(&hspi2, EEPROM_SETINGS_ADDR + ((uint32_t)&eeprom_settings.CAN_Speed[0] - (uint32_t)&eeprom_settings),
 8003994:	4a3f      	ldr	r2, [pc, #252]	; (8003a94 <Check_Command+0x568>)
            state = IDLE;
 8003996:	7023      	strb	r3, [r4, #0]
            EEPROM_Write(&hspi2, EEPROM_SETINGS_ADDR + ((uint32_t)&eeprom_settings.CAN_Speed[0] - (uint32_t)&eeprom_settings),
 8003998:	210c      	movs	r1, #12
 800399a:	2308      	movs	r3, #8
 800399c:	483e      	ldr	r0, [pc, #248]	; (8003a98 <Check_Command+0x56c>)
 800399e:	f000 faad 	bl	8003efc <EEPROM_Write>
 80039a2:	e7a6      	b.n	80038f2 <Check_Command+0x3c6>
                        } else if (build_int & 0x40000000) {
 80039a4:	0059      	lsls	r1, r3, #1
 80039a6:	d504      	bpl.n	80039b2 <Check_Command+0x486>
                        	conf.CAN_Enable[1] = true;
 80039a8:	2301      	movs	r3, #1
                            eeprom_settings.CAN_mode[1] = CAN_MODE_NORMAL;
 80039aa:	f8c6 8038 	str.w	r8, [r6, #56]	; 0x38
                        	conf.CAN_Enable[1] = true;
 80039ae:	712b      	strb	r3, [r5, #4]
 80039b0:	e7ea      	b.n	8003988 <Check_Command+0x45c>
                        	conf.CAN_Enable[1] = false;
 80039b2:	2300      	movs	r3, #0
 80039b4:	712b      	strb	r3, [r5, #4]
 80039b6:	e7ec      	b.n	8003992 <Check_Command+0x466>
                    	conf.state = SAVVYCAN_CONNECT;
 80039b8:	2302      	movs	r3, #2
                    	eeprom_settings.CAN_mode[1] = CAN_MODE_NORMAL;
 80039ba:	f8c6 8038 	str.w	r8, [r6, #56]	; 0x38
                    	eeprom_settings.numBus = 1;
 80039be:	f04f 0801 	mov.w	r8, #1
                    	conf.state = SAVVYCAN_CONNECT;
 80039c2:	702b      	strb	r3, [r5, #0]
                    	eeprom_settings.numBus = 1;
 80039c4:	f886 8008 	strb.w	r8, [r6, #8]
                        Open_CAN_cannel(); //if not using extended status mode then just default to enabling - this was old behavior
 80039c8:	f7ff fa42 	bl	8002e50 <Open_CAN_cannel>
                        conf.CAN_Enable[1] = true;
 80039cc:	f885 8004 	strb.w	r8, [r5, #4]
 80039d0:	e7df      	b.n	8003992 <Check_Command+0x466>
        uart_tx_com_bufer[1 + step] = in_byte;
 80039d2:	4a2c      	ldr	r2, [pc, #176]	; (8003a84 <Check_Command+0x558>)
 80039d4:	492a      	ldr	r1, [pc, #168]	; (8003a80 <Check_Command+0x554>)
 80039d6:	6813      	ldr	r3, [r2, #0]
 80039d8:	3301      	adds	r3, #1
 80039da:	54c8      	strb	r0, [r1, r3]
        step++;
 80039dc:	6013      	str	r3, [r2, #0]
        break;
 80039de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        switch (step) {
 80039e2:	4d28      	ldr	r5, [pc, #160]	; (8003a84 <Check_Command+0x558>)
 80039e4:	682b      	ldr	r3, [r5, #0]
 80039e6:	2b0b      	cmp	r3, #11
 80039e8:	f63f af2d 	bhi.w	8003846 <Check_Command+0x31a>
 80039ec:	e8df f003 	tbb	[pc, r3]
 80039f0:	06969492 	.word	0x06969492
 80039f4:	56969492 	.word	0x56969492
 80039f8:	98969492 	.word	0x98969492
            build_int |= in_byte << 24;
 80039fc:	4f22      	ldr	r7, [pc, #136]	; (8003a88 <Check_Command+0x55c>)
 80039fe:	4c23      	ldr	r4, [pc, #140]	; (8003a8c <Check_Command+0x560>)
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	ea43 6000 	orr.w	r0, r3, r0, lsl #24
 8003a06:	6038      	str	r0, [r7, #0]
            if (build_int > 0 ) {
 8003a08:	b320      	cbz	r0, 8003a54 <Check_Command+0x528>
            	if(conf.CAN_Enable[0] == false && conf.CAN_Enable[1] == false)
 8003a0a:	78e3      	ldrb	r3, [r4, #3]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	f47f af1a 	bne.w	8003846 <Check_Command+0x31a>
 8003a12:	7926      	ldrb	r6, [r4, #4]
 8003a14:	2e00      	cmp	r6, #0
 8003a16:	f47f af16 	bne.w	8003846 <Check_Command+0x31a>
                	Close_CAN_cannel();
 8003a1a:	f7ff f885 	bl	8002b28 <Close_CAN_cannel>
                    if (build_int & 0x80000000) { //signals that enabled and listen only status are also being passed
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	da1a      	bge.n	8003a5a <Check_Command+0x52e>
                    	if ((build_int & 0x60000000) == 0x60000000) {
 8003a24:	f003 42c0 	and.w	r2, r3, #1610612736	; 0x60000000
 8003a28:	f1b2 4fc0 	cmp.w	r2, #1610612736	; 0x60000000
 8003a2c:	d10b      	bne.n	8003a46 <Check_Command+0x51a>
                    		conf.CAN_Enable[2] = true;
 8003a2e:	2301      	movs	r3, #1
                            eeprom_settings.CAN_mode[2] = CAN_MODE_SILENT;
 8003a30:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
                    		conf.CAN_Enable[2] = true;
 8003a34:	7163      	strb	r3, [r4, #5]
                            eeprom_settings.CAN_mode[2] = CAN_MODE_SILENT;
 8003a36:	4b16      	ldr	r3, [pc, #88]	; (8003a90 <Check_Command+0x564>)
 8003a38:	63da      	str	r2, [r3, #60]	; 0x3c
                            conf.state = SAVVYCAN_CONNECT;
 8003a3a:	2202      	movs	r2, #2
 8003a3c:	7022      	strb	r2, [r4, #0]
                            eeprom_settings.numBus = 3;
 8003a3e:	721a      	strb	r2, [r3, #8]
                            Open_CAN_cannel();
 8003a40:	f7ff fa06 	bl	8002e50 <Open_CAN_cannel>
 8003a44:	e6ff      	b.n	8003846 <Check_Command+0x31a>
                        } else if (build_int & 0x40000000) {
 8003a46:	005a      	lsls	r2, r3, #1
 8003a48:	d504      	bpl.n	8003a54 <Check_Command+0x528>
                        	conf.CAN_Enable[2] = true;
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	7163      	strb	r3, [r4, #5]
                            eeprom_settings.CAN_mode[2] = CAN_MODE_NORMAL;
 8003a4e:	4b10      	ldr	r3, [pc, #64]	; (8003a90 <Check_Command+0x564>)
 8003a50:	63de      	str	r6, [r3, #60]	; 0x3c
 8003a52:	e7f2      	b.n	8003a3a <Check_Command+0x50e>
                        	conf.CAN_Enable[2] = false;
 8003a54:	2300      	movs	r3, #0
                        conf.CAN_Enable[2] = true;
 8003a56:	7163      	strb	r3, [r4, #5]
 8003a58:	e6f5      	b.n	8003846 <Check_Command+0x31a>
                    	conf.state = SAVVYCAN_CONNECT;
 8003a5a:	2202      	movs	r2, #2
                    	eeprom_settings.CAN_mode[2] = CAN_MODE_NORMAL;
 8003a5c:	4b0c      	ldr	r3, [pc, #48]	; (8003a90 <Check_Command+0x564>)
                    	conf.state = SAVVYCAN_CONNECT;
 8003a5e:	7022      	strb	r2, [r4, #0]
                    	eeprom_settings.CAN_mode[2] = CAN_MODE_NORMAL;
 8003a60:	63de      	str	r6, [r3, #60]	; 0x3c
                    	eeprom_settings.numBus = 2;
 8003a62:	721a      	strb	r2, [r3, #8]
                        Open_CAN_cannel(); //if not using extended status mode then just default to enabling - this was old behavior
 8003a64:	f7ff f9f4 	bl	8002e50 <Open_CAN_cannel>
                        conf.CAN_Enable[2] = true;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	e7f4      	b.n	8003a56 <Check_Command+0x52a>
 8003a6c:	20000088 	.word	0x20000088
 8003a70:	2000002c 	.word	0x2000002c
 8003a74:	40010800 	.word	0x40010800
 8003a78:	200000a4 	.word	0x200000a4
 8003a7c:	20000a9c 	.word	0x20000a9c
 8003a80:	20000fc8 	.word	0x20000fc8
 8003a84:	20000044 	.word	0x20000044
 8003a88:	20000038 	.word	0x20000038
 8003a8c:	20000080 	.word	0x20000080
 8003a90:	20000a38 	.word	0x20000a38
 8003a94:	20000a44 	.word	0x20000a44
 8003a98:	20001a38 	.word	0x20001a38
            build_int |= in_byte << 24;
 8003a9c:	4f24      	ldr	r7, [pc, #144]	; (8003b30 <Check_Command+0x604>)
 8003a9e:	4c25      	ldr	r4, [pc, #148]	; (8003b34 <Check_Command+0x608>)
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	ea43 6000 	orr.w	r0, r3, r0, lsl #24
 8003aa6:	6038      	str	r0, [r7, #0]
            if (build_int > 0 ) {
 8003aa8:	b338      	cbz	r0, 8003afa <Check_Command+0x5ce>
            	if(conf.CAN_Enable[0] == false && conf.CAN_Enable[1] == false && conf.CAN_Enable[2] == false)
 8003aaa:	78e3      	ldrb	r3, [r4, #3]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	f47f aeca 	bne.w	8003846 <Check_Command+0x31a>
 8003ab2:	7923      	ldrb	r3, [r4, #4]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	f47f aec6 	bne.w	8003846 <Check_Command+0x31a>
 8003aba:	7966      	ldrb	r6, [r4, #5]
 8003abc:	2e00      	cmp	r6, #0
 8003abe:	f47f aec2 	bne.w	8003846 <Check_Command+0x31a>
                	Close_CAN_cannel(); // TODO in can work in parralel, LIN
 8003ac2:	f7ff f831 	bl	8002b28 <Close_CAN_cannel>
                    if (build_int & 0x80000000) { //signals that enabled and listen only status are also being passed
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	da19      	bge.n	8003b00 <Check_Command+0x5d4>
                    	if ((build_int & 0x60000000) == 0x60000000) {
 8003acc:	f003 42c0 	and.w	r2, r3, #1610612736	; 0x60000000
 8003ad0:	f1b2 4fc0 	cmp.w	r2, #1610612736	; 0x60000000
 8003ad4:	d10a      	bne.n	8003aec <Check_Command+0x5c0>
                    		conf.CAN_Enable[32] = true;
 8003ad6:	2301      	movs	r3, #1
                            eeprom_settings.CAN_mode[3] = CAN_MODE_SILENT;
 8003ad8:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
                    		conf.CAN_Enable[32] = true;
 8003adc:	f884 3023 	strb.w	r3, [r4, #35]	; 0x23
                            eeprom_settings.CAN_mode[3] = CAN_MODE_SILENT;
 8003ae0:	4b15      	ldr	r3, [pc, #84]	; (8003b38 <Check_Command+0x60c>)
 8003ae2:	641a      	str	r2, [r3, #64]	; 0x40
                            conf.state = SAVVYCAN_CONNECT;
 8003ae4:	2202      	movs	r2, #2
 8003ae6:	7022      	strb	r2, [r4, #0]
                            eeprom_settings.numBus = 3;
 8003ae8:	2203      	movs	r2, #3
 8003aea:	e7a8      	b.n	8003a3e <Check_Command+0x512>
                        } else if (build_int & 0x40000000) {
 8003aec:	005b      	lsls	r3, r3, #1
 8003aee:	d504      	bpl.n	8003afa <Check_Command+0x5ce>
                        	conf.CAN_Enable[3] = true;
 8003af0:	2301      	movs	r3, #1
 8003af2:	71a3      	strb	r3, [r4, #6]
                            eeprom_settings.CAN_mode[3] = CAN_MODE_NORMAL;
 8003af4:	4b10      	ldr	r3, [pc, #64]	; (8003b38 <Check_Command+0x60c>)
 8003af6:	641e      	str	r6, [r3, #64]	; 0x40
 8003af8:	e7f4      	b.n	8003ae4 <Check_Command+0x5b8>
                        	conf.CAN_Enable[3] = false;
 8003afa:	2300      	movs	r3, #0
                        conf.CAN_Enable[3] = true;
 8003afc:	71a3      	strb	r3, [r4, #6]
 8003afe:	e6a2      	b.n	8003846 <Check_Command+0x31a>
                    	conf.state = SAVVYCAN_CONNECT;
 8003b00:	2302      	movs	r3, #2
                    	eeprom_settings.numBus = 3;
 8003b02:	2203      	movs	r2, #3
                    	conf.state = SAVVYCAN_CONNECT;
 8003b04:	7023      	strb	r3, [r4, #0]
                    	eeprom_settings.CAN_mode[3] = CAN_MODE_NORMAL;
 8003b06:	4b0c      	ldr	r3, [pc, #48]	; (8003b38 <Check_Command+0x60c>)
 8003b08:	641e      	str	r6, [r3, #64]	; 0x40
                    	eeprom_settings.numBus = 3;
 8003b0a:	721a      	strb	r2, [r3, #8]
                        Open_CAN_cannel(); //if not using extended status mode then just default to enabling - this was old behavior
 8003b0c:	f7ff f9a0 	bl	8002e50 <Open_CAN_cannel>
                        conf.CAN_Enable[3] = true;
 8003b10:	2301      	movs	r3, #1
 8003b12:	e7f3      	b.n	8003afc <Check_Command+0x5d0>
            build_int = in_byte;
 8003b14:	4b06      	ldr	r3, [pc, #24]	; (8003b30 <Check_Command+0x604>)
 8003b16:	e663      	b.n	80037e0 <Check_Command+0x2b4>
            build_int |= in_byte << 8;
 8003b18:	4a05      	ldr	r2, [pc, #20]	; (8003b30 <Check_Command+0x604>)
 8003b1a:	e67c      	b.n	8003816 <Check_Command+0x2ea>
            build_int |= in_byte << 16;
 8003b1c:	4a04      	ldr	r2, [pc, #16]	; (8003b30 <Check_Command+0x604>)
 8003b1e:	e680      	b.n	8003822 <Check_Command+0x2f6>
            build_int |= in_byte << 24;
 8003b20:	4a03      	ldr	r2, [pc, #12]	; (8003b30 <Check_Command+0x604>)
 8003b22:	6813      	ldr	r3, [r2, #0]
 8003b24:	ea43 6000 	orr.w	r0, r3, r0, lsl #24
            state = IDLE;
 8003b28:	2300      	movs	r3, #0
            build_int |= in_byte << 24;
 8003b2a:	6010      	str	r0, [r2, #0]
            state = IDLE;
 8003b2c:	7023      	strb	r3, [r4, #0]
            break;
 8003b2e:	e68a      	b.n	8003846 <Check_Command+0x31a>
 8003b30:	20000038 	.word	0x20000038
 8003b34:	20000080 	.word	0x20000080
 8003b38:	20000a38 	.word	0x20000a38

08003b3c <Next_CAN_channel>:
	eeprom_settings.numBus++;
 8003b3c:	4a04      	ldr	r2, [pc, #16]	; (8003b50 <Next_CAN_channel+0x14>)
 8003b3e:	7a13      	ldrb	r3, [r2, #8]
 8003b40:	3301      	adds	r3, #1
 8003b42:	b2db      	uxtb	r3, r3
	if(eeprom_settings.numBus >= 4) eeprom_settings.numBus = 0;
 8003b44:	2b03      	cmp	r3, #3
 8003b46:	bf88      	it	hi
 8003b48:	2300      	movhi	r3, #0
 8003b4a:	7213      	strb	r3, [r2, #8]
	Open_CAN_cannel();
 8003b4c:	f7ff b980 	b.w	8002e50 <Open_CAN_cannel>
 8003b50:	20000a38 	.word	0x20000a38

08003b54 <Button_rutine>:
 *      Author: Arh
 */
#include "button.h"

t_button_state Button_rutine (t_button_var * var, int pressed)
{
 8003b54:	b538      	push	{r3, r4, r5, lr}
	t_button_state button_state = RELISED;

	switch (var->state) {
 8003b56:	8883      	ldrh	r3, [r0, #4]
{
 8003b58:	4605      	mov	r5, r0
 8003b5a:	460c      	mov	r4, r1
	switch (var->state) {
 8003b5c:	2b08      	cmp	r3, #8
 8003b5e:	d853      	bhi.n	8003c08 <Button_rutine+0xb4>
 8003b60:	e8df f003 	tbb	[pc, r3]
 8003b64:	2b1c0e05 	.word	0x2b1c0e05
 8003b68:	64544638 	.word	0x64544638
 8003b6c:	72          	.byte	0x72
 8003b6d:	00          	.byte	0x00
	case 0:	// 
		if (pressed){
 8003b6e:	b909      	cbnz	r1, 8003b74 <Button_rutine+0x20>
	t_button_state button_state = RELISED;
 8003b70:	2000      	movs	r0, #0
 8003b72:	bd38      	pop	{r3, r4, r5, pc}
			var->time_stamp = GetTimeMs();
 8003b74:	f7fc fe28 	bl	80007c8 <HAL_GetTick>
			var->state = 1;
 8003b78:	2301      	movs	r3, #1
			var->time_stamp = GetTimeMs();
 8003b7a:	6028      	str	r0, [r5, #0]
			var->state = 8;
		}
		break;
	case 8: //  
		if(pressed){
			var->state = 7;
 8003b7c:	80ab      	strh	r3, [r5, #4]
 8003b7e:	e7f7      	b.n	8003b70 <Button_rutine+0x1c>
		if (pressed){
 8003b80:	2900      	cmp	r1, #0
 8003b82:	d041      	beq.n	8003c08 <Button_rutine+0xb4>
			if(GetTimeMs() - var->time_stamp > BUT_DEBOUNSE){
 8003b84:	f7fc fe20 	bl	80007c8 <HAL_GetTick>
 8003b88:	682b      	ldr	r3, [r5, #0]
 8003b8a:	1ac0      	subs	r0, r0, r3
 8003b8c:	2801      	cmp	r0, #1
 8003b8e:	d9ef      	bls.n	8003b70 <Button_rutine+0x1c>
				var->time_stamp = GetTimeMs();
 8003b90:	f7fc fe1a 	bl	80007c8 <HAL_GetTick>
 8003b94:	6028      	str	r0, [r5, #0]
				var->state = 2;
 8003b96:	2002      	movs	r0, #2
				var->state = 0;
			}
		}
		break;
	default:
		var->state = 0;
 8003b98:	80a8      	strh	r0, [r5, #4]
		break;
 8003b9a:	bd38      	pop	{r3, r4, r5, pc}
		if (pressed){
 8003b9c:	b141      	cbz	r1, 8003bb0 <Button_rutine+0x5c>
			if(GetTimeMs() - var->time_stamp > BUT_LONG){
 8003b9e:	f7fc fe13 	bl	80007c8 <HAL_GetTick>
 8003ba2:	682b      	ldr	r3, [r5, #0]
 8003ba4:	1ac0      	subs	r0, r0, r3
 8003ba6:	f5b0 7f2f 	cmp.w	r0, #700	; 0x2bc
 8003baa:	d846      	bhi.n	8003c3a <Button_rutine+0xe6>
				button_state = DOWN;
 8003bac:	2001      	movs	r0, #1
 8003bae:	bd38      	pop	{r3, r4, r5, pc}
			var->time_stamp = GetTimeMs();
 8003bb0:	f7fc fe0a 	bl	80007c8 <HAL_GetTick>
			var->state = 4;
 8003bb4:	2304      	movs	r3, #4
			var->time_stamp = GetTimeMs();
 8003bb6:	6028      	str	r0, [r5, #0]
 8003bb8:	e7e0      	b.n	8003b7c <Button_rutine+0x28>
		if (pressed){
 8003bba:	b329      	cbz	r1, 8003c08 <Button_rutine+0xb4>
			if(GetTimeMs() - var->time_stamp > BUT_REPEAT){
 8003bbc:	f7fc fe04 	bl	80007c8 <HAL_GetTick>
 8003bc0:	682b      	ldr	r3, [r5, #0]
 8003bc2:	1ac0      	subs	r0, r0, r3
 8003bc4:	f5b0 7f96 	cmp.w	r0, #300	; 0x12c
 8003bc8:	d9f0      	bls.n	8003bac <Button_rutine+0x58>
				var->time_stamp = GetTimeMs();
 8003bca:	f7fc fdfd 	bl	80007c8 <HAL_GetTick>
 8003bce:	6028      	str	r0, [r5, #0]
				button_state = REPEAT_PRESS;
 8003bd0:	2006      	movs	r0, #6
 8003bd2:	bd38      	pop	{r3, r4, r5, pc}
		if(pressed){
 8003bd4:	bb31      	cbnz	r1, 8003c24 <Button_rutine+0xd0>
			if(GetTimeMs() - var->time_stamp > BUT_DEBOUNSE){
 8003bd6:	f7fc fdf7 	bl	80007c8 <HAL_GetTick>
 8003bda:	682b      	ldr	r3, [r5, #0]
 8003bdc:	1ac0      	subs	r0, r0, r3
 8003bde:	2801      	cmp	r0, #1
 8003be0:	d9c6      	bls.n	8003b70 <Button_rutine+0x1c>
				var->time_stamp = GetTimeMs();
 8003be2:	f7fc fdf1 	bl	80007c8 <HAL_GetTick>
				var->state = 5;
 8003be6:	2305      	movs	r3, #5
				var->time_stamp = GetTimeMs();
 8003be8:	6028      	str	r0, [r5, #0]
				var->state = 5;
 8003bea:	80ab      	strh	r3, [r5, #4]
				button_state = CLICKED;
 8003bec:	2003      	movs	r0, #3
 8003bee:	bd38      	pop	{r3, r4, r5, pc}
		if(pressed){
 8003bf0:	b121      	cbz	r1, 8003bfc <Button_rutine+0xa8>
			var->time_stamp = GetTimeMs();
 8003bf2:	f7fc fde9 	bl	80007c8 <HAL_GetTick>
			var->state = 6;
 8003bf6:	2306      	movs	r3, #6
			var->time_stamp = GetTimeMs();
 8003bf8:	6028      	str	r0, [r5, #0]
 8003bfa:	e7bf      	b.n	8003b7c <Button_rutine+0x28>
			if(GetTimeMs() - var->time_stamp > BUT_DOUBLE){
 8003bfc:	f7fc fde4 	bl	80007c8 <HAL_GetTick>
 8003c00:	682b      	ldr	r3, [r5, #0]
 8003c02:	1ac0      	subs	r0, r0, r3
 8003c04:	28c8      	cmp	r0, #200	; 0xc8
 8003c06:	d9b3      	bls.n	8003b70 <Button_rutine+0x1c>
		var->state = 0;
 8003c08:	2000      	movs	r0, #0
 8003c0a:	e7c5      	b.n	8003b98 <Button_rutine+0x44>
		if (pressed){
 8003c0c:	b161      	cbz	r1, 8003c28 <Button_rutine+0xd4>
			if(GetTimeMs() - var->time_stamp > BUT_DEBOUNSE){
 8003c0e:	f7fc fddb 	bl	80007c8 <HAL_GetTick>
 8003c12:	682b      	ldr	r3, [r5, #0]
 8003c14:	1ac0      	subs	r0, r0, r3
 8003c16:	2801      	cmp	r0, #1
 8003c18:	d9aa      	bls.n	8003b70 <Button_rutine+0x1c>
				var->time_stamp = GetTimeMs();
 8003c1a:	f7fc fdd5 	bl	80007c8 <HAL_GetTick>
				var->state = 7;
 8003c1e:	2307      	movs	r3, #7
				var->time_stamp = GetTimeMs();
 8003c20:	6028      	str	r0, [r5, #0]
				var->state = 7;
 8003c22:	80ab      	strh	r3, [r5, #4]
			button_state = 2;
 8003c24:	2002      	movs	r0, #2
	}
	return button_state;
}
 8003c26:	bd38      	pop	{r3, r4, r5, pc}
			var->state = 5;
 8003c28:	2305      	movs	r3, #5
 8003c2a:	e7a7      	b.n	8003b7c <Button_rutine+0x28>
		if (pressed){
 8003c2c:	2900      	cmp	r1, #0
 8003c2e:	d1b6      	bne.n	8003b9e <Button_rutine+0x4a>
			var->time_stamp = GetTimeMs();
 8003c30:	f7fc fdca 	bl	80007c8 <HAL_GetTick>
			var->state = 8;
 8003c34:	2308      	movs	r3, #8
			var->time_stamp = GetTimeMs();
 8003c36:	6028      	str	r0, [r5, #0]
 8003c38:	e7a0      	b.n	8003b7c <Button_rutine+0x28>
				var->time_stamp = GetTimeMs();
 8003c3a:	f7fc fdc5 	bl	80007c8 <HAL_GetTick>
				var->state = 3;
 8003c3e:	2303      	movs	r3, #3
				var->time_stamp = GetTimeMs();
 8003c40:	6028      	str	r0, [r5, #0]
				var->state = 3;
 8003c42:	80ab      	strh	r3, [r5, #4]
				button_state = LONG_PRESSED;
 8003c44:	2004      	movs	r0, #4
 8003c46:	bd38      	pop	{r3, r4, r5, pc}
		if(pressed){
 8003c48:	b109      	cbz	r1, 8003c4e <Button_rutine+0xfa>
			var->state = 7;
 8003c4a:	2307      	movs	r3, #7
 8003c4c:	e796      	b.n	8003b7c <Button_rutine+0x28>
			if(GetTimeMs() - var->time_stamp > BUT_DEBOUNSE){
 8003c4e:	f7fc fdbb 	bl	80007c8 <HAL_GetTick>
 8003c52:	682b      	ldr	r3, [r5, #0]
 8003c54:	1ac0      	subs	r0, r0, r3
 8003c56:	2801      	cmp	r0, #1
 8003c58:	d98a      	bls.n	8003b70 <Button_rutine+0x1c>
				var->time_stamp = GetTimeMs();
 8003c5a:	f7fc fdb5 	bl	80007c8 <HAL_GetTick>
				var->state = 0;
 8003c5e:	80ac      	strh	r4, [r5, #4]
				var->time_stamp = GetTimeMs();
 8003c60:	6028      	str	r0, [r5, #0]
				button_state = DOUBLE_CLICKED;
 8003c62:	2005      	movs	r0, #5
 8003c64:	bd38      	pop	{r3, r4, r5, pc}
	...

08003c68 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8003c68:	b508      	push	{r3, lr}

  hcan.Instance = CAN1;
  hcan.Init.Prescaler = 16;
 8003c6a:	f04f 0e10 	mov.w	lr, #16
  hcan.Instance = CAN1;
 8003c6e:	480b      	ldr	r0, [pc, #44]	; (8003c9c <MX_CAN_Init+0x34>)
  hcan.Init.Prescaler = 16;
 8003c70:	4b0b      	ldr	r3, [pc, #44]	; (8003ca0 <MX_CAN_Init+0x38>)
 8003c72:	e880 4008 	stmia.w	r0, {r3, lr}
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8003c76:	2300      	movs	r3, #0
 8003c78:	6083      	str	r3, [r0, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8003c7a:	60c3      	str	r3, [r0, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 8003c7c:	6103      	str	r3, [r0, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8003c7e:	6143      	str	r3, [r0, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8003c80:	7603      	strb	r3, [r0, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8003c82:	7643      	strb	r3, [r0, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8003c84:	7683      	strb	r3, [r0, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8003c86:	76c3      	strb	r3, [r0, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8003c88:	7703      	strb	r3, [r0, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8003c8a:	7743      	strb	r3, [r0, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8003c8c:	f7fc fdb4 	bl	80007f8 <HAL_CAN_Init>
 8003c90:	b118      	cbz	r0, 8003c9a <MX_CAN_Init+0x32>
  {
    Error_Handler();
  }

}
 8003c92:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8003c96:	f000 bcb7 	b.w	8004608 <Error_Handler>
 8003c9a:	bd08      	pop	{r3, pc}
 8003c9c:	20000a9c 	.word	0x20000a9c
 8003ca0:	40006400 	.word	0x40006400

08003ca4 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8003ca4:	b510      	push	{r4, lr}
 8003ca6:	4604      	mov	r4, r0
 8003ca8:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003caa:	2210      	movs	r2, #16
 8003cac:	2100      	movs	r1, #0
 8003cae:	a802      	add	r0, sp, #8
 8003cb0:	f000 ff94 	bl	8004bdc <memset>
  if(canHandle->Instance==CAN1)
 8003cb4:	6822      	ldr	r2, [r4, #0]
 8003cb6:	4b22      	ldr	r3, [pc, #136]	; (8003d40 <HAL_CAN_MspInit+0x9c>)
 8003cb8:	429a      	cmp	r2, r3
 8003cba:	d13e      	bne.n	8003d3a <HAL_CAN_MspInit+0x96>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8003cbc:	f503 33d6 	add.w	r3, r3, #109568	; 0x1ac00
 8003cc0:	69da      	ldr	r2, [r3, #28]
    PB9     ------> CAN_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003cc2:	a902      	add	r1, sp, #8
    __HAL_RCC_CAN1_CLK_ENABLE();
 8003cc4:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8003cc8:	61da      	str	r2, [r3, #28]
 8003cca:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ccc:	481d      	ldr	r0, [pc, #116]	; (8003d44 <HAL_CAN_MspInit+0xa0>)
    __HAL_RCC_CAN1_CLK_ENABLE();
 8003cce:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8003cd2:	9200      	str	r2, [sp, #0]
 8003cd4:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003cd6:	699a      	ldr	r2, [r3, #24]
 8003cd8:	f042 0208 	orr.w	r2, r2, #8
 8003cdc:	619a      	str	r2, [r3, #24]
 8003cde:	699b      	ldr	r3, [r3, #24]
 8003ce0:	f003 0308 	and.w	r3, r3, #8
 8003ce4:	9301      	str	r3, [sp, #4]
 8003ce6:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003ce8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003cec:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003cee:	f7fd fabf 	bl	8001270 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003cf2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003cf6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cf8:	2302      	movs	r3, #2
 8003cfa:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003cfc:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003cfe:	a902      	add	r1, sp, #8
 8003d00:	4810      	ldr	r0, [pc, #64]	; (8003d44 <HAL_CAN_MspInit+0xa0>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003d02:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d04:	f7fd fab4 	bl	8001270 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 8003d08:	4a0f      	ldr	r2, [pc, #60]	; (8003d48 <HAL_CAN_MspInit+0xa4>)

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 0, 0);
 8003d0a:	2013      	movs	r0, #19
    __HAL_AFIO_REMAP_CAN1_2();
 8003d0c:	6853      	ldr	r3, [r2, #4]
 8003d0e:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 8003d12:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003d16:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003d1a:	6053      	str	r3, [r2, #4]
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 0, 0);
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	4611      	mov	r1, r2
 8003d20:	f7fd f8ce 	bl	8000ec0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 8003d24:	2013      	movs	r0, #19
 8003d26:	f7fd f8ff 	bl	8000f28 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	2014      	movs	r0, #20
 8003d2e:	4611      	mov	r1, r2
 8003d30:	f7fd f8c6 	bl	8000ec0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8003d34:	2014      	movs	r0, #20
 8003d36:	f7fd f8f7 	bl	8000f28 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8003d3a:	b006      	add	sp, #24
 8003d3c:	bd10      	pop	{r4, pc}
 8003d3e:	bf00      	nop
 8003d40:	40006400 	.word	0x40006400
 8003d44:	40010c00 	.word	0x40010c00
 8003d48:	40010000 	.word	0x40010000

08003d4c <HAL_CAN_MspDeInit>:

void HAL_CAN_MspDeInit(CAN_HandleTypeDef* canHandle)
{
 8003d4c:	b508      	push	{r3, lr}

  if(canHandle->Instance==CAN1)
 8003d4e:	6802      	ldr	r2, [r0, #0]
 8003d50:	4b0a      	ldr	r3, [pc, #40]	; (8003d7c <HAL_CAN_MspDeInit+0x30>)
 8003d52:	429a      	cmp	r2, r3
 8003d54:	d111      	bne.n	8003d7a <HAL_CAN_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN CAN1_MspDeInit 0 */

  /* USER CODE END CAN1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_CAN1_CLK_DISABLE();
 8003d56:	4a0a      	ldr	r2, [pc, #40]	; (8003d80 <HAL_CAN_MspDeInit+0x34>)
  
    /**CAN GPIO Configuration    
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX 
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8|GPIO_PIN_9);
 8003d58:	f44f 7140 	mov.w	r1, #768	; 0x300
    __HAL_RCC_CAN1_CLK_DISABLE();
 8003d5c:	69d3      	ldr	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8|GPIO_PIN_9);
 8003d5e:	4809      	ldr	r0, [pc, #36]	; (8003d84 <HAL_CAN_MspDeInit+0x38>)
    __HAL_RCC_CAN1_CLK_DISABLE();
 8003d60:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8003d64:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8|GPIO_PIN_9);
 8003d66:	f7fd fb63 	bl	8001430 <HAL_GPIO_DeInit>

    /* CAN1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USB_HP_CAN1_TX_IRQn);
 8003d6a:	2013      	movs	r0, #19
 8003d6c:	f7fd f8e8 	bl	8000f40 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(USB_LP_CAN1_RX0_IRQn);
  /* USER CODE BEGIN CAN1_MspDeInit 1 */

  /* USER CODE END CAN1_MspDeInit 1 */
  }
} 
 8003d70:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    HAL_NVIC_DisableIRQ(USB_LP_CAN1_RX0_IRQn);
 8003d74:	2014      	movs	r0, #20
 8003d76:	f7fd b8e3 	b.w	8000f40 <HAL_NVIC_DisableIRQ>
 8003d7a:	bd08      	pop	{r3, pc}
 8003d7c:	40006400 	.word	0x40006400
 8003d80:	40021000 	.word	0x40021000
 8003d84:	40010c00 	.word	0x40010c00

08003d88 <MX_DMA_Init>:
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003d88:	4b12      	ldr	r3, [pc, #72]	; (8003dd4 <MX_DMA_Init+0x4c>)
{
 8003d8a:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003d8c:	695a      	ldr	r2, [r3, #20]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8003d8e:	200c      	movs	r0, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003d90:	f042 0201 	orr.w	r2, r2, #1
 8003d94:	615a      	str	r2, [r3, #20]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8003d96:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003d98:	695b      	ldr	r3, [r3, #20]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8003d9a:	4611      	mov	r1, r2
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003d9c:	f003 0301 	and.w	r3, r3, #1
 8003da0:	9301      	str	r3, [sp, #4]
 8003da2:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8003da4:	f7fd f88c 	bl	8000ec0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8003da8:	200c      	movs	r0, #12
 8003daa:	f7fd f8bd 	bl	8000f28 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8003dae:	2200      	movs	r2, #0
 8003db0:	200e      	movs	r0, #14
 8003db2:	4611      	mov	r1, r2
 8003db4:	f7fd f884 	bl	8000ec0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8003db8:	200e      	movs	r0, #14
 8003dba:	f7fd f8b5 	bl	8000f28 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	2011      	movs	r0, #17
 8003dc2:	4611      	mov	r1, r2
 8003dc4:	f7fd f87c 	bl	8000ec0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8003dc8:	2011      	movs	r0, #17
 8003dca:	f7fd f8ad 	bl	8000f28 <HAL_NVIC_EnableIRQ>

}
 8003dce:	b003      	add	sp, #12
 8003dd0:	f85d fb04 	ldr.w	pc, [sp], #4
 8003dd4:	40021000 	.word	0x40021000

08003dd8 <EEPROM_Write_disable>:
{
	  //uint32_t tickstart = 0U;
	  HAL_StatusTypeDef errorcode = HAL_OK;
	  uint8_t request[1];
	  //tickstart = HAL_GetTick();
	  request[0] = EEPROM_WRDI;
 8003dd8:	2304      	movs	r3, #4
{
 8003dda:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003ddc:	4606      	mov	r6, r0
 8003dde:	460f      	mov	r7, r1

	  HAL_GPIO_WritePin(EEPROM_CS_GPIO_Port, EEPROM_CS_Pin, GPIO_PIN_RESET);
 8003de0:	4d0c      	ldr	r5, [pc, #48]	; (8003e14 <EEPROM_Write_disable+0x3c>)
	  request[0] = EEPROM_WRDI;
 8003de2:	ac02      	add	r4, sp, #8
 8003de4:	f804 3d04 	strb.w	r3, [r4, #-4]!
	  HAL_GPIO_WritePin(EEPROM_CS_GPIO_Port, EEPROM_CS_Pin, GPIO_PIN_RESET);
 8003de8:	4628      	mov	r0, r5
 8003dea:	2200      	movs	r2, #0
 8003dec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003df0:	f7fd fb94 	bl	800151c <HAL_GPIO_WritePin>
	  errorcode = HAL_SPI_Transmit(hspi, request, 1, Timeout);
 8003df4:	463b      	mov	r3, r7
 8003df6:	4621      	mov	r1, r4
 8003df8:	2201      	movs	r2, #1
 8003dfa:	4630      	mov	r0, r6
 8003dfc:	f7fe f817 	bl	8001e2e <HAL_SPI_Transmit>
 8003e00:	4604      	mov	r4, r0
	  HAL_GPIO_WritePin(EEPROM_CS_GPIO_Port, EEPROM_CS_Pin, GPIO_PIN_SET);
 8003e02:	2201      	movs	r2, #1
 8003e04:	4628      	mov	r0, r5
 8003e06:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003e0a:	f7fd fb87 	bl	800151c <HAL_GPIO_WritePin>
	  return errorcode;
}
 8003e0e:	4620      	mov	r0, r4
 8003e10:	b003      	add	sp, #12
 8003e12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e14:	40010c00 	.word	0x40010c00

08003e18 <EEPROM_Wait_ready>:

HAL_StatusTypeDef EEPROM_Wait_ready(SPI_HandleTypeDef *hspi, uint32_t Timeout)
{
 8003e18:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8003e1c:	460e      	mov	r6, r1
 8003e1e:	4607      	mov	r7, r0
	  uint32_t tickstart = 0U;
	  HAL_StatusTypeDef errorcode = HAL_OK;
	  uint8_t request[1];
	  tickstart = HAL_GetTick();
 8003e20:	f7fc fcd2 	bl	80007c8 <HAL_GetTick>
	  request[0] = EEPROM_RDSR;
 8003e24:	2305      	movs	r3, #5
 8003e26:	ac02      	add	r4, sp, #8
 8003e28:	f804 3d04 	strb.w	r3, [r4, #-4]!

	  HAL_GPIO_WritePin(EEPROM_CS_GPIO_Port, EEPROM_CS_Pin, GPIO_PIN_RESET);
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
	  tickstart = HAL_GetTick();
 8003e32:	4680      	mov	r8, r0
	  HAL_GPIO_WritePin(EEPROM_CS_GPIO_Port, EEPROM_CS_Pin, GPIO_PIN_RESET);
 8003e34:	4814      	ldr	r0, [pc, #80]	; (8003e88 <EEPROM_Wait_ready+0x70>)
 8003e36:	f7fd fb71 	bl	800151c <HAL_GPIO_WritePin>
	  errorcode = HAL_SPI_Transmit(hspi, request, 1, Timeout);
 8003e3a:	4633      	mov	r3, r6
 8003e3c:	2201      	movs	r2, #1
 8003e3e:	4621      	mov	r1, r4
 8003e40:	4638      	mov	r0, r7
 8003e42:	f7fd fff4 	bl	8001e2e <HAL_SPI_Transmit>

	  if(errorcode != HAL_OK)
 8003e46:	4605      	mov	r5, r0
 8003e48:	b180      	cbz	r0, 8003e6c <EEPROM_Wait_ready+0x54>
		{
			return HAL_BUSY;
		}
	  }while(request[0] & 0x03);

	  HAL_GPIO_WritePin(EEPROM_CS_GPIO_Port, EEPROM_CS_Pin, GPIO_PIN_SET);
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003e50:	480d      	ldr	r0, [pc, #52]	; (8003e88 <EEPROM_Wait_ready+0x70>)
 8003e52:	f7fd fb63 	bl	800151c <HAL_GPIO_WritePin>
 8003e56:	e012      	b.n	8003e7e <EEPROM_Wait_ready+0x66>
		if(errorcode == HAL_BUSY || ((HAL_GetTick()-tickstart) >=  Timeout))
 8003e58:	f7fc fcb6 	bl	80007c8 <HAL_GetTick>
 8003e5c:	eba0 0008 	sub.w	r0, r0, r8
 8003e60:	4286      	cmp	r6, r0
 8003e62:	d90b      	bls.n	8003e7c <EEPROM_Wait_ready+0x64>
	  }while(request[0] & 0x03);
 8003e64:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8003e68:	079b      	lsls	r3, r3, #30
 8003e6a:	d0ee      	beq.n	8003e4a <EEPROM_Wait_ready+0x32>
		errorcode = HAL_SPI_Receive(hspi, request, 1, Timeout);
 8003e6c:	4633      	mov	r3, r6
 8003e6e:	2201      	movs	r2, #1
 8003e70:	4621      	mov	r1, r4
 8003e72:	4638      	mov	r0, r7
 8003e74:	f7fe f981 	bl	800217a <HAL_SPI_Receive>
		if(errorcode == HAL_BUSY || ((HAL_GetTick()-tickstart) >=  Timeout))
 8003e78:	2802      	cmp	r0, #2
 8003e7a:	d1ed      	bne.n	8003e58 <EEPROM_Wait_ready+0x40>
			return HAL_BUSY;
 8003e7c:	2502      	movs	r5, #2
	  return HAL_OK;
}
 8003e7e:	4628      	mov	r0, r5
 8003e80:	b002      	add	sp, #8
 8003e82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003e86:	bf00      	nop
 8003e88:	40010c00 	.word	0x40010c00

08003e8c <EEPROM_Read>:



HAL_StatusTypeDef EEPROM_Read(SPI_HandleTypeDef *hspi, uint16_t address, uint8_t *pData, uint16_t Size)
{
 8003e8c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	HAL_StatusTypeDef errorcode = HAL_OK;
	uint8_t request[3];
	request[0] = EEPROM_READ;
 8003e90:	2603      	movs	r6, #3
	request[1] = address >> 8;
	request[2] = address & 0xFF;
 8003e92:	f88d 1006 	strb.w	r1, [sp, #6]
{
 8003e96:	4605      	mov	r5, r0
 8003e98:	4698      	mov	r8, r3

	errorcode = EEPROM_Wait_ready(&hspi2, 500);
 8003e9a:	4816      	ldr	r0, [pc, #88]	; (8003ef4 <EEPROM_Read+0x68>)
	request[1] = address >> 8;
 8003e9c:	0a0b      	lsrs	r3, r1, #8
	errorcode = EEPROM_Wait_ready(&hspi2, 500);
 8003e9e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
{
 8003ea2:	4617      	mov	r7, r2
	request[0] = EEPROM_READ;
 8003ea4:	f88d 6004 	strb.w	r6, [sp, #4]
	request[1] = address >> 8;
 8003ea8:	f88d 3005 	strb.w	r3, [sp, #5]
	errorcode = EEPROM_Wait_ready(&hspi2, 500);
 8003eac:	f7ff ffb4 	bl	8003e18 <EEPROM_Wait_ready>
	if(errorcode != HAL_OK) return errorcode;
 8003eb0:	4604      	mov	r4, r0
 8003eb2:	b998      	cbnz	r0, 8003edc <EEPROM_Read+0x50>

	HAL_GPIO_WritePin(EEPROM_CS_GPIO_Port, EEPROM_CS_Pin, GPIO_PIN_RESET);
 8003eb4:	4602      	mov	r2, r0
 8003eb6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003eba:	480f      	ldr	r0, [pc, #60]	; (8003ef8 <EEPROM_Read+0x6c>)
 8003ebc:	f7fd fb2e 	bl	800151c <HAL_GPIO_WritePin>
	errorcode = HAL_SPI_Transmit(hspi, request, 3, 100);
 8003ec0:	2364      	movs	r3, #100	; 0x64
 8003ec2:	4632      	mov	r2, r6
 8003ec4:	a901      	add	r1, sp, #4
 8003ec6:	4628      	mov	r0, r5
 8003ec8:	f7fd ffb1 	bl	8001e2e <HAL_SPI_Transmit>
	if(errorcode != HAL_OK)
 8003ecc:	4604      	mov	r4, r0
 8003ece:	b148      	cbz	r0, 8003ee4 <EEPROM_Read+0x58>
		HAL_GPIO_WritePin(EEPROM_CS_GPIO_Port, EEPROM_CS_Pin, GPIO_PIN_SET);
		return errorcode;
	}

	errorcode = HAL_SPI_Receive(hspi, pData, Size, 100);
	HAL_GPIO_WritePin(EEPROM_CS_GPIO_Port, EEPROM_CS_Pin, GPIO_PIN_SET);
 8003ed0:	2201      	movs	r2, #1
 8003ed2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003ed6:	4808      	ldr	r0, [pc, #32]	; (8003ef8 <EEPROM_Read+0x6c>)
 8003ed8:	f7fd fb20 	bl	800151c <HAL_GPIO_WritePin>
	return errorcode;
}
 8003edc:	4620      	mov	r0, r4
 8003ede:	b002      	add	sp, #8
 8003ee0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	errorcode = HAL_SPI_Receive(hspi, pData, Size, 100);
 8003ee4:	2364      	movs	r3, #100	; 0x64
 8003ee6:	4642      	mov	r2, r8
 8003ee8:	4639      	mov	r1, r7
 8003eea:	4628      	mov	r0, r5
 8003eec:	f7fe f945 	bl	800217a <HAL_SPI_Receive>
 8003ef0:	4604      	mov	r4, r0
 8003ef2:	e7ed      	b.n	8003ed0 <EEPROM_Read+0x44>
 8003ef4:	20001a38 	.word	0x20001a38
 8003ef8:	40010c00 	.word	0x40010c00

08003efc <EEPROM_Write>:


HAL_StatusTypeDef EEPROM_Write(SPI_HandleTypeDef *hspi, uint16_t address, uint8_t *pData, uint16_t Size)
{
 8003efc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f00:	461f      	mov	r7, r3
	HAL_StatusTypeDef errorcode = HAL_OK;
	uint8_t request[35];
	volatile uint16_t sended_bytes = 0;
 8003f02:	2300      	movs	r3, #0
{
 8003f04:	4680      	mov	r8, r0
 8003f06:	460e      	mov	r6, r1
 8003f08:	4691      	mov	r9, r2
 8003f0a:	b08d      	sub	sp, #52	; 0x34
	volatile uint8_t address_in_page = 0;

	do
	{
		errorcode = EEPROM_Wait_ready(&hspi2, 500);
 8003f0c:	f8df a100 	ldr.w	sl, [pc, #256]	; 8004010 <EEPROM_Write+0x114>
		if(errorcode != HAL_OK) return errorcode;

		request[0] = EEPROM_WREN;

		HAL_GPIO_WritePin(EEPROM_CS_GPIO_Port, EEPROM_CS_Pin, GPIO_PIN_RESET);
 8003f10:	4c3e      	ldr	r4, [pc, #248]	; (800400c <EEPROM_Write+0x110>)
	volatile uint16_t sended_bytes = 0;
 8003f12:	f8ad 300a 	strh.w	r3, [sp, #10]
	volatile uint8_t address_in_page = 0;
 8003f16:	f88d 3009 	strb.w	r3, [sp, #9]
		errorcode = EEPROM_Wait_ready(&hspi2, 500);
 8003f1a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8003f1e:	4650      	mov	r0, sl
 8003f20:	f7ff ff7a 	bl	8003e18 <EEPROM_Wait_ready>
		if(errorcode != HAL_OK) return errorcode;
 8003f24:	4683      	mov	fp, r0
 8003f26:	2800      	cmp	r0, #0
 8003f28:	d165      	bne.n	8003ff6 <EEPROM_Write+0xfa>
		request[0] = EEPROM_WREN;
 8003f2a:	2306      	movs	r3, #6
 8003f2c:	ad0c      	add	r5, sp, #48	; 0x30
 8003f2e:	f805 3d24 	strb.w	r3, [r5, #-36]!
		HAL_GPIO_WritePin(EEPROM_CS_GPIO_Port, EEPROM_CS_Pin, GPIO_PIN_RESET);
 8003f32:	4602      	mov	r2, r0
 8003f34:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003f38:	4620      	mov	r0, r4
 8003f3a:	f7fd faef 	bl	800151c <HAL_GPIO_WritePin>
		errorcode = HAL_SPI_Transmit(hspi, request, 1, 100);
 8003f3e:	2364      	movs	r3, #100	; 0x64
 8003f40:	2201      	movs	r2, #1
 8003f42:	4629      	mov	r1, r5
 8003f44:	4640      	mov	r0, r8
 8003f46:	f7fd ff72 	bl	8001e2e <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(EEPROM_CS_GPIO_Port, EEPROM_CS_Pin, GPIO_PIN_SET);
 8003f4a:	2201      	movs	r2, #1
		errorcode = HAL_SPI_Transmit(hspi, request, 1, 100);
 8003f4c:	9001      	str	r0, [sp, #4]
 8003f4e:	4683      	mov	fp, r0
		HAL_GPIO_WritePin(EEPROM_CS_GPIO_Port, EEPROM_CS_Pin, GPIO_PIN_SET);
 8003f50:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003f54:	4620      	mov	r0, r4
 8003f56:	f7fd fae1 	bl	800151c <HAL_GPIO_WritePin>
		if(errorcode != HAL_OK) return errorcode;
 8003f5a:	9b01      	ldr	r3, [sp, #4]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d14a      	bne.n	8003ff6 <EEPROM_Write+0xfa>

		address_in_page = 0;
 8003f60:	f88d 3009 	strb.w	r3, [sp, #9]

		request[0] = EEPROM_WRIRE;
 8003f64:	2302      	movs	r3, #2
 8003f66:	f88d 300c 	strb.w	r3, [sp, #12]
		request[1] = (address + sended_bytes) >> 8;
 8003f6a:	f8bd 300a 	ldrh.w	r3, [sp, #10]
 8003f6e:	b29b      	uxth	r3, r3
 8003f70:	4433      	add	r3, r6
 8003f72:	121b      	asrs	r3, r3, #8
 8003f74:	f88d 300d 	strb.w	r3, [sp, #13]
		request[2] = (address + sended_bytes) & 0xFF;
 8003f78:	f8bd 300a 	ldrh.w	r3, [sp, #10]
 8003f7c:	4433      	add	r3, r6
 8003f7e:	f88d 300e 	strb.w	r3, [sp, #14]

		while((address_in_page < 32) && (sended_bytes < Size))
 8003f82:	f89d 3009 	ldrb.w	r3, [sp, #9]
 8003f86:	2b1f      	cmp	r3, #31
 8003f88:	d81d      	bhi.n	8003fc6 <EEPROM_Write+0xca>
 8003f8a:	f8bd 300a 	ldrh.w	r3, [sp, #10]
 8003f8e:	b29b      	uxth	r3, r3
 8003f90:	42bb      	cmp	r3, r7
 8003f92:	d218      	bcs.n	8003fc6 <EEPROM_Write+0xca>
		{
			request[3 + address_in_page++] = pData[sended_bytes++];
 8003f94:	f89d 3009 	ldrb.w	r3, [sp, #9]
 8003f98:	b2db      	uxtb	r3, r3
 8003f9a:	1c5a      	adds	r2, r3, #1
 8003f9c:	b2d2      	uxtb	r2, r2
 8003f9e:	f88d 2009 	strb.w	r2, [sp, #9]
 8003fa2:	f8bd 200a 	ldrh.w	r2, [sp, #10]
 8003fa6:	b292      	uxth	r2, r2
 8003fa8:	1c51      	adds	r1, r2, #1
 8003faa:	b289      	uxth	r1, r1
 8003fac:	f8ad 100a 	strh.w	r1, [sp, #10]
 8003fb0:	f819 2002 	ldrb.w	r2, [r9, r2]
 8003fb4:	a90c      	add	r1, sp, #48	; 0x30
 8003fb6:	440b      	add	r3, r1
 8003fb8:	f803 2c21 	strb.w	r2, [r3, #-33]
			if((address + sended_bytes) % 32 == 0) break;
 8003fbc:	f8bd 300a 	ldrh.w	r3, [sp, #10]
 8003fc0:	4433      	add	r3, r6
 8003fc2:	06db      	lsls	r3, r3, #27
 8003fc4:	d1dd      	bne.n	8003f82 <EEPROM_Write+0x86>
		}
		HAL_GPIO_WritePin(EEPROM_CS_GPIO_Port, EEPROM_CS_Pin, GPIO_PIN_RESET);
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003fcc:	4620      	mov	r0, r4
 8003fce:	f7fd faa5 	bl	800151c <HAL_GPIO_WritePin>
		errorcode = HAL_SPI_Transmit(hspi, request, 3 + address_in_page, 100);
 8003fd2:	f89d 2009 	ldrb.w	r2, [sp, #9]
 8003fd6:	4629      	mov	r1, r5
 8003fd8:	3203      	adds	r2, #3
 8003fda:	2364      	movs	r3, #100	; 0x64
 8003fdc:	4640      	mov	r0, r8
 8003fde:	f7fd ff26 	bl	8001e2e <HAL_SPI_Transmit>
 8003fe2:	4683      	mov	fp, r0
		HAL_GPIO_WritePin(EEPROM_CS_GPIO_Port, EEPROM_CS_Pin, GPIO_PIN_SET);
 8003fe4:	2201      	movs	r2, #1
 8003fe6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003fea:	4620      	mov	r0, r4
 8003fec:	f7fd fa96 	bl	800151c <HAL_GPIO_WritePin>
		if(errorcode != HAL_OK) return errorcode;
 8003ff0:	f1bb 0f00 	cmp.w	fp, #0
 8003ff4:	d003      	beq.n	8003ffe <EEPROM_Write+0x102>
	}
	while(sended_bytes < Size);

	return errorcode;
}
 8003ff6:	4658      	mov	r0, fp
 8003ff8:	b00d      	add	sp, #52	; 0x34
 8003ffa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	while(sended_bytes < Size);
 8003ffe:	f8bd 300a 	ldrh.w	r3, [sp, #10]
 8004002:	b29b      	uxth	r3, r3
 8004004:	429f      	cmp	r7, r3
 8004006:	d888      	bhi.n	8003f1a <EEPROM_Write+0x1e>
 8004008:	e7f5      	b.n	8003ff6 <EEPROM_Write+0xfa>
 800400a:	bf00      	nop
 800400c:	40010c00 	.word	0x40010c00
 8004010:	20001a38 	.word	0x20001a38

08004014 <MX_GPIO_Init>:
        * EXTI
*/
void MX_GPIO_Init(void)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004014:	2210      	movs	r2, #16
{
 8004016:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800401a:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800401c:	eb0d 0002 	add.w	r0, sp, r2
 8004020:	2100      	movs	r1, #0
 8004022:	f000 fddb 	bl	8004bdc <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004026:	4b3f      	ldr	r3, [pc, #252]	; (8004124 <MX_GPIO_Init+0x110>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8004028:	f8df 9100 	ldr.w	r9, [pc, #256]	; 800412c <MX_GPIO_Init+0x118>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800402c:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EEPROM_CS_GPIO_Port, EEPROM_CS_Pin, GPIO_PIN_SET);
 800402e:	4d3e      	ldr	r5, [pc, #248]	; (8004128 <MX_GPIO_Init+0x114>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004030:	f042 0210 	orr.w	r2, r2, #16
 8004034:	619a      	str	r2, [r3, #24]
 8004036:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8004038:	4648      	mov	r0, r9
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800403a:	f002 0210 	and.w	r2, r2, #16
 800403e:	9200      	str	r2, [sp, #0]
 8004040:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004042:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ERROR_LED_Pin|TX_LED_Pin, GPIO_PIN_RESET);
 8004044:	f8df 80e8 	ldr.w	r8, [pc, #232]	; 8004130 <MX_GPIO_Init+0x11c>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004048:	f042 0220 	orr.w	r2, r2, #32
 800404c:	619a      	str	r2, [r3, #24]
 800404e:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8004050:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004054:	f002 0220 	and.w	r2, r2, #32
 8004058:	9201      	str	r2, [sp, #4]
 800405a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800405c:	699a      	ldr	r2, [r3, #24]
                          |HS_CAN_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800405e:	2400      	movs	r4, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004060:	f042 0204 	orr.w	r2, r2, #4
 8004064:	619a      	str	r2, [r3, #24]
 8004066:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004068:	2601      	movs	r6, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800406a:	f002 0204 	and.w	r2, r2, #4
 800406e:	9202      	str	r2, [sp, #8]
 8004070:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004072:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004074:	2703      	movs	r7, #3
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004076:	f042 0208 	orr.w	r2, r2, #8
 800407a:	619a      	str	r2, [r3, #24]
 800407c:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800407e:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004080:	f003 0308 	and.w	r3, r3, #8
 8004084:	9303      	str	r3, [sp, #12]
 8004086:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8004088:	f7fd fa48 	bl	800151c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EEPROM_CS_GPIO_Port, EEPROM_CS_Pin, GPIO_PIN_SET);
 800408c:	4628      	mov	r0, r5
 800408e:	2201      	movs	r2, #1
 8004090:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004094:	f7fd fa42 	bl	800151c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, ERROR_LED_Pin|TX_LED_Pin, GPIO_PIN_RESET);
 8004098:	4640      	mov	r0, r8
 800409a:	2200      	movs	r2, #0
 800409c:	f44f 4101 	mov.w	r1, #33024	; 0x8100
 80040a0:	f7fd fa3c 	bl	800151c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, RX_LED_Pin|LIN_EN_Pin|SW_CAN_EN_Pin|FT_CAN_EN_Pin 
 80040a4:	2200      	movs	r2, #0
 80040a6:	4628      	mov	r0, r5
 80040a8:	21f8      	movs	r1, #248	; 0xf8
 80040aa:	f7fd fa37 	bl	800151c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = LED_Pin;
 80040ae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80040b2:	a904      	add	r1, sp, #16
 80040b4:	4648      	mov	r0, r9
  GPIO_InitStruct.Pin = LED_Pin;
 80040b6:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80040b8:	9707      	str	r7, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80040ba:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040bc:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80040be:	f7fd f8d7 	bl	8001270 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = MODE_SEL_Pin|BUTTON_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040c2:	a904      	add	r1, sp, #16
 80040c4:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = MODE_SEL_Pin|BUTTON_Pin;
 80040c6:	9704      	str	r7, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80040c8:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80040ca:	9606      	str	r6, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040cc:	f7fd f8d0 	bl	8001270 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80040d0:	2304      	movs	r3, #4
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80040d2:	a904      	add	r1, sp, #16
 80040d4:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80040d6:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80040d8:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040da:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80040dc:	f7fd f8c8 	bl	8001270 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EEPROM_CS_Pin;
 80040e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(EEPROM_CS_GPIO_Port, &GPIO_InitStruct);
 80040e4:	a904      	add	r1, sp, #16
 80040e6:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = EEPROM_CS_Pin;
 80040e8:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80040ea:	9707      	str	r7, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80040ec:	9605      	str	r6, [sp, #20]

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = ERROR_LED_Pin|TX_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040ee:	2702      	movs	r7, #2
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040f0:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(EEPROM_CS_GPIO_Port, &GPIO_InitStruct);
 80040f2:	f7fd f8bd 	bl	8001270 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ERROR_LED_Pin|TX_LED_Pin;
 80040f6:	f44f 4301 	mov.w	r3, #33024	; 0x8100
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040fa:	a904      	add	r1, sp, #16
 80040fc:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = ERROR_LED_Pin|TX_LED_Pin;
 80040fe:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004100:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004102:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004104:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004106:	f7fd f8b3 	bl	8001270 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin 
                           PBPin */
  GPIO_InitStruct.Pin = RX_LED_Pin|LIN_EN_Pin|SW_CAN_EN_Pin|FT_CAN_EN_Pin 
 800410a:	23f8      	movs	r3, #248	; 0xf8
                          |HS_CAN_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800410c:	a904      	add	r1, sp, #16
 800410e:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = RX_LED_Pin|LIN_EN_Pin|SW_CAN_EN_Pin|FT_CAN_EN_Pin 
 8004110:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004112:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004114:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004116:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004118:	f7fd f8aa 	bl	8001270 <HAL_GPIO_Init>

}
 800411c:	b009      	add	sp, #36	; 0x24
 800411e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004122:	bf00      	nop
 8004124:	40021000 	.word	0x40021000
 8004128:	40010c00 	.word	0x40010c00
 800412c:	40011000 	.word	0x40011000
 8004130:	40010800 	.word	0x40010800

08004134 <UART_Check_Data_Ready>:
/* USER CODE BEGIN 0 */
uint8_t txt_hallo[] = "CAN temperature logger\r\n";
uint8_t timestamp[] = "1234567890";

void UART_Check_Data_Ready(void)
{
 8004134:	b570      	push	{r4, r5, r6, lr}
	if(uart_answ_ready == 1)
 8004136:	4d14      	ldr	r5, [pc, #80]	; (8004188 <UART_Check_Data_Ready+0x54>)
 8004138:	782a      	ldrb	r2, [r5, #0]
 800413a:	2a01      	cmp	r2, #1
 800413c:	d117      	bne.n	800416e <UART_Check_Data_Ready+0x3a>
	{
		for(int i = 0; i < uart_tx_pointer; i++)
 800413e:	2200      	movs	r2, #0
 8004140:	4c12      	ldr	r4, [pc, #72]	; (800418c <UART_Check_Data_Ready+0x58>)
		{
			uart_tx_bufer[i] = uart_tx_com_bufer[i];
 8004142:	4b13      	ldr	r3, [pc, #76]	; (8004190 <UART_Check_Data_Ready+0x5c>)
		for(int i = 0; i < uart_tx_pointer; i++)
 8004144:	6821      	ldr	r1, [r4, #0]
			uart_tx_bufer[i] = uart_tx_com_bufer[i];
 8004146:	4813      	ldr	r0, [pc, #76]	; (8004194 <UART_Check_Data_Ready+0x60>)
		for(int i = 0; i < uart_tx_pointer; i++)
 8004148:	428a      	cmp	r2, r1
 800414a:	d10c      	bne.n	8004166 <UART_Check_Data_Ready+0x32>
		}
		HAL_UART_Transmit_DMA(huart_active, uart_tx_bufer, uart_tx_pointer);
 800414c:	4b12      	ldr	r3, [pc, #72]	; (8004198 <UART_Check_Data_Ready+0x64>)
 800414e:	b292      	uxth	r2, r2
 8004150:	490f      	ldr	r1, [pc, #60]	; (8004190 <UART_Check_Data_Ready+0x5c>)
 8004152:	6818      	ldr	r0, [r3, #0]
 8004154:	f7fe fa10 	bl	8002578 <HAL_UART_Transmit_DMA>
		uart_tx_pointer = 0;
 8004158:	2300      	movs	r3, #0
		uart_busy = 1;
 800415a:	2101      	movs	r1, #1
 800415c:	4a0f      	ldr	r2, [pc, #60]	; (800419c <UART_Check_Data_Ready+0x68>)
		uart_answ_ready = 0;
 800415e:	702b      	strb	r3, [r5, #0]
		uart_busy = 1;
 8004160:	7011      	strb	r1, [r2, #0]
		uart_tx_pointer = 0;
 8004162:	6023      	str	r3, [r4, #0]
 8004164:	bd70      	pop	{r4, r5, r6, pc}
			uart_tx_bufer[i] = uart_tx_com_bufer[i];
 8004166:	5c16      	ldrb	r6, [r2, r0]
 8004168:	54d6      	strb	r6, [r2, r3]
		for(int i = 0; i < uart_tx_pointer; i++)
 800416a:	3201      	adds	r2, #1
 800416c:	e7ec      	b.n	8004148 <UART_Check_Data_Ready+0x14>
	}
	else
	{
		if(conf.state == LAWICEL_CONNECT || conf.state == SAVVYCAN_CONNECT)
 800416e:	4b0c      	ldr	r3, [pc, #48]	; (80041a0 <UART_Check_Data_Ready+0x6c>)
 8004170:	781b      	ldrb	r3, [r3, #0]
 8004172:	3b01      	subs	r3, #1
 8004174:	2b01      	cmp	r3, #1
 8004176:	d805      	bhi.n	8004184 <UART_Check_Data_Ready+0x50>
		{
			if(CAN_Buffer_pull() == HAL_OK)
 8004178:	f7fe fc9c 	bl	8002ab4 <CAN_Buffer_pull>
 800417c:	b910      	cbnz	r0, 8004184 <UART_Check_Data_Ready+0x50>
			{
				uart_busy = 1;
 800417e:	2201      	movs	r2, #1
 8004180:	4b06      	ldr	r3, [pc, #24]	; (800419c <UART_Check_Data_Ready+0x68>)
 8004182:	701a      	strb	r2, [r3, #0]
 8004184:	bd70      	pop	{r4, r5, r6, pc}
 8004186:	bf00      	nop
 8004188:	20000075 	.word	0x20000075
 800418c:	20000078 	.word	0x20000078
 8004190:	20001911 	.word	0x20001911
 8004194:	20000fc8 	.word	0x20000fc8
 8004198:	2000199c 	.word	0x2000199c
 800419c:	20000076 	.word	0x20000076
 80041a0:	20000080 	.word	0x20000080

080041a4 <HAL_UART_TxCpltCallback>:

}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
	uart_busy = 0;
 80041a4:	2200      	movs	r2, #0
 80041a6:	4b02      	ldr	r3, [pc, #8]	; (80041b0 <HAL_UART_TxCpltCallback+0xc>)
 80041a8:	701a      	strb	r2, [r3, #0]
	UART_Check_Data_Ready();
 80041aa:	f7ff bfc3 	b.w	8004134 <UART_Check_Data_Ready>
 80041ae:	bf00      	nop
 80041b0:	20000076 	.word	0x20000076

080041b4 <HAL_CAN_RxFifo1MsgPendingCallback>:
	//HAL_GPIO_WritePin(RX_LED_GPIO_Port, RX_LED_Pin, GPIO_PIN_RESET);
}

void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80041b4:	b570      	push	{r4, r5, r6, lr}
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO1, &can_rx_buf[0].header, can_rx_buf[1].data_byte);
 80041b6:	4c11      	ldr	r4, [pc, #68]	; (80041fc <HAL_CAN_RxFifo1MsgPendingCallback+0x48>)
{
 80041b8:	b086      	sub	sp, #24
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO1, &can_rx_buf[0].header, can_rx_buf[1].data_byte);
 80041ba:	4623      	mov	r3, r4
 80041bc:	f1a4 0244 	sub.w	r2, r4, #68	; 0x44
 80041c0:	2101      	movs	r1, #1
 80041c2:	f7fc fcbb 	bl	8000b3c <HAL_CAN_GetRxMessage>
	can_rx_buf[1].timestamp = HAL_GetTick();
	CAN_Buffer_Write_Data(can_rx_buf[1]);
 80041c6:	466d      	mov	r5, sp
	can_rx_buf[1].timestamp = HAL_GetTick();
 80041c8:	f7fc fafe 	bl	80007c8 <HAL_GetTick>
	CAN_Buffer_Write_Data(can_rx_buf[1]);
 80041cc:	f1a4 0610 	sub.w	r6, r4, #16
	can_rx_buf[1].timestamp = HAL_GetTick();
 80041d0:	f844 0c20 	str.w	r0, [r4, #-32]
	CAN_Buffer_Write_Data(can_rx_buf[1]);
 80041d4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80041d6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80041d8:	e896 0003 	ldmia.w	r6, {r0, r1}
 80041dc:	e885 0003 	stmia.w	r5, {r0, r1}
 80041e0:	3c20      	subs	r4, #32
 80041e2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80041e6:	f7fe fb4f 	bl	8002888 <CAN_Buffer_Write_Data>
	HAL_GPIO_WritePin(RX_LED_GPIO_Port, RX_LED_Pin, GPIO_PIN_SET);
 80041ea:	2201      	movs	r2, #1
 80041ec:	2108      	movs	r1, #8
 80041ee:	4804      	ldr	r0, [pc, #16]	; (8004200 <HAL_CAN_RxFifo1MsgPendingCallback+0x4c>)
}
 80041f0:	b006      	add	sp, #24
 80041f2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_GPIO_WritePin(RX_LED_GPIO_Port, RX_LED_Pin, GPIO_PIN_SET);
 80041f6:	f7fd b991 	b.w	800151c <HAL_GPIO_WritePin>
 80041fa:	bf00      	nop
 80041fc:	20000b10 	.word	0x20000b10
 8004200:	40010c00 	.word	0x40010c00

08004204 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004204:	b570      	push	{r4, r5, r6, lr}
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &can_rx_buf[0].header, can_rx_buf[0].data_byte);
 8004206:	4c11      	ldr	r4, [pc, #68]	; (800424c <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
{
 8004208:	b086      	sub	sp, #24
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &can_rx_buf[0].header, can_rx_buf[0].data_byte);
 800420a:	4623      	mov	r3, r4
 800420c:	f1a4 021c 	sub.w	r2, r4, #28
 8004210:	2100      	movs	r1, #0
 8004212:	f7fc fc93 	bl	8000b3c <HAL_CAN_GetRxMessage>
	can_rx_buf[0].timestamp = HAL_GetTick();
 8004216:	f7fc fad7 	bl	80007c8 <HAL_GetTick>
	CAN_Buffer_Write_Data(can_rx_buf[0]);
 800421a:	466d      	mov	r5, sp
	can_rx_buf[0].timestamp = HAL_GetTick();
 800421c:	f844 0c20 	str.w	r0, [r4, #-32]
 8004220:	f1a4 0620 	sub.w	r6, r4, #32
	CAN_Buffer_Write_Data(can_rx_buf[0]);
 8004224:	3c10      	subs	r4, #16
 8004226:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004228:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800422a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800422e:	e885 0003 	stmia.w	r5, {r0, r1}
 8004232:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8004236:	f7fe fb27 	bl	8002888 <CAN_Buffer_Write_Data>
	HAL_GPIO_WritePin(RX_LED_GPIO_Port, RX_LED_Pin, GPIO_PIN_SET);
 800423a:	2201      	movs	r2, #1
 800423c:	2108      	movs	r1, #8
 800423e:	4804      	ldr	r0, [pc, #16]	; (8004250 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
}
 8004240:	b006      	add	sp, #24
 8004242:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_GPIO_WritePin(RX_LED_GPIO_Port, RX_LED_Pin, GPIO_PIN_SET);
 8004246:	f7fd b969 	b.w	800151c <HAL_GPIO_WritePin>
 800424a:	bf00      	nop
 800424c:	20000ae8 	.word	0x20000ae8
 8004250:	40010c00 	.word	0x40010c00

08004254 <SystemClock_Config>:
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004254:	2228      	movs	r2, #40	; 0x28
{
 8004256:	b530      	push	{r4, r5, lr}
 8004258:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800425a:	eb0d 0002 	add.w	r0, sp, r2
 800425e:	2100      	movs	r1, #0
 8004260:	f000 fcbc 	bl	8004bdc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004264:	2214      	movs	r2, #20
 8004266:	2100      	movs	r1, #0
 8004268:	eb0d 0002 	add.w	r0, sp, r2
 800426c:	f000 fcb6 	bl	8004bdc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004270:	2210      	movs	r2, #16
 8004272:	2100      	movs	r1, #0
 8004274:	a801      	add	r0, sp, #4
 8004276:	f000 fcb1 	bl	8004bdc <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 800427a:	2305      	movs	r3, #5
 800427c:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800427e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8004282:	2401      	movs	r4, #1
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004284:	2502      	movs	r5, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004286:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004288:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800428a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800428e:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8004290:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8004292:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004294:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004296:	9511      	str	r5, [sp, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004298:	f7fd f950 	bl	800153c <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800429c:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800429e:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80042a2:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80042a4:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80042a6:	4629      	mov	r1, r5
 80042a8:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80042aa:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80042ac:	9208      	str	r2, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80042ae:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80042b0:	9506      	str	r5, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80042b2:	f7fd fb0b 	bl	80018cc <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80042b6:	f44f 7380 	mov.w	r3, #256	; 0x100
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80042ba:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80042bc:	9401      	str	r4, [sp, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80042be:	9302      	str	r3, [sp, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80042c0:	f7fd fbd6 	bl	8001a70 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 80042c4:	b015      	add	sp, #84	; 0x54
 80042c6:	bd30      	pop	{r4, r5, pc}

080042c8 <main>:
{
 80042c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	CAN_Buffer_Init();
 80042cc:	f7fe fad4 	bl	8002878 <CAN_Buffer_Init>
  huart_active = &huart3;
 80042d0:	4db2      	ldr	r5, [pc, #712]	; (800459c <main+0x2d4>)
  HAL_Init();
 80042d2:	f7fc fa5b 	bl	800078c <HAL_Init>
  huart_active = &huart3;
 80042d6:	4bb2      	ldr	r3, [pc, #712]	; (80045a0 <main+0x2d8>)
  huart_lin = &huart1;
 80042d8:	4ab2      	ldr	r2, [pc, #712]	; (80045a4 <main+0x2dc>)
  huart_active = &huart3;
 80042da:	601d      	str	r5, [r3, #0]
  huart_lin = &huart1;
 80042dc:	4bb2      	ldr	r3, [pc, #712]	; (80045a8 <main+0x2e0>)
  EEPROM_Read(&hspi2, EEPROM_SETINGS_ADDR, (uint8_t*)&eeprom_settings, sizeof(eeprom_settings));
 80042de:	4cb3      	ldr	r4, [pc, #716]	; (80045ac <main+0x2e4>)
  huart_lin = &huart1;
 80042e0:	601a      	str	r2, [r3, #0]
  SystemClock_Config();
 80042e2:	f7ff ffb7 	bl	8004254 <SystemClock_Config>
  MX_GPIO_Init();
 80042e6:	f7ff fe95 	bl	8004014 <MX_GPIO_Init>
  MX_DMA_Init();
 80042ea:	f7ff fd4d 	bl	8003d88 <MX_DMA_Init>
  MX_RTC_Init();
 80042ee:	f000 f98d 	bl	800460c <MX_RTC_Init>
  MX_USART3_UART_Init();
 80042f2:	f000 fad1 	bl	8004898 <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 80042f6:	f000 fab3 	bl	8004860 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80042fa:	f000 fa97 	bl	800482c <MX_USART1_UART_Init>
  MX_CAN_Init();
 80042fe:	f7ff fcb3 	bl	8003c68 <MX_CAN_Init>
  MX_SPI2_Init();
 8004302:	f000 f9b7 	bl	8004674 <MX_SPI2_Init>
  HAL_Delay(100);
 8004306:	2064      	movs	r0, #100	; 0x64
 8004308:	f7fc fa64 	bl	80007d4 <HAL_Delay>
  EEPROM_Write_disable(&hspi2, 1000);
 800430c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004310:	48a7      	ldr	r0, [pc, #668]	; (80045b0 <main+0x2e8>)
 8004312:	f7ff fd61 	bl	8003dd8 <EEPROM_Write_disable>
  EEPROM_Read(&hspi2, EEPROM_SETINGS_ADDR, (uint8_t*)&eeprom_settings, sizeof(eeprom_settings));
 8004316:	2364      	movs	r3, #100	; 0x64
 8004318:	4622      	mov	r2, r4
 800431a:	2100      	movs	r1, #0
 800431c:	48a4      	ldr	r0, [pc, #656]	; (80045b0 <main+0x2e8>)
 800431e:	f7ff fdb5 	bl	8003e8c <EEPROM_Read>
  if(eeprom_settings.version == 0xFFFF || eeprom_settings.version < EEPROM_VERSION) {eeprom_settings.version = EEPROM_VERSION; first = true;}
 8004322:	f64f 72fd 	movw	r2, #65533	; 0xfffd
 8004326:	8823      	ldrh	r3, [r4, #0]
  if(eeprom_settings.eeprom_size == 0xFFFF) {eeprom_settings.eeprom_size = EEPROM_SIZE; first = true;}
 8004328:	8861      	ldrh	r1, [r4, #2]
  if(eeprom_settings.version == 0xFFFF || eeprom_settings.version < EEPROM_VERSION) {eeprom_settings.version = EEPROM_VERSION; first = true;}
 800432a:	3b01      	subs	r3, #1
 800432c:	b29b      	uxth	r3, r3
 800432e:	4293      	cmp	r3, r2
 8004330:	bf88      	it	hi
 8004332:	2301      	movhi	r3, #1
  if(eeprom_settings.eeprom_size == 0xFFFF) {eeprom_settings.eeprom_size = EEPROM_SIZE; first = true;}
 8004334:	f64f 72ff 	movw	r2, #65535	; 0xffff
  boolean first = false;
 8004338:	bf94      	ite	ls
 800433a:	2300      	movls	r3, #0
  if(eeprom_settings.version == 0xFFFF || eeprom_settings.version < EEPROM_VERSION) {eeprom_settings.version = EEPROM_VERSION; first = true;}
 800433c:	8023      	strhhi	r3, [r4, #0]
  if(eeprom_settings.eeprom_size == 0xFFFF) {eeprom_settings.eeprom_size = EEPROM_SIZE; first = true;}
 800433e:	4291      	cmp	r1, r2
 8004340:	bf08      	it	eq
 8004342:	f44f 5300 	moveq.w	r3, #8192	; 0x2000
  if(eeprom_settings.number_of_busses == 0xFF) {eeprom_settings.number_of_busses = 4; first = true;}
 8004346:	7922      	ldrb	r2, [r4, #4]
  if(eeprom_settings.eeprom_size == 0xFFFF) {eeprom_settings.eeprom_size = EEPROM_SIZE; first = true;}
 8004348:	bf04      	itt	eq
 800434a:	8063      	strheq	r3, [r4, #2]
 800434c:	2301      	moveq	r3, #1
  if(eeprom_settings.number_of_busses == 0xFF) {eeprom_settings.number_of_busses = 4; first = true;}
 800434e:	2aff      	cmp	r2, #255	; 0xff
 8004350:	bf08      	it	eq
 8004352:	2304      	moveq	r3, #4
  if(eeprom_settings.start_address_csript == 0xFFFF) {eeprom_settings.start_address_csript = EEPROM_SCRIPT_ADDR; first = true;}
 8004354:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004358:	88e1      	ldrh	r1, [r4, #6]
  if(eeprom_settings.number_of_busses == 0xFF) {eeprom_settings.number_of_busses = 4; first = true;}
 800435a:	bf04      	itt	eq
 800435c:	7123      	strbeq	r3, [r4, #4]
 800435e:	2301      	moveq	r3, #1
  if(eeprom_settings.start_address_csript == 0xFFFF) {eeprom_settings.start_address_csript = EEPROM_SCRIPT_ADDR; first = true;}
 8004360:	4291      	cmp	r1, r2
 8004362:	bf08      	it	eq
 8004364:	f44f 7380 	moveq.w	r3, #256	; 0x100
  if(eeprom_settings.numBus == 0xFF) {eeprom_settings.numBus = 0; first = true;}
 8004368:	7a22      	ldrb	r2, [r4, #8]
  if(eeprom_settings.start_address_csript == 0xFFFF) {eeprom_settings.start_address_csript = EEPROM_SCRIPT_ADDR; first = true;}
 800436a:	bf04      	itt	eq
 800436c:	80e3      	strheq	r3, [r4, #6]
 800436e:	2301      	moveq	r3, #1
  if(eeprom_settings.numBus == 0xFF) {eeprom_settings.numBus = 0; first = true;}
 8004370:	2aff      	cmp	r2, #255	; 0xff
 8004372:	bf08      	it	eq
 8004374:	2300      	moveq	r3, #0
 8004376:	f04f 0100 	mov.w	r1, #0
 800437a:	bf08      	it	eq
 800437c:	7223      	strbeq	r3, [r4, #8]
	  if(eeprom_settings.CAN_Speed[i] == 0xFFFFFFFF) {eeprom_settings.CAN_Speed[i] = (i!=3) ? 500000 : 10417; first = true;}
 800437e:	f642 06b1 	movw	r6, #10417	; 0x28b1
  if(eeprom_settings.numBus == 0xFF) {eeprom_settings.numBus = 0; first = true;}
 8004382:	bf08      	it	eq
 8004384:	2301      	moveq	r3, #1
	  if(eeprom_settings.CAN_mode[i] == 0xFFFFFFFF) {eeprom_settings.CAN_mode[i] = CAN_MODE_SILENT; first = true;}
 8004386:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 800438a:	4a8a      	ldr	r2, [pc, #552]	; (80045b4 <main+0x2ec>)
	  if(eeprom_settings.CAN_Speed[i] == 0xFFFFFFFF) {eeprom_settings.CAN_Speed[i] = (i!=3) ? 500000 : 10417; first = true;}
 800438c:	f8df e268 	ldr.w	lr, [pc, #616]	; 80045f8 <main+0x330>
 8004390:	6810      	ldr	r0, [r2, #0]
 8004392:	3001      	adds	r0, #1
 8004394:	d105      	bne.n	80043a2 <main+0xda>
 8004396:	2903      	cmp	r1, #3
 8004398:	bf14      	ite	ne
 800439a:	4673      	movne	r3, lr
 800439c:	4633      	moveq	r3, r6
 800439e:	6013      	str	r3, [r2, #0]
 80043a0:	2301      	movs	r3, #1
	  if(eeprom_settings.CAN_mode[i] == 0xFFFFFFFF) {eeprom_settings.CAN_mode[i] = CAN_MODE_SILENT; first = true;}
 80043a2:	6a90      	ldr	r0, [r2, #40]	; 0x28
  for(int i=0; i<4;i++)
 80043a4:	3101      	adds	r1, #1
	  if(eeprom_settings.CAN_mode[i] == 0xFFFFFFFF) {eeprom_settings.CAN_mode[i] = CAN_MODE_SILENT; first = true;}
 80043a6:	3001      	adds	r0, #1
 80043a8:	bf04      	itt	eq
 80043aa:	6297      	streq	r7, [r2, #40]	; 0x28
 80043ac:	2301      	moveq	r3, #1
  for(int i=0; i<4;i++)
 80043ae:	2904      	cmp	r1, #4
 80043b0:	f102 0204 	add.w	r2, r2, #4
 80043b4:	d1ec      	bne.n	8004390 <main+0xc8>
  if(eeprom_settings.UART_Speed == 0xFFFF) {eeprom_settings.UART_Speed = 115200; first = true;}
 80043b6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80043ba:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80043bc:	4291      	cmp	r1, r2
 80043be:	d109      	bne.n	80043d4 <main+0x10c>
 80043c0:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80043c4:	65e3      	str	r3, [r4, #92]	; 0x5c
  if(first == true) EEPROM_Write(&hspi2, EEPROM_SETINGS_ADDR, (uint8_t*)&eeprom_settings, sizeof(eeprom_settings));
 80043c6:	2364      	movs	r3, #100	; 0x64
 80043c8:	4a78      	ldr	r2, [pc, #480]	; (80045ac <main+0x2e4>)
 80043ca:	2100      	movs	r1, #0
 80043cc:	4878      	ldr	r0, [pc, #480]	; (80045b0 <main+0x2e8>)
 80043ce:	f7ff fd95 	bl	8003efc <EEPROM_Write>
 80043d2:	e001      	b.n	80043d8 <main+0x110>
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d1f6      	bne.n	80043c6 <main+0xfe>
  if(HAL_GPIO_ReadPin(BOOT1_GPIO_Port, BOOT1_Pin) == 1)
 80043d8:	2104      	movs	r1, #4
 80043da:	4877      	ldr	r0, [pc, #476]	; (80045b8 <main+0x2f0>)
 80043dc:	f7fd f898 	bl	8001510 <HAL_GPIO_ReadPin>
 80043e0:	2801      	cmp	r0, #1
 80043e2:	f040 809f 	bne.w	8004524 <main+0x25c>
	  huart3.Init.BaudRate = 115200;
 80043e6:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  HAL_UART_Init(&huart3);
 80043ea:	486c      	ldr	r0, [pc, #432]	; (800459c <main+0x2d4>)
	  huart3.Init.BaudRate = (eeprom_settings.UART_Speed > 0 && eeprom_settings.UART_Speed < 10000000) ? eeprom_settings.UART_Speed : 115200;
 80043ec:	606b      	str	r3, [r5, #4]
  HAL_UART_Init(&huart3);
 80043ee:	f7fe f849 	bl	8002484 <HAL_UART_Init>
  Change_CAN_channel();
 80043f2:	f7fe fbad 	bl	8002b50 <Change_CAN_channel>
			HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80043f6:	4e71      	ldr	r6, [pc, #452]	; (80045bc <main+0x2f4>)
		if(Button_rutine(&button_var, HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin) == 1) == DOUBLE_CLICKED)
 80043f8:	4d6f      	ldr	r5, [pc, #444]	; (80045b8 <main+0x2f0>)
		if(HAL_GPIO_ReadPin(TX_LED_GPIO_Port, TX_LED_Pin) == GPIO_PIN_SET)
 80043fa:	4c71      	ldr	r4, [pc, #452]	; (80045c0 <main+0x2f8>)
	  if(USART3->SR & USART_SR_RXNE) // TODO     USART3
 80043fc:	4b71      	ldr	r3, [pc, #452]	; (80045c4 <main+0x2fc>)
 80043fe:	681a      	ldr	r2, [r3, #0]
 8004400:	0692      	lsls	r2, r2, #26
 8004402:	d511      	bpl.n	8004428 <main+0x160>
		  uart_rx_char = USART3->DR;
 8004404:	6858      	ldr	r0, [r3, #4]
 8004406:	4b70      	ldr	r3, [pc, #448]	; (80045c8 <main+0x300>)
 8004408:	b2c0      	uxtb	r0, r0
 800440a:	7018      	strb	r0, [r3, #0]
		  debug_buf[debug_pt++] = uart_rx_char;
 800440c:	4b6f      	ldr	r3, [pc, #444]	; (80045cc <main+0x304>)
 800440e:	4f70      	ldr	r7, [pc, #448]	; (80045d0 <main+0x308>)
 8004410:	6819      	ldr	r1, [r3, #0]
 8004412:	1c4a      	adds	r2, r1, #1
		  if(debug_pt == 1024) debug_pt = 0;
 8004414:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
		  debug_buf[debug_pt++] = uart_rx_char;
 8004418:	601a      	str	r2, [r3, #0]
		  if(debug_pt == 1024) debug_pt = 0;
 800441a:	bf08      	it	eq
 800441c:	2200      	moveq	r2, #0
		  debug_buf[debug_pt++] = uart_rx_char;
 800441e:	5478      	strb	r0, [r7, r1]
		  if(debug_pt == 1024) debug_pt = 0;
 8004420:	bf08      	it	eq
 8004422:	601a      	streq	r2, [r3, #0]
		  Check_Command(uart_rx_char);
 8004424:	f7ff f882 	bl	800352c <Check_Command>
		if(HAL_GetTick() - time_stamp_UART >= 20 && uart_busy == 0)
 8004428:	f7fc f9ce 	bl	80007c8 <HAL_GetTick>
 800442c:	f04f 0900 	mov.w	r9, #0
 8004430:	4f68      	ldr	r7, [pc, #416]	; (80045d4 <main+0x30c>)
 8004432:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004436:	1a80      	subs	r0, r0, r2
 8004438:	eb69 0103 	sbc.w	r1, r9, r3
 800443c:	2900      	cmp	r1, #0
 800443e:	bf08      	it	eq
 8004440:	2814      	cmpeq	r0, #20
 8004442:	d30a      	bcc.n	800445a <main+0x192>
 8004444:	4b64      	ldr	r3, [pc, #400]	; (80045d8 <main+0x310>)
 8004446:	781b      	ldrb	r3, [r3, #0]
 8004448:	f003 08ff 	and.w	r8, r3, #255	; 0xff
 800444c:	b92b      	cbnz	r3, 800445a <main+0x192>
			time_stamp_UART = HAL_GetTick();
 800444e:	f7fc f9bb 	bl	80007c8 <HAL_GetTick>
 8004452:	e887 0101 	stmia.w	r7, {r0, r8}
			UART_Check_Data_Ready();
 8004456:	f7ff fe6d 	bl	8004134 <UART_Check_Data_Ready>
		if(HAL_GetTick() - time_stamp_LED >= 500)
 800445a:	f7fc f9b5 	bl	80007c8 <HAL_GetTick>
 800445e:	f04f 0900 	mov.w	r9, #0
 8004462:	4f5e      	ldr	r7, [pc, #376]	; (80045dc <main+0x314>)
 8004464:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004468:	1a80      	subs	r0, r0, r2
 800446a:	eb69 0103 	sbc.w	r1, r9, r3
 800446e:	2900      	cmp	r1, #0
 8004470:	bf08      	it	eq
 8004472:	f5b0 7ffa 	cmpeq.w	r0, #500	; 0x1f4
 8004476:	d309      	bcc.n	800448c <main+0x1c4>
			time_stamp_LED = HAL_GetTick();
 8004478:	f7fc f9a6 	bl	80007c8 <HAL_GetTick>
 800447c:	2300      	movs	r3, #0
 800447e:	6038      	str	r0, [r7, #0]
			HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8004480:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004484:	4630      	mov	r0, r6
			time_stamp_LED = HAL_GetTick();
 8004486:	607b      	str	r3, [r7, #4]
			HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8004488:	f7fd f84d 	bl	8001526 <HAL_GPIO_TogglePin>
		if(Button_rutine(&button_var, HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin) == 1) == DOUBLE_CLICKED)
 800448c:	2102      	movs	r1, #2
 800448e:	4628      	mov	r0, r5
 8004490:	f7fd f83e 	bl	8001510 <HAL_GPIO_ReadPin>
 8004494:	1e43      	subs	r3, r0, #1
 8004496:	4259      	negs	r1, r3
 8004498:	4159      	adcs	r1, r3
 800449a:	4851      	ldr	r0, [pc, #324]	; (80045e0 <main+0x318>)
 800449c:	f7ff fb5a 	bl	8003b54 <Button_rutine>
 80044a0:	2805      	cmp	r0, #5
 80044a2:	d101      	bne.n	80044a8 <main+0x1e0>
			Next_CAN_channel();
 80044a4:	f7ff fb4a 	bl	8003b3c <Next_CAN_channel>
		if(HAL_GPIO_ReadPin(RX_LED_GPIO_Port, RX_LED_Pin) == GPIO_PIN_SET)
 80044a8:	2108      	movs	r1, #8
 80044aa:	4628      	mov	r0, r5
 80044ac:	f7fd f830 	bl	8001510 <HAL_GPIO_ReadPin>
 80044b0:	2801      	cmp	r0, #1
 80044b2:	d10b      	bne.n	80044cc <main+0x204>
			if(rx_led_z1 == 0)
 80044b4:	f8df 8144 	ldr.w	r8, [pc, #324]	; 80045fc <main+0x334>
 80044b8:	4f4a      	ldr	r7, [pc, #296]	; (80045e4 <main+0x31c>)
 80044ba:	f898 3000 	ldrb.w	r3, [r8]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d138      	bne.n	8004534 <main+0x26c>
				rx_led_z1 = 1;
 80044c2:	f888 0000 	strb.w	r0, [r8]
				rx_led_ts = HAL_GetTick();
 80044c6:	f7fc f97f 	bl	80007c8 <HAL_GetTick>
 80044ca:	6038      	str	r0, [r7, #0]
		if(HAL_GPIO_ReadPin(TX_LED_GPIO_Port, TX_LED_Pin) == GPIO_PIN_SET)
 80044cc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80044d0:	4620      	mov	r0, r4
 80044d2:	f7fd f81d 	bl	8001510 <HAL_GPIO_ReadPin>
 80044d6:	2801      	cmp	r0, #1
 80044d8:	d10a      	bne.n	80044f0 <main+0x228>
			if(tx_led_z1 == 0)
 80044da:	f8df 8124 	ldr.w	r8, [pc, #292]	; 8004600 <main+0x338>
 80044de:	4f42      	ldr	r7, [pc, #264]	; (80045e8 <main+0x320>)
 80044e0:	f898 3000 	ldrb.w	r3, [r8]
 80044e4:	bbab      	cbnz	r3, 8004552 <main+0x28a>
				tx_led_z1 = 1;
 80044e6:	f888 0000 	strb.w	r0, [r8]
				tx_led_ts = HAL_GetTick();
 80044ea:	f7fc f96d 	bl	80007c8 <HAL_GetTick>
 80044ee:	6038      	str	r0, [r7, #0]
		if(HAL_GPIO_ReadPin(ERROR_LED_GPIO_Port, ERROR_LED_Pin) == GPIO_PIN_SET)
 80044f0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80044f4:	4620      	mov	r0, r4
 80044f6:	f7fd f80b 	bl	8001510 <HAL_GPIO_ReadPin>
 80044fa:	2801      	cmp	r0, #1
 80044fc:	4680      	mov	r8, r0
 80044fe:	f47f af7d 	bne.w	80043fc <main+0x134>
			if(HAL_CAN_GetError(&hcan) == HAL_CAN_ERROR_BOF) break;
 8004502:	483a      	ldr	r0, [pc, #232]	; (80045ec <main+0x324>)
 8004504:	f7fc fcb9 	bl	8000e7a <HAL_CAN_GetError>
 8004508:	2804      	cmp	r0, #4
 800450a:	d043      	beq.n	8004594 <main+0x2cc>
			if(error_led_z1 == 0)
 800450c:	f8df 90f4 	ldr.w	r9, [pc, #244]	; 8004604 <main+0x33c>
 8004510:	4f37      	ldr	r7, [pc, #220]	; (80045f0 <main+0x328>)
 8004512:	f899 3000 	ldrb.w	r3, [r9]
 8004516:	bb63      	cbnz	r3, 8004572 <main+0x2aa>
				error_led_z1 = 1;
 8004518:	f889 8000 	strb.w	r8, [r9]
				error_led_ts = HAL_GetTick();
 800451c:	f7fc f954 	bl	80007c8 <HAL_GetTick>
 8004520:	6038      	str	r0, [r7, #0]
 8004522:	e76b      	b.n	80043fc <main+0x134>
	  huart3.Init.BaudRate = (eeprom_settings.UART_Speed > 0 && eeprom_settings.UART_Speed < 10000000) ? eeprom_settings.UART_Speed : 115200;
 8004524:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004526:	4a33      	ldr	r2, [pc, #204]	; (80045f4 <main+0x32c>)
 8004528:	1e59      	subs	r1, r3, #1
 800452a:	4291      	cmp	r1, r2
 800452c:	bf88      	it	hi
 800452e:	f44f 33e1 	movhi.w	r3, #115200	; 0x1c200
 8004532:	e75a      	b.n	80043ea <main+0x122>
			else if(HAL_GetTick() - rx_led_ts > 3)
 8004534:	f7fc f948 	bl	80007c8 <HAL_GetTick>
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	1ac0      	subs	r0, r0, r3
 800453c:	2803      	cmp	r0, #3
 800453e:	d9c5      	bls.n	80044cc <main+0x204>
				HAL_GPIO_WritePin(RX_LED_GPIO_Port, RX_LED_Pin, GPIO_PIN_RESET);
 8004540:	2200      	movs	r2, #0
 8004542:	2108      	movs	r1, #8
 8004544:	4628      	mov	r0, r5
 8004546:	f7fc ffe9 	bl	800151c <HAL_GPIO_WritePin>
				rx_led_z1 = 0;
 800454a:	2300      	movs	r3, #0
 800454c:	f888 3000 	strb.w	r3, [r8]
 8004550:	e7b9      	b.n	80044c6 <main+0x1fe>
			else if(HAL_GetTick() - tx_led_ts > 3)
 8004552:	f7fc f939 	bl	80007c8 <HAL_GetTick>
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	1ac0      	subs	r0, r0, r3
 800455a:	2803      	cmp	r0, #3
 800455c:	d9c8      	bls.n	80044f0 <main+0x228>
				HAL_GPIO_WritePin(TX_LED_GPIO_Port, TX_LED_Pin, GPIO_PIN_RESET);
 800455e:	2200      	movs	r2, #0
 8004560:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004564:	4620      	mov	r0, r4
 8004566:	f7fc ffd9 	bl	800151c <HAL_GPIO_WritePin>
				tx_led_z1 = 0;
 800456a:	2300      	movs	r3, #0
 800456c:	f888 3000 	strb.w	r3, [r8]
 8004570:	e7be      	b.n	80044f0 <main+0x228>
			else if(HAL_GetTick() - error_led_ts > 100)
 8004572:	f7fc f929 	bl	80007c8 <HAL_GetTick>
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	1ac0      	subs	r0, r0, r3
 800457a:	2864      	cmp	r0, #100	; 0x64
 800457c:	f67f af3e 	bls.w	80043fc <main+0x134>
				HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, GPIO_PIN_RESET);
 8004580:	2200      	movs	r2, #0
 8004582:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004586:	4620      	mov	r0, r4
 8004588:	f7fc ffc8 	bl	800151c <HAL_GPIO_WritePin>
				error_led_z1 = 0;
 800458c:	2300      	movs	r3, #0
 800458e:	f889 3000 	strb.w	r3, [r9]
 8004592:	e733      	b.n	80043fc <main+0x134>
}
 8004594:	2000      	movs	r0, #0
 8004596:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800459a:	bf00      	nop
 800459c:	20001a90 	.word	0x20001a90
 80045a0:	2000199c 	.word	0x2000199c
 80045a4:	20001b9c 	.word	0x20001b9c
 80045a8:	200019a0 	.word	0x200019a0
 80045ac:	20000a38 	.word	0x20000a38
 80045b0:	20001a38 	.word	0x20001a38
 80045b4:	20000a44 	.word	0x20000a44
 80045b8:	40010c00 	.word	0x40010c00
 80045bc:	40011000 	.word	0x40011000
 80045c0:	40010800 	.word	0x40010800
 80045c4:	40004800 	.word	0x40004800
 80045c8:	20001910 	.word	0x20001910
 80045cc:	20000048 	.word	0x20000048
 80045d0:	2000104c 	.word	0x2000104c
 80045d4:	20000068 	.word	0x20000068
 80045d8:	20000076 	.word	0x20000076
 80045dc:	20000060 	.word	0x20000060
 80045e0:	20001994 	.word	0x20001994
 80045e4:	20000054 	.word	0x20000054
 80045e8:	20000070 	.word	0x20000070
 80045ec:	20000a9c 	.word	0x20000a9c
 80045f0:	2000004c 	.word	0x2000004c
 80045f4:	0098967e 	.word	0x0098967e
 80045f8:	0007a120 	.word	0x0007a120
 80045fc:	20000058 	.word	0x20000058
 8004600:	20000074 	.word	0x20000074
 8004604:	20000050 	.word	0x20000050

08004608 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004608:	4770      	bx	lr
	...

0800460c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 800460c:	b508      	push	{r3, lr}

  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 800460e:	f04f 32ff 	mov.w	r2, #4294967295
 8004612:	f44f 7380 	mov.w	r3, #256	; 0x100
  hrtc.Instance = RTC;
 8004616:	4806      	ldr	r0, [pc, #24]	; (8004630 <MX_RTC_Init+0x24>)
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8004618:	4906      	ldr	r1, [pc, #24]	; (8004634 <MX_RTC_Init+0x28>)
 800461a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800461e:	f7fd fb5f 	bl	8001ce0 <HAL_RTC_Init>
 8004622:	b118      	cbz	r0, 800462c <MX_RTC_Init+0x20>
  {
    Error_Handler();
  }

}
 8004624:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004628:	f7ff bfee 	b.w	8004608 <Error_Handler>
 800462c:	bd08      	pop	{r3, pc}
 800462e:	bf00      	nop
 8004630:	20001a24 	.word	0x20001a24
 8004634:	40002800 	.word	0x40002800

08004638 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8004638:	b507      	push	{r0, r1, r2, lr}

  if(rtcHandle->Instance==RTC)
 800463a:	4b0b      	ldr	r3, [pc, #44]	; (8004668 <HAL_RTC_MspInit+0x30>)
 800463c:	6802      	ldr	r2, [r0, #0]
 800463e:	429a      	cmp	r2, r3
 8004640:	d10e      	bne.n	8004660 <HAL_RTC_MspInit+0x28>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8004642:	f7fc ff75 	bl	8001530 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8004646:	4b09      	ldr	r3, [pc, #36]	; (800466c <HAL_RTC_MspInit+0x34>)
 8004648:	69da      	ldr	r2, [r3, #28]
 800464a:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800464e:	61da      	str	r2, [r3, #28]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004650:	2201      	movs	r2, #1
    __HAL_RCC_BKP_CLK_ENABLE();
 8004652:	69db      	ldr	r3, [r3, #28]
 8004654:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004658:	9301      	str	r3, [sp, #4]
 800465a:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_RTC_ENABLE();
 800465c:	4b04      	ldr	r3, [pc, #16]	; (8004670 <HAL_RTC_MspInit+0x38>)
 800465e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8004660:	b003      	add	sp, #12
 8004662:	f85d fb04 	ldr.w	pc, [sp], #4
 8004666:	bf00      	nop
 8004668:	40002800 	.word	0x40002800
 800466c:	40021000 	.word	0x40021000
 8004670:	4242043c 	.word	0x4242043c

08004674 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8004674:	b508      	push	{r3, lr}

  hspi2.Instance = SPI2;
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8004676:	f44f 7e82 	mov.w	lr, #260	; 0x104
  hspi2.Instance = SPI2;
 800467a:	480d      	ldr	r0, [pc, #52]	; (80046b0 <MX_SPI2_Init+0x3c>)
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800467c:	4b0d      	ldr	r3, [pc, #52]	; (80046b4 <MX_SPI2_Init+0x40>)
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800467e:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8004682:	e880 4008 	stmia.w	r0, {r3, lr}
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8004686:	2300      	movs	r3, #0
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8004688:	6182      	str	r2, [r0, #24]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800468a:	6083      	str	r3, [r0, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800468c:	60c3      	str	r3, [r0, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800468e:	6103      	str	r3, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004690:	6143      	str	r3, [r0, #20]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8004692:	2228      	movs	r2, #40	; 0x28
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004694:	6203      	str	r3, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8004696:	6243      	str	r3, [r0, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004698:	6283      	str	r3, [r0, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800469a:	230a      	movs	r3, #10
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800469c:	61c2      	str	r2, [r0, #28]
  hspi2.Init.CRCPolynomial = 10;
 800469e:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80046a0:	f7fd fe0a 	bl	80022b8 <HAL_SPI_Init>
 80046a4:	b118      	cbz	r0, 80046ae <MX_SPI2_Init+0x3a>
  {
    Error_Handler();
  }

}
 80046a6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80046aa:	f7ff bfad 	b.w	8004608 <Error_Handler>
 80046ae:	bd08      	pop	{r3, pc}
 80046b0:	20001a38 	.word	0x20001a38
 80046b4:	40003800 	.word	0x40003800

080046b8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80046b8:	b510      	push	{r4, lr}
 80046ba:	4604      	mov	r4, r0
 80046bc:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046be:	2210      	movs	r2, #16
 80046c0:	2100      	movs	r1, #0
 80046c2:	a802      	add	r0, sp, #8
 80046c4:	f000 fa8a 	bl	8004bdc <memset>
  if(spiHandle->Instance==SPI2)
 80046c8:	6822      	ldr	r2, [r4, #0]
 80046ca:	4b17      	ldr	r3, [pc, #92]	; (8004728 <HAL_SPI_MspInit+0x70>)
 80046cc:	429a      	cmp	r2, r3
 80046ce:	d128      	bne.n	8004722 <HAL_SPI_MspInit+0x6a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80046d0:	f503 33ec 	add.w	r3, r3, #120832	; 0x1d800
 80046d4:	69da      	ldr	r2, [r3, #28]
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046d6:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI2_CLK_ENABLE();
 80046d8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80046dc:	61da      	str	r2, [r3, #28]
 80046de:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046e0:	4812      	ldr	r0, [pc, #72]	; (800472c <HAL_SPI_MspInit+0x74>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 80046e2:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80046e6:	9200      	str	r2, [sp, #0]
 80046e8:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80046ea:	699a      	ldr	r2, [r3, #24]
 80046ec:	f042 0208 	orr.w	r2, r2, #8
 80046f0:	619a      	str	r2, [r3, #24]
 80046f2:	699b      	ldr	r3, [r3, #24]
 80046f4:	f003 0308 	and.w	r3, r3, #8
 80046f8:	9301      	str	r3, [sp, #4]
 80046fa:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80046fc:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8004700:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004702:	2302      	movs	r3, #2
 8004704:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004706:	2303      	movs	r3, #3
 8004708:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800470a:	f7fc fdb1 	bl	8001270 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800470e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004712:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004714:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004716:	a902      	add	r1, sp, #8
 8004718:	4804      	ldr	r0, [pc, #16]	; (800472c <HAL_SPI_MspInit+0x74>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800471a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800471c:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800471e:	f7fc fda7 	bl	8001270 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8004722:	b006      	add	sp, #24
 8004724:	bd10      	pop	{r4, pc}
 8004726:	bf00      	nop
 8004728:	40003800 	.word	0x40003800
 800472c:	40010c00 	.word	0x40010c00

08004730 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8004730:	4b0e      	ldr	r3, [pc, #56]	; (800476c <HAL_MspInit+0x3c>)
{
 8004732:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8004734:	699a      	ldr	r2, [r3, #24]
 8004736:	f042 0201 	orr.w	r2, r2, #1
 800473a:	619a      	str	r2, [r3, #24]
 800473c:	699a      	ldr	r2, [r3, #24]
 800473e:	f002 0201 	and.w	r2, r2, #1
 8004742:	9200      	str	r2, [sp, #0]
 8004744:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004746:	69da      	ldr	r2, [r3, #28]
 8004748:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800474c:	61da      	str	r2, [r3, #28]
 800474e:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8004750:	4a07      	ldr	r2, [pc, #28]	; (8004770 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8004752:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004756:	9301      	str	r3, [sp, #4]
 8004758:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800475a:	6853      	ldr	r3, [r2, #4]
 800475c:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8004760:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004764:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004766:	b002      	add	sp, #8
 8004768:	4770      	bx	lr
 800476a:	bf00      	nop
 800476c:	40021000 	.word	0x40021000
 8004770:	40010000 	.word	0x40010000

08004774 <NMI_Handler>:
 8004774:	4770      	bx	lr

08004776 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004776:	e7fe      	b.n	8004776 <HardFault_Handler>

08004778 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004778:	e7fe      	b.n	8004778 <MemManage_Handler>

0800477a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800477a:	e7fe      	b.n	800477a <BusFault_Handler>

0800477c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800477c:	e7fe      	b.n	800477c <UsageFault_Handler>

0800477e <SVC_Handler>:
 800477e:	4770      	bx	lr

08004780 <DebugMon_Handler>:
 8004780:	4770      	bx	lr

08004782 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004782:	4770      	bx	lr

08004784 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004784:	f7fc b814 	b.w	80007b0 <HAL_IncTick>

08004788 <DMA1_Channel2_IRQHandler>:
void DMA1_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8004788:	4801      	ldr	r0, [pc, #4]	; (8004790 <DMA1_Channel2_IRQHandler+0x8>)
 800478a:	f7fc bcdd 	b.w	8001148 <HAL_DMA_IRQHandler>
 800478e:	bf00      	nop
 8004790:	20001ad0 	.word	0x20001ad0

08004794 <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8004794:	4801      	ldr	r0, [pc, #4]	; (800479c <DMA1_Channel4_IRQHandler+0x8>)
 8004796:	f7fc bcd7 	b.w	8001148 <HAL_DMA_IRQHandler>
 800479a:	bf00      	nop
 800479c:	20001b14 	.word	0x20001b14

080047a0 <DMA1_Channel7_IRQHandler>:
void DMA1_Channel7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80047a0:	4801      	ldr	r0, [pc, #4]	; (80047a8 <DMA1_Channel7_IRQHandler+0x8>)
 80047a2:	f7fc bcd1 	b.w	8001148 <HAL_DMA_IRQHandler>
 80047a6:	bf00      	nop
 80047a8:	20001b58 	.word	0x20001b58

080047ac <USB_LP_CAN1_RX0_IRQHandler>:
void USB_LP_CAN1_RX0_IRQHandler(void)
{
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80047ac:	4801      	ldr	r0, [pc, #4]	; (80047b4 <USB_LP_CAN1_RX0_IRQHandler+0x8>)
 80047ae:	f7fc ba53 	b.w	8000c58 <HAL_CAN_IRQHandler>
 80047b2:	bf00      	nop
 80047b4:	20000a9c 	.word	0x20000a9c

080047b8 <USB_HP_CAN1_TX_IRQHandler>:
 80047b8:	f7ff bff8 	b.w	80047ac <USB_LP_CAN1_RX0_IRQHandler>

080047bc <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80047bc:	4801      	ldr	r0, [pc, #4]	; (80047c4 <USART1_IRQHandler+0x8>)
 80047be:	f7fd bf99 	b.w	80026f4 <HAL_UART_IRQHandler>
 80047c2:	bf00      	nop
 80047c4:	20001b9c 	.word	0x20001b9c

080047c8 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80047c8:	4801      	ldr	r0, [pc, #4]	; (80047d0 <USART2_IRQHandler+0x8>)
 80047ca:	f7fd bf93 	b.w	80026f4 <HAL_UART_IRQHandler>
 80047ce:	bf00      	nop
 80047d0:	20001bdc 	.word	0x20001bdc

080047d4 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80047d4:	4801      	ldr	r0, [pc, #4]	; (80047dc <USART3_IRQHandler+0x8>)
 80047d6:	f7fd bf8d 	b.w	80026f4 <HAL_UART_IRQHandler>
 80047da:	bf00      	nop
 80047dc:	20001a90 	.word	0x20001a90

080047e0 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80047e0:	4b0f      	ldr	r3, [pc, #60]	; (8004820 <SystemInit+0x40>)
 80047e2:	681a      	ldr	r2, [r3, #0]
 80047e4:	f042 0201 	orr.w	r2, r2, #1
 80047e8:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80047ea:	6859      	ldr	r1, [r3, #4]
 80047ec:	4a0d      	ldr	r2, [pc, #52]	; (8004824 <SystemInit+0x44>)
 80047ee:	400a      	ands	r2, r1
 80047f0:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80047f2:	681a      	ldr	r2, [r3, #0]
 80047f4:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80047f8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80047fc:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004804:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8004806:	685a      	ldr	r2, [r3, #4]
 8004808:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 800480c:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800480e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8004812:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8004814:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004818:	4b03      	ldr	r3, [pc, #12]	; (8004828 <SystemInit+0x48>)
 800481a:	609a      	str	r2, [r3, #8]
 800481c:	4770      	bx	lr
 800481e:	bf00      	nop
 8004820:	40021000 	.word	0x40021000
 8004824:	f8ff0000 	.word	0xf8ff0000
 8004828:	e000ed00 	.word	0xe000ed00

0800482c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800482c:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
  huart1.Init.BaudRate = 9600;
 800482e:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  huart1.Instance = USART1;
 8004832:	4809      	ldr	r0, [pc, #36]	; (8004858 <MX_USART1_UART_Init+0x2c>)
  huart1.Init.BaudRate = 9600;
 8004834:	4909      	ldr	r1, [pc, #36]	; (800485c <MX_USART1_UART_Init+0x30>)
 8004836:	e880 000a 	stmia.w	r0, {r1, r3}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800483a:	2100      	movs	r1, #0
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 800483c:	230c      	movs	r3, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800483e:	6081      	str	r1, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004840:	60c1      	str	r1, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004842:	6101      	str	r1, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004844:	6143      	str	r3, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004846:	6181      	str	r1, [r0, #24]
  if (HAL_LIN_Init(&huart1, UART_LINBREAKDETECTLENGTH_10B) != HAL_OK)
 8004848:	f7fd fe4a 	bl	80024e0 <HAL_LIN_Init>
 800484c:	b118      	cbz	r0, 8004856 <MX_USART1_UART_Init+0x2a>
  {
    Error_Handler();
  }

}
 800484e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004852:	f7ff bed9 	b.w	8004608 <Error_Handler>
 8004856:	bd08      	pop	{r3, pc}
 8004858:	20001b9c 	.word	0x20001b9c
 800485c:	40013800 	.word	0x40013800

08004860 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004860:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
  huart2.Init.BaudRate = 115200;
 8004862:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
  huart2.Instance = USART2;
 8004866:	480a      	ldr	r0, [pc, #40]	; (8004890 <MX_USART2_UART_Init+0x30>)
  huart2.Init.BaudRate = 115200;
 8004868:	4b0a      	ldr	r3, [pc, #40]	; (8004894 <MX_USART2_UART_Init+0x34>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 800486a:	220c      	movs	r2, #12
  huart2.Init.BaudRate = 115200;
 800486c:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004870:	2300      	movs	r3, #0
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004872:	6142      	str	r2, [r0, #20]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004874:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004876:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004878:	6103      	str	r3, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800487a:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800487c:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800487e:	f7fd fe01 	bl	8002484 <HAL_UART_Init>
 8004882:	b118      	cbz	r0, 800488c <MX_USART2_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8004884:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004888:	f7ff bebe 	b.w	8004608 <Error_Handler>
 800488c:	bd08      	pop	{r3, pc}
 800488e:	bf00      	nop
 8004890:	20001bdc 	.word	0x20001bdc
 8004894:	40004400 	.word	0x40004400

08004898 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8004898:	b508      	push	{r3, lr}

  huart3.Instance = USART3;
  huart3.Init.BaudRate = 115200;
 800489a:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
  huart3.Instance = USART3;
 800489e:	480a      	ldr	r0, [pc, #40]	; (80048c8 <MX_USART3_UART_Init+0x30>)
  huart3.Init.BaudRate = 115200;
 80048a0:	4b0a      	ldr	r3, [pc, #40]	; (80048cc <MX_USART3_UART_Init+0x34>)
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 80048a2:	220c      	movs	r2, #12
  huart3.Init.BaudRate = 115200;
 80048a4:	e880 4008 	stmia.w	r0, {r3, lr}
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80048a8:	2300      	movs	r3, #0
  huart3.Init.Mode = UART_MODE_TX_RX;
 80048aa:	6142      	str	r2, [r0, #20]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80048ac:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80048ae:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80048b0:	6103      	str	r3, [r0, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80048b2:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80048b4:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80048b6:	f7fd fde5 	bl	8002484 <HAL_UART_Init>
 80048ba:	b118      	cbz	r0, 80048c4 <MX_USART3_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 80048bc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80048c0:	f7ff bea2 	b.w	8004608 <Error_Handler>
 80048c4:	bd08      	pop	{r3, pc}
 80048c6:	bf00      	nop
 80048c8:	20001a90 	.word	0x20001a90
 80048cc:	40004800 	.word	0x40004800

080048d0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80048d0:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048d2:	2710      	movs	r7, #16
{
 80048d4:	4605      	mov	r5, r0
 80048d6:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048d8:	463a      	mov	r2, r7
 80048da:	2100      	movs	r1, #0
 80048dc:	a806      	add	r0, sp, #24
 80048de:	f000 f97d 	bl	8004bdc <memset>
  if(uartHandle->Instance==USART1)
 80048e2:	682b      	ldr	r3, [r5, #0]
 80048e4:	4a67      	ldr	r2, [pc, #412]	; (8004a84 <HAL_UART_MspInit+0x1b4>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d144      	bne.n	8004974 <HAL_UART_MspInit+0xa4>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80048ea:	4b67      	ldr	r3, [pc, #412]	; (8004a88 <HAL_UART_MspInit+0x1b8>)
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = LIN_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(LIN_TX_GPIO_Port, &GPIO_InitStruct);
 80048ec:	a906      	add	r1, sp, #24
    __HAL_RCC_USART1_CLK_ENABLE();
 80048ee:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(LIN_TX_GPIO_Port, &GPIO_InitStruct);
 80048f0:	4866      	ldr	r0, [pc, #408]	; (8004a8c <HAL_UART_MspInit+0x1bc>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80048f2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80048f6:	619a      	str	r2, [r3, #24]
 80048f8:	699a      	ldr	r2, [r3, #24]

    GPIO_InitStruct.Pin = LIN_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80048fa:	2600      	movs	r6, #0
    __HAL_RCC_USART1_CLK_ENABLE();
 80048fc:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8004900:	9200      	str	r2, [sp, #0]
 8004902:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004904:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(LIN_RX_GPIO_Port, &GPIO_InitStruct);

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8004906:	4c62      	ldr	r4, [pc, #392]	; (8004a90 <HAL_UART_MspInit+0x1c0>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004908:	f042 0204 	orr.w	r2, r2, #4
 800490c:	619a      	str	r2, [r3, #24]
 800490e:	699b      	ldr	r3, [r3, #24]
 8004910:	f003 0304 	and.w	r3, r3, #4
 8004914:	9301      	str	r3, [sp, #4]
 8004916:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = LIN_TX_Pin;
 8004918:	f44f 7300 	mov.w	r3, #512	; 0x200
 800491c:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800491e:	2302      	movs	r3, #2
 8004920:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004922:	2303      	movs	r3, #3
 8004924:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(LIN_TX_GPIO_Port, &GPIO_InitStruct);
 8004926:	f7fc fca3 	bl	8001270 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LIN_RX_Pin;
 800492a:	f44f 6380 	mov.w	r3, #1024	; 0x400
    HAL_GPIO_Init(LIN_RX_GPIO_Port, &GPIO_InitStruct);
 800492e:	4857      	ldr	r0, [pc, #348]	; (8004a8c <HAL_UART_MspInit+0x1bc>)
 8004930:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = LIN_RX_Pin;
 8004932:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004934:	9607      	str	r6, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004936:	9608      	str	r6, [sp, #32]
    HAL_GPIO_Init(LIN_RX_GPIO_Port, &GPIO_InitStruct);
 8004938:	f7fc fc9a 	bl	8001270 <HAL_GPIO_Init>
    hdma_usart1_tx.Instance = DMA1_Channel4;
 800493c:	4b55      	ldr	r3, [pc, #340]	; (8004a94 <HAL_UART_MspInit+0x1c4>)
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800493e:	4620      	mov	r0, r4
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004940:	e884 0088 	stmia.w	r4, {r3, r7}
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004944:	2380      	movs	r3, #128	; 0x80
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004946:	60a6      	str	r6, [r4, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004948:	60e3      	str	r3, [r4, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800494a:	6126      	str	r6, [r4, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800494c:	6166      	str	r6, [r4, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800494e:	61a6      	str	r6, [r4, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004950:	61e6      	str	r6, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8004952:	f7fc fb19 	bl	8000f88 <HAL_DMA_Init>
 8004956:	b108      	cbz	r0, 800495c <HAL_UART_MspInit+0x8c>
    {
      Error_Handler();
 8004958:	f7ff fe56 	bl	8004608 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800495c:	2200      	movs	r2, #0
 800495e:	2025      	movs	r0, #37	; 0x25
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8004960:	632c      	str	r4, [r5, #48]	; 0x30
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004962:	4611      	mov	r1, r2
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8004964:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004966:	f7fc faab 	bl	8000ec0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800496a:	2025      	movs	r0, #37	; 0x25

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800496c:	f7fc fadc 	bl	8000f28 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8004970:	b00b      	add	sp, #44	; 0x2c
 8004972:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if(uartHandle->Instance==USART2)
 8004974:	4a48      	ldr	r2, [pc, #288]	; (8004a98 <HAL_UART_MspInit+0x1c8>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d13f      	bne.n	80049fa <HAL_UART_MspInit+0x12a>
    __HAL_RCC_USART2_CLK_ENABLE();
 800497a:	4b43      	ldr	r3, [pc, #268]	; (8004a88 <HAL_UART_MspInit+0x1b8>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800497c:	a906      	add	r1, sp, #24
    __HAL_RCC_USART2_CLK_ENABLE();
 800497e:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004980:	4842      	ldr	r0, [pc, #264]	; (8004a8c <HAL_UART_MspInit+0x1bc>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8004982:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004986:	61da      	str	r2, [r3, #28]
 8004988:	69da      	ldr	r2, [r3, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800498a:	2600      	movs	r6, #0
    __HAL_RCC_USART2_CLK_ENABLE();
 800498c:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8004990:	9202      	str	r2, [sp, #8]
 8004992:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004994:	699a      	ldr	r2, [r3, #24]
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8004996:	4c41      	ldr	r4, [pc, #260]	; (8004a9c <HAL_UART_MspInit+0x1cc>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004998:	f042 0204 	orr.w	r2, r2, #4
 800499c:	619a      	str	r2, [r3, #24]
 800499e:	699b      	ldr	r3, [r3, #24]
 80049a0:	f003 0304 	and.w	r3, r3, #4
 80049a4:	9303      	str	r3, [sp, #12]
 80049a6:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80049a8:	2304      	movs	r3, #4
 80049aa:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049ac:	2302      	movs	r3, #2
 80049ae:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80049b0:	2303      	movs	r3, #3
 80049b2:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049b4:	f7fc fc5c 	bl	8001270 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80049b8:	2308      	movs	r3, #8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049ba:	4834      	ldr	r0, [pc, #208]	; (8004a8c <HAL_UART_MspInit+0x1bc>)
 80049bc:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80049be:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80049c0:	9607      	str	r6, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049c2:	9608      	str	r6, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049c4:	f7fc fc54 	bl	8001270 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Channel7;
 80049c8:	4b35      	ldr	r3, [pc, #212]	; (8004aa0 <HAL_UART_MspInit+0x1d0>)
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80049ca:	4620      	mov	r0, r4
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80049cc:	e884 0088 	stmia.w	r4, {r3, r7}
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80049d0:	2380      	movs	r3, #128	; 0x80
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80049d2:	60a6      	str	r6, [r4, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80049d4:	60e3      	str	r3, [r4, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80049d6:	6126      	str	r6, [r4, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80049d8:	6166      	str	r6, [r4, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80049da:	61a6      	str	r6, [r4, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80049dc:	61e6      	str	r6, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80049de:	f7fc fad3 	bl	8000f88 <HAL_DMA_Init>
 80049e2:	b108      	cbz	r0, 80049e8 <HAL_UART_MspInit+0x118>
      Error_Handler();
 80049e4:	f7ff fe10 	bl	8004608 <Error_Handler>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80049e8:	2200      	movs	r2, #0
 80049ea:	2026      	movs	r0, #38	; 0x26
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80049ec:	632c      	str	r4, [r5, #48]	; 0x30
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80049ee:	4611      	mov	r1, r2
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80049f0:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80049f2:	f7fc fa65 	bl	8000ec0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80049f6:	2026      	movs	r0, #38	; 0x26
 80049f8:	e7b8      	b.n	800496c <HAL_UART_MspInit+0x9c>
  else if(uartHandle->Instance==USART3)
 80049fa:	4a2a      	ldr	r2, [pc, #168]	; (8004aa4 <HAL_UART_MspInit+0x1d4>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d1b7      	bne.n	8004970 <HAL_UART_MspInit+0xa0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004a00:	4b21      	ldr	r3, [pc, #132]	; (8004a88 <HAL_UART_MspInit+0x1b8>)
    HAL_GPIO_Init(USART3_TX_GPIO_Port, &GPIO_InitStruct);
 8004a02:	a906      	add	r1, sp, #24
    __HAL_RCC_USART3_CLK_ENABLE();
 8004a04:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(USART3_TX_GPIO_Port, &GPIO_InitStruct);
 8004a06:	4828      	ldr	r0, [pc, #160]	; (8004aa8 <HAL_UART_MspInit+0x1d8>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8004a08:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004a0c:	61da      	str	r2, [r3, #28]
 8004a0e:	69da      	ldr	r2, [r3, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004a10:	2600      	movs	r6, #0
    __HAL_RCC_USART3_CLK_ENABLE();
 8004a12:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8004a16:	9204      	str	r2, [sp, #16]
 8004a18:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a1a:	699a      	ldr	r2, [r3, #24]
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8004a1c:	4c23      	ldr	r4, [pc, #140]	; (8004aac <HAL_UART_MspInit+0x1dc>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a1e:	f042 0208 	orr.w	r2, r2, #8
 8004a22:	619a      	str	r2, [r3, #24]
 8004a24:	699b      	ldr	r3, [r3, #24]
 8004a26:	f003 0308 	and.w	r3, r3, #8
 8004a2a:	9305      	str	r3, [sp, #20]
 8004a2c:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = USART3_TX_Pin;
 8004a2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004a32:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a34:	2302      	movs	r3, #2
 8004a36:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004a38:	2303      	movs	r3, #3
 8004a3a:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(USART3_TX_GPIO_Port, &GPIO_InitStruct);
 8004a3c:	f7fc fc18 	bl	8001270 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USART3_RX_Pin;
 8004a40:	f44f 6300 	mov.w	r3, #2048	; 0x800
    HAL_GPIO_Init(USART3_RX_GPIO_Port, &GPIO_InitStruct);
 8004a44:	4818      	ldr	r0, [pc, #96]	; (8004aa8 <HAL_UART_MspInit+0x1d8>)
 8004a46:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = USART3_RX_Pin;
 8004a48:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004a4a:	9607      	str	r6, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a4c:	9608      	str	r6, [sp, #32]
    HAL_GPIO_Init(USART3_RX_GPIO_Port, &GPIO_InitStruct);
 8004a4e:	f7fc fc0f 	bl	8001270 <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8004a52:	4b17      	ldr	r3, [pc, #92]	; (8004ab0 <HAL_UART_MspInit+0x1e0>)
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8004a54:	4620      	mov	r0, r4
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004a56:	e884 0088 	stmia.w	r4, {r3, r7}
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004a5a:	2380      	movs	r3, #128	; 0x80
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004a5c:	60a6      	str	r6, [r4, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004a5e:	60e3      	str	r3, [r4, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004a60:	6126      	str	r6, [r4, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004a62:	6166      	str	r6, [r4, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8004a64:	61a6      	str	r6, [r4, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004a66:	61e6      	str	r6, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8004a68:	f7fc fa8e 	bl	8000f88 <HAL_DMA_Init>
 8004a6c:	b108      	cbz	r0, 8004a72 <HAL_UART_MspInit+0x1a2>
      Error_Handler();
 8004a6e:	f7ff fdcb 	bl	8004608 <Error_Handler>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8004a72:	2200      	movs	r2, #0
 8004a74:	2027      	movs	r0, #39	; 0x27
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8004a76:	632c      	str	r4, [r5, #48]	; 0x30
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8004a78:	4611      	mov	r1, r2
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8004a7a:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8004a7c:	f7fc fa20 	bl	8000ec0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004a80:	2027      	movs	r0, #39	; 0x27
 8004a82:	e773      	b.n	800496c <HAL_UART_MspInit+0x9c>
 8004a84:	40013800 	.word	0x40013800
 8004a88:	40021000 	.word	0x40021000
 8004a8c:	40010800 	.word	0x40010800
 8004a90:	20001b14 	.word	0x20001b14
 8004a94:	40020044 	.word	0x40020044
 8004a98:	40004400 	.word	0x40004400
 8004a9c:	20001b58 	.word	0x20001b58
 8004aa0:	40020080 	.word	0x40020080
 8004aa4:	40004800 	.word	0x40004800
 8004aa8:	40010c00 	.word	0x40010c00
 8004aac:	20001ad0 	.word	0x20001ad0
 8004ab0:	4002001c 	.word	0x4002001c

08004ab4 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{

  if(uartHandle->Instance==USART1)
 8004ab4:	6803      	ldr	r3, [r0, #0]
 8004ab6:	4a1f      	ldr	r2, [pc, #124]	; (8004b34 <HAL_UART_MspDeInit+0x80>)
{
 8004ab8:	b510      	push	{r4, lr}
  if(uartHandle->Instance==USART1)
 8004aba:	4293      	cmp	r3, r2
{
 8004abc:	4604      	mov	r4, r0
  if(uartHandle->Instance==USART1)
 8004abe:	d112      	bne.n	8004ae6 <HAL_UART_MspDeInit+0x32>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8004ac0:	f502 4258 	add.w	r2, r2, #55296	; 0xd800
 8004ac4:	6993      	ldr	r3, [r2, #24]
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    HAL_GPIO_DeInit(GPIOA, LIN_TX_Pin|LIN_RX_Pin);
 8004ac6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
    __HAL_RCC_USART1_CLK_DISABLE();
 8004aca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004ace:	6193      	str	r3, [r2, #24]
    HAL_GPIO_DeInit(GPIOA, LIN_TX_Pin|LIN_RX_Pin);
 8004ad0:	4819      	ldr	r0, [pc, #100]	; (8004b38 <HAL_UART_MspDeInit+0x84>)
 8004ad2:	f7fc fcad 	bl	8001430 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8004ad6:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8004ad8:	f7fc fa86 	bl	8000fe8 <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8004adc:	2025      	movs	r0, #37	; 0x25
    HAL_NVIC_DisableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspDeInit 1 */

  /* USER CODE END USART3_MspDeInit 1 */
  }
} 
 8004ade:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(USART3_IRQn);
 8004ae2:	f7fc ba2d 	b.w	8000f40 <HAL_NVIC_DisableIRQ>
  else if(uartHandle->Instance==USART2)
 8004ae6:	4a15      	ldr	r2, [pc, #84]	; (8004b3c <HAL_UART_MspDeInit+0x88>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d10e      	bne.n	8004b0a <HAL_UART_MspDeInit+0x56>
    __HAL_RCC_USART2_CLK_DISABLE();
 8004aec:	f502 32e6 	add.w	r2, r2, #117760	; 0x1cc00
 8004af0:	69d3      	ldr	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8004af2:	210c      	movs	r1, #12
    __HAL_RCC_USART2_CLK_DISABLE();
 8004af4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004af8:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8004afa:	480f      	ldr	r0, [pc, #60]	; (8004b38 <HAL_UART_MspDeInit+0x84>)
 8004afc:	f7fc fc98 	bl	8001430 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8004b00:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8004b02:	f7fc fa71 	bl	8000fe8 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8004b06:	2026      	movs	r0, #38	; 0x26
 8004b08:	e7e9      	b.n	8004ade <HAL_UART_MspDeInit+0x2a>
  else if(uartHandle->Instance==USART3)
 8004b0a:	4a0d      	ldr	r2, [pc, #52]	; (8004b40 <HAL_UART_MspDeInit+0x8c>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d10f      	bne.n	8004b30 <HAL_UART_MspDeInit+0x7c>
    __HAL_RCC_USART3_CLK_DISABLE();
 8004b10:	f502 32e4 	add.w	r2, r2, #116736	; 0x1c800
 8004b14:	69d3      	ldr	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOB, USART3_TX_Pin|USART3_RX_Pin);
 8004b16:	f44f 6140 	mov.w	r1, #3072	; 0xc00
    __HAL_RCC_USART3_CLK_DISABLE();
 8004b1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b1e:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOB, USART3_TX_Pin|USART3_RX_Pin);
 8004b20:	4808      	ldr	r0, [pc, #32]	; (8004b44 <HAL_UART_MspDeInit+0x90>)
 8004b22:	f7fc fc85 	bl	8001430 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8004b26:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8004b28:	f7fc fa5e 	bl	8000fe8 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART3_IRQn);
 8004b2c:	2027      	movs	r0, #39	; 0x27
 8004b2e:	e7d6      	b.n	8004ade <HAL_UART_MspDeInit+0x2a>
 8004b30:	bd10      	pop	{r4, pc}
 8004b32:	bf00      	nop
 8004b34:	40013800 	.word	0x40013800
 8004b38:	40010800 	.word	0x40010800
 8004b3c:	40004400 	.word	0x40004400
 8004b40:	40004800 	.word	0x40004800
 8004b44:	40010c00 	.word	0x40010c00

08004b48 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8004b48:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8004b4a:	e003      	b.n	8004b54 <LoopCopyDataInit>

08004b4c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8004b4c:	4b0b      	ldr	r3, [pc, #44]	; (8004b7c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8004b4e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8004b50:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8004b52:	3104      	adds	r1, #4

08004b54 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8004b54:	480a      	ldr	r0, [pc, #40]	; (8004b80 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8004b56:	4b0b      	ldr	r3, [pc, #44]	; (8004b84 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8004b58:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8004b5a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8004b5c:	d3f6      	bcc.n	8004b4c <CopyDataInit>
  ldr r2, =_sbss
 8004b5e:	4a0a      	ldr	r2, [pc, #40]	; (8004b88 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8004b60:	e002      	b.n	8004b68 <LoopFillZerobss>

08004b62 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8004b62:	2300      	movs	r3, #0
  str r3, [r2], #4
 8004b64:	f842 3b04 	str.w	r3, [r2], #4

08004b68 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8004b68:	4b08      	ldr	r3, [pc, #32]	; (8004b8c <LoopFillZerobss+0x24>)
  cmp r2, r3
 8004b6a:	429a      	cmp	r2, r3
  bcc FillZerobss
 8004b6c:	d3f9      	bcc.n	8004b62 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004b6e:	f7ff fe37 	bl	80047e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004b72:	f000 f80f 	bl	8004b94 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004b76:	f7ff fba7 	bl	80042c8 <main>
  bx lr
 8004b7a:	4770      	bx	lr
  ldr r3, =_sidata
 8004b7c:	08004c8c 	.word	0x08004c8c
  ldr r0, =_sdata
 8004b80:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8004b84:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8004b88:	20000010 	.word	0x20000010
  ldr r3, = _ebss
 8004b8c:	20001c1c 	.word	0x20001c1c

08004b90 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004b90:	e7fe      	b.n	8004b90 <ADC1_2_IRQHandler>
	...

08004b94 <__libc_init_array>:
 8004b94:	b570      	push	{r4, r5, r6, lr}
 8004b96:	2500      	movs	r5, #0
 8004b98:	4e0c      	ldr	r6, [pc, #48]	; (8004bcc <__libc_init_array+0x38>)
 8004b9a:	4c0d      	ldr	r4, [pc, #52]	; (8004bd0 <__libc_init_array+0x3c>)
 8004b9c:	1ba4      	subs	r4, r4, r6
 8004b9e:	10a4      	asrs	r4, r4, #2
 8004ba0:	42a5      	cmp	r5, r4
 8004ba2:	d109      	bne.n	8004bb8 <__libc_init_array+0x24>
 8004ba4:	f000 f846 	bl	8004c34 <_init>
 8004ba8:	2500      	movs	r5, #0
 8004baa:	4e0a      	ldr	r6, [pc, #40]	; (8004bd4 <__libc_init_array+0x40>)
 8004bac:	4c0a      	ldr	r4, [pc, #40]	; (8004bd8 <__libc_init_array+0x44>)
 8004bae:	1ba4      	subs	r4, r4, r6
 8004bb0:	10a4      	asrs	r4, r4, #2
 8004bb2:	42a5      	cmp	r5, r4
 8004bb4:	d105      	bne.n	8004bc2 <__libc_init_array+0x2e>
 8004bb6:	bd70      	pop	{r4, r5, r6, pc}
 8004bb8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004bbc:	4798      	blx	r3
 8004bbe:	3501      	adds	r5, #1
 8004bc0:	e7ee      	b.n	8004ba0 <__libc_init_array+0xc>
 8004bc2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004bc6:	4798      	blx	r3
 8004bc8:	3501      	adds	r5, #1
 8004bca:	e7f2      	b.n	8004bb2 <__libc_init_array+0x1e>
 8004bcc:	08004c84 	.word	0x08004c84
 8004bd0:	08004c84 	.word	0x08004c84
 8004bd4:	08004c84 	.word	0x08004c84
 8004bd8:	08004c88 	.word	0x08004c88

08004bdc <memset>:
 8004bdc:	4603      	mov	r3, r0
 8004bde:	4402      	add	r2, r0
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d100      	bne.n	8004be6 <memset+0xa>
 8004be4:	4770      	bx	lr
 8004be6:	f803 1b01 	strb.w	r1, [r3], #1
 8004bea:	e7f9      	b.n	8004be0 <memset+0x4>

08004bec <roundf>:
 8004bec:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8004bf0:	3b7f      	subs	r3, #127	; 0x7f
 8004bf2:	2b16      	cmp	r3, #22
 8004bf4:	b510      	push	{r4, lr}
 8004bf6:	4601      	mov	r1, r0
 8004bf8:	dc14      	bgt.n	8004c24 <roundf+0x38>
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	da07      	bge.n	8004c0e <roundf+0x22>
 8004bfe:	3301      	adds	r3, #1
 8004c00:	f000 4100 	and.w	r1, r0, #2147483648	; 0x80000000
 8004c04:	d101      	bne.n	8004c0a <roundf+0x1e>
 8004c06:	f041 517e 	orr.w	r1, r1, #1065353216	; 0x3f800000
 8004c0a:	4608      	mov	r0, r1
 8004c0c:	bd10      	pop	{r4, pc}
 8004c0e:	4a08      	ldr	r2, [pc, #32]	; (8004c30 <roundf+0x44>)
 8004c10:	411a      	asrs	r2, r3
 8004c12:	4210      	tst	r0, r2
 8004c14:	d0f9      	beq.n	8004c0a <roundf+0x1e>
 8004c16:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004c1a:	4119      	asrs	r1, r3
 8004c1c:	4401      	add	r1, r0
 8004c1e:	ea21 0102 	bic.w	r1, r1, r2
 8004c22:	e7f2      	b.n	8004c0a <roundf+0x1e>
 8004c24:	2b80      	cmp	r3, #128	; 0x80
 8004c26:	d1f0      	bne.n	8004c0a <roundf+0x1e>
 8004c28:	f7fb fa9e 	bl	8000168 <__addsf3>
 8004c2c:	4601      	mov	r1, r0
 8004c2e:	e7ec      	b.n	8004c0a <roundf+0x1e>
 8004c30:	007fffff 	.word	0x007fffff

08004c34 <_init>:
 8004c34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c36:	bf00      	nop
 8004c38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c3a:	bc08      	pop	{r3}
 8004c3c:	469e      	mov	lr, r3
 8004c3e:	4770      	bx	lr

08004c40 <_fini>:
 8004c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c42:	bf00      	nop
 8004c44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c46:	bc08      	pop	{r3}
 8004c48:	469e      	mov	lr, r3
 8004c4a:	4770      	bx	lr
