Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date             : Mon Mar  5 21:33:09 2018
| Host             : luigilinux running 64-bit openSUSE Leap 42.3
| Command          : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
| Design           : main
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.204        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.133        |
| Device Static (W)        | 0.071        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 79.0         |
| Junction Temperature (C) | 31.0         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.073 |        6 |       --- |             --- |
| Slice Logic             |     0.146 |    14393 |       --- |             --- |
|   LUT as Logic          |     0.116 |     6777 |     20800 |           32.58 |
|   CARRY4                |     0.025 |     1394 |      8150 |           17.10 |
|   Register              |     0.005 |     4894 |     41600 |           11.76 |
|   F7/F8 Muxes           |    <0.001 |       16 |     32600 |            0.05 |
|   LUT as Shift Register |    <0.001 |        5 |      9600 |            0.05 |
|   Others                |     0.000 |      592 |       --- |             --- |
| Signals                 |     0.412 |    15173 |       --- |             --- |
| Block RAM               |    <0.001 |        1 |        50 |            2.00 |
| MMCM                    |     0.102 |        1 |         5 |           20.00 |
| DSPs                    |     0.400 |       90 |        90 |          100.00 |
| I/O                     |    <0.001 |       17 |       106 |           16.04 |
| Static Power            |     0.071 |          |           |                 |
| Total                   |     1.204 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.044 |       1.033 |      0.012 |
| Vccaux    |       1.800 |     0.069 |       0.056 |      0.013 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+----------------------------------------------------------------------------+-----------------+
| Clock                         | Domain                                                                     | Constraint (ns) |
+-------------------------------+----------------------------------------------------------------------------+-----------------+
| clk_ap_design_1_clk_wiz_0_0   | design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0   |             2.2 |
| clk_vid_design_1_clk_wiz_0_0  | design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0  |            40.0 |
| clkfbout_design_1_clk_wiz_0_0 | design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0 |            10.0 |
| sys_clock                     | sys_clock                                                                  |            10.0 |
+-------------------------------+----------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------+-----------+
| Name                                                                  | Power (W) |
+-----------------------------------------------------------------------+-----------+
| main                                                                  |     1.133 |
|   design_1_wrapper_i                                                  |     1.133 |
|     design_1_i                                                        |     1.133 |
|       clk_wiz_0                                                       |     0.103 |
|         inst                                                          |     0.103 |
|       mandelbrot_frame_0                                              |     1.027 |
|         inst                                                          |     1.027 |
|           mandelbrot_frame_bkb_U1                                     |     0.010 |
|             mandelbrot_frame_ap_dadd_3_full_dsp_64_u                  |     0.009 |
|               U0                                                      |     0.009 |
|                 i_synth                                               |     0.009 |
|                   ADDSUB_OP.ADDSUB                                    |     0.009 |
|                     SPEED_OP.LOGIC.OP                                 |     0.009 |
|                       ALIGN_BLK                                       |     0.002 |
|                         ALIGN_SHIFT                                   |    <0.001 |
|                           ALIGN_Z_D                                   |    <0.001 |
|                             EQ_ZERO                                   |    <0.001 |
|                               CARRY_ZERO_DET                          |    <0.001 |
|                         FRAC_ADDSUB                                   |     0.001 |
|                           DSP_ADD.FRAC_ADDSUB                         |     0.001 |
|                             DSP48E1_ADD.DSP48E1_ADD                   |     0.001 |
|                             DSP48E1_GEN.DSP48E1_DEL                   |    <0.001 |
|                             LOGIC_ADD.ADD_0                           |    <0.001 |
|                             LOGIC_ADD.ADD_1                           |    <0.001 |
|                         ZERO_DEL                                      |    <0.001 |
|                           i_pipe                                      |    <0.001 |
|                       ALIGN_DIST_0_DEL                                |    <0.001 |
|                         i_pipe                                        |    <0.001 |
|                       A_IP_DELAY                                      |    <0.001 |
|                         i_pipe                                        |    <0.001 |
|                       EXP                                             |     0.002 |
|                         A_EXP_DELAY                                   |    <0.001 |
|                           i_pipe                                      |    <0.001 |
|                         BMA_EXP_DELAY                                 |    <0.001 |
|                           i_pipe                                      |    <0.001 |
|                         B_EXP_DELAY                                   |    <0.001 |
|                           i_pipe                                      |    <0.001 |
|                         CANCELLATION_DELAY                            |    <0.001 |
|                           i_pipe                                      |    <0.001 |
|                         COND_DET_A                                    |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                             i_pipe                                    |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                             i_pipe                                    |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                             CARRY_ZERO_DET                            |    <0.001 |
|                         COND_DET_B                                    |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                 |     0.000 |
|                             i_pipe                                    |     0.000 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                             i_pipe                                    |    <0.001 |
|                         DET_SIGN_DELAY                                |    <0.001 |
|                           i_pipe                                      |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                         |    <0.001 |
|                           i_pipe                                      |    <0.001 |
|                         EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY |    <0.001 |
|                           i_pipe                                      |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                            |    <0.001 |
|                         NORMAL_NORM_DIST.ADD_MANT_DELAY               |    <0.001 |
|                           i_pipe                                      |    <0.001 |
|                         NUMB_CMP                                      |    <0.001 |
|                           FAST_CMP.CMP_BOT                            |    <0.001 |
|                             C_CHAIN                                   |    <0.001 |
|                           FAST_CMP.CMP_EQ_TOP                         |    <0.001 |
|                             WIDE_AND                                  |    <0.001 |
|                           FAST_CMP.CMP_TOP                            |    <0.001 |
|                             C_CHAIN                                   |    <0.001 |
|                         STATE_DELAY                                   |    <0.001 |
|                           i_pipe                                      |    <0.001 |
|                         SUB_DELAY                                     |    <0.001 |
|                           i_pipe                                      |    <0.001 |
|                       NORM                                            |     0.005 |
|                         LZE                                           |    <0.001 |
|                           ENCODE[0].DIST_DEL                          |    <0.001 |
|                             i_pipe                                    |    <0.001 |
|                           ENCODE[1].DIST_DEL                          |    <0.001 |
|                             i_pipe                                    |    <0.001 |
|                           TWO.DIST_DEL                                |    <0.001 |
|                             i_pipe                                    |    <0.001 |
|                           ZERO_DET_CC_1                               |    <0.001 |
|                           ZERO_DET_CC_2.CC                            |    <0.001 |
|                         NORM_SHIFT                                    |     0.001 |
|                           MUX_LOOP[2].DEL_SHIFT                       |     0.001 |
|                             i_pipe                                    |     0.001 |
|                         ROUND                                         |     0.002 |
|                           DSP48_E1.DSP48E1_ADD.DSP48E1_ADD            |     0.002 |
|                           DSP48_E1.DSP_LOGIC_ADDERS.RND_0             |    <0.001 |
|                           DSP48_E1.DSP_LOGIC_ADDERS.RND_1             |    <0.001 |
|                           RND_BIT_GEN                                 |     0.000 |
|                             NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN  |     0.000 |
|                         ZEROS_DELAY                                   |    <0.001 |
|                           i_pipe                                      |    <0.001 |
|           mandelbrot_frame_cud_U2                                     |     0.004 |
|             mandelbrot_frame_ap_sitodp_3_no_dsp_32_u                  |     0.002 |
|               U0                                                      |     0.002 |
|                 i_synth                                               |     0.002 |
|                   FIX_TO_FLT_OP.SPD.OP                                |     0.002 |
|                     EXP                                               |    <0.001 |
|                       ZERO_DELAY                                      |    <0.001 |
|                         i_pipe                                        |    <0.001 |
|                       a_is_signed.IP_SIGN_DELAY                       |    <0.001 |
|                         i_pipe                                        |    <0.001 |
|                     FIXED_DATA_SIGNED.M_ABS                           |    <0.001 |
|                       Q_DEL                                           |    <0.001 |
|                         i_pipe                                        |    <0.001 |
|                     LZE                                               |    <0.001 |
|                       ENCODE[0].DIST_DEL                              |    <0.001 |
|                         i_pipe                                        |    <0.001 |
|                       ENCODE[1].DIST_DEL                              |    <0.001 |
|                         i_pipe                                        |    <0.001 |
|                       ENCODE[1].MUX_0                                 |    <0.001 |
|                         OP_DEL                                        |    <0.001 |
|                           i_pipe                                      |    <0.001 |
|                       ZERO_DET_CC_1                                   |    <0.001 |
|                       ZERO_DET_CC_2.CC                                |    <0.001 |
|                     NORM_SHIFT                                        |    <0.001 |
|                       MUX_LOOP[1].DEL_SHIFT                           |    <0.001 |
|                         i_pipe                                        |    <0.001 |
|                     OP                                                |    <0.001 |
|                     ROUND                                             |    <0.001 |
|                       LOGIC.RND1                                      |    <0.001 |
|                       LOGIC.RND2                                      |    <0.001 |
|           mandelbrot_frame_dEe_U10                                    |     0.007 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.007 |
|           mandelbrot_frame_dEe_U12                                    |     0.013 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.013 |
|           mandelbrot_frame_dEe_U13                                    |     0.006 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.006 |
|           mandelbrot_frame_dEe_U15                                    |     0.010 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.010 |
|           mandelbrot_frame_dEe_U16                                    |     0.006 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.006 |
|           mandelbrot_frame_dEe_U18                                    |     0.010 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.010 |
|           mandelbrot_frame_dEe_U19                                    |     0.007 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.007 |
|           mandelbrot_frame_dEe_U21                                    |     0.011 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.011 |
|           mandelbrot_frame_dEe_U22                                    |     0.007 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.007 |
|           mandelbrot_frame_dEe_U24                                    |     0.014 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.014 |
|           mandelbrot_frame_dEe_U25                                    |     0.009 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.009 |
|           mandelbrot_frame_dEe_U27                                    |     0.012 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.012 |
|           mandelbrot_frame_dEe_U28                                    |     0.007 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.007 |
|           mandelbrot_frame_dEe_U3                                     |     0.007 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.007 |
|           mandelbrot_frame_dEe_U30                                    |     0.012 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.012 |
|           mandelbrot_frame_dEe_U31                                    |     0.008 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.008 |
|           mandelbrot_frame_dEe_U33                                    |     0.011 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.011 |
|           mandelbrot_frame_dEe_U34                                    |     0.007 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.007 |
|           mandelbrot_frame_dEe_U36                                    |     0.009 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.009 |
|           mandelbrot_frame_dEe_U37                                    |     0.007 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.007 |
|           mandelbrot_frame_dEe_U39                                    |     0.010 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.010 |
|           mandelbrot_frame_dEe_U4                                     |     0.004 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.004 |
|           mandelbrot_frame_dEe_U40                                    |     0.007 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.007 |
|           mandelbrot_frame_dEe_U42                                    |     0.013 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.013 |
|           mandelbrot_frame_dEe_U43                                    |     0.006 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.006 |
|           mandelbrot_frame_dEe_U45                                    |     0.011 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.011 |
|           mandelbrot_frame_dEe_U46                                    |     0.006 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.006 |
|           mandelbrot_frame_dEe_U48                                    |     0.011 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.011 |
|           mandelbrot_frame_dEe_U49                                    |     0.007 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.007 |
|           mandelbrot_frame_dEe_U51                                    |     0.009 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.009 |
|           mandelbrot_frame_dEe_U52                                    |     0.006 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.006 |
|           mandelbrot_frame_dEe_U54                                    |     0.010 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.010 |
|           mandelbrot_frame_dEe_U55                                    |     0.007 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.007 |
|           mandelbrot_frame_dEe_U57                                    |     0.011 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.011 |
|           mandelbrot_frame_dEe_U58                                    |     0.008 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.008 |
|           mandelbrot_frame_dEe_U6                                     |     0.012 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.012 |
|           mandelbrot_frame_dEe_U60                                    |     0.012 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.012 |
|           mandelbrot_frame_dEe_U61                                    |     0.007 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.007 |
|           mandelbrot_frame_dEe_U63                                    |     0.012 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.012 |
|           mandelbrot_frame_dEe_U64                                    |     0.007 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.007 |
|           mandelbrot_frame_dEe_U66                                    |     0.011 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.011 |
|           mandelbrot_frame_dEe_U67                                    |     0.006 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.006 |
|           mandelbrot_frame_dEe_U69                                    |     0.009 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.009 |
|           mandelbrot_frame_dEe_U7                                     |     0.006 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.006 |
|           mandelbrot_frame_dEe_U70                                    |     0.006 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.006 |
|           mandelbrot_frame_dEe_U72                                    |     0.009 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.009 |
|           mandelbrot_frame_dEe_U73                                    |     0.006 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.006 |
|           mandelbrot_frame_dEe_U75                                    |     0.010 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.010 |
|           mandelbrot_frame_dEe_U76                                    |     0.006 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.006 |
|           mandelbrot_frame_dEe_U78                                    |     0.011 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.011 |
|           mandelbrot_frame_dEe_U79                                    |     0.006 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.006 |
|           mandelbrot_frame_dEe_U81                                    |     0.010 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.010 |
|           mandelbrot_frame_dEe_U82                                    |     0.006 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.006 |
|           mandelbrot_frame_dEe_U84                                    |     0.010 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.010 |
|           mandelbrot_frame_dEe_U85                                    |     0.008 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.008 |
|           mandelbrot_frame_dEe_U87                                    |     0.011 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.011 |
|           mandelbrot_frame_dEe_U88                                    |     0.007 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.007 |
|           mandelbrot_frame_dEe_U9                                     |     0.013 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.013 |
|           mandelbrot_frame_dEe_U90                                    |     0.011 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.011 |
|           mandelbrot_frame_dEe_U91                                    |     0.007 |
|             mandelbrot_frame_dEe_DSP48_0_U                            |     0.007 |
|           mandelbrot_frame_eOg_U11                                    |     0.008 |
|             mandelbrot_frame_eOg_DSP48_1_U                            |     0.008 |
|           mandelbrot_frame_eOg_U14                                    |     0.009 |
|             mandelbrot_frame_eOg_DSP48_1_U                            |     0.009 |
|           mandelbrot_frame_eOg_U17                                    |     0.009 |
|             mandelbrot_frame_eOg_DSP48_1_U                            |     0.009 |
|           mandelbrot_frame_eOg_U20                                    |     0.008 |
|             mandelbrot_frame_eOg_DSP48_1_U                            |     0.008 |
|           mandelbrot_frame_eOg_U23                                    |     0.008 |
|             mandelbrot_frame_eOg_DSP48_1_U                            |     0.008 |
|           mandelbrot_frame_eOg_U26                                    |     0.010 |
|             mandelbrot_frame_eOg_DSP48_1_U                            |     0.010 |
|           mandelbrot_frame_eOg_U29                                    |     0.008 |
|             mandelbrot_frame_eOg_DSP48_1_U                            |     0.008 |
|           mandelbrot_frame_eOg_U32                                    |     0.009 |
|             mandelbrot_frame_eOg_DSP48_1_U                            |     0.009 |
|           mandelbrot_frame_eOg_U35                                    |     0.009 |
|             mandelbrot_frame_eOg_DSP48_1_U                            |     0.009 |
|           mandelbrot_frame_eOg_U38                                    |     0.008 |
|             mandelbrot_frame_eOg_DSP48_1_U                            |     0.008 |
|           mandelbrot_frame_eOg_U41                                    |     0.008 |
|             mandelbrot_frame_eOg_DSP48_1_U                            |     0.008 |
|           mandelbrot_frame_eOg_U44                                    |     0.010 |
|             mandelbrot_frame_eOg_DSP48_1_U                            |     0.010 |
|           mandelbrot_frame_eOg_U47                                    |     0.008 |
|             mandelbrot_frame_eOg_DSP48_1_U                            |     0.008 |
|           mandelbrot_frame_eOg_U5                                     |     0.006 |
|             mandelbrot_frame_eOg_DSP48_1_U                            |     0.006 |
|           mandelbrot_frame_eOg_U50                                    |     0.007 |
|             mandelbrot_frame_eOg_DSP48_1_U                            |     0.007 |
|           mandelbrot_frame_eOg_U53                                    |     0.009 |
|             mandelbrot_frame_eOg_DSP48_1_U                            |     0.009 |
|           mandelbrot_frame_eOg_U56                                    |     0.008 |
|             mandelbrot_frame_eOg_DSP48_1_U                            |     0.008 |
|           mandelbrot_frame_eOg_U59                                    |     0.009 |
|             mandelbrot_frame_eOg_DSP48_1_U                            |     0.009 |
|           mandelbrot_frame_eOg_U62                                    |     0.008 |
|             mandelbrot_frame_eOg_DSP48_1_U                            |     0.008 |
|           mandelbrot_frame_eOg_U65                                    |     0.009 |
|             mandelbrot_frame_eOg_DSP48_1_U                            |     0.009 |
|           mandelbrot_frame_eOg_U68                                    |     0.008 |
|             mandelbrot_frame_eOg_DSP48_1_U                            |     0.008 |
|           mandelbrot_frame_eOg_U71                                    |     0.009 |
|             mandelbrot_frame_eOg_DSP48_1_U                            |     0.009 |
|           mandelbrot_frame_eOg_U74                                    |     0.008 |
|             mandelbrot_frame_eOg_DSP48_1_U                            |     0.008 |
|           mandelbrot_frame_eOg_U77                                    |     0.008 |
|             mandelbrot_frame_eOg_DSP48_1_U                            |     0.008 |
|           mandelbrot_frame_eOg_U8                                     |     0.008 |
|             mandelbrot_frame_eOg_DSP48_1_U                            |     0.008 |
|           mandelbrot_frame_eOg_U80                                    |     0.009 |
|             mandelbrot_frame_eOg_DSP48_1_U                            |     0.009 |
|           mandelbrot_frame_eOg_U83                                    |     0.009 |
|             mandelbrot_frame_eOg_DSP48_1_U                            |     0.009 |
|           mandelbrot_frame_eOg_U86                                    |     0.021 |
|             mandelbrot_frame_eOg_DSP48_1_U                            |     0.021 |
|           mandelbrot_frame_eOg_U89                                    |     0.020 |
|             mandelbrot_frame_eOg_DSP48_1_U                            |     0.020 |
|           mandelbrot_frame_eOg_U92                                    |     0.019 |
|             mandelbrot_frame_eOg_DSP48_1_U                            |     0.019 |
|       proc_sys_reset_0                                                |    <0.001 |
|         U0                                                            |    <0.001 |
|           EXT_LPF                                                     |    <0.001 |
|             ACTIVE_HIGH_EXT.ACT_HI_EXT                                |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                 |    <0.001 |
|           SEQ                                                         |    <0.001 |
|             SEQ_COUNTER                                               |    <0.001 |
|       v_axi4s_vid_out_0                                               |     0.003 |
|         inst                                                          |     0.003 |
|           COUPLER_INST                                                |     0.003 |
|             generate_async_fifo.FIFO_INST                             |     0.003 |
|               XPM_FIFO_ASYNC_INST                                     |     0.003 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                  |     0.003 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                       |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                           |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                           |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg_dc                        |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_dc_inst                    |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                       |    <0.001 |
|                   gen_fwft.rdpp1_inst                                 |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                     |    <0.001 |
|                   rdp_inst                                            |    <0.001 |
|                   rdpp1_inst                                          |    <0.001 |
|                   rst_d1_inst                                         |    <0.001 |
|                   wrp_inst                                            |    <0.001 |
|                   wrpp1_inst                                          |    <0.001 |
|                   wrpp2_inst                                          |    <0.001 |
|                   xpm_fifo_rst_inst                                   |    <0.001 |
|                     gen_rst_ic.rrst_rd_inst                           |    <0.001 |
|                       gen_pipe_bit[1].pipe_bit_inst                   |    <0.001 |
|                       gen_pipe_bit[2].pipe_bit_inst                   |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                           |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                           |    <0.001 |
|                     gen_rst_ic.wrst_wr_inst                           |    <0.001 |
|                       gen_pipe_bit[0].pipe_bit_inst                   |    <0.001 |
|                       gen_pipe_bit[1].pipe_bit_inst                   |    <0.001 |
|           FORMATTER_INST                                              |    <0.001 |
|           SYNC_INST                                                   |    <0.001 |
|       v_tc_0                                                          |    <0.001 |
|         U0                                                            |    <0.001 |
|           U_TC_TOP                                                    |    <0.001 |
|             GEN_GENERATOR.U_TC_GEN                                    |    <0.001 |
|           U_VIDEO_CTRL                                                |     0.000 |
+-----------------------------------------------------------------------+-----------+


