<html xmlns:v="urn:schemas-microsoft-com:vml"
xmlns:o="urn:schemas-microsoft-com:office:office"
xmlns:w="urn:schemas-microsoft-com:office:word"
xmlns:st1="urn:schemas-microsoft-com:office:smarttags"
xmlns="http://www.w3.org/TR/REC-html40">

<head>
<meta http-equiv=Content-Type content="text/html; charset=windows-1252">
<meta name=ProgId content=Word.Document>
<meta name=Generator content="Microsoft Word 10">
<meta name=Originator content="Microsoft Word 10">
<link rel=File-List href="mtechvlsi230209_files/filelist.xml">
<link rel=Edit-Time-Data href="mtechvlsi230209_files/editdata.mso">
<link rel=OLE-Object-Data href="mtechvlsi230209_files/oledata.mso">
<!--[if !mso]>
<style>
v\:* {behavior:url(#default#VML);}
o\:* {behavior:url(#default#VML);}
w\:* {behavior:url(#default#VML);}
.shape {behavior:url(#default#VML);}
</style>
<![endif]-->
<title>SCHEME OF EXAMINATION </title>
<o:SmartTagType namespaceuri="urn:schemas-microsoft-com:office:smarttags"
 name="State"/>
<o:SmartTagType namespaceuri="urn:schemas-microsoft-com:office:smarttags"
 name="country-region"/>
<o:SmartTagType namespaceuri="urn:schemas-microsoft-com:office:smarttags"
 name="City"/>
<o:SmartTagType namespaceuri="urn:schemas-microsoft-com:office:smarttags"
 name="PlaceName"/>
<o:SmartTagType namespaceuri="urn:schemas-microsoft-com:office:smarttags"
 name="PlaceType"/>
<o:SmartTagType namespaceuri="urn:schemas-microsoft-com:office:smarttags"
 name="place"/>
<!--[if gte mso 9]><xml>
 <o:DocumentProperties>
  <o:Author>C-DAC</o:Author>
  <o:LastAuthor>pratap</o:LastAuthor>
  <o:Revision>2</o:Revision>
  <o:TotalTime>0</o:TotalTime>
  <o:LastPrinted>2009-01-07T10:39:00Z</o:LastPrinted>
  <o:Created>2009-02-23T10:00:00Z</o:Created>
  <o:LastSaved>2009-02-23T10:00:00Z</o:LastSaved>
  <o:Pages>1</o:Pages>
  <o:Words>12332</o:Words>
  <o:Characters>70293</o:Characters>
  <o:Company>dfh</o:Company>
  <o:Lines>585</o:Lines>
  <o:Paragraphs>164</o:Paragraphs>
  <o:CharactersWithSpaces>82461</o:CharactersWithSpaces>
  <o:Version>10.6845</o:Version>
 </o:DocumentProperties>
</xml><![endif]--><!--[if gte mso 9]><xml>
 <w:WordDocument>
  <w:Compatibility>
   <w:UseFELayout/>
  </w:Compatibility>
  <w:BrowserLevel>MicrosoftInternetExplorer4</w:BrowserLevel>
 </w:WordDocument>
</xml><![endif]--><!--[if !mso]><object
 classid="clsid:38481807-CA0E-42D2-BF39-B33AF135CC4D" id=ieooui></object>
<style>
st1\:*{behavior:url(#ieooui) }
</style>
<![endif]-->
<style>
<!--
 /* Font Definitions */
 @font-face
	{font-family:Batang;
	panose-1:2 3 6 0 0 1 1 1 1 1;
	mso-font-alt:\BC14\D0D5;
	mso-font-charset:129;
	mso-generic-font-family:auto;
	mso-font-format:other;
	mso-font-pitch:fixed;
	mso-font-signature:1 151388160 16 0 524288 0;}
@font-face
	{font-family:Times;
	panose-1:2 2 6 3 5 4 5 2 3 4;
	mso-font-charset:0;
	mso-generic-font-family:roman;
	mso-font-pitch:variable;
	mso-font-signature:536902279 -2147483648 8 0 511 0;}
@font-face
	{font-family:"\@Batang";
	panose-1:0 0 0 0 0 0 0 0 0 0;
	mso-font-charset:129;
	mso-generic-font-family:auto;
	mso-font-format:other;
	mso-font-pitch:fixed;
	mso-font-signature:1 151388160 16 0 524288 0;}
 /* Style Definitions */
 p.MsoNormal, li.MsoNormal, div.MsoNormal
	{mso-style-parent:"";
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	mso-layout-grid-align:auto;
	text-autospace:ideograph-numeric ideograph-other;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:Batang;
	mso-fareast-language:KO;}
h1
	{mso-style-parent:Default;
	mso-style-next:Default;
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	mso-outline-level:1;
	mso-layout-grid-align:none;
	text-autospace:none;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:Batang;
	mso-font-kerning:0pt;
	mso-fareast-language:KO;
	font-weight:normal;}
h2
	{mso-style-parent:Default;
	mso-style-next:Default;
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	mso-outline-level:2;
	mso-layout-grid-align:none;
	text-autospace:none;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:Batang;
	mso-fareast-language:KO;
	font-weight:normal;}
h3
	{mso-style-next:Normal;
	margin-top:12.0pt;
	margin-right:0in;
	margin-bottom:3.0pt;
	margin-left:0in;
	mso-pagination:widow-orphan;
	page-break-after:avoid;
	mso-outline-level:3;
	mso-layout-grid-align:auto;
	text-autospace:ideograph-numeric ideograph-other;
	font-size:13.0pt;
	font-family:Arial;
	mso-fareast-font-family:Batang;
	mso-fareast-language:KO;
	font-weight:bold;}
h4
	{mso-style-next:Normal;
	margin-top:12.0pt;
	margin-right:0in;
	margin-bottom:3.0pt;
	margin-left:0in;
	mso-pagination:widow-orphan;
	page-break-after:avoid;
	mso-outline-level:4;
	mso-layout-grid-align:auto;
	text-autospace:ideograph-numeric ideograph-other;
	font-size:14.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:Batang;
	mso-fareast-language:KO;
	font-weight:bold;}
h5
	{mso-style-next:Normal;
	margin:0in;
	margin-bottom:.0001pt;
	text-align:justify;
	text-justify:inter-ideograph;
	mso-pagination:widow-orphan;
	page-break-after:avoid;
	mso-outline-level:5;
	mso-layout-grid-align:none;
	text-autospace:none;
	font-size:11.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:Batang;
	color:black;
	font-weight:bold;}
h6
	{mso-style-next:Normal;
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	page-break-after:avoid;
	mso-outline-level:6;
	mso-layout-grid-align:auto;
	text-autospace:ideograph-numeric ideograph-other;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:Batang;
	mso-fareast-language:KO;
	font-weight:bold;}
p.MsoHeading7, li.MsoHeading7, div.MsoHeading7
	{mso-style-next:Normal;
	margin-top:0in;
	margin-right:0in;
	margin-bottom:0in;
	margin-left:.5in;
	margin-bottom:.0001pt;
	text-align:justify;
	text-justify:inter-ideograph;
	text-indent:-.5in;
	mso-pagination:widow-orphan;
	page-break-after:avoid;
	mso-outline-level:7;
	mso-layout-grid-align:auto;
	text-autospace:ideograph-numeric ideograph-other;
	font-size:12.0pt;
	mso-bidi-font-size:14.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:Batang;
	color:black;
	mso-fareast-language:KO;
	font-weight:bold;}
p.MsoHeading8, li.MsoHeading8, div.MsoHeading8
	{mso-style-next:Normal;
	margin:0in;
	margin-bottom:.0001pt;
	text-align:justify;
	text-justify:inter-ideograph;
	mso-pagination:widow-orphan;
	page-break-after:avoid;
	mso-outline-level:8;
	mso-layout-grid-align:auto;
	text-autospace:ideograph-numeric ideograph-other;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:Batang;
	color:black;
	mso-fareast-language:KO;
	font-weight:bold;}
p.MsoHeading9, li.MsoHeading9, div.MsoHeading9
	{mso-style-next:Normal;
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	page-break-after:avoid;
	mso-outline-level:9;
	mso-layout-grid-align:auto;
	text-autospace:ideograph-numeric ideograph-other;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:Batang;
	color:black;
	mso-fareast-language:KO;
	font-weight:bold;}
p.MsoHeader, li.MsoHeader, div.MsoHeader
	{mso-style-noshow:yes;
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	tab-stops:center 3.0in right 6.0in;
	mso-layout-grid-align:auto;
	text-autospace:ideograph-numeric ideograph-other;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:Batang;
	mso-fareast-language:KO;}
p.MsoFooter, li.MsoFooter, div.MsoFooter
	{mso-style-link:" Char1";
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	tab-stops:center 3.0in right 6.0in;
	mso-layout-grid-align:auto;
	text-autospace:ideograph-numeric ideograph-other;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:Batang;
	mso-fareast-language:KO;}
p.MsoTitle, li.MsoTitle, div.MsoTitle
	{mso-style-link:" Char";
	margin-top:0in;
	margin-right:0in;
	margin-bottom:0in;
	margin-left:-27.0pt;
	margin-bottom:.0001pt;
	text-align:center;
	text-indent:27.0pt;
	mso-pagination:widow-orphan;
	mso-layout-grid-align:auto;
	text-autospace:none;
	font-size:28.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";}
p.MsoBodyText, li.MsoBodyText, div.MsoBodyText
	{mso-style-noshow:yes;
	mso-style-parent:Default;
	mso-style-next:Default;
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	mso-layout-grid-align:none;
	text-autospace:none;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:Batang;}
p.MsoBodyTextIndent, li.MsoBodyTextIndent, div.MsoBodyTextIndent
	{mso-style-noshow:yes;
	mso-style-parent:Default;
	mso-style-next:Default;
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	mso-layout-grid-align:none;
	text-autospace:none;
	font-size:10.0pt;
	mso-bidi-font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";}
p.MsoSubtitle, li.MsoSubtitle, div.MsoSubtitle
	{mso-style-parent:Default;
	mso-style-next:Default;
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	mso-layout-grid-align:none;
	text-autospace:none;
	font-size:10.0pt;
	mso-bidi-font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";}
p.MsoBodyText2, li.MsoBodyText2, div.MsoBodyText2
	{mso-style-noshow:yes;
	margin:0in;
	margin-bottom:.0001pt;
	text-align:justify;
	text-justify:inter-ideograph;
	mso-pagination:widow-orphan;
	mso-layout-grid-align:auto;
	text-autospace:ideograph-numeric ideograph-other;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:Batang;
	color:black;
	mso-fareast-language:KO;}
p.MsoBodyText3, li.MsoBodyText3, div.MsoBodyText3
	{mso-style-noshow:yes;
	mso-style-parent:Default;
	mso-style-next:Default;
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	mso-layout-grid-align:none;
	text-autospace:none;
	font-size:10.0pt;
	mso-bidi-font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";}
p.MsoBodyTextIndent2, li.MsoBodyTextIndent2, div.MsoBodyTextIndent2
	{mso-style-noshow:yes;
	mso-style-parent:Default;
	mso-style-next:Default;
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	mso-layout-grid-align:none;
	text-autospace:none;
	font-size:10.0pt;
	mso-bidi-font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";}
a:link, span.MsoHyperlink
	{color:blue;
	text-decoration:underline;
	text-underline:single;}
a:visited, span.MsoHyperlinkFollowed
	{color:purple;
	text-decoration:underline;
	text-underline:single;}
p
	{mso-style-noshow:yes;
	mso-style-parent:Default;
	mso-style-next:Default;
	margin-top:5.0pt;
	margin-right:0in;
	margin-bottom:12.25pt;
	margin-left:0in;
	mso-pagination:widow-orphan;
	mso-layout-grid-align:none;
	text-autospace:none;
	font-size:10.0pt;
	mso-bidi-font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";}
p.Default, li.Default, div.Default
	{mso-style-name:Default;
	mso-style-parent:"";
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	mso-layout-grid-align:none;
	text-autospace:none;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:Batang;
	color:black;
	mso-fareast-language:KO;}
p.DefaultText, li.DefaultText, div.DefaultText
	{mso-style-name:"Default Text";
	mso-style-parent:Default;
	mso-style-next:Default;
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	mso-layout-grid-align:none;
	text-autospace:none;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:Batang;
	mso-fareast-language:KO;}
p.body, li.body, div.body
	{mso-style-name:body;
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	mso-layout-grid-align:auto;
	text-autospace:ideograph-numeric ideograph-other;
	font-size:12.0pt;
	font-family:Times;
	mso-fareast-font-family:"Times New Roman";
	mso-bidi-font-family:"Times New Roman";
	color:black;}
span.CharChar
	{mso-style-name:" Char Char";
	mso-ansi-font-size:12.0pt;
	mso-bidi-font-size:12.0pt;}
span.CharChar1
	{mso-style-name:" Char Char1";
	mso-ansi-font-size:13.0pt;
	mso-bidi-font-size:13.0pt;
	font-family:Arial;
	mso-ascii-font-family:Arial;
	mso-hansi-font-family:Arial;
	mso-bidi-font-family:Arial;
	mso-fareast-language:KO;
	font-weight:bold;}
span.Char
	{mso-style-name:" Char";
	mso-style-link:Title;
	mso-ansi-font-size:28.0pt;
	mso-bidi-font-size:28.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";}
span.Char1
	{mso-style-name:" Char1";
	mso-style-link:Footer;
	mso-ansi-font-size:12.0pt;
	mso-bidi-font-size:12.0pt;
	mso-fareast-language:KO;}
span.booktitle
	{mso-style-name:booktitle;}
 /* Page Definitions */
 @page
	{mso-footnote-separator:url("mtechvlsi230209_files/header.htm") fs;
	mso-footnote-continuation-separator:url("mtechvlsi230209_files/header.htm") fcs;
	mso-endnote-separator:url("mtechvlsi230209_files/header.htm") es;
	mso-endnote-continuation-separator:url("mtechvlsi230209_files/header.htm") ecs;}
@page Section1
	{size:8.5in 11.0in;
	margin:1.0in 1.25in 1.0in 1.25in;
	mso-header-margin:.5in;
	mso-footer-margin:.5in;
	mso-even-header:url("mtechvlsi230209_files/header.htm") eh1;
	mso-header:url("mtechvlsi230209_files/header.htm") h1;
	mso-even-footer:url("mtechvlsi230209_files/header.htm") ef1;
	mso-footer:url("mtechvlsi230209_files/header.htm") f1;
	mso-first-header:url("mtechvlsi230209_files/header.htm") fh1;
	mso-first-footer:url("mtechvlsi230209_files/header.htm") ff1;
	mso-paper-source:0;}
div.Section1
	{page:Section1;}
@page Section2
	{size:8.5in 11.0in;
	margin:1.0in 1.25in 1.0in 1.25in;
	mso-header-margin:.5in;
	mso-footer-margin:.5in;
	mso-even-header:url("mtechvlsi230209_files/header.htm") eh1;
	mso-header:url("mtechvlsi230209_files/header.htm") h1;
	mso-even-footer:url("mtechvlsi230209_files/header.htm") ef1;
	mso-footer:url("mtechvlsi230209_files/header.htm") f1;
	mso-first-header:url("mtechvlsi230209_files/header.htm") fh1;
	mso-first-footer:url("mtechvlsi230209_files/header.htm") ff1;
	mso-paper-source:0;}
div.Section2
	{page:Section2;}
@page Section3
	{size:8.5in 11.0in;
	margin:1.0in 1.25in 1.0in 1.25in;
	mso-header-margin:.5in;
	mso-footer-margin:.5in;
	mso-even-header:url("mtechvlsi230209_files/header.htm") eh1;
	mso-header:url("mtechvlsi230209_files/header.htm") h1;
	mso-even-footer:url("mtechvlsi230209_files/header.htm") ef1;
	mso-footer:url("mtechvlsi230209_files/header.htm") f1;
	mso-first-header:url("mtechvlsi230209_files/header.htm") fh1;
	mso-first-footer:url("mtechvlsi230209_files/header.htm") ff1;
	mso-paper-source:0;}
div.Section3
	{page:Section3;}
@page Section4
	{size:8.5in 11.0in;
	margin:1.0in 1.25in 1.0in 1.25in;
	mso-header-margin:.5in;
	mso-footer-margin:.5in;
	mso-even-header:url("mtechvlsi230209_files/header.htm") eh1;
	mso-header:url("mtechvlsi230209_files/header.htm") h1;
	mso-even-footer:url("mtechvlsi230209_files/header.htm") ef1;
	mso-footer:url("mtechvlsi230209_files/header.htm") f1;
	mso-first-header:url("mtechvlsi230209_files/header.htm") fh1;
	mso-first-footer:url("mtechvlsi230209_files/header.htm") ff1;
	mso-paper-source:0;}
div.Section4
	{page:Section4;}
@page Section5
	{size:8.5in 11.0in;
	margin:1.0in 1.25in 1.0in 1.25in;
	mso-header-margin:.5in;
	mso-footer-margin:.5in;
	mso-even-header:url("mtechvlsi230209_files/header.htm") eh1;
	mso-header:url("mtechvlsi230209_files/header.htm") h1;
	mso-even-footer:url("mtechvlsi230209_files/header.htm") ef1;
	mso-footer:url("mtechvlsi230209_files/header.htm") f1;
	mso-first-header:url("mtechvlsi230209_files/header.htm") fh1;
	mso-first-footer:url("mtechvlsi230209_files/header.htm") ff1;
	mso-paper-source:0;}
div.Section5
	{page:Section5;}
@page Section6
	{size:8.5in 11.0in;
	margin:1.0in 1.25in 1.0in 1.25in;
	mso-header-margin:.5in;
	mso-footer-margin:.5in;
	mso-even-header:url("mtechvlsi230209_files/header.htm") eh1;
	mso-header:url("mtechvlsi230209_files/header.htm") h1;
	mso-even-footer:url("mtechvlsi230209_files/header.htm") ef1;
	mso-footer:url("mtechvlsi230209_files/header.htm") f1;
	mso-first-header:url("mtechvlsi230209_files/header.htm") fh1;
	mso-first-footer:url("mtechvlsi230209_files/header.htm") ff1;
	mso-paper-source:0;}
div.Section6
	{page:Section6;}
@page Section7
	{size:8.5in 11.0in;
	margin:1.0in 1.25in 1.0in 1.25in;
	mso-header-margin:.5in;
	mso-footer-margin:.5in;
	mso-even-header:url("mtechvlsi230209_files/header.htm") eh1;
	mso-header:url("mtechvlsi230209_files/header.htm") h1;
	mso-even-footer:url("mtechvlsi230209_files/header.htm") ef1;
	mso-footer:url("mtechvlsi230209_files/header.htm") f1;
	mso-first-header:url("mtechvlsi230209_files/header.htm") fh1;
	mso-first-footer:url("mtechvlsi230209_files/header.htm") ff1;
	mso-paper-source:0;}
div.Section7
	{page:Section7;}
@page Section8
	{size:8.5in 11.0in;
	margin:1.0in 1.25in 1.0in 1.25in;
	mso-header-margin:.5in;
	mso-footer-margin:.5in;
	mso-even-header:url("mtechvlsi230209_files/header.htm") eh1;
	mso-header:url("mtechvlsi230209_files/header.htm") h1;
	mso-even-footer:url("mtechvlsi230209_files/header.htm") ef1;
	mso-footer:url("mtechvlsi230209_files/header.htm") f1;
	mso-first-header:url("mtechvlsi230209_files/header.htm") fh1;
	mso-first-footer:url("mtechvlsi230209_files/header.htm") ff1;
	mso-paper-source:0;}
div.Section8
	{page:Section8;}
@page Section9
	{size:8.5in 11.0in;
	margin:1.0in 1.25in 1.0in 1.25in;
	mso-header-margin:.5in;
	mso-footer-margin:.5in;
	mso-even-header:url("mtechvlsi230209_files/header.htm") eh1;
	mso-header:url("mtechvlsi230209_files/header.htm") h1;
	mso-even-footer:url("mtechvlsi230209_files/header.htm") ef1;
	mso-footer:url("mtechvlsi230209_files/header.htm") f1;
	mso-first-header:url("mtechvlsi230209_files/header.htm") fh1;
	mso-first-footer:url("mtechvlsi230209_files/header.htm") ff1;
	mso-paper-source:0;}
div.Section9
	{page:Section9;}
@page Section10
	{size:8.5in 11.0in;
	margin:1.0in 1.25in 1.0in 1.25in;
	mso-header-margin:.5in;
	mso-footer-margin:.5in;
	mso-even-header:url("mtechvlsi230209_files/header.htm") eh1;
	mso-header:url("mtechvlsi230209_files/header.htm") h1;
	mso-even-footer:url("mtechvlsi230209_files/header.htm") ef1;
	mso-footer:url("mtechvlsi230209_files/header.htm") f1;
	mso-first-header:url("mtechvlsi230209_files/header.htm") fh1;
	mso-first-footer:url("mtechvlsi230209_files/header.htm") ff1;
	mso-paper-source:0;}
div.Section10
	{page:Section10;}
@page Section11
	{size:8.5in 11.0in;
	margin:1.0in 1.25in 1.0in 1.25in;
	mso-header-margin:.5in;
	mso-footer-margin:.5in;
	mso-even-header:url("mtechvlsi230209_files/header.htm") eh1;
	mso-header:url("mtechvlsi230209_files/header.htm") h1;
	mso-even-footer:url("mtechvlsi230209_files/header.htm") ef1;
	mso-footer:url("mtechvlsi230209_files/header.htm") f1;
	mso-first-header:url("mtechvlsi230209_files/header.htm") fh1;
	mso-first-footer:url("mtechvlsi230209_files/header.htm") ff1;
	mso-paper-source:0;}
div.Section11
	{page:Section11;}
@page Section12
	{size:8.5in 11.0in;
	margin:1.0in 1.25in 1.0in 1.25in;
	mso-header-margin:.5in;
	mso-footer-margin:.5in;
	mso-even-header:url("mtechvlsi230209_files/header.htm") eh1;
	mso-header:url("mtechvlsi230209_files/header.htm") h1;
	mso-even-footer:url("mtechvlsi230209_files/header.htm") ef1;
	mso-footer:url("mtechvlsi230209_files/header.htm") f1;
	mso-first-header:url("mtechvlsi230209_files/header.htm") fh1;
	mso-first-footer:url("mtechvlsi230209_files/header.htm") ff1;
	mso-paper-source:0;}
div.Section12
	{page:Section12;}
@page Section13
	{size:8.5in 11.0in;
	margin:1.0in 1.25in 1.0in 1.25in;
	mso-header-margin:.5in;
	mso-footer-margin:.5in;
	mso-even-header:url("mtechvlsi230209_files/header.htm") eh1;
	mso-header:url("mtechvlsi230209_files/header.htm") h1;
	mso-even-footer:url("mtechvlsi230209_files/header.htm") ef1;
	mso-footer:url("mtechvlsi230209_files/header.htm") f1;
	mso-first-header:url("mtechvlsi230209_files/header.htm") fh1;
	mso-first-footer:url("mtechvlsi230209_files/header.htm") ff1;
	mso-paper-source:0;}
div.Section13
	{page:Section13;}
@page Section14
	{size:8.5in 11.0in;
	margin:1.0in 1.25in 1.0in 1.25in;
	mso-header-margin:.5in;
	mso-footer-margin:.5in;
	mso-even-header:url("mtechvlsi230209_files/header.htm") eh1;
	mso-header:url("mtechvlsi230209_files/header.htm") h1;
	mso-even-footer:url("mtechvlsi230209_files/header.htm") ef1;
	mso-footer:url("mtechvlsi230209_files/header.htm") f1;
	mso-first-header:url("mtechvlsi230209_files/header.htm") fh1;
	mso-first-footer:url("mtechvlsi230209_files/header.htm") ff1;
	mso-paper-source:0;}
div.Section14
	{page:Section14;}
@page Section15
	{size:8.5in 11.0in;
	margin:1.0in 1.25in 1.0in 1.25in;
	mso-header-margin:.5in;
	mso-footer-margin:.5in;
	mso-even-header:url("mtechvlsi230209_files/header.htm") eh1;
	mso-header:url("mtechvlsi230209_files/header.htm") h1;
	mso-even-footer:url("mtechvlsi230209_files/header.htm") ef1;
	mso-footer:url("mtechvlsi230209_files/header.htm") f1;
	mso-first-header:url("mtechvlsi230209_files/header.htm") fh1;
	mso-first-footer:url("mtechvlsi230209_files/header.htm") ff1;
	mso-paper-source:0;}
div.Section15
	{page:Section15;}
@page Section16
	{size:8.5in 11.0in;
	margin:1.0in 1.25in 1.0in 1.25in;
	mso-header-margin:.5in;
	mso-footer-margin:.5in;
	mso-even-header:url("mtechvlsi230209_files/header.htm") eh1;
	mso-header:url("mtechvlsi230209_files/header.htm") h1;
	mso-even-footer:url("mtechvlsi230209_files/header.htm") ef1;
	mso-footer:url("mtechvlsi230209_files/header.htm") f1;
	mso-first-header:url("mtechvlsi230209_files/header.htm") fh1;
	mso-first-footer:url("mtechvlsi230209_files/header.htm") ff1;
	mso-paper-source:0;}
div.Section16
	{page:Section16;}
@page Section17
	{size:8.5in 11.0in;
	margin:1.0in 1.25in 1.0in 1.25in;
	mso-header-margin:.5in;
	mso-footer-margin:.5in;
	mso-even-header:url("mtechvlsi230209_files/header.htm") eh1;
	mso-header:url("mtechvlsi230209_files/header.htm") h1;
	mso-even-footer:url("mtechvlsi230209_files/header.htm") ef1;
	mso-footer:url("mtechvlsi230209_files/header.htm") f1;
	mso-first-header:url("mtechvlsi230209_files/header.htm") fh1;
	mso-first-footer:url("mtechvlsi230209_files/header.htm") ff1;
	mso-paper-source:0;}
div.Section17
	{page:Section17;}
@page Section18
	{size:8.5in 11.0in;
	margin:1.0in 1.25in 1.0in 1.25in;
	mso-header-margin:.5in;
	mso-footer-margin:.5in;
	mso-even-header:url("mtechvlsi230209_files/header.htm") eh1;
	mso-header:url("mtechvlsi230209_files/header.htm") h1;
	mso-even-footer:url("mtechvlsi230209_files/header.htm") ef1;
	mso-footer:url("mtechvlsi230209_files/header.htm") f1;
	mso-first-header:url("mtechvlsi230209_files/header.htm") fh1;
	mso-first-footer:url("mtechvlsi230209_files/header.htm") ff1;
	mso-paper-source:0;}
div.Section18
	{page:Section18;}
 /* List Definitions */
 @list l0
	{mso-list-id:-1440608143;
	mso-list-type:hybrid;
	mso-list-template-ids:-262757881 -1 -1 -1 -1 -1 -1 -1 -1 -1;}
@list l0:level1
	{mso-level-suffix:none;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l0:level2
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l0:level3
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l0:level4
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l0:level5
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l0:level6
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l0:level7
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l0:level8
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l0:level9
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l1
	{mso-list-id:-1310442909;
	mso-list-type:hybrid;
	mso-list-template-ids:1412350594 -1 -1 -1 -1 -1 -1 -1 -1 -1;}
@list l1:level1
	{mso-level-suffix:none;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l1:level2
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l1:level3
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l1:level4
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l1:level5
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l1:level6
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l1:level7
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l1:level8
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l1:level9
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l2
	{mso-list-id:-1021079755;
	mso-list-type:hybrid;
	mso-list-template-ids:-408507180 -1 -1 -1 -1 -1 -1 -1 -1 -1;}
@list l2:level1
	{mso-level-suffix:none;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l2:level2
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l2:level3
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l2:level4
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l2:level5
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l2:level6
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l2:level7
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l2:level8
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l2:level9
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l3
	{mso-list-id:127094886;
	mso-list-type:hybrid;
	mso-list-template-ids:878508106 67698703 67698713 67698715 67698703 67698713 67698715 67698703 67698713 67698715;}
@list l3:level1
	{mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l4
	{mso-list-id:145320396;
	mso-list-type:hybrid;
	mso-list-template-ids:-676719586 -1 -1 -1 -1 -1 -1 -1 -1 -1;}
@list l4:level1
	{mso-level-suffix:none;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l4:level2
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l4:level3
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l4:level4
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l4:level5
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l4:level6
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l4:level7
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l4:level8
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l4:level9
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l5
	{mso-list-id:148640850;
	mso-list-type:hybrid;
	mso-list-template-ids:-640021268 67698703 67698713 67698715 67698703 67698713 67698715 67698703 67698713 67698715;}
@list l5:level1
	{mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l6
	{mso-list-id:184104296;
	mso-list-type:hybrid;
	mso-list-template-ids:-198832168 67698703 67698713 67698715 67698703 67698713 67698715 67698703 67698713 67698715;}
@list l6:level1
	{mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l7
	{mso-list-id:324751008;
	mso-list-type:hybrid;
	mso-list-template-ids:280154916 67698703 67698713 67698715 67698703 67698713 67698715 67698703 67698713 67698715;}
@list l7:level1
	{mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l8
	{mso-list-id:385493715;
	mso-list-type:hybrid;
	mso-list-template-ids:1453750540 67698703 67698713 67698715 67698703 67698713 67698715 67698703 67698713 67698715;}
@list l8:level1
	{mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l9
	{mso-list-id:400911892;
	mso-list-type:hybrid;
	mso-list-template-ids:1255960260 67698703 67698713 67698715 67698703 67698713 67698715 67698703 67698713 67698715;}
@list l9:level1
	{mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l10
	{mso-list-id:419181205;
	mso-list-type:hybrid;
	mso-list-template-ids:-2147476332 67698703 67698713 67698715 67698703 67698713 67698715 67698703 67698713 67698715;}
@list l10:level1
	{mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l11
	{mso-list-id:541314695;
	mso-list-type:hybrid;
	mso-list-template-ids:110414332 -1 -1 -1 -1 -1 -1 -1 -1 -1;}
@list l11:level1
	{mso-level-suffix:none;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l11:level2
	{mso-level-suffix:none;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l11:level3
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l11:level4
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l11:level5
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l11:level6
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l11:level7
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l11:level8
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l11:level9
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l12
	{mso-list-id:569788096;
	mso-list-type:hybrid;
	mso-list-template-ids:477758801 -1 -1 -1 -1 -1 -1 -1 -1 -1;}
@list l12:level1
	{mso-level-suffix:none;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l12:level2
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l12:level3
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l12:level4
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l12:level5
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l12:level6
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l12:level7
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l12:level8
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l12:level9
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l13
	{mso-list-id:592395813;
	mso-list-type:hybrid;
	mso-list-template-ids:-1967331716 67698703 67698713 67698715 67698703 67698713 67698715 67698703 67698713 67698715;}
@list l13:level1
	{mso-level-tab-stop:36.7pt;
	mso-level-number-position:left;
	margin-left:36.7pt;
	text-indent:-.25in;}
@list l14
	{mso-list-id:604071589;
	mso-list-type:hybrid;
	mso-list-template-ids:592224054 67698703 67698713 67698715 67698703 67698713 67698715 67698703 67698713 67698715;}
@list l14:level1
	{mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l15
	{mso-list-id:667800457;
	mso-list-type:hybrid;
	mso-list-template-ids:134625260 -1 -1 -1 -1 -1 -1 -1 -1 -1;}
@list l15:level1
	{mso-level-suffix:none;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l15:level2
	{mso-level-suffix:none;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l15:level3
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l15:level4
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l15:level5
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l15:level6
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l15:level7
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l15:level8
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l15:level9
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l16
	{mso-list-id:855920756;
	mso-list-type:hybrid;
	mso-list-template-ids:-662920608 67698703 67698713 67698715 67698703 67698713 67698715 67698703 67698713 67698715;}
@list l16:level1
	{mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l17
	{mso-list-id:882841757;
	mso-list-type:hybrid;
	mso-list-template-ids:1488261359 -1 -1 -1 -1 -1 -1 -1 -1 -1;}
@list l17:level1
	{mso-level-suffix:none;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l17:level2
	{mso-level-suffix:none;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l17:level3
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l17:level4
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l17:level5
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l17:level6
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l17:level7
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l17:level8
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l17:level9
	{mso-level-start-at:0;
	mso-level-text:"";
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	margin-left:0in;
	text-indent:0in;}
@list l18
	{mso-list-id:908423545;
	mso-list-type:hybrid;
	mso-list-template-ids:317627928 67698703 67698713 67698715 67698703 67698713 67698715 67698703 67698713 67698715;}
@list l18:level1
	{mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l19
	{mso-list-id:1120413398;
	mso-list-type:hybrid;
	mso-list-template-ids:-254119774 67698703 67698713 67698715 67698703 67698713 67698715 67698703 67698713 67698715;}
@list l19:level1
	{mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l20
	{mso-list-id:1136411168;
	mso-list-type:hybrid;
	mso-list-template-ids:754645044 67698703 67698713 67698715 67698703 67698713 67698715 67698703 67698713 67698715;}
@list l20:level1
	{mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l21
	{mso-list-id:1197736848;
	mso-list-type:hybrid;
	mso-list-template-ids:-1796806826 67698703 67698713 67698715 67698703 67698713 67698715 67698703 67698713 67698715;}
@list l21:level1
	{mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l22
	{mso-list-id:1300720237;
	mso-list-type:hybrid;
	mso-list-template-ids:1381907514 67698703 67698713 67698715 67698703 67698713 67698715 67698703 67698713 67698715;}
@list l22:level1
	{mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l23
	{mso-list-id:1349404440;
	mso-list-type:hybrid;
	mso-list-template-ids:-1077410096 67698703 67698713 67698715 67698703 67698713 67698715 67698703 67698713 67698715;}
@list l23:level1
	{mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l24
	{mso-list-id:1405252656;
	mso-list-type:hybrid;
	mso-list-template-ids:1496997862 67698703 67698713 67698715 67698703 67698713 67698715 67698703 67698713 67698715;}
@list l24:level1
	{mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l25
	{mso-list-id:1532911408;
	mso-list-type:hybrid;
	mso-list-template-ids:34404858 67698703 67698713 67698715 67698703 67698713 67698715 67698703 67698713 67698715;}
@list l25:level1
	{mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l26
	{mso-list-id:1545677732;
	mso-list-type:hybrid;
	mso-list-template-ids:-1121829934 67698703 67698713 67698715 67698703 67698713 67698715 67698703 67698713 67698715;}
@list l26:level1
	{mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l27
	{mso-list-id:1642810488;
	mso-list-type:hybrid;
	mso-list-template-ids:-999399090 67698703 67698713 67698715 67698703 67698713 67698715 67698703 67698713 67698715;}
@list l27:level1
	{mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l28
	{mso-list-id:1678076612;
	mso-list-type:hybrid;
	mso-list-template-ids:62787628 67698703 67698713 67698715 67698703 67698713 67698715 67698703 67698713 67698715;}
@list l28:level1
	{mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l29
	{mso-list-id:1678464458;
	mso-list-type:hybrid;
	mso-list-template-ids:-963721404 67698703 67698713 67698715 67698703 67698713 67698715 67698703 67698713 67698715;}
@list l29:level1
	{mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l30
	{mso-list-id:1763068069;
	mso-list-type:hybrid;
	mso-list-template-ids:-1735217024 67698703 67698713 67698715 67698703 67698713 67698715 67698703 67698713 67698715;}
@list l30:level1
	{mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l31
	{mso-list-id:1802771907;
	mso-list-type:hybrid;
	mso-list-template-ids:152977392 67698703 67698713 67698715 67698703 67698713 67698715 67698703 67698713 67698715;}
@list l31:level1
	{mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l32
	{mso-list-id:1837457068;
	mso-list-type:hybrid;
	mso-list-template-ids:28077166 67698703 67698713 67698715 67698703 67698713 67698715 67698703 67698713 67698715;}
@list l32:level1
	{mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l33
	{mso-list-id:1839349190;
	mso-list-type:hybrid;
	mso-list-template-ids:346071902 67698703 67698713 67698715 67698703 67698713 67698715 67698703 67698713 67698715;}
@list l33:level1
	{mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l34
	{mso-list-id:1913657613;
	mso-list-type:hybrid;
	mso-list-template-ids:297197902 67698703 67698713 67698715 67698703 67698713 67698715 67698703 67698713 67698715;}
@list l34:level1
	{mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l35
	{mso-list-id:2117407876;
	mso-list-type:hybrid;
	mso-list-template-ids:-1863647336 67698703 67698713 67698715 67698703 67698713 67698715 67698703 67698713 67698715;}
@list l35:level1
	{mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
ol
	{margin-bottom:0in;}
ul
	{margin-bottom:0in;}
-->
</style>
<!--[if gte mso 10]>
<style>
 /* Style Definitions */
 table.MsoNormalTable
	{mso-style-name:"Table Normal";
	mso-tstyle-rowband-size:0;
	mso-tstyle-colband-size:0;
	mso-style-noshow:yes;
	mso-style-parent:"";
	mso-padding-alt:0in 5.4pt 0in 5.4pt;
	mso-para-margin:0in;
	mso-para-margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:10.0pt;
	font-family:"Times New Roman";}
table.MsoTableGrid
	{mso-style-name:"Table Grid";
	mso-tstyle-rowband-size:0;
	mso-tstyle-colband-size:0;
	border:solid windowtext 1.0pt;
	mso-border-alt:solid windowtext .5pt;
	mso-padding-alt:0in 5.4pt 0in 5.4pt;
	mso-border-insideh:.5pt solid windowtext;
	mso-border-insidev:.5pt solid windowtext;
	mso-para-margin:0in;
	mso-para-margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:10.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";}
</style>
<![endif]--><!--[if gte mso 9]><xml>
 <o:shapedefaults v:ext="edit" spidmax="2050"/>
</xml><![endif]--><!--[if gte mso 9]><xml>
 <o:shapelayout v:ext="edit">
  <o:idmap v:ext="edit" data="1"/>
 </o:shapelayout></xml><![endif]-->
</head>

<body lang=EN-US link=blue vlink=purple style='tab-interval:.5in'>

<div class=Section1>

<h5 align=center style='text-align:center'><span style='font-size:14.0pt'>SCHEME
OF EXAMINATION</span><span lang=EN-GB style='font-size:14.0pt;mso-ansi-language:
EN-GB'><o:p></o:p></span></h5>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:14.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:14.0pt'>&amp;<o:p></o:p></span></b></p>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:14.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:14.0pt'>SYLLABI<o:p></o:p></span></b></p>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:14.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:14.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:14.0pt'>for<o:p></o:p></span></b></p>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:14.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:14.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:14.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:14.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:14.0pt'><o:p>&nbsp;</o:p></span></b></p>

<h5 align=center style='text-align:center'><span style='font-size:14.0pt'>Master
of Technology</span><span lang=EN-GB style='font-size:14.0pt;mso-ansi-language:
EN-GB'><o:p></o:p></span></h5>

<h5 align=center style='text-align:center'><span style='font-size:14.0pt'>(VLSI
Design)<o:p></o:p></span></h5>

<h4 align=center style='text-align:center'>Regular<o:p></o:p></h4>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:14.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:14.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:14.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:14.0pt'><o:p>&nbsp;</o:p></span></b></p>

<h5 align=center style='text-align:center'><span lang=EN-GB style='font-size:
14.0pt;mso-ansi-language:EN-GB'><o:p>&nbsp;</o:p></span></h5>

<p class=MsoNormal align=center style='text-align:center'><span lang=EN-GB
style='font-size:14.0pt;mso-ansi-language:EN-GB'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:14.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:14.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:14.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:14.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal align=center style='text-align:center'><!--[if gte vml 1]><v:shapetype
 id="_x0000_t75" coordsize="21600,21600" o:spt="75" o:preferrelative="t"
 path="m@4@5l@4@11@9@11@9@5xe" filled="f" stroked="f">
 <v:stroke joinstyle="miter"/>
 <v:formulas>
  <v:f eqn="if lineDrawn pixelLineWidth 0"/>
  <v:f eqn="sum @0 1 0"/>
  <v:f eqn="sum 0 0 @1"/>
  <v:f eqn="prod @2 1 2"/>
  <v:f eqn="prod @3 21600 pixelWidth"/>
  <v:f eqn="prod @3 21600 pixelHeight"/>
  <v:f eqn="sum @0 0 1"/>
  <v:f eqn="prod @6 1 2"/>
  <v:f eqn="prod @7 21600 pixelWidth"/>
  <v:f eqn="sum @8 21600 0"/>
  <v:f eqn="prod @7 21600 pixelHeight"/>
  <v:f eqn="sum @10 21600 0"/>
 </v:formulas>
 <v:path o:extrusionok="f" gradientshapeok="t" o:connecttype="rect"/>
 <o:lock v:ext="edit" aspectratio="t"/>
</v:shapetype><v:shape id="_x0000_s1029" type="#_x0000_t75" style='position:absolute;
 left:0;text-align:left;margin-left:162pt;margin-top:1.15pt;width:100.8pt;
 height:108pt;z-index:1;mso-wrap-edited:f' wrapcoords="351 0 -176 15709 -176 21436 21600 21436 21600 0 351 0"
 fillcolor="window">
 <v:imagedata src="mtechvlsi230209_files/image001.wmz" o:title=""/>
</v:shape><![if gte mso 9]><o:OLEObject Type="Embed" ProgID="Word.Picture.8"
 ShapeID="_x0000_s1029" DrawAspect="Content" ObjectID="_1296908210">
</o:OLEObject>
<![endif]><![endif]--><![if !vml]><span style='mso-ignore:vglayout'>

<table cellpadding=0 cellspacing=0 align=left>
 <tr>
  <td width=216 height=2></td>
 </tr>
 <tr>
  <td></td>
  <td><img width=134 height=144 src="mtechvlsi230209_files/image002.gif"
  v:shapes="_x0000_s1029"></td>
 </tr>
</table>

</span><![endif]><span style='font-size:14.0pt'><b><o:p>&nbsp;</o:p></b></span></p>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:14.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:14.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:14.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:14.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:14.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:14.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:14.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:14.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:14.0pt'><o:p>&nbsp;</o:p></span></b></p>

<br style='mso-ignore:vglayout' clear=ALL>

<p class=MsoNormal align=center style='text-align:center'><st1:place><st1:PlaceName><b><span
  style='font-size:14.0pt'>Guru</span></b></st1:PlaceName><b><span
 style='font-size:14.0pt'> </span></b><st1:PlaceName><b><span style='font-size:
  14.0pt'>Gobind</span></b></st1:PlaceName><b><span style='font-size:14.0pt'> </span></b><st1:PlaceName><b><span
  style='font-size:14.0pt'>Singh</span></b></st1:PlaceName><b><span
 style='font-size:14.0pt'> </span></b><st1:PlaceName><b><span style='font-size:
  14.0pt'>Indraprastha</span></b></st1:PlaceName><b><span style='font-size:
 14.0pt'> </span></b><st1:PlaceType><b><span style='font-size:14.0pt'>University</span></b></st1:PlaceType></st1:place><span
style='font-size:14.0pt'><o:p></o:p></span></p>

<p class=MsoTitle style='margin-left:0in'><b><span style='font-size:14.0pt'>Kashmere
Gate, </span></b><st1:City><st1:place><b><span style='font-size:14.0pt'>Delhi</span></b></st1:place></st1:City><b><span
style='font-size:14.0pt'>  110403 [</span></b><st1:country-region><st1:place><b><span
  style='font-size:14.0pt'>INDIA</span></b></st1:place></st1:country-region><b><span
style='font-size:14.0pt'>]</span></b><span style='font-size:14.0pt'><o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><b><i><span
style='font-size:14.0pt'>www.ipu.ac.in</span></i></b><span style='font-size:
14.0pt'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><i><span
style='font-size:10.0pt;color:black'><span style='mso-spacerun:yes'></span></span></i></b><span
style='font-size:10.0pt;color:black'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='mso-fareast-language:
EN-US'>Eligibility Condition<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='mso-fareast-language:
EN-US'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><span style='mso-fareast-language:
EN-US'>B. Tech / B.E in Electronics &amp; Communication / Electronics /
Computer Science / Information Technology or equivalent degree with 60% marks.<o:p></o:p></span></p>

<p class=MsoNormal style='margin-left:.25in;text-align:justify;text-justify:
inter-ideograph;mso-layout-grid-align:none;text-autospace:none'><span
style='mso-fareast-language:EN-US'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><span style='mso-fareast-language:
EN-US'>M Sc. Physics (Electronics) / M Sc. Electronics with 60% marks.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><span style='mso-fareast-language:
EN-US'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><span style='mso-fareast-language:
EN-US'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='mso-fareast-language:
EN-US'>Admission Procedure<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='mso-fareast-language:
EN-US'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><span style='mso-fareast-language:
EN-US'>Admission will be made on the basis of GATE score in the relevant field.<o:p></o:p></span></p>

<p class=MsoNormal style='margin-left:.25in;text-align:justify;text-justify:
inter-ideograph;mso-layout-grid-align:none;text-autospace:none'><span
style='mso-fareast-language:EN-US'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><span style='mso-fareast-language:
EN-US'>If seats remain vacant after admitting the students with valid GATE
score, then the admission will be made on the basis of merit of the qualifying
marks subject to minimum 60% marks in the qualifying degree.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:10.0pt;
color:black'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:10.0pt;
color:black'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:10.0pt;
color:black'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:10.0pt;
color:black'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:10.0pt;
color:black'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:10.0pt;
color:black'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:10.0pt;
color:black'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:10.0pt;
color:black'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:10.0pt;
color:black'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:10.0pt;
color:black'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:10.0pt;
color:black'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:10.0pt;
color:black'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:10.0pt;
color:black'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:10.0pt;
color:black'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:10.0pt;
color:black'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:10.0pt;
color:black'><o:p>&nbsp;</o:p></span></b></p>

<b><span style='font-size:10.0pt;font-family:"Times New Roman";mso-fareast-font-family:
Batang;color:black;mso-ansi-language:EN-US;mso-fareast-language:KO;mso-bidi-language:
AR-SA'><br clear=all style='page-break-before:always'>
</span></b>

<p class=MsoNormal align=center style='text-align:center;mso-layout-grid-align:
none;text-autospace:none'><b><span style='color:black'>SCHEME OF EXAMINATION<o:p></o:p></span></b></p>

<p class=MsoNormal align=center style='text-align:center;mso-layout-grid-align:
none;text-autospace:none'><span style='color:black'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal align=center style='text-align:center;mso-layout-grid-align:
none;text-autospace:none'><b><u><span style='color:black'>Master of Technology</span></u><span
style='color:black'><o:p></o:p></span></b></p>

<p class=MsoNormal align=center style='text-align:center;mso-layout-grid-align:
none;text-autospace:none'><b><u><span style='color:black'>(VLSI Design)<o:p></o:p></span></u></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><span style='color:black'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-outline-level:1;mso-layout-grid-align:none;text-autospace:none'><b><u><span
style='color:black'>First Semester <o:p></o:p></span></u></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-outline-level:1;mso-layout-grid-align:none;text-autospace:none'><span
style='color:black'><o:p>&nbsp;</o:p></span></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0
 style='margin-left:20.25pt;border-collapse:collapse;border:none;mso-padding-alt:
 0in 5.4pt 0in 5.4pt'>
 <tr style='mso-yfti-irow:0;height:16.0pt'>
  <td width=124 style='width:93.1pt;border:solid black 1.0pt;mso-border-alt:
  solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:16.0pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='color:black'>Course<o:p></o:p></span></b></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='color:black'>Code</span></b><span
  style='color:black'><o:p></o:p></span></p>
  </td>
  <td width=242 style='width:181.8pt;border:solid black 1.0pt;border-left:none;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:16.0pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-outline-level:2;mso-layout-grid-align:none;text-autospace:none'><b><span
  style='color:black'>Subject Name</span></b><span style='color:black'><o:p></o:p></span></p>
  </td>
  <td width=46 style='width:34.45pt;border:solid black 1.0pt;border-left:none;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:16.0pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='color:black'>L</span></b><b
  style='mso-bidi-font-weight:normal'><span style='color:black'><o:p></o:p></span></b></p>
  </td>
  <td width=54 style='width:40.3pt;border:solid black 1.0pt;border-left:none;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:16.0pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='color:black'>T/P<o:p></o:p></span></b></p>
  </td>
  <td width=72 style='width:.75in;border:solid black 1.0pt;border-left:none;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:16.0pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='color:black'>Credits</span></b><span
  style='color:black'><o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:1;height:16.0pt'>
  <td width=538 colspan=5 valign=top style='width:403.65pt;border:solid black 1.0pt;
  border-top:none;mso-border-top-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:16.0pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='color:black'>Theory
  Papers<o:p></o:p></span></b></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:2;height:15.8pt'>
  <td width=124 valign=top style='width:93.1pt;border:solid black 1.0pt;
  border-top:none;mso-border-top-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=Default style='text-align:justify;text-justify:inter-ideograph'>ITV-601<o:p></o:p></p>
  </td>
  <td width=242 valign=top style='width:181.8pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>Digital
  System Design<span style='mso-spacerun:yes'> </span>with Verilog<o:p></o:p></span></p>
  </td>
  <td width=46 valign=top style='width:34.45pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>4<o:p></o:p></span></p>
  </td>
  <td width=54 valign=top style='width:40.3pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>-<o:p></o:p></span></p>
  </td>
  <td width=72 valign=top style='width:.75in;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>4<o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:3;height:15.8pt'>
  <td width=124 valign=top style='width:93.1pt;border:solid black 1.0pt;
  border-top:none;mso-border-top-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>ITV-603<o:p></o:p></span></p>
  </td>
  <td width=242 valign=top style='width:181.8pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>VLSI
  Technology <o:p></o:p></span></p>
  </td>
  <td width=46 valign=top style='width:34.45pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>4 <o:p></o:p></span></p>
  </td>
  <td width=54 valign=top style='width:40.3pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>-<o:p></o:p></span></p>
  </td>
  <td width=72 valign=top style='width:.75in;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>4<o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:4;height:15.8pt'>
  <td width=124 valign=top style='width:93.1pt;border:solid black 1.0pt;
  border-top:none;mso-border-top-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=Default style='text-align:justify;text-justify:inter-ideograph'>ITV-605<o:p></o:p></p>
  </td>
  <td width=242 valign=top style='width:181.8pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>Basic
  VLSI Design<o:p></o:p></span></p>
  </td>
  <td width=46 valign=top style='width:34.45pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>4<o:p></o:p></span></p>
  </td>
  <td width=54 valign=top style='width:40.3pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>-<o:p></o:p></span></p>
  </td>
  <td width=72 valign=top style='width:.75in;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>4<o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:5;height:15.8pt'>
  <td width=124 valign=top style='width:93.1pt;border:solid black 1.0pt;
  border-top:none;mso-border-top-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='font-family:
  Symbol;mso-ascii-font-family:"Times New Roman";mso-hansi-font-family:"Times New Roman";
  color:black;mso-char-type:symbol;mso-symbol-font-family:Symbol;mso-bidi-font-weight:
  bold'><span style='mso-char-type:symbol;mso-symbol-font-family:Symbol'>*</span></span><span
  style='color:black'>ITR-601<o:p></o:p></span></p>
  </td>
  <td width=242 valign=top style='width:181.8pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>Algorithm
  Analysis and Design<o:p></o:p></span></p>
  </td>
  <td width=46 valign=top style='width:34.45pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>4 <o:p></o:p></span></p>
  </td>
  <td width=54 valign=top style='width:40.3pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>-<o:p></o:p></span></p>
  </td>
  <td width=72 valign=top style='width:.75in;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>4<o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:6;height:17.5pt'>
  <td width=124 valign=top style='width:93.1pt;border:solid black 1.0pt;
  border-top:none;mso-border-top-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:17.5pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='font-family:
  Symbol;mso-ascii-font-family:"Times New Roman";mso-hansi-font-family:"Times New Roman";
  color:black;mso-char-type:symbol;mso-symbol-font-family:Symbol;mso-bidi-font-weight:
  bold'><span style='mso-char-type:symbol;mso-symbol-font-family:Symbol'>*</span></span><span
  style='color:black;mso-bidi-font-weight:bold'>ITR-605<o:p></o:p></span></p>
  </td>
  <td width=242 valign=top style='width:181.8pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:17.5pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black;
  mso-bidi-font-weight:bold'>Advance<span style='mso-spacerun:yes'>
  </span>Computer Architecture<o:p></o:p></span></p>
  </td>
  <td width=46 valign=top style='width:34.45pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:17.5pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black;
  mso-bidi-font-weight:bold'>4 <o:p></o:p></span></p>
  </td>
  <td width=54 valign=top style='width:40.3pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:17.5pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black;
  mso-bidi-font-weight:bold'>-<o:p></o:p></span></p>
  </td>
  <td width=72 valign=top style='width:.75in;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:17.5pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black;
  mso-bidi-font-weight:bold'>4<o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:7;height:16.0pt'>
  <td width=538 colspan=5 valign=top style='width:403.65pt;border:solid black 1.0pt;
  border-top:none;mso-border-top-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:16.0pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-outline-level:1;mso-layout-grid-align:none;text-autospace:none'><b><span
  style='color:black'>Practical /Viva-voce</span></b><span style='color:black'><o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:8;height:15.8pt'>
  <td width=124 valign=top style='width:93.1pt;border:solid black 1.0pt;
  border-top:none;mso-border-top-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>ITV-651<o:p></o:p></span></p>
  </td>
  <td width=242 valign=top style='width:181.8pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>DSD
  with Verilog Lab<o:p></o:p></span></p>
  </td>
  <td width=46 valign=top style='width:34.45pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>- <o:p></o:p></span></p>
  </td>
  <td width=54 valign=top style='width:40.3pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>2<o:p></o:p></span></p>
  </td>
  <td width=72 valign=top style='width:.75in;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>2 <o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:9;height:15.8pt'>
  <td width=124 valign=top style='width:93.1pt;border:solid black 1.0pt;
  border-top:none;mso-border-top-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>ITV-653<o:p></o:p></span></p>
  </td>
  <td width=242 valign=top style='width:181.8pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>Digital
  IC design Lab<o:p></o:p></span></p>
  </td>
  <td width=46 valign=top style='width:34.45pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>- <o:p></o:p></span></p>
  </td>
  <td width=54 valign=top style='width:40.3pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>2<o:p></o:p></span></p>
  </td>
  <td width=72 valign=top style='width:.75in;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>2 <o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:10;height:15.8pt'>
  <td width=124 valign=top style='width:93.1pt;border:solid black 1.0pt;
  border-top:none;mso-border-top-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>ITV-655<o:p></o:p></span></p>
  </td>
  <td width=242 valign=top style='width:181.8pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>AAD
  Lab<o:p></o:p></span></p>
  </td>
  <td width=46 valign=top style='width:34.45pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>- <o:p></o:p></span></p>
  </td>
  <td width=54 valign=top style='width:40.3pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>2<o:p></o:p></span></p>
  </td>
  <td width=72 valign=top style='width:.75in;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>2 <o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:11;mso-yfti-lastrow:yes;height:16.0pt'>
  <td width=367 colspan=2 valign=top style='width:274.9pt;border:solid black 1.0pt;
  border-top:none;mso-border-top-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:16.0pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-outline-level:2;mso-layout-grid-align:none;text-autospace:none'><b><span
  style='color:black'>Total </span></b><span style='color:black'><o:p></o:p></span></p>
  </td>
  <td width=46 valign=top style='width:34.45pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:16.0pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>20<o:p></o:p></span></p>
  </td>
  <td width=54 valign=top style='width:40.3pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:16.0pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>8<o:p></o:p></span></p>
  </td>
  <td width=72 valign=top style='width:.75in;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:16.0pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>26<o:p></o:p></span></p>
  </td>
 </tr>
</table>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><o:p>&nbsp;</o:p></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><o:p>&nbsp;</o:p></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b style='mso-bidi-font-weight:
normal'>Note: <o:p></o:p></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'>The subjects marked with (*)
have been coded uniformly across M. Tech (IT), M. Tech (CSE) and M. Tech (VLSI
Design). Minor modifications have been done in the course contents and syllabi
of these subjects.<o:p></o:p></p>

<p class=MsoNormal style='margin-left:.25in;text-align:justify;text-justify:
inter-ideograph;mso-layout-grid-align:none;text-autospace:none'><o:p>&nbsp;</o:p></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><o:p>&nbsp;</o:p></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><o:p>&nbsp;</o:p></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><o:p>&nbsp;</o:p></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><u><span style='color:black'><o:p><span
 style='text-decoration:none'>&nbsp;</span></o:p></span></u></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><u><span style='color:black'><o:p><span
 style='text-decoration:none'>&nbsp;</span></o:p></span></u></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><u><span style='color:black'><o:p><span
 style='text-decoration:none'>&nbsp;</span></o:p></span></u></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><u><span style='color:black'><o:p><span
 style='text-decoration:none'>&nbsp;</span></o:p></span></u></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><u><span style='color:black'><o:p><span
 style='text-decoration:none'>&nbsp;</span></o:p></span></u></b></p>

<b><u><span style='font-size:12.0pt;font-family:"Times New Roman";mso-fareast-font-family:
Batang;color:black;mso-ansi-language:EN-US;mso-fareast-language:KO;mso-bidi-language:
AR-SA'><br clear=all style='page-break-before:always'>
</span></u></b>

<p class=MsoNormal align=center style='text-align:center;mso-layout-grid-align:
none;text-autospace:none'><b><span style='color:black'>SCHEME OF EXAMINATION<u><o:p></o:p></u></span></b></p>

<p class=MsoNormal align=center style='text-align:center;mso-layout-grid-align:
none;text-autospace:none'><b><u><span style='color:black'>Master of Technology</span></u><span
style='color:black'><o:p></o:p></span></b></p>

<p class=MsoNormal align=center style='text-align:center;mso-layout-grid-align:
none;text-autospace:none'><b><u><span style='color:black'>(VLSI Design)<o:p></o:p></span></u></b></p>

<h4 style='text-align:justify;text-justify:inter-ideograph'><u><span
style='font-size:12.0pt;color:black;mso-bidi-font-weight:normal'>Second
Semester <o:p></o:p></span></u></h4>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><o:p>&nbsp;</o:p></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0
 style='margin-left:20.25pt;border-collapse:collapse;border:none;mso-padding-alt:
 0in 5.4pt 0in 5.4pt'>
 <tr style='mso-yfti-irow:0;height:16.0pt'>
  <td style='border:solid black 1.0pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:16.0pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
  style='color:black'>Course Code</span></b><span style='color:black'><o:p></o:p></span></p>
  </td>
  <td style='border:solid black 1.0pt;border-left:none;mso-border-left-alt:
  solid black .5pt;mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;
  height:16.0pt'>
  <h2 style='text-align:justify;text-justify:inter-ideograph'><b><span
  style='color:black'>Subject Name</span></b><span style='color:black'><o:p></o:p></span></h2>
  </td>
  <td style='border:solid black 1.0pt;border-left:none;mso-border-left-alt:
  solid black .5pt;mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;
  height:16.0pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
  style='color:black'>L</span></b><span style='color:black'><o:p></o:p></span></p>
  </td>
  <td width=44 style='width:33.35pt;border:solid black 1.0pt;border-left:none;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:16.0pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
  style='color:black'>T/P<o:p></o:p></span></b></p>
  </td>
  <td width=88 style='width:66.35pt;border:solid black 1.0pt;border-left:none;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:16.0pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
  style='color:black'>Credits</span></b><span style='color:black'><o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:1;height:16.0pt'>
  <td colspan=5 valign=top style='border:solid black 1.0pt;border-top:none;
  mso-border-top-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:16.0pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
  style='color:black'>Theory Papers </span></b><span style='color:black'><o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:2;height:15.8pt'>
  <td style='border:solid black 1.0pt;border-top:none;mso-border-top-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>ITV-602<o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=DefaultText style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>Analog VLSI Design <o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>4 <o:p></o:p></span></p>
  </td>
  <td width=44 valign=top style='width:33.35pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>-<o:p></o:p></span></p>
  </td>
  <td width=88 valign=top style='width:66.35pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>4 <o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:3;height:15.8pt'>
  <td style='border:solid black 1.0pt;border-top:none;mso-border-top-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=Default style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:auto;text-autospace:ideograph-numeric ideograph-other'>ITV-604<o:p></o:p></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>Advanced VLSI Design<o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black;mso-bidi-font-weight:bold'>4 <o:p></o:p></span></p>
  </td>
  <td width=44 valign=top style='width:33.35pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black;mso-bidi-font-weight:bold'>-<o:p></o:p></span></p>
  </td>
  <td width=88 valign=top style='width:66.35pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black;mso-bidi-font-weight:bold'>4<o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:4;height:15.8pt'>
  <td width=558 colspan=5 style='width:418.85pt;border:solid black 1.0pt;
  border-top:none;mso-border-top-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
  style='color:black'>Electives (Choose any Three)</span></b><span
  style='color:black'><o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:5;height:15.8pt'>
  <td style='border:solid black 1.0pt;border-top:none;mso-border-top-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black;mso-bidi-font-weight:bold'>ITV-606<o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black;mso-bidi-font-weight:bold'>Computational Technique <o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>4 <o:p></o:p></span></p>
  </td>
  <td width=44 valign=top style='width:33.35pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>-<o:p></o:p></span></p>
  </td>
  <td width=88 valign=top style='width:66.35pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>4<o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:6;height:15.8pt'>
  <td style='border:solid black 1.0pt;border-top:none;mso-border-top-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=Default style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:auto;text-autospace:ideograph-numeric ideograph-other'>ITV-608<o:p></o:p></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>Low Power VLSI Design <o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>4 <o:p></o:p></span></p>
  </td>
  <td width=44 valign=top style='width:33.35pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>-<o:p></o:p></span></p>
  </td>
  <td width=88 valign=top style='width:66.35pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>4<o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:7;height:15.8pt'>
  <td style='border:solid black 1.0pt;border-top:none;mso-border-top-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>ITV-610<o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>VLSI Test &amp; Testability <o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>4 <o:p></o:p></span></p>
  </td>
  <td width=44 valign=top style='width:33.35pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>-<o:p></o:p></span></p>
  </td>
  <td width=88 valign=top style='width:66.35pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>4 <o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:8;height:15.8pt'>
  <td style='border:solid black 1.0pt;border-top:none;mso-border-top-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='font-family:Symbol;mso-ascii-font-family:"Times New Roman";mso-hansi-font-family:
  "Times New Roman";color:black;mso-char-type:symbol;mso-symbol-font-family:
  Symbol;mso-bidi-font-weight:bold'><span style='mso-char-type:symbol;
  mso-symbol-font-family:Symbol'>*</span></span><span style='color:black'>ITR-604<o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>Embedded System Design using 8051<o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>4 <o:p></o:p></span></p>
  </td>
  <td width=44 valign=top style='width:33.35pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>-<o:p></o:p></span></p>
  </td>
  <td width=88 valign=top style='width:66.35pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>4 <o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:9;height:15.8pt'>
  <td style='border:solid black 1.0pt;border-top:none;mso-border-top-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>ITV-612<o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>Designing with ASICS <o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>4 <o:p></o:p></span></p>
  </td>
  <td width=44 valign=top style='width:33.35pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>-<o:p></o:p></span></p>
  </td>
  <td width=88 valign=top style='width:66.35pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>4 <o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:10;height:15.8pt'>
  <td style='border:solid black 1.0pt;border-top:none;mso-border-top-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='font-family:Symbol;mso-ascii-font-family:"Times New Roman";mso-hansi-font-family:
  "Times New Roman";mso-char-type:symbol;mso-symbol-font-family:Symbol;
  mso-bidi-font-weight:bold'><span style='mso-char-type:symbol;mso-symbol-font-family:
  Symbol'>*</span></span>ITR-610<span style='color:black'><o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>Digital Signal Processing<o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>4<o:p></o:p></span></p>
  </td>
  <td width=44 valign=top style='width:33.35pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>-<o:p></o:p></span></p>
  </td>
  <td width=88 valign=top style='width:66.35pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>4<o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:11;height:15.8pt'>
  <td style='border:solid black 1.0pt;border-top:none;mso-border-top-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'>*ITR-612<o:p></o:p></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'>Real
  Time System &amp; Software <o:p></o:p></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>4 <o:p></o:p></span></p>
  </td>
  <td width=44 valign=top style='width:33.35pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>-<o:p></o:p></span></p>
  </td>
  <td width=88 valign=top style='width:66.35pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>4 <o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:12;height:18.4pt'>
  <td style='border:solid black 1.0pt;border-top:none;mso-border-top-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:18.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'>ITV-614<o:p></o:p></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:18.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'>Microwave
  &amp; Optoelectronic Devices <o:p></o:p></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:18.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'>4 <o:p></o:p></p>
  </td>
  <td width=44 valign=top style='width:33.35pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:18.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'>-<o:p></o:p></p>
  </td>
  <td width=88 valign=top style='width:66.35pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:18.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'>4<o:p></o:p></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:13;height:15.8pt'>
  <td style='border:solid black 1.0pt;border-top:none;mso-border-top-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>*ITR-620<o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>Neural Networks<o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>4<o:p></o:p></span></p>
  </td>
  <td width=44 valign=top style='width:33.35pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>-<o:p></o:p></span></p>
  </td>
  <td width=88 valign=top style='width:66.35pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>4<o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:14;height:15.8pt'>
  <td style='border:solid black 1.0pt;border-top:none;mso-border-top-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>ITV-616<o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>Project Work <o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>4 <o:p></o:p></span></p>
  </td>
  <td width=44 valign=top style='width:33.35pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>-<o:p></o:p></span></p>
  </td>
  <td width=88 valign=top style='width:66.35pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>4 <o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:15;height:16.0pt'>
  <td colspan=5 valign=top style='border:solid black 1.0pt;border-top:none;
  mso-border-top-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:16.0pt'>
  <h1 style='text-align:justify;text-justify:inter-ideograph'><b><span
  style='color:black'>Practical / Viva-voce </span></b><span style='color:black'><o:p></o:p></span></h1>
  </td>
 </tr>
 <tr style='mso-yfti-irow:16;height:15.8pt'>
  <td style='border:solid black 1.0pt;border-top:none;mso-border-top-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>ITV-652<o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>Analog VLSI Design <o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>-<o:p></o:p></span></p>
  </td>
  <td width=44 valign=top style='width:33.35pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>2<o:p></o:p></span></p>
  </td>
  <td width=88 valign=top style='width:66.35pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>3<o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:17;height:15.8pt'>
  <td style='border:solid black 1.0pt;border-top:none;mso-border-top-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>ITV-654<o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>Electives based Lab<o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>- <o:p></o:p></span></p>
  </td>
  <td width=44 valign=top style='width:33.35pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>2<o:p></o:p></span></p>
  </td>
  <td width=88 valign=top style='width:66.35pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>3<o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:18;mso-yfti-lastrow:yes;height:16.0pt'>
  <td width=389 colspan=2 valign=top style='width:291.75pt;border:solid black 1.0pt;
  border-top:none;mso-border-top-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:16.0pt'>
  <h2 style='text-align:justify;text-justify:inter-ideograph'><b><span
  style='color:black'>Total </span></b><span style='color:black'><o:p></o:p></span></h2>
  </td>
  <td width=37 valign=top style='width:27.4pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:16.0pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>20<o:p></o:p></span></p>
  </td>
  <td width=44 valign=top style='width:33.35pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:16.0pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>8 <o:p></o:p></span></p>
  </td>
  <td width=88 valign=top style='width:66.35pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:16.0pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>26<o:p></o:p></span></p>
  </td>
 </tr>
</table>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='color:windowtext'><o:p>&nbsp;</o:p></span></p>

</div>

<span style='font-size:12.0pt;font-family:"Times New Roman";mso-fareast-font-family:
Batang;mso-ansi-language:EN-US;mso-fareast-language:KO;mso-bidi-language:AR-SA'><br
clear=all style='page-break-before:always;mso-break-type:section-break'>
</span>

<div class=Section2>

<p class=MsoNormal align=center style='text-align:center;mso-layout-grid-align:
none;text-autospace:none'><b><span style='color:black'>SCHEME OF EXAMINATION<u><o:p></o:p></u></span></b></p>

<p class=MsoNormal align=center style='text-align:center;mso-layout-grid-align:
none;text-autospace:none'><b><u><span style='color:black'>Master of Technology</span></u><span
style='color:black'><o:p></o:p></span></b></p>

<p class=MsoNormal align=center style='text-align:center;mso-layout-grid-align:
none;text-autospace:none'><b><u><span style='color:black'>(VLSI Design)<o:p></o:p></span></u></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='color:black'><o:p>&nbsp;</o:p></span></b></p>

<h4 style='text-align:justify;text-justify:inter-ideograph'><u><span
style='font-size:12.0pt;color:black;mso-bidi-font-weight:normal'>Third Semester
<o:p></o:p></span></u></h4>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><span style='color:black'><o:p>&nbsp;</o:p></span></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0
 style='margin-left:20.25pt;border-collapse:collapse;border:none;mso-padding-alt:
 0in 5.4pt 0in 5.4pt'>
 <tr style='mso-yfti-irow:0;height:16.0pt'>
  <td style='border:solid black 1.0pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:16.0pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='color:black'>Course
  Code</span></b><span style='color:black'><o:p></o:p></span></p>
  </td>
  <td style='border:solid black 1.0pt;border-left:none;mso-border-left-alt:
  solid black .5pt;mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;
  height:16.0pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-outline-level:2;mso-layout-grid-align:none;text-autospace:none'><b><span
  style='color:black'>Subject Name</span></b><span style='color:black'><o:p></o:p></span></p>
  </td>
  <td style='border:solid black 1.0pt;border-left:none;mso-border-left-alt:
  solid black .5pt;mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;
  height:16.0pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='color:black'>L</span></b><span
  style='color:black'><o:p></o:p></span></p>
  </td>
  <td width=49 style='width:36.4pt;border:solid black 1.0pt;border-left:none;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:16.0pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='color:black'>T/P<o:p></o:p></span></b></p>
  </td>
  <td width=97 style='width:72.9pt;border:solid black 1.0pt;border-left:none;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:16.0pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='color:black'>Credits</span></b><span
  style='color:black'><o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:1;height:16.0pt'>
  <td colspan=5 valign=top style='border:solid black 1.0pt;border-top:none;
  mso-border-top-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:16.0pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='color:black'>Theory
  Papers </span></b><span style='color:black'><o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:2;height:29.6pt'>
  <td valign=top style='border:solid black 1.0pt;border-top:none;mso-border-top-alt:
  solid black .5pt;mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;
  height:29.6pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>ITV-701
  <o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:29.6pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>Algorithms
  for VLSI Design Automation <o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:29.6pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>4 <o:p></o:p></span></p>
  </td>
  <td width=49 valign=top style='width:36.4pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:29.6pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>-<o:p></o:p></span></p>
  </td>
  <td width=97 valign=top style='width:72.9pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:29.6pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>4 <o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:3;height:16.0pt'>
  <td colspan=5 valign=top style='border:solid black 1.0pt;border-top:none;
  mso-border-top-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:16.0pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='color:black'>Electives
  (Choose any TWO) </span></b><span style='color:black'><o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:4;height:15.8pt'>
  <td valign=top style='border:solid black 1.0pt;border-top:none;mso-border-top-alt:
  solid black .5pt;mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;
  height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>ITV-703
  <o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>Process,
  Devices &amp; Circuit Simulation <o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>4 <o:p></o:p></span></p>
  </td>
  <td width=49 valign=top style='width:36.4pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>-<o:p></o:p></span></p>
  </td>
  <td width=97 valign=top style='width:72.9pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>4 <o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:5;height:15.8pt'>
  <td valign=top style='border:solid black 1.0pt;border-top:none;mso-border-top-alt:
  solid black .5pt;mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;
  height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>ITV-705
  <o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>Nano
  Technology <o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>4 <o:p></o:p></span></p>
  </td>
  <td width=49 valign=top style='width:36.4pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>-<o:p></o:p></span></p>
  </td>
  <td width=97 valign=top style='width:72.9pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>4 <o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:6;height:15.8pt'>
  <td valign=top style='border:solid black 1.0pt;border-top:none;mso-border-top-alt:
  solid black .5pt;mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;
  height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>ITV-707
  <o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>Hardware-Software
  Co-design <o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>4 <o:p></o:p></span></p>
  </td>
  <td width=49 valign=top style='width:36.4pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>-<o:p></o:p></span></p>
  </td>
  <td width=97 valign=top style='width:72.9pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>4 <o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:7;height:15.8pt'>
  <td style='border:solid black 1.0pt;border-top:none;mso-border-top-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>ITV-709<o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>Genetic Algorithms for VLSI Design<o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>4<o:p></o:p></span></p>
  </td>
  <td width=49 valign=top style='width:36.4pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>-<o:p></o:p></span></p>
  </td>
  <td width=97 valign=top style='width:72.9pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>4<o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:8;height:15.8pt'>
  <td valign=top style='border:solid black 1.0pt;border-top:none;mso-border-top-alt:
  solid black .5pt;mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;
  height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>ITV-711 <o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>CMOS RF Circuit Design <o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>4 <o:p></o:p></span></p>
  </td>
  <td width=49 valign=top style='width:36.4pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>-<o:p></o:p></span></p>
  </td>
  <td width=97 valign=top style='width:72.9pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>4 <o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:9;height:15.8pt'>
  <td valign=top style='border:solid black 1.0pt;border-top:none;mso-border-top-alt:
  solid black .5pt;mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;
  height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>ITV-713
  <o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>Cryptology
  and Crypto Chip Design <o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>4 <o:p></o:p></span></p>
  </td>
  <td width=49 valign=top style='width:36.4pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>-<o:p></o:p></span></p>
  </td>
  <td width=97 valign=top style='width:72.9pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>4 <o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:10;height:15.8pt'>
  <td valign=top style='border:solid black 1.0pt;border-top:none;mso-border-top-alt:
  solid black .5pt;mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;
  height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>ITV-715
  <o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>MEMS
  and IC Integration <o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>4 <o:p></o:p></span></p>
  </td>
  <td width=49 valign=top style='width:36.4pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>-<o:p></o:p></span></p>
  </td>
  <td width=97 valign=top style='width:72.9pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>4 <o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:11;height:15.8pt'>
  <td valign=top style='border:solid black 1.0pt;border-top:none;mso-border-top-alt:
  solid black .5pt;mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;
  height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>ITV-717
  <o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>Computer
  Aided VLSI Design <o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>4 <o:p></o:p></span></p>
  </td>
  <td width=49 valign=top style='width:36.4pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>-<o:p></o:p></span></p>
  </td>
  <td width=97 valign=top style='width:72.9pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>4 <o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:12;height:15.8pt'>
  <td valign=top style='border:solid black 1.0pt;border-top:none;mso-border-top-alt:
  solid black .5pt;mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;
  height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>ITV-719
  <o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>Designing
  with AVR Microcontroller <o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>4 <o:p></o:p></span></p>
  </td>
  <td width=49 valign=top style='width:36.4pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>-<o:p></o:p></span></p>
  </td>
  <td width=97 valign=top style='width:72.9pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>4 <o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:13;height:17.5pt'>
  <td valign=top style='border:solid black 1.0pt;border-top:none;mso-border-top-alt:
  solid black .5pt;mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;
  height:17.5pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>ITV-721<o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:17.5pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='color:black'>Advanced Computational Methods<o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:17.5pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>4 <o:p></o:p></span></p>
  </td>
  <td width=49 valign=top style='width:36.4pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:17.5pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>-<o:p></o:p></span></p>
  </td>
  <td width=97 valign=top style='width:72.9pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:17.5pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>4 <o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:14;height:17.5pt'>
  <td valign=top style='border:solid black 1.0pt;border-top:none;mso-border-top-alt:
  solid black .5pt;mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;
  height:17.5pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>ITV-723
  <o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:17.5pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>Project
  work <o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:17.5pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>4<o:p></o:p></span></p>
  </td>
  <td width=49 valign=top style='width:36.4pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:17.5pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>-<o:p></o:p></span></p>
  </td>
  <td width=97 valign=top style='width:72.9pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:17.5pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>4<o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:15;height:15.8pt'>
  <td valign=top style='border:solid black 1.0pt;border-top:none;mso-border-top-alt:
  solid black .5pt;mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;
  height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>*ITR-727<o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>Digital
  Image Processing<o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>4 <o:p></o:p></span></p>
  </td>
  <td width=49 valign=top style='width:36.4pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>-<o:p></o:p></span></p>
  </td>
  <td width=97 valign=top style='width:72.9pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>4 <o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:16;height:16.0pt'>
  <td colspan=5 valign=top style='border:solid black 1.0pt;border-top:none;
  mso-border-top-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:16.0pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-outline-level:1;mso-layout-grid-align:none;text-autospace:none'><b><span
  style='color:black'>Practical / Viva-voce </span></b><span style='color:black'><o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:17;height:15.8pt'>
  <td valign=top style='border:solid black 1.0pt;border-top:none;mso-border-top-alt:
  solid black .5pt;mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;
  height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>ITV-751
  <o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>Lab
  based on Algorithm for VLSI Design automation<o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>- <o:p></o:p></span></p>
  </td>
  <td width=49 valign=top style='width:36.4pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>2<o:p></o:p></span></p>
  </td>
  <td width=97 valign=top style='width:72.9pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>2<o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:18;height:15.8pt'>
  <td valign=top style='border:solid black 1.0pt;border-top:none;mso-border-top-alt:
  solid black .5pt;mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;
  height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>ITV-753
  <o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>Second
  Elective<o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>- <o:p></o:p></span></p>
  </td>
  <td width=49 valign=top style='width:36.4pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>2<o:p></o:p></span></p>
  </td>
  <td width=97 valign=top style='width:72.9pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>2 <o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:19;height:15.8pt'>
  <td valign=top style='border:solid black 1.0pt;border-top:none;mso-border-top-alt:
  solid black .5pt;mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;
  height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>ITV-755<o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>Minor
  Project <o:p></o:p></span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid black 1.0pt;
  border-right:solid black 1.0pt;mso-border-top-alt:solid black .5pt;
  mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>- <o:p></o:p></span></p>
  </td>
  <td width=49 valign=top style='width:36.4pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>-<o:p></o:p></span></p>
  </td>
  <td width=97 valign=top style='width:72.9pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:15.8pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>10 <o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:20;mso-yfti-lastrow:yes;height:16.0pt'>
  <td width=381 colspan=2 valign=top style='width:285.9pt;border:solid black 1.0pt;
  border-top:none;mso-border-top-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:16.0pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-outline-level:2;mso-layout-grid-align:none;text-autospace:none'><b><span
  style='color:black'>Total </span></b><span style='color:black'><o:p></o:p></span></p>
  </td>
  <td width=36 valign=top style='width:27.35pt;border-top:none;border-left:
  none;border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;
  mso-border-top-alt:solid black .5pt;mso-border-left-alt:solid black .5pt;
  mso-border-alt:solid black .5pt;padding:0in 5.4pt 0in 5.4pt;height:16.0pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>12<o:p></o:p></span></p>
  </td>
  <td width=49 valign=top style='width:36.4pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:16.0pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>6 <o:p></o:p></span></p>
  </td>
  <td width=97 valign=top style='width:72.9pt;border-top:none;border-left:none;
  border-bottom:solid black 1.0pt;border-right:solid black 1.0pt;mso-border-top-alt:
  solid black .5pt;mso-border-left-alt:solid black .5pt;mso-border-alt:solid black .5pt;
  padding:0in 5.4pt 0in 5.4pt;height:16.0pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><span style='color:black'>26<o:p></o:p></span></p>
  </td>
 </tr>
</table>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><o:p>&nbsp;</o:p></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><o:p>&nbsp;</o:p></b></p>

<b><span style='font-size:12.0pt;font-family:"Times New Roman";mso-fareast-font-family:
Batang;mso-ansi-language:EN-US;mso-fareast-language:KO;mso-bidi-language:AR-SA'><br
clear=all style='page-break-before:always'>
</span></b>

<p class=MsoNormal align=center style='text-align:center;mso-layout-grid-align:
none;text-autospace:none'><b><span style='color:black'>SCHEME OF EXAMINATION</span><o:p></o:p></b></p>

<p class=MsoNormal align=center style='text-align:center;mso-layout-grid-align:
none;text-autospace:none'><b><u><span style='color:black'>Master of Technology</span></u><span
style='color:black'><o:p></o:p></span></b></p>

<p class=MsoNormal align=center style='text-align:center;mso-layout-grid-align:
none;text-autospace:none'><b><u><span style='color:black'>(VLSI Design)<o:p></o:p></span></u></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='color:black'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><o:p>&nbsp;</o:p></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><o:p>&nbsp;</o:p></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><u>Fourth Semester&nbsp;<o:p></o:p></u></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'>&nbsp;<o:p></o:p></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=517
 style='width:387.9pt;margin-left:28.5pt;border-collapse:collapse;border:none;
 mso-border-alt:solid windowtext .5pt;mso-padding-alt:0in 5.4pt 0in 5.4pt'>
 <tr style='mso-yfti-irow:0'>
  <td width=97 valign=top style='width:72.9pt;border:solid windowtext 1.0pt;
  mso-border-alt:solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b>Code
  No.<o:p></o:p></b></p>
  </td>
  <td width=264 valign=top style='width:2.75in;border:solid windowtext 1.0pt;
  border-left:none;mso-border-left-alt:solid windowtext .5pt;mso-border-alt:
  solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b>Paper<o:p></o:p></b></p>
  </td>
  <td width=72 valign=top style='width:.75in;border:solid windowtext 1.0pt;
  border-left:none;mso-border-left-alt:solid windowtext .5pt;mso-border-alt:
  solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b>L/P<o:p></o:p></b></p>
  </td>
  <td width=84 valign=top style='width:63.0pt;border:solid windowtext 1.0pt;
  border-left:none;mso-border-left-alt:solid windowtext .5pt;mso-border-alt:
  solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b>Credits<o:p></o:p></b></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:1'>
  <td width=97 valign=top style='width:72.9pt;border:solid windowtext 1.0pt;
  border-top:none;mso-border-top-alt:solid windowtext .5pt;mso-border-alt:solid windowtext .5pt;
  padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'>ITV
  752<o:p></o:p></p>
  </td>
  <td width=264 valign=top style='width:2.75in;border-top:none;border-left:
  none;border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  mso-border-top-alt:solid windowtext .5pt;mso-border-left-alt:solid windowtext .5pt;
  mso-border-alt:solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
  style='mso-spacerun:yes'></span>Dissertation <o:p></o:p></p>
  </td>
  <td width=72 valign=top style='width:.75in;border-top:none;border-left:none;
  border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  mso-border-top-alt:solid windowtext .5pt;mso-border-left-alt:solid windowtext .5pt;
  mso-border-alt:solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'>-<o:p></o:p></p>
  </td>
  <td width=84 valign=top style='width:63.0pt;border-top:none;border-left:none;
  border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  mso-border-top-alt:solid windowtext .5pt;mso-border-left-alt:solid windowtext .5pt;
  mso-border-alt:solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'>22<o:p></o:p></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:2'>
  <td width=97 valign=top style='width:72.9pt;border:solid windowtext 1.0pt;
  border-top:none;mso-border-top-alt:solid windowtext .5pt;mso-border-alt:solid windowtext .5pt;
  padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'>ITV
  754**<o:p></o:p></p>
  </td>
  <td width=264 valign=top style='width:2.75in;border-top:none;border-left:
  none;border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  mso-border-top-alt:solid windowtext .5pt;mso-border-left-alt:solid windowtext .5pt;
  mso-border-alt:solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'>Seminar
  &amp; progress Report<o:p></o:p></p>
  </td>
  <td width=72 valign=top style='width:.75in;border-top:none;border-left:none;
  border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  mso-border-top-alt:solid windowtext .5pt;mso-border-left-alt:solid windowtext .5pt;
  mso-border-alt:solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'>-<o:p></o:p></p>
  </td>
  <td width=84 valign=top style='width:63.0pt;border-top:none;border-left:none;
  border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  mso-border-top-alt:solid windowtext .5pt;mso-border-left-alt:solid windowtext .5pt;
  mso-border-alt:solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'>4<o:p></o:p></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:3;mso-yfti-lastrow:yes'>
  <td width=97 valign=top style='width:72.9pt;border:solid windowtext 1.0pt;
  border-top:none;mso-border-top-alt:solid windowtext .5pt;mso-border-alt:solid windowtext .5pt;
  padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><o:p>&nbsp;</o:p></p>
  </td>
  <td width=264 valign=top style='width:2.75in;border-top:none;border-left:
  none;border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  mso-border-top-alt:solid windowtext .5pt;mso-border-left-alt:solid windowtext .5pt;
  mso-border-alt:solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'>Total<o:p></o:p></p>
  </td>
  <td width=72 valign=top style='width:.75in;border-top:none;border-left:none;
  border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  mso-border-top-alt:solid windowtext .5pt;mso-border-left-alt:solid windowtext .5pt;
  mso-border-alt:solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'>-<o:p></o:p></p>
  </td>
  <td width=84 valign=top style='width:63.0pt;border-top:none;border-left:none;
  border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  mso-border-top-alt:solid windowtext .5pt;mso-border-left-alt:solid windowtext .5pt;
  mso-border-alt:solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'>26<o:p></o:p></p>
  </td>
 </tr>
</table>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><o:p>&nbsp;</o:p></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
tab-stops:21.0pt'><span style='mso-tab-count:1'> </span><o:p></o:p></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
tab-stops:21.0pt'><b style='mso-bidi-font-weight:normal'><o:p>&nbsp;</o:p></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
tab-stops:21.0pt'><b style='mso-bidi-font-weight:normal'><o:p>&nbsp;</o:p></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b>Note:<o:p></o:p></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'>**<b> Non University
Examination system<o:p></o:p></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><o:p>&nbsp;</o:p></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><span
style='mso-spacerun:yes'></span>1. The total number of credits of the
programme M. Tech. [VLSI Design] = 104<o:p></o:p></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><o:p>&nbsp;</o:p></p>

<p class=MsoNormal style='margin-left:.25in;text-align:justify;text-justify:
inter-ideograph;text-indent:-.25in;mso-layout-grid-align:none;text-autospace:
none'><span style='mso-spacerun:yes'></span>2. Each student shall be required
to appear for examinations in all courses. However, for the award of the degree
a student shall be required to earn the minimum of 100 credits.<o:p></o:p></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>&nbsp;<o:p></o:p></span></p>

<b><span lang=FR style='font-size:10.0pt;font-family:"Times New Roman";
mso-fareast-font-family:Batang;mso-ansi-language:FR;mso-fareast-language:KO;
mso-bidi-language:AR-SA'><br clear=all style='page-break-before:always'>
</span></b>

<h1 style='text-align:justify;text-justify:inter-ideograph'><b><span lang=FR
style='font-size:10.0pt;mso-ansi-language:FR'>Paper Code: ITV - 601<span
style='mso-tab-count:6'> </span><span
style='color:black'>L <span style='mso-tab-count:1'> </span>T<span
style='mso-tab-count:1'> </span>C</span><o:p></o:p></span></b></h1>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Paper: Digital System Design with Verilog<span
style='mso-spacerun:yes'> </span><span style='mso-tab-count:3'> </span>4<span
style='mso-tab-count:1'> </span>-<span style='mso-tab-count:1'> </span>4</span></b><span
style='font-size:10.0pt'> <o:p></o:p></span></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=619
 style='width:6.45in;border-collapse:collapse;border:none;mso-border-alt:solid windowtext .5pt;
 mso-yfti-tbllook:480;mso-padding-alt:0in 5.4pt 0in 5.4pt;mso-border-insideh:
 .5pt solid windowtext;mso-border-insidev:.5pt solid windowtext'>
 <tr style='mso-yfti-irow:0;mso-yfti-lastrow:yes'>
  <td width=619 valign=top style='width:6.45in;border:solid windowtext 1.0pt;
  mso-border-alt:solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:
  10.0pt'>INSTRUCTIONS TO PAPER SETTERS:<span
  style='mso-spacerun:yes'>
  </span>Maximum Marks : 60<o:p></o:p></span></b></p>
  <ol style='margin-top:0in' start=1 type=1>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l3 level1 lfo14;tab-stops:list .5in;mso-layout-grid-align:none;
       text-autospace:none'><b><span style='font-size:10.0pt'>Question No. 1
       should be compulsory and cover the entire syllabus. This question should
       have objective or short answer type questions. It should be of 20 marks.<o:p></o:p></span></b></li>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l3 level1 lfo14;tab-stops:list .5in'><b><span style='font-size:
       10.0pt'>Apart from Question No. 1, rest of the paper shall consist of
       four units as per the syllabus. Every unit should have two questions.
       However, student may be asked to attempt only 1 question from each unit.
       Each question should be 10 marks</span></b><b style='mso-bidi-font-weight:
       normal'><u><span style='font-size:10.0pt'><o:p></o:p></span></u></b></li>
  </ol>
  </td>
 </tr>
</table>

<p class=MsoNormal style='margin-left:59.4pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-59.4pt'><b style='mso-bidi-font-weight:normal'><span
style='font-size:10.0pt'>Objective: The objective of the course is to introduce
basics of digital system design. This course will introduce a number a number
of practical issues in digital system design such as device electrical
characteristics, I/O behavior, modeling and device interfacing. It will also
introduce hardware description language (Verilog) to describe a digital design
and discuss design and implementation of combinational and sequential circuits
with programmable logic devices such as Field Programmable Gate Array chips
(FPGA).<o:p></o:p></span></b></p>

<h2 style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></h2>

<h6 style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Unit 1<o:p></o:p></span></h6>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>ASIC Design Flow, Introduction to Verilog, Language
Constructs and Conventions in Verilog, Gate Level Modeling, Architecture of
FPGA<o:p></o:p></span></p>

<h6 style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></h6>

<h6 style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Unit 2<o:p></o:p></span></h6>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Modeling at Data Flow Level, Continuous Assignment
Structures, Delays and Continuous Assisgnments, Assignment to Vectors,
Operators, Verilog for combinational Circuits, Design of Adder, Subtractor,
Decoders, Encoders, Multiplexer, code Converter.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<h6 style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Unit 3<o:p></o:p></span></h6>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Behavioral Modeling: Operator and Assignments,
Functional Bifurcation, Initial &amp; Always Construct, Assignments with
Delays, wait construct, Multiple always blocks, If and if-else,
assign-deassign, repeat Construct, Loop Construct: for,while&amp; forever,
Parallel blocks, force-release construct, event<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Design of Flip flop, Shift register and Counters using
Verlilog<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 4<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Functions, Tasks,user defined primitives, State
Machine: Moore and mealay state model, Verilog code for moore-type FSM,
Specification of Mealy FSM using Verilog, Mealy-type and Moore-type FSM for
Serial Adder<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><u><span
style='font-size:10.0pt'><o:p><span style='text-decoration:none'>&nbsp;</span></o:p></span></u></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><u><span
style='font-size:10.0pt'>Text Books: <o:p></o:p></span></u></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>[T1] Fundamental of digital Logic with Verilog design
by S. Brown &amp; Z. Vransesic, TMH.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>[T2] Design through Verilog HDL by T.R. Padmanabhan
&amp; B. Bala Tripura Sundari, Wiley Pub. 2007 <o:p></o:p></span></p>

<p class=MsoHeading9 style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;mso-fareast-font-family:"Times New Roman";mso-fareast-language:
EN-US'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><u><span style='font-size:
10.0pt;mso-fareast-font-family:"Times New Roman";mso-fareast-language:EN-US'>Reference
Books:</span></u></b><span style='font-size:10.0pt;mso-fareast-font-family:
"Times New Roman";mso-fareast-language:EN-US'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><span style='font-size:10.0pt;
mso-fareast-font-family:"Times New Roman";mso-fareast-language:EN-US'>[R1]
Digital Design by Frank Vahid, Wiley, 20063. <o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><span style='font-size:10.0pt;
mso-fareast-font-family:"Times New Roman";mso-fareast-language:EN-US'>[R2]
Introduction to Digital Systems by M. Ercegovac, T. Lang and L.J. Moreno,
Wiley,2000.</span><b><span lang=FR style='font-size:10.0pt;mso-ansi-language:
FR'><br clear=all style='page-break-before:always'>
<span style='color:black'>Paper Code: ITV-603<span style='mso-spacerun:yes'>
</span><span style='mso-tab-count:6'> </span>L
<span style='mso-tab-count:1'> </span>T<span style='mso-tab-count:
1'> </span>C</span></span></b><span lang=FR style='font-size:10.0pt;
color:black;mso-ansi-language:FR'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
lang=FR style='font-size:10.0pt;color:black;mso-ansi-language:FR'>Paper: VLSI
Technology<span style='mso-spacerun:yes'> </span><span style='mso-tab-count:
6'> </span>4<span
style='mso-tab-count:1'> </span>-<span style='mso-tab-count:1'> </span>4</span></b><b
style='mso-bidi-font-weight:normal'><u><span style='font-size:10.0pt'><o:p></o:p></span></u></b></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=619
 style='width:6.45in;border-collapse:collapse;border:none;mso-border-alt:solid windowtext .5pt;
 mso-yfti-tbllook:480;mso-padding-alt:0in 5.4pt 0in 5.4pt;mso-border-insideh:
 .5pt solid windowtext;mso-border-insidev:.5pt solid windowtext'>
 <tr style='mso-yfti-irow:0;mso-yfti-lastrow:yes'>
  <td width=619 valign=top style='width:6.45in;border:solid windowtext 1.0pt;
  mso-border-alt:solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:
  10.0pt'>INSTRUCTIONS TO PAPER SETTERS:<span
  style='mso-spacerun:yes'>
  </span>Maximum Marks : 60<o:p></o:p></span></b></p>
  <ol style='margin-top:0in' start=1 type=1>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l22 level1 lfo10;tab-stops:list .5in;mso-layout-grid-align:
       none;text-autospace:none'><b><span style='font-size:10.0pt'>Question No.
       1 should be compulsory and cover the entire syllabus. This question
       should have objective or short answer type questions. It should be of 20
       marks.<o:p></o:p></span></b></li>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l22 level1 lfo10;tab-stops:list .5in'><b><span
       style='font-size:10.0pt'>Apart from Question No. 1, rest of the paper
       shall consist of four units as per the syllabus. Every unit should have
       two questions. However, student may be asked to attempt only 1 question
       from each unit. Each question should be 10 marks</span></b><b
       style='mso-bidi-font-weight:normal'><u><span style='font-size:10.0pt'><o:p></o:p></span></u></b></li>
  </ol>
  </td>
 </tr>
</table>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
lang=FR style='font-size:10.0pt;color:black;mso-ansi-language:FR'><o:p>&nbsp;</o:p></span></b></p>

<h2 style='margin-left:55.35pt;text-align:justify;text-justify:inter-ideograph;
text-indent:-55.35pt'><b style='mso-bidi-font-weight:normal'><span
style='font-size:10.0pt'>Objective:</span></b><span style='font-size:10.0pt'> <b
style='mso-bidi-font-weight:normal'>VLSI technology has become a major driving
force in the development of all types of electronic systems. This course will
introduce the fundamental concepts and techniques involved in the fabrication
of VLSI (Very Large Scale Integration) circuits. These include crystal growth,
wafer preparation, epitaxy, diffusion, lithography, oxidation, etching etc.<o:p></o:p></b></span></h2>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>Unit 1</span></b><span style='font-size:
10.0pt;color:black'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><st1:place><st1:City><span
  style='font-size:10.0pt;color:black'>Crystal</span></st1:City></st1:place><span
style='font-size:10.0pt;color:black'> growth &amp; wafer preparation.
Processing considerations: Chemical cleaning, getting the thermal Stress factors
etc. (4 lectures)<o:p></o:p></span></p>

<h1 style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>Epitaxy [T1]</span></b><span
style='font-size:10.0pt;color:black'><o:p></o:p></span></h1>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;color:black'>Vapors phase Epitaxy Basic Transport
processes &amp; reaction kinetics, doping &amp; auto doping, equipments, &amp;
safety considerations, buried layers, epitaxial defects, molecular beam
epitaxy, equipment used, film characteristics, SOI structure. (6 lectures)<o:p></o:p></span></p>

<h1 style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'><o:p>&nbsp;</o:p></span></b></h1>

<h1 style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>Unit 2<o:p></o:p></span></b></h1>

<h1 style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>Oxidation [T1]</span></b><span
style='font-size:10.0pt;color:black'><o:p></o:p></span></h1>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;color:black'>Growth mechanism &amp; kinetics, Silicon
oxidation model, interface considerations, orientation dependence of oxidation
rates thin oxides. Oxidation technique &amp; systems dry &amp; wet oxidation.
Masking properties of SiO<sub>2</sub>. (4 lectures)<o:p></o:p></span></p>

<h1 style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>Diffusion [T1]</span></b><span
style='font-size:10.0pt;color:black'><o:p></o:p></span></h1>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;color:black'>Diffusion from a chemical source in vapor
form at high temperature, diffusion from doped oxide source, diffusion from an
ion implanted layer. (4 lectures)<o:p></o:p></span></p>

<h1 style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'><o:p>&nbsp;</o:p></span></b></h1>

<h1 style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>Unit 3<o:p></o:p></span></b></h1>

<h1 style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>Lithography [T1]</span></b><span
style='font-size:10.0pt;color:black'><o:p></o:p></span></h1>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;color:black'>Optical Lithography: optical resists, contact
&amp; proximity printing, projection printing, electron lithography: resists,
mask generation. Electron optics: roster scans &amp; vector scans, variable
beam shape. X-ray lithography: resists &amp; printing, X ray sources &amp;
masks. Ion lithography. (10 lectures)<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>Unit 4<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>Etching [T1]</span></b><span
style='font-size:10.0pt;color:black'><o:p></o:p></span></p>

<p class=MsoBodyText3 style='text-align:justify;text-justify:inter-ideograph'><span
style='mso-bidi-font-size:10.0pt;color:black'>Reactive plasma etching, AC &amp;
DC plasma excitation, plasma properties, chemistry &amp; surface interactions,
feature size control &amp; apostrophic etching, ion enhanced &amp; induced
etching, properties of etch processing. Reactive Ion Beam etching, Specific
etches processes: poly/polycide. Trench etching. (10 lectures)<o:p></o:p></span></p>

<p class=MsoHeading7><u><span style='font-size:10.0pt'>Text Books<o:p></o:p></span></u></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.25in;text-align:justify;text-justify:inter-ideograph;text-indent:
-.25in'><span style='font-size:10.0pt;color:black;mso-bidi-font-weight:bold'>[T1]
</span><span style='font-size:10.0pt;color:black'>S.M. Sze,  Modern
Semiconductor Device Physics, John Wiley &amp; Sons, 2000. <o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.25in;text-align:justify;text-justify:inter-ideograph;text-indent:
-.25in'><b style='mso-bidi-font-weight:normal'><u><span style='font-size:10.0pt'><o:p><span
 style='text-decoration:none'>&nbsp;</span></o:p></span></u></b></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.25in;text-align:justify;text-justify:inter-ideograph;text-indent:
-.25in'><b style='mso-bidi-font-weight:normal'><u><span style='font-size:10.0pt'>Reference
Books<o:p></o:p></span></u></b></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.25in;text-align:justify;text-justify:inter-ideograph;text-indent:
-.25in'><span style='font-size:10.0pt'>[<span style='color:black;mso-bidi-font-weight:
bold'>R1]</span><span style='color:black'>B.G. Streetman, </span></span><st1:place><st1:PlaceName><span
  style='font-size:10.0pt;color:black'>Solid</span></st1:PlaceName><span
 style='font-size:10.0pt;color:black'> </span><st1:PlaceType><span
  style='font-size:10.0pt;color:black'>State</span></st1:PlaceType></st1:place><span
style='font-size:10.0pt;color:black'> Electronics Devices, Prentice Hall,
2002. <o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.25in;text-align:justify;text-justify:inter-ideograph;text-indent:
-.25in'><span style='font-size:10.0pt;color:black'>[</span><span
style='font-size:10.0pt;mso-bidi-font-weight:bold'>R2<span style='color:black'>]</span></span><span
style='font-size:10.0pt'>Chen,VLSI<span style='mso-spacerun:yes'>
</span>Technology Wiley, March 2003.<o:p></o:p></span></p>

</div>

<span style='font-size:10.0pt;font-family:"Times New Roman";mso-fareast-font-family:
Batang;color:black;mso-ansi-language:EN-US;mso-fareast-language:KO;mso-bidi-language:
AR-SA'><br clear=all style='page-break-before:always;mso-break-type:section-break'>
</span>

<div class=Section3>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
lang=FR style='font-size:10.0pt;color:black;mso-ansi-language:FR'>Paper Code:
ITV-605 <span style='mso-tab-count:6'> </span>L
<span style='mso-tab-count:1'> </span>T<span style='mso-tab-count:
1'> </span>C</span></b><span lang=FR style='font-size:10.0pt;
color:black;mso-ansi-language:FR'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>Paper: Basic VLSI Design <span
style='mso-spacerun:yes'></span><span style='mso-tab-count:6'> </span>4<span
style='mso-tab-count:1'> </span>-<span style='mso-tab-count:1'> </span>4
<o:p></o:p></span></b></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=619
 style='width:6.45in;border-collapse:collapse;border:none;mso-border-alt:solid windowtext .5pt;
 mso-yfti-tbllook:480;mso-padding-alt:0in 5.4pt 0in 5.4pt;mso-border-insideh:
 .5pt solid windowtext;mso-border-insidev:.5pt solid windowtext'>
 <tr style='mso-yfti-irow:0;mso-yfti-lastrow:yes'>
  <td width=619 valign=top style='width:6.45in;border:solid windowtext 1.0pt;
  mso-border-alt:solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:
  10.0pt'>INSTRUCTIONS TO PAPER SETTERS:<span
  style='mso-spacerun:yes'>
  </span>Maximum Marks : 60<o:p></o:p></span></b></p>
  <ol style='margin-top:0in' start=1 type=1>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l35 level1 lfo11;tab-stops:list .5in;mso-layout-grid-align:
       none;text-autospace:none'><b><span style='font-size:10.0pt'>Question No.
       1 should be compulsory and cover the entire syllabus. This question
       should have objective or short answer type questions. It should be of 20
       marks.<o:p></o:p></span></b></li>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l35 level1 lfo11;tab-stops:list .5in'><b><span
       style='font-size:10.0pt'>Apart from Question No. 1, rest of the paper
       shall consist of four units as per the syllabus. Every unit should have
       two questions. However, student may be asked to attempt only 1 question
       from each unit. Each question should be 10 marks</span></b><b
       style='mso-bidi-font-weight:normal'><u><span style='font-size:10.0pt'><o:p></o:p></span></u></b></li>
  </ol>
  </td>
 </tr>
</table>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:10.0pt;
margin-left:60.75pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-60.75pt'><b style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Objective:<span
style='mso-bidi-font-weight:bold'> Study of: Derive basic analytical MOS
circuit equations. Locate information not presented in class, in the
library.<span style='mso-spacerun:yes'> </span>Analyze circuits using both
analytical and CAD tools. Use a design flow to design a CMOS integrated circuit
in a team environment. Interpret a design specification. Design test benches
which can prove that a design meet a specification. Identify regions where
circuit models are valid.</span><o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>Unit 1</span></b><span style='font-size:
10.0pt;color:black'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>Introduction [T1]: </span></b><span
style='font-size:10.0pt;color:black'>Basic principle of MOS transistor,
Introduction to large signal MOS models (long channel) for digital design. (3
lectures)<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>MOS Circuit Layout &amp; Simulation [T1]: </span></b><span
style='font-size:10.0pt;color:black'>MOS SPICE model, device characterization,
Circuit characterization, interconnects simulation. MOS device layout:
Transistor layout, Inverter layout, CMOS digital circuit layout &amp;
simulation. (4 lectures)<o:p></o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 2</span></b><span style='font-size:10.0pt'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>The MOS Inverter [T1]: </span></b><span
style='font-size:10.0pt;color:black'>Inverter principle, Depletion and
enhancement load inverters, the basic CMOS inverter, transfer characteristics,
logic threshold, Noise margins, and Dynamic behavior, Propagation Delay, Power
Consumption. (8 lectures)<o:p></o:p></span></p>

<h1 style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;color:black'><o:p>&nbsp;</o:p></span></h1>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 3<o:p></o:p></span></b></p>

<h1 style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>Combinational MOS Logic Design [T1] </span></b><span
style='font-size:10.0pt;color:black'><o:p></o:p></span></h1>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>Static MOS design [T1]</span></b><span
style='font-size:10.0pt;color:black'>: Complementary MOS, Ratioed logic, Pass
Transistor logic, complex logic circuits. (4 lectures)<o:p></o:p></span></p>

<h1 style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>Sequential MOS Logic Design [T1] </span></b><span
style='font-size:10.0pt;color:black'><o:p></o:p></span></h1>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;color:black'>Static latches, Flip flops &amp;
Registers, Dynamic Latches &amp; Registers, CMOS Schmitt trigger, Monostable
sequential Circuits, Astable Circuits. Memory Design: ROM &amp; RAM cells design
(6 lectures)<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;color:black'><o:p>&nbsp;</o:p></span></p>

<p class=MsoHeading8><span style='font-size:10.0pt'>Unit 4<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>Dynamic MOS design [T1]: </span></b><span
style='font-size:10.0pt;color:black'>Dynamic logic families and performances.
(4 lectures)<o:p></o:p></span></p>

<h1 style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>Interconnect &amp; Clock Distribution [T1]
[T2]</span></b><span style='font-size:10.0pt;color:black'><o:p></o:p></span></h1>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;color:black'>Interconnect delays, Cross Talks, Clock
Distribution. Introduction to low power design, Input and Output Interface
circuits. (3 lectures)<o:p></o:p></span></p>

<h1 style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>BiCMOS Logic Circuits [T1] </span></b><span
style='font-size:10.0pt;color:black'><o:p></o:p></span></h1>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;color:black'>Introduction, BJT Structure &amp;
operation, Basic BiCMOS Circuit behavior, Switching Delay in BiCMOS Logic
circuits, BiCMOS Application. (4 lectures)<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;color:black'><span style='mso-spacerun:yes'></span><o:p></o:p></span></p>

<h5 style='margin-bottom:9.0pt'><u><span style='font-size:10.0pt'>Text Books<o:p></o:p></span></u></h5>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.25in;text-align:justify;text-justify:inter-ideograph;text-indent:
-.25in;mso-list:l2 level1 lfo1'><span style='font-size:10.0pt;color:black'>[T1]
Kang &amp; Leblebigi CMOS Digital IC Circuit Analysis &amp; Design- McGraw
Hill, 2003.<o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.25in;text-align:justify;text-justify:inter-ideograph;text-indent:
-.25in;mso-list:l2 level1 lfo1'><span style='font-size:10.0pt;color:black'>[T2]
Rabey, Digital Integrated Circuits Design, Pearson Education, Second Edition,
2003.<o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:9.0pt;
margin-left:.25in;text-align:justify;text-justify:inter-ideograph;text-indent:
-.25in;mso-list:l2 level1 lfo1'><b style='mso-bidi-font-weight:normal'><u><span
style='font-size:10.0pt'><o:p><span style='text-decoration:none'>&nbsp;</span></o:p></span></u></b></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:9.0pt;
margin-left:.25in;text-align:justify;text-justify:inter-ideograph;text-indent:
-.25in;mso-list:l2 level1 lfo1'><b style='mso-bidi-font-weight:normal'><u><span
style='font-size:10.0pt'>Reference Books <o:p></o:p></span></u></b></p>

<p class=MsoNormal style='margin-left:.25in;text-align:justify;text-justify:
inter-ideograph;text-indent:-.25in;mso-list:l12 level1 lfo2'><span
style='font-size:10.0pt;color:black'>[R1] Weste and Eshraghian, Principles of
CMOS VLSI design Addison-Wesley, 2002. <o:p></o:p></span></p>

</div>

<span style='font-size:10.0pt;font-family:"Times New Roman";mso-fareast-font-family:
Batang;color:black;mso-ansi-language:EN-US;mso-fareast-language:KO;mso-bidi-language:
AR-SA'><br clear=all style='page-break-before:always;mso-break-type:section-break'>
</span>

<div class=Section4>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
lang=FR style='font-size:10.0pt;color:black;mso-ansi-language:FR'>Paper Code:
ITR-601<span style='mso-tab-count:7'> </span>
L <span style='mso-tab-count:1'> </span>T<span style='mso-tab-count:
1'> </span>C</span></b><span lang=FR style='font-size:10.0pt;
color:black;mso-ansi-language:FR'><o:p></o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:windowtext'>Paper: </span></b><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt;color:windowtext'>Algorithm
Analysis and Design</span></b><span style='font-size:10.0pt;color:windowtext'><span
style='mso-tab-count:4'> </span></span><b><span
style='font-size:10.0pt'> 4 <span style='mso-tab-count:1'> </span>0<span
style='mso-tab-count:1'> </span>4</span></b><span
style='font-size:10.0pt;color:windowtext'><o:p></o:p></span></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=619
 style='width:6.45in;border-collapse:collapse;border:none;mso-border-alt:solid windowtext .5pt;
 mso-yfti-tbllook:480;mso-padding-alt:0in 5.4pt 0in 5.4pt;mso-border-insideh:
 .5pt solid windowtext;mso-border-insidev:.5pt solid windowtext'>
 <tr style='mso-yfti-irow:0;mso-yfti-lastrow:yes'>
  <td width=619 valign=top style='width:6.45in;border:solid windowtext 1.0pt;
  mso-border-alt:solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:
  10.0pt'>INSTRUCTIONS TO PAPER SETTERS:<span
  style='mso-spacerun:yes'>
  </span>Maximum Marks : 60<o:p></o:p></span></b></p>
  <ol style='margin-top:0in' start=1 type=1>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l33 level1 lfo12;tab-stops:list .5in;mso-layout-grid-align:
       none;text-autospace:none'><b><span style='font-size:10.0pt'>Question No.
       1 should be compulsory and cover the entire syllabus. This question
       should have objective or short answer type questions. It should be of 20
       marks.<o:p></o:p></span></b></li>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l33 level1 lfo12;tab-stops:list .5in'><b><span
       style='font-size:10.0pt'>Apart from Question No. 1, rest of the paper
       shall consist of four units as per the syllabus. Every unit should have
       two questions. However, student may be asked to attempt only 1 question
       from each unit. Each question should be 10 marks</span></b><b
       style='mso-bidi-font-weight:normal'><u><span style='font-size:10.0pt'><o:p></o:p></span></u></b></li>
  </ol>
  </td>
 </tr>
</table>

<h2 style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></h2>

<h2 style='margin-left:.8in;text-align:justify;text-justify:inter-ideograph;
text-indent:-.8in'><b style='mso-bidi-font-weight:normal'><span
style='font-size:10.0pt'>Objective: </span></b><b style='mso-bidi-font-weight:
normal'><span lang=EN style='font-size:10.0pt;mso-ansi-language:EN'>The
objective of this course is to provide the techniques and theory for designing
and analyzing efficient computer algorithms. The design techniques include
divide-and-conquer, transform-and-conquer, dynamic programming, greedy
techniques, and so on. Algorithms designed by using the techniques for
manipulating lists, trees, and graphs, and for solving other problems are
described and analyzed. The mathematical methods for analyzing non-recursive and
recursive algorithms are discussed. Also, the problems of NP-completeness are
addressed.<o:p></o:p></span></b></h2>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
lang=EN style='font-size:10.0pt;mso-ansi-language:EN'><o:p>&nbsp;</o:p></span></p>

<p class=Default style='margin-left:0in;text-align:justify;text-justify:inter-ideograph;
text-indent:0in;mso-list:l1 level1 lfo3'><b><span style='font-size:10.0pt'>Unit
1[T1]<o:p></o:p></span></b></p>

<p class=MsoNormal style='margin-left:0in;text-align:justify;text-justify:inter-ideograph;
text-indent:0in;mso-list:l1 level1 lfo3;mso-layout-grid-align:none;text-autospace:
none'><span style='font-size:10.0pt'>Complexity and running times, asymptotic
notations, Solution of Recurrence relations, Divide-and-Conquer: Merge sort,
Counting Inversions, Finding the closest pair of points, Dynamic programming:
basic dynamic programming technique, Solution of Few Problems like Matrix chain
multiplication, Longest Common subsequence, dynamic programming on trees, tree
decomposition, and algorithms for graphs with bounded tree width. <span
style='color:black'>(10 lectures)</span><o:p></o:p></span></p>

<p class=MsoNormal style='margin-left:0in;text-align:justify;text-justify:inter-ideograph;
text-indent:0in;mso-list:l1 level1 lfo3;mso-layout-grid-align:none;text-autospace:
none'><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=Default style='margin-left:0in;text-align:justify;text-justify:inter-ideograph;
text-indent:0in;mso-list:l1 level1 lfo3'><b><span style='font-size:10.0pt'>Unit
2[T1]<o:p></o:p></span></b></p>

<p class=MsoNormal style='margin-left:0in;text-align:justify;text-justify:inter-ideograph;
text-indent:0in;mso-list:l1 level1 lfo3;mso-layout-grid-align:none;text-autospace:
none'><span style='font-size:10.0pt'>Greedy algorithms: Minimum spanning trees,
Huffman codes, matroids, and multicastcost-sharing. Network flows: maximum
flows and minimum cuts, the preflow-push algorithm, minimum-cost flows,
multicommodity flows, and applications to matching, scheduling, network routing
and vision.<span style='color:black'> (10 lectures)</span><o:p></o:p></span></p>

<p class=MsoNormal style='margin-left:0in;text-align:justify;text-justify:inter-ideograph;
text-indent:0in;mso-list:l1 level1 lfo3;mso-layout-grid-align:none;text-autospace:
none'><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=Default style='margin-left:0in;text-align:justify;text-justify:inter-ideograph;
text-indent:0in;mso-list:l1 level1 lfo3'><b><span style='font-size:10.0pt'>Unit
3[T1]</span></b><span style='font-size:10.0pt'><o:p></o:p></span></p>

<p class=MsoNormal style='margin-left:0in;text-align:justify;text-justify:inter-ideograph;
text-indent:0in;mso-list:l1 level1 lfo3;mso-layout-grid-align:none;text-autospace:
none'><span style='font-size:10.0pt'>Time and space measures, hierarchy
theorems, complexity classes P, NP, L, NL, PSPACE, BPP and IP, complete
problems, P versus NP conjecture, quantiers and games, provably hard problems,
relativized computation and oracles, probabilistic computation, interactive
proof systems. Approximation algorithms: greedy algorithms, local search,
on-line algorithms, primal dual algorithms, linear programming.<span
style='color:black'> (10 lectures)</span><o:p></o:p></span></p>

<p class=MsoNormal style='margin-left:0in;text-align:justify;text-justify:inter-ideograph;
text-indent:0in;mso-list:l1 level1 lfo3;mso-layout-grid-align:none;text-autospace:
none'><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=Default style='margin-left:0in;text-align:justify;text-justify:inter-ideograph;
text-indent:0in;mso-list:l1 level1 lfo3'><b><span style='font-size:10.0pt'>Unit
4[T1]</span></b><span style='font-size:10.0pt'><o:p></o:p></span></p>

<p class=MsoNormal style='margin-left:0in;text-align:justify;text-justify:inter-ideograph;
text-indent:0in;mso-list:l1 level1 lfo3;mso-layout-grid-align:none;text-autospace:
none'><span style='font-size:10.0pt'>Randomized algorithms: basic techniques
from discrete probability, and applications to optimization, distributed
computation, and packet routing. Algorithms in algebra and number theory:
Integer arithmetic, Csanky's algorithm, Chistov's algorithm, matrix rank,
linear equations and polynomial gcds, FFT, Luby's algorithm, primarily testing.
<span style='color:black'>(10 lectures)</span><o:p></o:p></span></p>

<p class=MsoNormal style='margin-left:0in;text-align:justify;text-justify:inter-ideograph;
text-indent:0in;mso-list:l1 level1 lfo3;mso-layout-grid-align:none;text-autospace:
none'><b><u><span style='font-size:10.0pt'>Text Books:<o:p></o:p></span></u></b></p>

<p class=MsoNormal style='margin-left:23.85pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-23.85pt;mso-layout-grid-align:none;text-autospace:
none'><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='margin-left:23.85pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-23.85pt;mso-layout-grid-align:none;text-autospace:
none'><span style='font-size:10.0pt'>[T1] T. H. Cormen, C. E. Leiserson, R.L.
Rivest, C. Stein, Introduction to Algorithms, 2nd Edition, PHI. 2002<o:p></o:p></span></p>

<p class=MsoNormal style='margin-left:0in;text-align:justify;text-justify:inter-ideograph;
text-indent:0in;mso-list:l1 level1 lfo3;mso-layout-grid-align:none;text-autospace:
none'><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='margin-left:0in;text-align:justify;text-justify:inter-ideograph;
text-indent:0in;mso-list:l1 level1 lfo3;mso-layout-grid-align:none;text-autospace:
none'><b><u><span style='font-size:10.0pt'>Reference Books:</span></u></b><span
style='font-size:10.0pt'><o:p></o:p></span></p>

<p class=MsoNormal style='margin-left:0in;text-align:justify;text-justify:inter-ideograph;
text-indent:0in;mso-list:l1 level1 lfo3;mso-layout-grid-align:none;text-autospace:
none'><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='margin-left:23.85pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-23.85pt;mso-layout-grid-align:none;text-autospace:
none'><span style='font-size:10.0pt'>[R1] A.V. Aho, J. E. Hopcroft, J.D. Ulman,
The Design &amp; Analysis of Computer Algorithms, Addison Wesley. 2000.<span
style='color:black'><o:p></o:p></span></span></p>

<p class=MsoNormal style='margin-left:23.85pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-23.85pt;mso-layout-grid-align:none;text-autospace:
none'><span style='font-size:10.0pt'>[R2] V. Manber, Introduction to
Algorithms  A Creative Approach, Addison Wesley. 1999.<span style='color:
black'><o:p></o:p></span></span></p>

<p class=MsoNormal style='margin-left:23.85pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-23.85pt;mso-layout-grid-align:none;text-autospace:
none'><span style='font-size:10.0pt'>[R3] Ellis Harwitz and Sartaz Sahani,
Fundamentals of Computer Algorithms, Galgotia. 2001.<span style='color:black'><o:p></o:p></span></span></p>

<p class=MsoNormal style='margin-left:23.85pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-23.85pt;mso-layout-grid-align:none;text-autospace:
none'><span style='font-size:10.0pt;color:black'>[R4] John C.Martin,
Introduction to Languages and Theory of Computation, TMH. <o:p></o:p></span></p>

</div>

<span style='font-size:10.0pt;font-family:"Times New Roman";mso-fareast-font-family:
Batang;color:black;mso-ansi-language:EN-US;mso-fareast-language:KO;mso-bidi-language:
AR-SA'><br clear=all style='page-break-before:always;mso-break-type:section-break'>
</span>

<div class=Section5>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span lang=FR
style='font-size:10.0pt;color:black;mso-ansi-language:FR'>Paper Code: </span></b><b><span
lang=FR style='font-size:10.0pt;mso-ansi-language:FR;mso-fareast-language:EN-US'>ITR-605<span
style='mso-tab-count:7'> </span>L
<span style='mso-tab-count:1'> </span>T <span style='mso-tab-count:
1'> </span>C<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:10.0pt;
mso-fareast-language:EN-US'>Paper: Advanced Computer Architecture <span
style='mso-tab-count:4'> </span>4
<span style='mso-tab-count:1'> </span>0 <span style='mso-tab-count:
1'> </span>4<o:p></o:p></span></b></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=619
 style='width:6.45in;border-collapse:collapse;border:none;mso-border-alt:solid windowtext .5pt;
 mso-yfti-tbllook:480;mso-padding-alt:0in 5.4pt 0in 5.4pt;mso-border-insideh:
 .5pt solid windowtext;mso-border-insidev:.5pt solid windowtext'>
 <tr style='mso-yfti-irow:0;mso-yfti-lastrow:yes'>
  <td width=619 valign=top style='width:6.45in;border:solid windowtext 1.0pt;
  mso-border-alt:solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:
  10.0pt'>INSTRUCTIONS TO PAPER SETTERS:<span
  style='mso-spacerun:yes'> </span><span
  style='mso-spacerun:yes'></span>Maximum Marks : 60<o:p></o:p></span></b></p>
  <ol style='margin-top:0in' start=1 type=1>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l8 level1 lfo13;tab-stops:list .5in;mso-layout-grid-align:none;
       text-autospace:none'><b><span style='font-size:10.0pt'>Question No. 1
       should be compulsory and cover the entire syllabus. This question should
       have objective or short answer type questions. It should be of 20 marks.<o:p></o:p></span></b></li>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l8 level1 lfo13;tab-stops:list .5in'><b><span style='font-size:
       10.0pt'>Apart from Question No. 1, rest of the paper shall consist of
       four units as per the syllabus. Every unit should have two questions.
       However, student may be asked to attempt only 1 question from each unit.
       Each question should be 10 marks</span></b><b style='mso-bidi-font-weight:
       normal'><u><span style='font-size:10.0pt'><o:p></o:p></span></u></b></li>
  </ol>
  </td>
 </tr>
</table>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:10.0pt;
mso-fareast-language:EN-US'><o:p>&nbsp;</o:p></span></b></p>

<h2 style='margin-left:63.0pt;text-align:justify;text-justify:inter-ideograph;
text-indent:-63.0pt'><b style='mso-bidi-font-weight:normal'><span
style='font-size:10.0pt'>Objective: </span></b><b style='mso-bidi-font-weight:
normal'><span lang=EN style='font-size:10.0pt;mso-ansi-language:EN'>Computer
architecture is the science and art of selecting and interconnecting hardware
components to create a computer that meets functional, performance and cost
goals. This course qualitatively and quantitatively examines computer design
tradeoffs.</span></b><span lang=EN style='font-size:10.0pt;mso-ansi-language:
EN'><o:p></o:p></span></h2>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
lang=EN style='font-size:10.0pt;mso-ansi-language:EN'><o:p>&nbsp;</o:p></span></p>

<h2 style='text-align:justify;text-justify:inter-ideograph'><span lang=EN
style='font-size:10.0pt;mso-ansi-language:EN'><span
style='mso-spacerun:yes'></span></span><b><span style='font-size:10.0pt;
mso-fareast-language:EN-US'>Unit 1<o:p></o:p></span></b></h2>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:10.0pt;
mso-fareast-language:EN-US'>Parallel computer models[T1] [T2]:<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><span style='font-size:10.0pt;
mso-fareast-language:EN-US'>The state of computing, Classification of parallel
computers, Multiprocessors and multicomputer, Multivector and SIMD computers.</span><span
style='font-size:10.0pt;color:black'> (4 lectures)</span><span
style='font-size:10.0pt;mso-fareast-language:EN-US'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:10.0pt;
mso-fareast-language:EN-US'>Program and network properties [T1] [T2]: </span></b><span
style='font-size:10.0pt;mso-fareast-language:EN-US'>Conditions of parallelism,
Data and resource Dependences, Hardware and software Parallelism, Program
partitioning and scheduling, Grain Size and latency, Program flow mechanisms,
Control flow versus data flow, Data flow Architecture, Demand driven
mechanisms, Comparisons of flow mechanisms.</span><span style='font-size:10.0pt;
color:black'> (6 lectures)</span><span style='font-size:10.0pt;mso-fareast-language:
EN-US'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><span style='font-size:10.0pt;
mso-fareast-language:EN-US'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b style='mso-bidi-font-weight:
normal'><span style='font-size:10.0pt;mso-fareast-language:EN-US'>Unit 2<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:10.0pt;
mso-fareast-language:EN-US'>System Interconnect Architectures [T1] [T2]:<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><span style='font-size:10.0pt;
mso-fareast-language:EN-US'>Network properties and routing, Static
interconnection Networks, Dynamic interconnection Networks, Multiprocessor
system Interconnects, Hierarchical bus systems, Crossbar switch and multiport
memory, Multistage and combining network.</span><span style='font-size:10.0pt;
color:black'> (5 lectures)</span><span style='font-size:10.0pt;mso-fareast-language:
EN-US'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:10.0pt;
mso-fareast-language:EN-US'>Advanced processors [T1]:</span></b><span
style='font-size:10.0pt;mso-fareast-language:EN-US'> Advanced processor
technology, Instruction-set Architectures, CISC Scalar Processors, RISC Scalar
Processors, Superscalar Processors, VLIW Architectures, Vector and Symbolic
processors.</span><span style='font-size:10.0pt;color:black'> (5 lectures)</span><span
style='font-size:10.0pt;mso-fareast-language:EN-US'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><span style='font-size:10.0pt;
mso-fareast-language:EN-US'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:10.0pt;
mso-fareast-language:EN-US'>Unit 3<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:10.0pt;
mso-fareast-language:EN-US'>Pipelining[T1] [T2]:<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><span style='font-size:10.0pt;
mso-fareast-language:EN-US'>Linear pipeline processor, nonlinear pipeline
processor, Instruction pipeline Design, Mechanisms for instruction pipelining,
Dynamic instruction scheduling, Branch Handling techniques, branch prediction,
Arithmetic Pipeline Design, Computer arithmetic principles, Static Arithmetic
pipeline, Multifunctional arithmetic pipelines.</span><span style='font-size:
10.0pt;color:black'> (6 lectures)</span><span style='font-size:10.0pt;
mso-fareast-language:EN-US'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:10.0pt;
mso-fareast-language:EN-US'>Memory Hierarchy Design[T1] [T2]:<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><span style='font-size:10.0pt;
mso-fareast-language:EN-US'>Cache basics &amp; cache performance, reducing miss
rate and miss penalty, multilevel cache hierarchies, main memory organizations,
design of memory hierarchies. </span><span style='font-size:10.0pt;color:black'>(4
lectures)</span><span style='font-size:10.0pt;mso-fareast-language:EN-US'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:10.0pt;
mso-fareast-language:EN-US'>Unit<span style='mso-spacerun:yes'> </span>4<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:10.0pt;
mso-fareast-language:EN-US'>Multiprocessor architectures[T1] [T2]:<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><span style='font-size:10.0pt;
mso-fareast-language:EN-US'>Symmetric shared memory architectures, distributed
shared memory architectures, models of memory consistency, cache coherence
protocols (MSI, MESI, MOESI), scalable cache coherence, overview of directory
based approaches, design challenges of directory protocols, memory based
directory protocols, cache based directory protocols, protocol design
tradeoffs, synchronization.</span><span style='font-size:10.0pt;color:black'>
(6 lectures)</span><span style='font-size:10.0pt;mso-fareast-language:EN-US'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:10.0pt;
mso-fareast-language:EN-US'>Scalable point  point interfaces[T1] [T2]:<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><span style='font-size:10.0pt;
mso-fareast-language:EN-US'>Alpha364 and HT protocols, high performance
signaling layer.</span><span style='font-size:10.0pt;color:black'> (2 lectures)</span><span
style='font-size:10.0pt;mso-fareast-language:EN-US'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:10.0pt;
mso-fareast-language:EN-US'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><st1:place><st1:City><b><span
  style='font-size:10.0pt;mso-fareast-language:EN-US'>Enterprise</span></b></st1:City></st1:place><b><span
style='font-size:10.0pt;mso-fareast-language:EN-US'> Memory subsystem
Architecture[T1] [T2]:<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><span style='font-size:10.0pt;
mso-fareast-language:EN-US'>Enterprise RAS Feature set: Machine check, hot
add/remove, domain partitioning, memory mirroring/migration, patrol scrubbing,
fault tolerant system.</span><span style='font-size:10.0pt;color:black'> (2
lectures)</span><span style='font-size:10.0pt;mso-fareast-language:EN-US'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:10.0pt;
mso-fareast-language:EN-US'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><u><span style='font-size:
10.0pt;mso-fareast-language:EN-US'>Text Books:<o:p></o:p></span></u></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><u><span style='font-size:
10.0pt;mso-fareast-language:EN-US'><o:p><span style='text-decoration:none'>&nbsp;</span></o:p></span></u></b></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph;mso-layout-grid-align:none;text-autospace:none'><span
style='font-size:10.0pt;mso-fareast-language:EN-US'>[T1] Kai Hwang, Advanced
computer architecture; TMH. 2000<o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-justify:inter-ideograph;text-indent:
-.3in;mso-layout-grid-align:none;text-autospace:none'><span style='font-size:
10.0pt;mso-fareast-language:EN-US'>[T2] D. A. Patterson and J. L. Hennessey,
Computer organization and design, Morgan Kaufmann, 2nd Ed. 2002.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><span style='font-size:10.0pt;
mso-fareast-language:EN-US'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><u><span style='font-size:
10.0pt;mso-fareast-language:EN-US'>Reference Books:<o:p></o:p></span></u></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><u><span style='font-size:
10.0pt;mso-fareast-language:EN-US'><o:p><span style='text-decoration:none'>&nbsp;</span></o:p></span></u></b></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-justify:inter-ideograph;text-indent:
-.3in;mso-layout-grid-align:none;text-autospace:none'><span style='font-size:
10.0pt;mso-fareast-language:EN-US'>[R1] J. P. Hayes, computer Architecture and
organization; MGH. 1998.<o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-justify:inter-ideograph;text-indent:
-.3in;mso-layout-grid-align:none;text-autospace:none'><span style='font-size:
10.0pt;mso-fareast-language:EN-US'>[R2] Harvey G. Cragon, Memory System and
Pipelined processors Narosa Publication. 1998.<o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-justify:inter-ideograph;text-indent:
-.3in;mso-layout-grid-align:none;text-autospace:none'><span style='font-size:
10.0pt;mso-fareast-language:EN-US'>[R3] V. Rajaranam &amp; C. S. R. Murthy,
Parallel computer; PHI. 2002<o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-justify:inter-ideograph;text-indent:
-.3in;mso-layout-grid-align:none;text-autospace:none'><span style='font-size:
10.0pt;mso-fareast-language:EN-US'>[R4] R.K.Ghose, Rajan Moona &amp; Phalguni
Gupta, Foundation of Parallel Processing, Narosa Publications, 2003.<o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-justify:inter-ideograph;text-indent:
-.3in;mso-layout-grid-align:none;text-autospace:none'><span style='font-size:
10.0pt;mso-fareast-language:EN-US'>[R5] Kai Hwang and Zu, Scalable Parallel
Computers Architecture, MGH. 2001.<o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-justify:inter-ideograph;text-indent:
-.3in;mso-layout-grid-align:none;text-autospace:none'><span style='font-size:
10.0pt;mso-fareast-language:EN-US'>[R6] Stalling W, Computer Organisation
&amp; Architecture, PHI. 2000.<o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-justify:inter-ideograph;text-indent:
-.3in;mso-layout-grid-align:none;text-autospace:none'><span style='font-size:
10.0pt;mso-fareast-language:EN-US'>[R7] D.Sima, T.Fountain, P.Kasuk, Advanced
Computer Architecture-A Design space Approach, Addison Wesley,1997.<o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-justify:inter-ideograph;text-indent:
-.3in;mso-layout-grid-align:none;text-autospace:none'><span style='font-size:
10.0pt;mso-fareast-language:EN-US'>[R8] M.J Flynn, Computer Architecture,
Pipelined and Parallel Processor Design; Narosa Publishing, 1998.<o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-justify:inter-ideograph;text-indent:
-.3in;mso-layout-grid-align:none;text-autospace:none'><span style='font-size:
10.0pt;mso-fareast-language:EN-US'>[R9] D. A. Patterson, J. L. Hennessy,
Computer Architecture: A quantitative approach; Morgan Kauffmann feb, 2002.<o:p></o:p></span></p>

<p class=MsoNormal style='margin-left:.3in;text-align:justify;text-justify:
inter-ideograph;text-indent:-.3in;mso-layout-grid-align:none;text-autospace:
none'><span style='font-size:10.0pt;mso-fareast-language:EN-US'>[R10] Hwan and
Briggs, Computer Architecture and Parallel Processing; MGH. 1999.</span><span
style='font-size:10.0pt;mso-fareast-font-family:"Times New Roman";mso-fareast-language:
EN-US'><o:p></o:p></span></p>

</div>

<span style='font-size:10.0pt;font-family:"Times New Roman";mso-fareast-font-family:
"Times New Roman";mso-ansi-language:EN-US;mso-fareast-language:EN-US;
mso-bidi-language:AR-SA'><br clear=all style='page-break-before:always;
mso-break-type:section-break'>
</span>

<div class=Section6>

<p class=MsoBodyText style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>Code No: ITV-651<span style='mso-tab-count:
7'> </span>L
<span style='mso-tab-count:1'> </span>P<span style='mso-tab-count:
1'> </span>C</span></b><span style='font-size:10.0pt;color:black'><o:p></o:p></span></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt'>Lab : DSD Lab <span
style='mso-tab-count:7'> </span>-<span
style='mso-tab-count:1'> </span>2<span style='mso-tab-count:1'> </span>2<o:p></o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph'><span style='font-size:10.0pt'>Experiment of the lab will be
based on Digital System Design with Verilog.<o:p></o:p></span></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt;color:black'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt;color:black'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt;color:black'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt;color:black'>Code No. :
ITV-653<span style='mso-tab-count:7'> </span>L<span
style='mso-tab-count:1'> </span>P<span style='mso-tab-count:1'> </span>C<o:p></o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt;color:black'>Lab : Digital IC
Design Lab<span style='mso-tab-count:6'> </span>-<span
style='mso-tab-count:1'> </span>2<span style='mso-tab-count:1'> </span>
2</span></b><span style='font-size:10.0pt;color:black'> <o:p></o:p></span></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph'><span style='font-size:10.0pt;color:black'>Experiment of the
lab will be based on </span><span style='font-size:10.0pt'>MOS Circuit Design. <span
style='color:black'><o:p></o:p></span></span></p>

<p class=MsoHeading9 style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:39.0pt;text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph;text-indent:.5in'><span style='font-size:10.0pt;color:black'><o:p>&nbsp;</o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoBodyText style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span lang=ES-MX style='font-size:10.0pt;
mso-ansi-language:ES-MX;mso-fareast-language:KO'>Code No: ITV-655<span
style='mso-tab-count:6'> </span></span></b><b><span
lang=ES-MX style='font-size:10.0pt;color:black;mso-ansi-language:ES-MX'><span
style='mso-tab-count:1'> </span>L <span style='mso-tab-count:
1'> </span>P<span style='mso-tab-count:1'> </span>C</span></b><b
style='mso-bidi-font-weight:normal'><span lang=ES-MX style='font-size:10.0pt;
mso-ansi-language:ES-MX;mso-fareast-language:KO'><o:p></o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph'><b style='mso-bidi-font-weight:normal'><span lang=ES-MX
style='font-size:10.0pt;mso-ansi-language:ES-MX'>Lab : AAD Lab <span
style='mso-tab-count:7'> </span>-<span
style='mso-tab-count:1'> </span>2<span style='mso-tab-count:1'> </span>
2<o:p></o:p></span></b></p>

<p class=MsoBodyText style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;mso-fareast-language:KO'>Experiment of the lab will be
based on Algorithm Analysis and Design.</span><b><span style='font-size:10.0pt'>
</span></b><span style='font-size:10.0pt'><o:p></o:p></span></p>

<b><span style='font-size:10.0pt;font-family:"Times New Roman";mso-fareast-font-family:
Batang;color:black;mso-ansi-language:EN-US;mso-fareast-language:EN-US;
mso-bidi-language:AR-SA'><br clear=all style='page-break-before:always'>
</span></b>

<p class=MsoBodyText style='text-align:justify;text-justify:inter-ideograph'><b><span
lang=FR style='font-size:10.0pt;color:black;mso-ansi-language:FR'>Paper Code:
ITV-602 <span style='mso-tab-count:6'> </span>L
<span style='mso-tab-count:1'> </span>T<span style='mso-tab-count:
1'> </span>C</span></b><span lang=FR style='font-size:10.0pt;
color:black;mso-ansi-language:FR'><o:p></o:p></span></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt;color:black'>Paper: Analog
VLSI Design <span style='mso-tab-count:5'> </span>4<span
style='mso-tab-count:1'> </span>-<span style='mso-tab-count:1'> </span>4</span></b><span
style='font-size:10.0pt;color:black'> <o:p></o:p></span></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=619
 style='width:6.45in;border-collapse:collapse;border:none;mso-border-alt:solid windowtext .5pt;
 mso-yfti-tbllook:480;mso-padding-alt:0in 5.4pt 0in 5.4pt;mso-border-insideh:
 .5pt solid windowtext;mso-border-insidev:.5pt solid windowtext'>
 <tr style='mso-yfti-irow:0;mso-yfti-lastrow:yes'>
  <td width=619 valign=top style='width:6.45in;border:solid windowtext 1.0pt;
  mso-border-alt:solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:
  10.0pt'>INSTRUCTIONS TO PAPER SETTERS:<span
  style='mso-spacerun:yes'>
  </span>Maximum Marks : 60<o:p></o:p></span></b></p>
  <ol style='margin-top:0in' start=1 type=1>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l18 level1 lfo15;tab-stops:list .5in;mso-layout-grid-align:
       none;text-autospace:none'><b><span style='font-size:10.0pt'>Question No.
       1 should be compulsory and cover the entire syllabus. This question
       should have objective or short answer type questions. It should be of 20
       marks.<o:p></o:p></span></b></li>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l18 level1 lfo15;tab-stops:list .5in'><b><span
       style='font-size:10.0pt'>Apart from Question No. 1, rest of the paper
       shall consist of four units as per the syllabus. Every unit should have
       two questions. However, student may be asked to attempt only 1 question
       from each unit. Each question should be 10 marks</span></b><b
       style='mso-bidi-font-weight:normal'><u><span style='font-size:10.0pt'><o:p></o:p></span></u></b></li>
  </ol>
  </td>
 </tr>
</table>

<h2 style='margin-left:59.4pt;text-align:justify;text-justify:inter-ideograph;
text-indent:-59.4pt'><b style='mso-bidi-font-weight:normal'><span
style='font-size:10.0pt'>Objective:</span></b><span style='font-size:10.0pt'>
The objective of this course is to become familiar with practical design
aspects of analog integrated Circuits in CMOS Technology. Emphasis on the
design of differential amplifier, current mirrors, operational amplifiers,
linear operational transconductance amplifiers converters and comparators is
given in this course. Students learn how to size all transistors in an analog
integrated circuit in order to meet design specifications: matching, slew rate,
bandwidth, DC offset, power dissipation, minimum supply voltage.<o:p></o:p></span></h2>

<p class=MsoHeading9 style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph'><span style='font-size:10.0pt'>Unit 1<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;color:black'>Small Signal &amp; large signal Models of
MOS &amp; BJT transistor. Analog MOS Process (Double Poly Process) . (2
lectures)<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>MOS &amp; BJT Transistor Amplifiers [T1] :
</span></b><span style='font-size:10.0pt;color:black'>Single transistor Amplifiers
stages: Common Emitter, Common base, Common Collector, Common Drain, Common
Gate &amp; Common Source Amplifiers <o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
lang=FR style='font-size:10.0pt;color:black;mso-ansi-language:FR'>Multiple
Transistor Amplifier stages: CC-CE, CC-CC, &amp; Darlington configuration,
Cascode configuration, Active Cascode. Differential Amplifiers: Differential
pair &amp; DC transfer characteristics. (6 lectures)<o:p></o:p></span></p>

<p class=MsoHeading9 style='text-align:justify;text-justify:inter-ideograph'><span
lang=FR style='font-size:10.0pt;mso-ansi-language:FR'>Unit 2<o:p></o:p></span></p>

<p class=MsoNormal style='margin-left:.5in;text-align:justify;text-justify:
inter-ideograph;text-indent:-.5in'><b><span lang=FR style='font-size:10.0pt;
color:black;mso-ansi-language:FR'>Current Mirrors, Active Loads &amp;
References [T1] </span></b><span lang=FR style='font-size:10.0pt;color:black;
mso-ansi-language:FR'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
lang=FR style='font-size:10.0pt;color:black;mso-ansi-language:FR'>Current
Mirrors: Simple current mirror, Cascode current mirrors Widlar current mirror,
Wilson Current mirror, etc. </span><span style='font-size:10.0pt;color:black'>Active
loads, Voltage &amp; current references. Analysis of Differential Amplifier
with active load, supply and temperature independent biasing techniques,
Frequency Response. (8 lectures)<o:p></o:p></span></p>

<p class=MsoHeading9 style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Unit 3<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>Operational Amplifier [T1]: </span></b><span
style='font-size:10.0pt;color:black'>Applications of operational Amplifier,
theory and Design; Definition of Performance Characteristics; Design of two
stage MOS Operational Amplifier, two stage MOS operational Amplifier with
cascodes, MOS telescopic-cascode operational amplifiers, MOS Folded-cascode
operational amplifiers, Bipolar operational amplifiers. Frequency response
&amp; compensation. (10 lectures)<o:p></o:p></span></p>

<p class=MsoHeading9 style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Unit 4<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>Nonlinear Analog Circuits [T1] [T2]: </span></b><span
style='font-size:10.0pt;color:black'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;color:black'>Analysis of four quadrant and variable
Tran conductance multiplier, Voltage controlled oscillator, Comparators, Analog
Buffers, Source Follower and Other Structures. Phase Locked Techniques; Phase
Locked Loops (PLL), closed loop analysis of PLL. Digital-to-Analog (D/A) and
Analog-to-Digital (A/D) Converters. (8 lectures) <o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>OTA &amp; Switched Capacitor filters [T1] </span></b><span
style='font-size:10.0pt;color:black'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;color:black'>OTA Amplifiers, Switched Capacitor
Circuits and Switched Capacitor Filters. (4 lectures) <o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><u><span
style='font-size:10.0pt;color:black'>Text books: <o:p></o:p></span></u></b></p>

<p class=MsoNormal style='margin-left:24.75pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-24.05pt'><span style='font-size:10.0pt;color:black'>[T1]
Paul B Gray and Robert G Meyer, Analysis and Design of Analog Integrated
Circuits. <o:p></o:p></span></p>

<p class=MsoNormal style='margin-left:24.75pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-24.05pt'><span style='font-size:10.0pt;color:black'>[T2]
Behzad Razavi, Principles of data conversion system design, S.Chand and
company Ltd, 2000. John Wiley <o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><u><span
style='font-size:10.0pt;color:black'>Reference Books: <o:p></o:p></span></u></b></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:24.75pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-24.05pt'><span style='font-size:10.0pt;color:black'>[R1] D. A. Johns and
Martin, Analog Integrated Circuit Design, John Wiley, 1997.<span
style='mso-spacerun:yes'> </span><o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:24.75pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-24.05pt'><span style='font-size:10.0pt;color:black'>[R2] Gregorian and G C
Temes, Analog MOS Integrated Circuits for Signal Processing, John Wiley, 1986. <o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:24.75pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-24.05pt'><span style='font-size:10.0pt;color:black'>[R3] R L Geiger, P E Allen
and N R Strader, VLSI Design Techniques for Analog &amp; Digital Circuits,
McGraw Hill, 1990. <o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:24.75pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-24.05pt'><span style='font-size:10.0pt;color:black'>[R4] Gray and Meyer,
Analysis and Design of Analog IC , Wiley international,1996. <o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:24.75pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-24.05pt'><span style='font-size:10.0pt;color:black'>[R5] Gray, Wooley,
Brodersen, Analog MOS Integrated circuits, IEEE press, 1989. <o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:24.75pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-24.05pt'>[R5] Kenneth R. Laker, Willy M.C. Sensen,  Design of Analog
Integrated circuits and systems, McGraw Hill, 1994. </p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:24.75pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-24.05pt'><b><span lang=FR style='font-size:10.0pt;mso-ansi-language:FR'>Paper
Code: ITV 604<span style='mso-tab-count:6'> </span><span
style='color:black'>L <span style='mso-tab-count:1'> </span>T<span
style='mso-tab-count:1'> </span>C</span><o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Paper: Advance VLSI Design <span style='mso-tab-count:
5'> </span>4<span
style='mso-tab-count:1'> </span>0<span style='mso-tab-count:1'> </span>4</span></b><span
style='font-size:10.0pt'> <o:p></o:p></span></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=619
 style='width:6.45in;border-collapse:collapse;border:none;mso-border-alt:solid windowtext .5pt;
 mso-yfti-tbllook:480;mso-padding-alt:0in 5.4pt 0in 5.4pt;mso-border-insideh:
 .5pt solid windowtext;mso-border-insidev:.5pt solid windowtext'>
 <tr style='mso-yfti-irow:0;mso-yfti-lastrow:yes'>
  <td width=619 valign=top style='width:6.45in;border:solid windowtext 1.0pt;
  mso-border-alt:solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:
  10.0pt'>INSTRUCTIONS TO PAPER SETTERS:<span
  style='mso-spacerun:yes'>
  </span>Maximum Marks : 60<o:p></o:p></span></b></p>
  <ol style='margin-top:0in' start=1 type=1>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l27 level1 lfo34;tab-stops:list .5in;mso-layout-grid-align:
       none;text-autospace:none'><b><span style='font-size:10.0pt'>Question No.
       1 should be compulsory and cover the entire syllabus. This question
       should have objective or short answer type questions. It should be of 20
       marks.<o:p></o:p></span></b></li>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l27 level1 lfo34;tab-stops:list .5in;mso-layout-grid-align:
       none;text-autospace:none'><b><span style='font-size:10.0pt'>Apart from
       Question No. 1, rest of the paper shall consist of four units as per the
       syllabus. Every unit should have two questions. However, student may be
       asked to attempt only 1 question from each unit. Each question should be
       10 marks<o:p></o:p></span></b></li>
  </ol>
  </td>
 </tr>
</table>

<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;
margin-left:63.0pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-63.0pt'><b style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Objective:
</span></b><span style='font-size:10.0pt;mso-fareast-font-family:"Times New Roman"'>Introduce
students to trade-offs in modern MOS technologies, and their impact on computer
architecture and microarchitecture. Introduce students to the CAD tools needed
to manage the complexity of VLSI designs. <o:p></o:p></span></p>

<h6 style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Unit 1<o:p></o:p></span></h6>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>VLSI System
Design methodology [T1]:</span></b><span style='font-size:10.0pt'> Structure
Design, Strategy, Hierarchy, Regularity, Modularity, Locality. System on Chip
Design options: Programmable logic and structures, Programmable interconnect,
programmable gate arrays, Sea of gate and gate array design, standard cell
design, full custom mask design. (6<span style='color:black'> lectures)</span><span
style='mso-spacerun:yes'> </span><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 2</span></b><span style='font-size:10.0pt'><o:p></o:p></span></p>

<p class=MsoHeading9 style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;mso-bidi-font-weight:normal'>Chip Design Methods</span><span
style='font-size:10.0pt'>[T1]</span><span style='font-size:10.0pt;mso-bidi-font-weight:
normal'>:</span><span style='font-size:10.0pt;font-weight:normal'> Behavioral
synthesis, RTL synthesis, Logic optimization and structural tools layout
synthesis, layout synthesis, EDA Tools for System Design capture tools: HDL
Design, Schematic Design, Layout Design, Floor planning and Chip Composition.
Design Verification Tools: Simulation Timing Verifiers, Net List Comparison
Layout Extraction, Design Rule Verification. </span><span style='font-size:
10.0pt;font-weight:normal;mso-bidi-font-weight:bold'>(8 lectures)</span><span
style='font-size:10.0pt;font-weight:normal'><o:p></o:p></span></p>

<h2 style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Data Path
Sub System Design[T1]:</span></b><span style='font-size:10.0pt'> Introduction,
Addition, Subtraction, Comparators, Counters, Boolean logical operations,
coding, shifters, Multiplication, Parallel Prefix computations. (5 <span
style='color:black'>lectures)</span><o:p></o:p></span></h2>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 3</span></b><span style='font-size:10.0pt'><o:p></o:p></span></p>

<p class=MsoHeading9 style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;mso-bidi-font-weight:normal'>Subsystem Design</span><span
style='font-size:10.0pt'>[T1]</span><span style='font-size:10.0pt;mso-bidi-font-weight:
normal'>:</span><span style='font-size:10.0pt;font-weight:normal'> </span><span
style='font-size:10.0pt;font-weight:normal;mso-bidi-font-weight:bold'>SRAM,
Special purpose RAMs, DRAM, Read only memory, Content Addressable memory,
Programmable logic arrays. (4 lectures)<o:p></o:p></span></p>

<h2 style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Control Unit
Design [T1]:</span></b><span style='font-size:10.0pt'> Finite State Machine
(FSM) Design, Control Logic Implementation: PLA control implementation, ROM
control implementation. Special purpose Subsystems, Packaging, power
distribution, I/O, Clock, Transconductance<span style='mso-spacerun:yes'>
</span>amplifier, follower integrated circuits. (8<span style='color:black'>
lectures)</span><o:p></o:p></span></h2>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 4<o:p></o:p></span></b></p>

<p class=MsoHeading9 style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;mso-bidi-font-weight:normal'>Design Economics</span><span
style='font-size:10.0pt'>[T1]</span><span style='font-size:10.0pt;mso-bidi-font-weight:
normal'>:</span><span style='font-size:10.0pt;font-weight:normal'> Nonrecurring
and recurring engineering Costs, Fixed Costs, Schedule, Person power</span><span
style='font-size:10.0pt;mso-bidi-font-weight:normal'>. </span><span
style='font-size:10.0pt;font-weight:normal;mso-bidi-font-weight:bold'>(1
lectures)</span><span style='font-size:10.0pt;font-weight:normal'><o:p></o:p></span></p>

<p class=MsoHeading9 style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;mso-bidi-font-weight:normal'>VLSI System Testing &amp;
Verification</span><span style='font-size:10.0pt'>[T1]</span><span
style='font-size:10.0pt;mso-bidi-font-weight:normal'>:</span><span
style='font-size:10.0pt;font-weight:normal'> </span><span style='font-size:
10.0pt;font-weight:normal;mso-bidi-font-weight:bold'>Introduction, A walk
through the Test Process, Reliability, Logic Verification Principles, Silicon
Debug Principles, Manufacturing Test Principles, Design for Testability,
Boundary Scan</span><span style='font-size:10.0pt'>. V</span><span
style='font-size:10.0pt;font-weight:normal'>LSI Applications like </span><span
style='font-size:10.0pt;font-weight:normal;mso-bidi-font-weight:bold'>RISC
microcontroller, ATM Switch. (9 lectures)<o:p></o:p></span></p>

<h1 style='text-align:justify;text-justify:inter-ideograph'><b><u><span
style='font-size:10.0pt'>Text Books: <o:p></o:p></span></u></b></h1>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=DefaultText style='margin-left:27.0pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-27.0pt'><span style='font-size:10.0pt'>[T1] Neil
H.E. Weste, Davir Harris, CMOS VLSI Design: A Circuits and system
perspectives Pearson Education 3rd Edition, 2004. <o:p></o:p></span></p>

<h1 style='text-align:justify;text-justify:inter-ideograph'><b><u><span
style='font-size:10.0pt'>Reference Books: <o:p></o:p></span></u></b></h1>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoBodyTextIndent style='margin-top:0in;margin-right:0in;margin-bottom:
6.0pt;margin-left:25.9pt;text-align:justify;text-justify:inter-ideograph;
text-indent:-25.9pt'><span style='mso-bidi-font-size:10.0pt'>[R1] Wayne, Walf,
Modern VLSI design: System on Silicon Pearson Education, 2<sup>nd</sup><span
style='mso-spacerun:yes'> </span>Edition, 1998 <o:p></o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>[R2] Pucknull, Basic VLSI Design PHI 3rd Edition<o:p></o:p></span></p>

<b><span lang=FR style='font-size:10.0pt;font-family:"Times New Roman";
mso-fareast-font-family:Batang;mso-ansi-language:FR;mso-fareast-language:KO;
mso-bidi-language:AR-SA'><br clear=all style='page-break-before:always'>
</span></b>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
lang=FR style='font-size:10.0pt;mso-ansi-language:FR'>Paper</span></b><b><span
lang=FR style='font-size:10.0pt;mso-ansi-language:FR;mso-fareast-language:EN-US'>
Code: ITV-606 <span style='mso-tab-count:6'> </span></span></b><b><span
lang=FR style='font-size:10.0pt;mso-ansi-language:FR'>L <span style='mso-tab-count:
1'> </span>T<span style='mso-tab-count:1'> </span>C</span></b><span
lang=FR style='font-size:10.0pt;mso-ansi-language:FR;mso-fareast-language:EN-US'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span lang=FR
style='font-size:10.0pt;mso-ansi-language:FR;mso-fareast-language:EN-US'>Paper:
Computational Technique <span style='mso-tab-count:5'> </span>4<span
style='mso-tab-count:1'> </span>-<span style='mso-tab-count:1'> </span>4
<o:p></o:p></span></b></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=619
 style='width:6.45in;border-collapse:collapse;border:none;mso-border-alt:solid windowtext .5pt;
 mso-yfti-tbllook:480;mso-padding-alt:0in 5.4pt 0in 5.4pt;mso-border-insideh:
 .5pt solid windowtext;mso-border-insidev:.5pt solid windowtext'>
 <tr style='mso-yfti-irow:0;mso-yfti-lastrow:yes'>
  <td width=619 valign=top style='width:6.45in;border:solid windowtext 1.0pt;
  mso-border-alt:solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:
  10.0pt'>INSTRUCTIONS TO PAPER SETTERS:<span
  style='mso-spacerun:yes'>
  </span>Maximum Marks : 60<o:p></o:p></span></b></p>
  <ol style='margin-top:0in' start=1 type=1>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l7 level1 lfo17;tab-stops:list .5in;mso-layout-grid-align:none;
       text-autospace:none'><b><span style='font-size:10.0pt'>Question No. 1
       should be compulsory and cover the entire syllabus. This question should
       have objective or short answer type questions. It should be of 20 marks.<o:p></o:p></span></b></li>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l7 level1 lfo17;tab-stops:list .5in'><b><span style='font-size:
       10.0pt'>Apart from Question No. 1, rest of the paper shall consist of
       four units as per the syllabus. Every unit should have two questions.
       However, student may be asked to attempt only 1 question from each unit.
       Each question should be 10 marks</span></b><b style='mso-bidi-font-weight:
       normal'><u><span style='font-size:10.0pt'><o:p></o:p></span></u></b></li>
  </ol>
  </td>
 </tr>
</table>

<p class=MsoNormal style='margin-left:60.75pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-60.75pt;mso-layout-grid-align:none;text-autospace:
none'><b style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Objective:
</span></b><span style='font-size:10.0pt;mso-fareast-language:EN-US'>The development
of fast, efficient and inexpensive computers has significantly increased the
range of engineering problems that can be solved reliably. Computational
techniques use computers to solve problems by step-wise, repeated and iterative
solution methods, which would otherwise be tedious or unsolvable by
hand-calculations. This course is designed to give an overview of computational
techniques of interest to process engineer.<span style='color:black;mso-bidi-font-weight:
bold'> <o:p></o:p></span></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:10.0pt;
color:black;mso-fareast-language:EN-US'>Unit 1<span style='mso-tab-count:3'> </span><o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:10.0pt;
color:black;mso-fareast-language:EN-US'>Functions of a complex variable: [T1]<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><span style='font-size:10.0pt;
color:black;mso-fareast-language:EN-US;mso-bidi-font-weight:bold'>Limit,
continuity and differentiability. Analytical functions, Cauchy-Riemann
equations, Cauchy integral theorem, singularities </span><st1:City><st1:place><span
  style='font-size:10.0pt;color:black;mso-fareast-language:EN-US;mso-bidi-font-weight:
  bold'>Taylor</span></st1:place></st1:City><span style='font-size:10.0pt;
color:black;mso-fareast-language:EN-US;mso-bidi-font-weight:bold'>s and
Laurent Series, Conformal mapping. </span><span style='font-size:10.0pt;
color:black'>(6 lectures)</span><span style='font-size:10.0pt;color:black;
mso-fareast-language:EN-US;mso-bidi-font-weight:bold'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:10.0pt;
color:black;mso-fareast-language:EN-US'>Roots Finding for Non Linear equation:
T2]<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><span style='font-size:10.0pt;
color:black;mso-fareast-language:EN-US;mso-bidi-font-weight:bold'>Functions<b> </b></span><span
style='font-size:10.0pt;color:black;mso-fareast-language:EN-US'>and
Polynomials, Zeros of a function, Roots of a Nonlinear equation, Bracketing,
Bisection and Newton-Raphson Methods, Polynomial fits. </span><span
style='font-size:10.0pt;color:black'>(6 lectures)<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><span style='font-size:10.0pt;
color:black'><o:p>&nbsp;</o:p></span></p>

<h5><span style='font-size:10.0pt'>Unit 2<o:p></o:p></span></h5>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b style='mso-bidi-font-weight:
normal'><span style='font-size:10.0pt;color:black'>Interpolation:</span></b><span
style='font-size:10.0pt;color:black'> </span><b><span style='font-size:10.0pt;
color:black;mso-fareast-language:EN-US'>[T3]</span></b><span style='font-size:
10.0pt;color:black'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><span style='font-size:10.0pt;
color:black'>Nwtons (Newton-Gregory) Forwarded Difference (FD) Formula and
Backward Difference (BD) Formula. Lagranges Divided differences and </span><st1:City><st1:place><span
  style='font-size:10.0pt;color:black'>Newton</span></st1:place></st1:City><span
style='font-size:10.0pt;color:black'>s Divided Formula. (5 lectures)</span><span
style='font-size:10.0pt;color:black;mso-fareast-language:EN-US'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:10.0pt;
color:black;mso-fareast-language:EN-US'>Numerical Integration: [T3]<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><span style='font-size:10.0pt;
color:black;mso-fareast-language:EN-US'>Evaluation of Integrals, Elementary
Analytical Methods, Trapezoidal and Simpsons Rules, Gaussian Quadrature, and
orthogonal polynomials, Multidimensional Integrals, Numerical differentiation
and Estimation of errors.<span style='mso-spacerun:yes'> </span></span><span
style='font-size:10.0pt;color:black'>(8 lectures)</span><span style='font-size:
10.0pt;color:black;mso-fareast-language:EN-US'><o:p></o:p></span></p>

<h5><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></h5>

<h5><span style='font-size:10.0pt'>Unit 3<o:p></o:p></span></h5>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:10.0pt;
color:black;mso-fareast-language:EN-US'>Numerical Solution of Linear equation:
[T3]<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><span style='font-size:10.0pt;
color:black;mso-fareast-language:EN-US'>Vectors and Matrices, Solutions of
linear algebraic equations by direct and iterative methods, Gaussian
elimination, LU, Cholesky and singular value decompositions, Matrix
diagonalization methods. </span><span style='font-size:10.0pt;color:black'>(8
lectures)</span><span style='font-size:10.0pt;color:black;mso-fareast-language:
EN-US'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><span style='font-size:10.0pt;
color:black;mso-fareast-language:EN-US'><o:p>&nbsp;</o:p></span></p>

<h5><span style='font-size:10.0pt'>Unit 4<o:p></o:p></span></h5>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:10.0pt;
color:black;mso-fareast-language:EN-US'>Numerical Methods for ordinary
differential equation: [T3]<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><span style='font-size:10.0pt;
color:black;mso-fareast-language:EN-US'>Solution of initial-value problems of
systems of ODEs. Single step and multistep methods, convergence. Finite
difference methods for the solution of two-point boundary-value problem. </span><span
style='font-size:10.0pt;color:black'>(7 lectures)</span><span style='font-size:
10.0pt;color:black;mso-fareast-language:EN-US'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><u><span style='font-size:
10.0pt;color:black;mso-fareast-language:EN-US'>Text Books:</span></u></b><u><span
style='font-size:10.0pt;color:black;mso-fareast-language:EN-US'> <o:p></o:p></span></u></p>

<p class=MsoNormal style='margin-left:23.85pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-23.85pt;mso-layout-grid-align:none;text-autospace:
none'><span style='font-size:10.0pt;color:black;mso-fareast-language:EN-US'>[T1]
Murray R Spiegel, Theory and Problems of Complex Variables, Schaums Outline
Series, </span><st1:State><st1:place><span style='font-size:10.0pt;color:black;
  mso-fareast-language:EN-US'>New York</span></st1:place></st1:State><span
style='font-size:10.0pt;color:black;mso-fareast-language:EN-US'>.<o:p></o:p></span></p>

<p class=MsoNormal style='margin-left:23.85pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-23.85pt;mso-layout-grid-align:none;text-autospace:
none'><span style='font-size:10.0pt;color:black;mso-fareast-language:EN-US'>[T2]
Conte, S. D. de Boore, C. Elementary Numericla Analysis McGraw Hill<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><span style='font-size:10.0pt;
color:black;mso-fareast-language:EN-US'><span
style='mso-spacerun:yes'></span>[T3] Pradip Niyogi, Numerical Analysis &amp;
Algorithms, TMH, 2003 <o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><span style='font-size:10.0pt;
color:black;mso-fareast-language:EN-US'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><u><span style='font-size:
10.0pt;color:black;mso-fareast-language:EN-US'>References</span></u></b><b
style='mso-bidi-font-weight:normal'><u><span style='font-size:10.0pt;
mso-fareast-font-family:"Times New Roman";mso-fareast-language:EN-US'> Books:</span></u></b><u><span
style='font-size:10.0pt;color:black;mso-fareast-language:EN-US'><o:p></o:p></span></u></p>

<p class=MsoNormal style='margin-left:22.5pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-22.5pt;mso-layout-grid-align:none;text-autospace:
none'><span style='font-size:10.0pt;color:black;mso-fareast-language:EN-US'>[R1]
Kreyszig, E, Advanced Engineering Mathematics, John Wiley &amp; Sons, 8<sup>th
</sup>Edition, 2002<o:p></o:p></span></p>

<p class=MsoNormal style='margin-left:22.5pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-22.5pt;mso-layout-grid-align:none;text-autospace:
none'><span style='font-size:10.0pt;color:black;mso-fareast-language:EN-US'>[R2]
Radhey S Gupta, Elements of Numerical Analysis, Macmillan <o:p></o:p></span></p>

<p class=MsoNormal style='margin-left:22.5pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-22.5pt;mso-layout-grid-align:none;text-autospace:
none'><span style='font-size:10.0pt;color:black;mso-fareast-language:EN-US'>[R3]
Brian Bradie, A Friendly Introduction to Numericla Analysis Pearson. <o:p></o:p></span></p>

<p class=MsoNormal style='margin-left:22.5pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-22.5pt;mso-layout-grid-align:none;text-autospace:
none'><span style='font-size:10.0pt;color:black;mso-fareast-language:EN-US'>[R4]
Chapra, S. C, Canale R P, Numerical Methods for Engineers, 3rd Ed.,
McGraw-Hill 1998<o:p></o:p></span></p>

<p class=MsoNormal style='margin-left:22.5pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-22.5pt;mso-layout-grid-align:none;text-autospace:
none'><span style='font-size:10.0pt;color:black;mso-fareast-language:EN-US'>[R5]
Curtis F. Gerald, Patrick O. Wheatley, Applied Numerical Analysis, Pearson
7th Edition. <o:p></o:p></span></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph;mso-layout-grid-align:none;text-autospace:none'><span
style='font-size:10.0pt;color:black;mso-fareast-language:EN-US'><o:p>&nbsp;</o:p></span></p>

<b><span style='font-size:10.0pt;font-family:"Times New Roman";mso-fareast-font-family:
Batang;color:black;mso-ansi-language:EN-US;mso-fareast-language:EN-US;
mso-bidi-language:AR-SA'><br clear=all style='page-break-before:always'>
</span></b>

<p class=MsoBodyText style='margin-left:.7pt;text-align:justify;text-justify:
inter-ideograph'><b><span lang=FR style='font-size:10.0pt;color:black;
mso-ansi-language:FR'>Paper </span></b><b><span lang=FR style='font-size:10.0pt;
mso-ansi-language:FR'>Code: ITV-608 <span style='mso-tab-count:6'> </span><span
style='color:black'>L <span style='mso-tab-count:1'> </span>T<span
style='mso-tab-count:1'> </span>C</span><o:p></o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt'>Paper: Low Power VLSI Design
<span style='mso-tab-count:5'> </span>4<span
style='mso-tab-count:1'> </span>-<span style='mso-tab-count:1'> </span>4</span></b><span
style='font-size:10.0pt'> <o:p></o:p></span></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=619
 style='width:6.45in;border-collapse:collapse;border:none;mso-border-alt:solid windowtext .5pt;
 mso-yfti-tbllook:480;mso-padding-alt:0in 5.4pt 0in 5.4pt;mso-border-insideh:
 .5pt solid windowtext;mso-border-insidev:.5pt solid windowtext'>
 <tr style='mso-yfti-irow:0;mso-yfti-lastrow:yes'>
  <td width=619 valign=top style='width:6.45in;border:solid windowtext 1.0pt;
  mso-border-alt:solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:
  10.0pt'>INSTRUCTIONS TO PAPER SETTERS:<span
  style='mso-spacerun:yes'>
  </span>Maximum Marks : 60<o:p></o:p></span></b></p>
  <ol style='margin-top:0in' start=1 type=1>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l29 level1 lfo18;tab-stops:list .5in;mso-layout-grid-align:
       none;text-autospace:none'><b><span style='font-size:10.0pt'>Question No.
       1 should be compulsory and cover the entire syllabus. This question
       should have objective or short answer type questions. It should be of 20
       marks.<o:p></o:p></span></b></li>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l29 level1 lfo18;tab-stops:list .5in'><b><span
       style='font-size:10.0pt'>Apart from Question No. 1, rest of the paper
       shall consist of four units as per the syllabus. Every unit should have
       two questions. However, student may be asked to attempt only 1 question
       from each unit. Each question should be 10 marks</span></b><b
       style='mso-bidi-font-weight:normal'><u><span style='font-size:10.0pt'><o:p></o:p></span></u></b></li>
  </ol>
  </td>
 </tr>
</table>

<p class=MsoNormal style='margin-left:4.5pt;text-align:justify;text-justify:
inter-ideograph'><b style='mso-bidi-font-weight:normal'><span style='font-size:
10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='margin-left:56.25pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-56.25pt'><b style='mso-bidi-font-weight:normal'><span
style='font-size:10.0pt'>Objective: </span></b><span style='font-size:10.0pt;
mso-bidi-font-weight:bold'>The goal of the course is to learn principles of
design, analysis, modeling and optimization of Low Power VLSI.<span
style='mso-spacerun:yes'> </span>In this course you will study the approaches
for power consumption estimation and different methods to reduce the power<span
style='mso-spacerun:yes'> </span>consumption, low power architectures and
algorithmic level analysis for low power optimization.<o:p></o:p></span></p>

<p class=MsoNormal style='margin-left:4.5pt;text-align:justify;text-justify:
inter-ideograph'><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<h2 style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 1</span></b><span style='font-size:10.0pt'><o:p></o:p></span></h2>

<p style='margin:0in;margin-bottom:.0001pt;text-align:justify;text-justify:
inter-ideograph'><b style='mso-bidi-font-weight:normal'><span style='mso-bidi-font-size:
10.0pt'>Introduction[T1] [T2]:</span></b><span style='mso-bidi-font-size:10.0pt'>
Need for low power VLSI chips, Sources of power dissipation on Digital
Integrated circuits. Emerging Low power approaches. Physics of power
dissipation in CMOS devices. <span style='color:black'>(3 lectures)</span> <o:p></o:p></span></p>

<p style='margin:0in;margin-bottom:.0001pt;text-align:justify;text-justify:
inter-ideograph'><b style='mso-bidi-font-weight:normal'><span style='mso-bidi-font-size:
10.0pt'>Device &amp; Technology Impact on Low Power [R1]:</span></b><span
style='mso-bidi-font-size:10.0pt'><span style='mso-spacerun:yes'>
</span>Dynamic dissipation in CMOS, Transistor sizing &amp; gate oxide
thickness, Impact of technology Scaling, Technology &amp; Device innovation.
Power estimation Techniques. <span style='color:black'>(4 lectures)</span><o:p></o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 2<o:p></o:p></span></b></p>

<p style='margin:0in;margin-bottom:.0001pt;text-align:justify;text-justify:
inter-ideograph'><b style='mso-bidi-font-weight:normal'><span style='mso-bidi-font-size:
10.0pt'>Simulation Power analysis [T1]:</span></b><span style='mso-bidi-font-size:
10.0pt'> SPICE circuit simulators, gate level logic simulation, capacitive
power estimation, static state power, gate level capacitance estimation,
architecture level analysis, data correlation analysis in DSP systems. </span><st1:place><span
 style='mso-bidi-font-size:10.0pt'>Monte Carlo</span></st1:place><span
style='mso-bidi-font-size:10.0pt'> simulation. Probabilistic power analysis:
Random logic signals, probability &amp; frequency, probabilistic power analysis
techniques, signal entropy. <span style='color:black'>(10 lectures)</span><o:p></o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 3<o:p></o:p></span></b></p>

<p style='margin:0in;margin-bottom:.0001pt;text-align:justify;text-justify:
inter-ideograph'><b style='mso-bidi-font-weight:normal'><span style='mso-bidi-font-size:
10.0pt'>Low Power Techniques[T1] :</span></b><span style='mso-bidi-font-size:
10.0pt'> Circuit level: Power consumption in circuits. Flip Flops &amp; Latches
design, high capacitance nodes, low power digital cells library Logic level:
Gate reorganization, signal gating, logic encoding, state machine encoding,
pre-computation logic. <span style='color:black'>(6 lectures)</span> <o:p></o:p></span></p>

<p style='margin:0in;margin-bottom:.0001pt;text-align:justify;text-justify:
inter-ideograph'><b style='mso-bidi-font-weight:normal'><span style='mso-bidi-font-size:
10.0pt'>Low power Architecture &amp; Systems[T1]</span></b><span
style='mso-bidi-font-size:10.0pt'> Power &amp; performance management,
switching activity reduction, parallel architecture with voltage reduction,
flow graph transformation, low power arithmetic components, low power memory
design. <span style='color:black'>(6 lectures)</span><o:p></o:p></span></p>

<p style='margin:0in;margin-bottom:.0001pt;text-align:justify;text-justify:
inter-ideograph'><span style='mso-bidi-font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p style='margin:0in;margin-bottom:.0001pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='mso-bidi-font-size:10.0pt'>Unit 4 <o:p></o:p></span></b></p>

<p style='margin:0in;margin-bottom:.0001pt;text-align:justify;text-justify:
inter-ideograph'><b style='mso-bidi-font-weight:normal'><span style='mso-bidi-font-size:
10.0pt'>Low power Clock Distribution[T2]:</span></b><span style='mso-bidi-font-size:
10.0pt'> Power dissipation in clock distribution, single driver Vs distributed
buffers, Zero skew Vs tolerable skew, chip &amp; package co design of clock
network. <span style='color:black'>(3 lectures)</span> <o:p></o:p></span></p>

<p style='margin:0in;margin-bottom:.0001pt;text-align:justify;text-justify:
inter-ideograph'><b style='mso-bidi-font-weight:normal'><span style='mso-bidi-font-size:
10.0pt'>Algorithm &amp; architectural level methodologies[T1] :</span></b><span
style='mso-bidi-font-size:10.0pt'> Introduction, design flow, Algorithmic level
analysis &amp; optimization, Architectural level estimation &amp; synthesis. <span
style='color:black'>(4 lectures)</span> <o:p></o:p></span></p>

<p style='margin:0in;margin-bottom:.0001pt;text-align:justify;text-justify:
inter-ideograph'><span style='mso-bidi-font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p style='margin:0in;margin-bottom:.0001pt;text-align:justify;text-justify:
inter-ideograph'><b><u><span style='mso-bidi-font-size:10.0pt'>Text Books: <o:p></o:p></span></u></b></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;mso-fareast-language:EN-US'><o:p>&nbsp;</o:p></span></p>

<p style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;margin-left:0in;
text-align:justify;text-justify:inter-ideograph'><span style='mso-bidi-font-size:
10.0pt'>[T1] Gary K. Yeap, Practical Low Power Digital VLSI Design, KAP, 2002<o:p></o:p></span></p>

<p style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;margin-left:0in;
text-align:justify;text-justify:inter-ideograph'><span style='mso-bidi-font-size:
10.0pt'>[T2] Rabaey, Pedram, Low power design methodologies Kluwer Academic,
1997 <o:p></o:p></span></p>

<p style='margin:0in;margin-bottom:.0001pt;text-align:justify;text-justify:
inter-ideograph'><b><u><span style='mso-bidi-font-size:10.0pt'><o:p><span
 style='text-decoration:none'>&nbsp;</span></o:p></span></u></b></p>

<p style='margin:0in;margin-bottom:.0001pt;text-align:justify;text-justify:
inter-ideograph'><b><u><span style='mso-bidi-font-size:10.0pt'>Reference Books:</span></u></b><u><span
style='mso-bidi-font-size:10.0pt'> <o:p></o:p></span></u></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;mso-fareast-language:EN-US'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>[R1] Kaushik Roy, Sharat Prasad, Low-Power CMOS VLSI
Circuit Design Wiley, 2000. <o:p></o:p></span></p>

<span style='font-size:10.0pt;font-family:"Times New Roman";mso-fareast-font-family:
Batang;mso-ansi-language:EN-US;mso-fareast-language:KO;mso-bidi-language:AR-SA'><br
clear=all style='page-break-before:always'>
</span>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
lang=FR style='font-size:10.0pt;color:black;mso-ansi-language:FR'>Paper</span></b><b
style='mso-bidi-font-weight:normal'><span lang=FR style='font-size:10.0pt;
mso-ansi-language:FR'> Code: ITV-610 <span style='mso-tab-count:6'> </span>L
<span style='mso-tab-count:1'> </span>T<span style='mso-tab-count:
1'> </span>C<o:p></o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt;color:black'>Paper: VLSI Test
&amp; Testability <span style='mso-tab-count:5'> </span>4<span
style='mso-tab-count:1'> </span>-<span style='mso-tab-count:1'> </span>4
<o:p></o:p></span></b></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=619
 style='width:6.45in;border-collapse:collapse;border:none;mso-border-alt:solid windowtext .5pt;
 mso-yfti-tbllook:480;mso-padding-alt:0in 5.4pt 0in 5.4pt;mso-border-insideh:
 .5pt solid windowtext;mso-border-insidev:.5pt solid windowtext'>
 <tr style='mso-yfti-irow:0;mso-yfti-lastrow:yes'>
  <td width=619 valign=top style='width:6.45in;border:solid windowtext 1.0pt;
  mso-border-alt:solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:
  10.0pt'>INSTRUCTIONS TO PAPER SETTERS:<span
  style='mso-spacerun:yes'> </span><span
  style='mso-spacerun:yes'></span>Maximum Marks :
  60<o:p></o:p></span></b></p>
  <ol style='margin-top:0in' start=1 type=1>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l24 level1 lfo19;tab-stops:list .5in;mso-layout-grid-align:
       none;text-autospace:none'><b><span style='font-size:10.0pt'>Question No.
       1 should be compulsory and cover the entire syllabus. This question
       should have objective or short answer type questions. It should be of 20
       marks.<o:p></o:p></span></b></li>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l24 level1 lfo19;tab-stops:list .5in'><b><span
       style='font-size:10.0pt'>Apart from Question No. 1, rest of the paper shall
       consist of four units as per the syllabus. Every unit should have two
       questions. However, student may be asked to attempt only 1 question from
       each unit. Each question should be 10 marks</span></b><b
       style='mso-bidi-font-weight:normal'><u><span style='font-size:10.0pt'><o:p></o:p></span></u></b></li>
  </ol>
  </td>
 </tr>
</table>

<h2 style='margin-left:.8in;text-align:justify;text-justify:inter-ideograph;
text-indent:-.8in'><b style='mso-bidi-font-weight:normal'><span
style='font-size:10.0pt'>Objective: </span></b><span style='font-size:10.0pt'>The
objective of the course is to introduce students to VLSI testing, test process
and automatic test equipment, test economics and product quality, fault
modeling, logic and fault simulation, testability measures, combinational and
sequential circuit test generation, memory test, analog test, delay test, IDDQ
test, design for testability, built-in self-test, boundary scan, analog test
bus, system test and core test.<o:p></o:p></span></h2>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt;color:black'>Unit 1</span></b><span
style='font-size:10.0pt;color:black'><o:p></o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:auto;text-autospace:ideograph-numeric ideograph-other'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Introduction[T1]:</span></b><span
style='font-size:10.0pt'> The need for testing, the problems of digital and
analog testing, Design for test, Software testing. (2 lectures)<o:p></o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:auto;text-autospace:ideograph-numeric ideograph-other'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Faults in
Digital circuits[T1]:</span></b><span style='font-size:10.0pt'> General
introduction, Controllability and Observability.. Fault models - Stuck-at
faults, Bridging faults, intermittent faults. (8 lectures)<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;color:black'><o:p>&nbsp;</o:p></span></p>

<p class=MsoHeading9 style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Unit 2<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt;color:black'>Digital
test pattern generation[T1]:</span></b><span style='font-size:10.0pt;
color:black'> Test pattern generation for combinational logic circuits, Manual
test pattern generation, Automatic test pattern generation - Roth's
D-algorithm, Developments following Roth's D-algorithm, Pseudorandom test
pattern generation, Test pattern generation for sequential circuits,
Exhaustive, non-exhaustive and pseudorandom 70 test pattern Generation, Delay
fault testing. (10 lectures) <o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>Unit 3<o:p></o:p></span></b></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:auto;text-autospace:ideograph-numeric ideograph-other'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Signatures
and self test[T1]:</span></b><span style='font-size:10.0pt'> Input compression
Output compression Arithmetic, Reed-Muller and spectral coefficients,
Arithmetic and Reed-Muller coefficients, Spectral coefficients, Coefficient
test signatures, Signature analysis and Online self test. (6 lectures)<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;color:black'><o:p>&nbsp;</o:p></span></p>

<p class=MsoHeading9 style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Unit 4<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt;color:black'>Testability
Techniques[T1]:</span></b><span style='font-size:10.0pt;color:black'>
Partitioning and ad hoc methods and Scan-path testing, Boundary scan and IEEE
standard 1149.1, Offline BIST, Hardware description languages and test. (4
lectures)<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt;color:black'>Testing
of Analog and Digital circuits[T1]</span></b><span style='font-size:10.0pt;
color:black'>: Testing techniques for Filters, A/D Converters, RAM,
Programmable logic devices and DSP. (5 lectures)<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><u><span
style='font-size:10.0pt;color:black'>Text Books: </span></u></b><u><span
style='font-size:10.0pt;color:black'><o:p></o:p></span></u></p>

<p class=MsoNormal style='margin-left:23.85pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-23.85pt'><span style='font-size:10.0pt;color:black'>[T1]
VLSI Testing: digital and mixed analogue digital techniques. </span><st1:City><st1:place><span
  style='font-size:10.0pt;color:black'>Stanley</span></st1:place></st1:City><span
style='font-size:10.0pt;color:black'> L. Hurst Pub:Inspec/IEE ,1999.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p style='margin:0in;margin-bottom:.0001pt;text-align:justify;text-justify:
inter-ideograph'><b><u><span style='mso-bidi-font-size:10.0pt'>Reference Books:</span></u></b><u><span
style='mso-bidi-font-size:10.0pt'> <o:p></o:p></span></u></p>

<p class=MsoNormal style='margin-left:23.85pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-23.85pt'><span style='font-size:10.0pt'>[R1] M L
Bushnell and V D Agrawal, Essentials of Electronic Testing for Digital, Memory
and Mixed-Signal VLSI Circuits, Springer, 2005.<o:p></o:p></span></p>

<span lang=FR style='font-size:10.0pt;font-family:"Times New Roman";mso-fareast-font-family:
Batang;color:black;mso-ansi-language:FR;mso-fareast-language:KO;mso-bidi-language:
AR-SA'><br clear=all style='mso-special-character:line-break;page-break-before:
always'>
</span>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
lang=FR style='font-size:10.0pt;mso-ansi-language:FR'><o:p>&nbsp;</o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Paper</span></b><b style='mso-bidi-font-weight:normal'><span
style='font-size:10.0pt'> Code&nbsp;: ITR  604 <span style='mso-tab-count:
6'> </span><span
style='mso-bidi-font-weight:bold'>L <span style='mso-tab-count:1'> </span>T<span
style='mso-tab-count:1'> </span>C</span><o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Paper: Embedded System Design <span style='mso-tab-count:
1'> </span>using 8051<span style='mso-tab-count:3'> </span>4<span
style='mso-tab-count:1'> </span>-<span style='mso-tab-count:1'> </span>4
<o:p></o:p></span></b></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=612
 style='width:459.0pt;margin-left:5.4pt;border-collapse:collapse;border:none;
 mso-border-alt:solid windowtext .5pt;mso-yfti-tbllook:480;mso-padding-alt:
 0in 5.4pt 0in 5.4pt;mso-border-insideh:.5pt solid windowtext;mso-border-insidev:
 .5pt solid windowtext'>
 <tr style='mso-yfti-irow:0;mso-yfti-lastrow:yes'>
  <td width=612 valign=top style='width:459.0pt;border:solid windowtext 1.0pt;
  mso-border-alt:solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:
  10.0pt'>INSTRUCTIONS TO PAPER SETTERS:<span
  style='mso-spacerun:yes'>
  </span>Maximum Marks : 60<o:p></o:p></span></b></p>
  <ol style='margin-top:0in' start=1 type=1>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l14 level1 lfo20;tab-stops:list .5in;mso-layout-grid-align:
       none;text-autospace:none'><b><span style='font-size:10.0pt'>Question No.
       1 should be compulsory and cover the entire syllabus. This question
       should have objective or short answer type questions. It should be of 20
       marks.<o:p></o:p></span></b></li>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l14 level1 lfo20;tab-stops:list .5in'><b><span
       style='font-size:10.0pt'>Apart from Question No. 1, rest of the paper
       shall consist of four units as per the syllabus. Every unit should have
       two questions. However, student may be asked to attempt only 1 question
       from each unit. Each question should be 10 marks</span></b><b
       style='mso-bidi-font-weight:normal'><u><span style='font-size:10.0pt'><o:p></o:p></span></u></b></li>
  </ol>
  </td>
 </tr>
</table>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<h2 style='margin-left:57.15pt;text-align:justify;text-justify:inter-ideograph;
text-indent:-57.15pt'><b style='mso-bidi-font-weight:normal'><span
style='font-size:10.0pt'>Objective: </span></b><span style='font-size:10.0pt'>The
objective of the course is to <span style='color:black'>teach students all
aspects of the design and development of an embedded system, including hardware
and embedded software development.</span><span style='mso-bidi-font-weight:
bold'> <b><o:p></o:p></b></span></span></h2>

<h2 style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></h2>

<h2 style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 1[T1]<o:p></o:p></span></b></h2>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Introduction to Embedded Realtime Systems: Fundamental
components of ESD, Preprocessing, Compiling, cross compiling, Linking,
Locating, compiler driver, Linker script, Program segments, Type of memory,
Memory Management in Embedded real-time systems, Interrupt and ISR. (6
lectures)</span><span style='font-size:10.0pt;mso-fareast-font-family:"Times New Roman";
mso-fareast-language:EN-US'> </span><span style='font-size:10.0pt'><span
style='mso-spacerun:yes'></span><o:p></o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 2[T1]<o:p></o:p></span></b></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Introduction to Real-time theory: Scheduling theory,
Rate Monotonic Scheduling, Utilization bound theorem, RTOS, Task Management,
Task management, Race condition, Priority inversion, ISRs and scheduling,
Inter-Task communication, Timers.<span style='mso-spacerun:yes'> </span>(6
lectures) <o:p></o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 3[T2]<o:p></o:p></span></b></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Microcontrollers: Role of processor selection in
Embedded System (microprocessor vs microcontroller), 8051 microcontroller:
architecture, assembly language programming, instruction set, addressing mode,
logical operation, arithmetic operation, interrupt handling, Timing
subroutines.<span style='mso-spacerun:yes'> </span>(10 lectures) <o:p></o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 4 [T1] [T2]</span></b><span style='font-size:
10.0pt'><o:p></o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Serial data communication, RS-232, USB, I<sup>2</sup>C,
Interfacing with ADC &amp; sensors, Interfacing with DAC, Interfacing with
external ROM, Interfacing with 8255 IEEE 1149.1 (JTAG) testability: Boundary
Scan Architecture .<span style='mso-spacerun:yes'> </span>(10 lectures)<o:p></o:p></span></p>

</div>

<span style='font-size:10.0pt;font-family:"Times New Roman";mso-fareast-font-family:
Batang;color:black;mso-ansi-language:EN-US;mso-fareast-language:KO;mso-bidi-language:
AR-SA'><br clear=all style='page-break-before:auto;mso-break-type:section-break'>
</span>

<div class=Section7>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;color:windowtext'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><u><span style='font-size:
10.0pt;mso-fareast-font-family:"Times New Roman";mso-fareast-language:EN-US'>Text
Books:<o:p></o:p></span></u></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><u><span style='font-size:
10.0pt;mso-fareast-font-family:"Times New Roman";mso-fareast-language:EN-US'><o:p><span
 style='text-decoration:none'>&nbsp;</span></o:p></span></u></b></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:26.65pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-23.75pt;mso-layout-grid-align:none;text-autospace:none'><span
style='font-size:10.0pt;mso-fareast-font-family:"Times New Roman";mso-fareast-language:
EN-US'>[T1] Sriram V Iyer and Pankaj Gupta, Embedded Real-time Systems
Programming, TMH 2006.<o:p></o:p></span></p>

<p class=MsoNormal style='margin-left:21.0pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-.25in;tab-stops:list 21.0pt;mso-layout-grid-align:
none;text-autospace:none'><span style='font-size:10.0pt;mso-fareast-font-family:
"Times New Roman";mso-fareast-language:EN-US'><span
style='mso-spacerun:yes'></span>[T2] Mazidi and Mazidi, The 8051
Microcontroller, PHI, 2006 <o:p></o:p></span></p>

<p class=MsoNormal style='margin-left:3.0pt;text-align:justify;text-justify:
inter-ideograph;mso-layout-grid-align:none;text-autospace:none'><span
style='font-size:10.0pt;mso-fareast-font-family:"Times New Roman";mso-fareast-language:
EN-US'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='margin-left:3.0pt;text-align:justify;text-justify:
inter-ideograph;mso-layout-grid-align:none;text-autospace:none'><b><u><span
style='font-size:10.0pt;mso-fareast-font-family:"Times New Roman";mso-fareast-language:
EN-US'>Reference Books: <o:p></o:p></span></u></b></p>

<p class=MsoNormal style='margin-left:3.0pt;text-align:justify;text-justify:
inter-ideograph;mso-layout-grid-align:none;text-autospace:none'><u><span
style='font-size:10.0pt;mso-fareast-font-family:"Times New Roman";mso-fareast-language:
EN-US'><o:p><span style='text-decoration:none'>&nbsp;</span></o:p></span></u></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph;mso-layout-grid-align:none;text-autospace:none'><span
style='font-size:10.0pt;mso-fareast-font-family:"Times New Roman";mso-fareast-language:
EN-US'>[R1]<span style='mso-spacerun:yes'> </span>Embedded System by Raj
Kamal, TMH, 2004 <o:p></o:p></span></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph;mso-layout-grid-align:none;text-autospace:none'><span
style='font-size:10.0pt;mso-fareast-font-family:"Times New Roman";mso-fareast-language:
EN-US'>[R2]<span style='mso-spacerun:yes'> </span>The 8051 Microcontroller by
Kennth J. Ayala, Thomson DelMar Learning, 2006 <o:p></o:p></span></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph;mso-layout-grid-align:none;text-autospace:none'><span
style='font-size:10.0pt;mso-fareast-font-family:"Times New Roman";mso-fareast-language:
EN-US'>[R3]<span style='mso-spacerun:yes'> </span>Microcontrollers by
Deshmukh, TMH, 2006<o:p></o:p></span></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph;mso-layout-grid-align:none;text-autospace:none'><span
style='font-size:10.0pt;mso-fareast-font-family:"Times New Roman";mso-fareast-language:
EN-US'>[R4]<span style='mso-spacerun:yes'> </span>8051 Microcontroller &amp;
Embedded systems by Rajiv Kapadia, Jaico, 2006<o:p></o:p></span></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph;mso-layout-grid-align:none;text-autospace:none'><span
style='font-size:10.0pt;mso-fareast-font-family:"Times New Roman";mso-fareast-language:
EN-US'>[R5]<span style='mso-spacerun:yes'> </span>Computer as components by </span><st1:City><st1:place><span
  style='font-size:10.0pt;mso-fareast-font-family:"Times New Roman";mso-fareast-language:
  EN-US'>wayne</span></st1:place></st1:City><span style='font-size:10.0pt;
mso-fareast-font-family:"Times New Roman";mso-fareast-language:EN-US'> wolf,
Harcourt India Pvt. Ltd, 2002 <o:p></o:p></span></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph;mso-layout-grid-align:none;text-autospace:none'><span
style='font-size:10.0pt;mso-fareast-font-family:"Times New Roman";mso-fareast-language:
EN-US'>[R6]<span style='mso-spacerun:yes'> </span>Real time System and
Analysis by Philip A. Laplante, Wiley, 2006 <o:p></o:p></span></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph;mso-layout-grid-align:none;text-autospace:none'><span
style='font-size:10.0pt;mso-fareast-font-family:"Times New Roman";mso-fareast-language:
EN-US'>[R7]<span style='mso-spacerun:yes'> </span>Microcontrollers and
microcomputers by F. M. Cady, Oxford Press, 2006<o:p></o:p></span></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph;mso-layout-grid-align:none;text-autospace:none'><span
style='font-size:10.0pt;mso-fareast-font-family:"Times New Roman";mso-fareast-language:
EN-US'>[R8]<span style='mso-spacerun:yes'> </span>An Embedded Software Primer
by David E. Simon, Pearson Education, 2005 <o:p></o:p></span></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph;mso-layout-grid-align:none;text-autospace:none'><span
style='font-size:10.0pt;mso-fareast-font-family:"Times New Roman";mso-fareast-language:
EN-US'>[R9]<span style='mso-spacerun:yes'> </span>Designing Embedded Hardware
by John Catsoulis, Oreily 2005<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><span style='font-size:10.0pt;
mso-fareast-font-family:"Times New Roman";mso-fareast-language:EN-US'>[R10]
Real time System &amp; Software by Alan c. Shaw, Wiley, 2005 <o:p></o:p></span></p>

<span lang=FR style='font-size:10.0pt;font-family:"Times New Roman";mso-fareast-font-family:
"Times New Roman";mso-ansi-language:FR;mso-fareast-language:EN-US;mso-bidi-language:
AR-SA'><br clear=all style='page-break-before:always'>
</span>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
mso-layout-grid-align:none;text-autospace:none'><b><span lang=FR
style='font-size:10.0pt;color:black;mso-ansi-language:FR'>Paper</span></b><b
style='mso-bidi-font-weight:normal'><span lang=FR style='font-size:10.0pt;
mso-fareast-font-family:"Times New Roman";mso-ansi-language:FR;mso-fareast-language:
EN-US'> </span></b><b><span lang=FR style='font-size:10.0pt;mso-ansi-language:
FR'>Code: ITV612 <span style='mso-tab-count:6'> </span><span
style='color:black'>L <span style='mso-tab-count:1'> </span>T<span
style='mso-tab-count:1'> </span>C</span><o:p></o:p></span></b></p>

<h6 style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Paper: Designing with ASICS <span style='mso-tab-count:
5'> </span>4<span
style='mso-tab-count:1'> </span>-<span style='mso-tab-count:1'> </span>4
<o:p></o:p></span></h6>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=619
 style='width:6.45in;margin-left:5.4pt;border-collapse:collapse;border:none;
 mso-border-alt:solid windowtext .5pt;mso-yfti-tbllook:480;mso-padding-alt:
 0in 5.4pt 0in 5.4pt;mso-border-insideh:.5pt solid windowtext;mso-border-insidev:
 .5pt solid windowtext'>
 <tr style='mso-yfti-irow:0;mso-yfti-lastrow:yes'>
  <td width=619 valign=top style='width:6.45in;border:solid windowtext 1.0pt;
  mso-border-alt:solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:
  10.0pt'>INSTRUCTIONS TO PAPER SETTERS:<span style='mso-spacerun:yes'>
  </span><span
  style='mso-spacerun:yes'></span>Maximum
  Marks : 60<o:p></o:p></span></b></p>
  <ol style='margin-top:0in' start=1 type=1>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l5 level1 lfo21;tab-stops:list .5in;mso-layout-grid-align:none;
       text-autospace:none'><b><span style='font-size:10.0pt'>Question No. 1
       should be compulsory and cover the entire syllabus. This question should
       have objective or short answer type questions. It should be of 20 marks.<o:p></o:p></span></b></li>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l5 level1 lfo21;tab-stops:list .5in;mso-layout-grid-align:none;
       text-autospace:none'><b><span style='font-size:10.0pt'>Apart from
       Question No. 1, rest of the paper shall consist of four units as per the
       syllabus. Every unit should have two questions. However, student may be
       asked to attempt only 1 question from each unit. Each question should be
       10 marks<o:p></o:p></span></b></li>
  </ol>
  </td>
 </tr>
</table>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<h2 style='margin-left:59.85pt;text-align:justify;text-justify:inter-ideograph;
text-indent:-59.85pt'><b style='mso-bidi-font-weight:normal'><span
style='font-size:10.0pt'>Objective: </span></b><span style='font-size:10.0pt'>To
introduce students to the process of designing application specific hardware
implementations of algorithms for ASICs. Students will work with commercial
computer aided design tools to synthesize designs described in hardware
description languages.<o:p></o:p></span></h2>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 1<o:p></o:p></span></b></p>

<p class=MsoBodyTextIndent2 style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='mso-bidi-font-size:10.0pt'>Types
of ASICs[T1]</span></b><span style='mso-bidi-font-size:10.0pt'>  Design flow 
Economics of ASICs  ASIC cell libraries  CMOS logic cell data path logic
cells  I/O cells  cell compilers. (6<span style='color:black'> lectures)</span><o:p></o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 2<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>ASIC Library
design[T1]:</span></b><span style='font-size:10.0pt'> Transistors as resistors
 parasitic capacitance  logical effort programmable ASIC design software:
Design system  logic synthesis. (10<span style='color:black'> lectures)</span>
<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 3</span></b><b style='mso-bidi-font-weight:normal'><span
style='font-size:10.0pt'>[T1]<span style='mso-bidi-font-weight:bold'><o:p></o:p></span></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Half gate ASIC, Low level design entry: Schematic
entry  low level design languages  PLA tools  EDIF  An overview of VHDL and
Verilog. (10<span style='color:black'> lectures)</span><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 4</span></b><b style='mso-bidi-font-weight:normal'><span
style='font-size:10.0pt'>[T1]<span style='mso-bidi-font-weight:bold'><o:p></o:p></span></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Logic synthesis in Verilog and<span
style='mso-spacerun:yes'> </span>VHDL simulation. <o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>ASIC
Construction</span></b><span style='font-size:10.0pt'>  Floor planning &amp;
placement  Routing. (10<span style='color:black'> lectures)</span><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='margin-left:.7pt;text-align:justify;text-justify:
inter-ideograph'><b><u><span style='font-size:10.0pt'>Text Books: <o:p></o:p></span></u></b></p>

<p class=MsoBodyText style='margin-top:0in;margin-right:0in;margin-bottom:3.0pt;
margin-left:.7pt;text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>[T1] J.S. Smith, Application specific Integrated
Circuits, Addison Wesley, 1997. <o:p></o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;mso-fareast-language:EN-US'><o:p>&nbsp;</o:p></span></p>

<p class=MsoBodyText style='margin-top:0in;margin-right:0in;margin-bottom:3.0pt;
margin-left:.7pt;text-align:justify;text-justify:inter-ideograph'><b><u><span
style='font-size:10.0pt'>Reference Books:</span></u></b><u><span
style='font-size:10.0pt'><o:p></o:p></span></u></p>

<p class=MsoNormal style='margin-left:27.0pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-26.3pt'><span style='font-size:10.0pt'>[R1]
Bakoglu, H. B. <span class=booktitle>Circuits, Interconnections, and Packaging
for VLSI.</span> </span><st1:place><st1:City><span style='font-size:10.0pt'>Reading</span></st1:City><span
 style='font-size:10.0pt'>, </span><st1:State><span style='font-size:10.0pt'>MA</span></st1:State></st1:place><span
style='font-size:10.0pt'>: Addison-Wesley, 1990.<o:p></o:p></span></p>

<p class=MsoNormal style='margin-left:27.0pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-26.3pt'><span style='font-size:10.0pt'>[R2]
Einspruch N. G., and J. L. Hilbert (Eds.). <span class=booktitle>Application
Specific Integrated Circuit (ASIC) Technology, </span><span
style='mso-spacerun:yes'></span>CA: Academic Press, 1991.<o:p></o:p></span></p>

</div>

<span style='font-size:10.0pt;font-family:"Times New Roman";mso-fareast-font-family:
Batang;color:black;mso-ansi-language:EN-US;mso-fareast-language:EN-US;
mso-bidi-language:AR-SA'><br clear=all style='page-break-before:auto;
mso-break-type:section-break'>
</span>

<div class=Section8><b><span lang=FR style='font-size:10.0pt;font-family:"Times New Roman";
mso-fareast-font-family:Batang;color:black;mso-ansi-language:FR;mso-fareast-language:
KO;mso-bidi-language:AR-SA'><br clear=all style='page-break-before:always'>
</span></b>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
lang=FR style='font-size:10.0pt;color:black;mso-ansi-language:FR'>Paper Code:
ITR  610<span style='mso-tab-count:6'> </span>L
<span style='mso-tab-count:1'> </span>T<span style='mso-tab-count:
1'> </span>C</span></b><span lang=FR style='font-size:10.0pt;
color:black;mso-ansi-language:FR'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>Paper: Digital Signal Processing<span
style='mso-tab-count:5'> </span>4<span
style='mso-tab-count:1'> </span>-<span style='mso-tab-count:1'> </span>4
<o:p></o:p></span></b></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=619
 style='width:6.45in;border-collapse:collapse;border:none;mso-border-alt:solid windowtext .5pt;
 mso-yfti-tbllook:480;mso-padding-alt:0in 5.4pt 0in 5.4pt;mso-border-insideh:
 .5pt solid windowtext;mso-border-insidev:.5pt solid windowtext'>
 <tr style='mso-yfti-irow:0;mso-yfti-lastrow:yes'>
  <td width=619 valign=top style='width:6.45in;border:solid windowtext 1.0pt;
  mso-border-alt:solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:
  10.0pt'>INSTRUCTIONS TO PAPER SETTERS:<span
  style='mso-spacerun:yes'>
  </span>Maximum Marks : 60<o:p></o:p></span></b></p>
  <ol style='margin-top:0in' start=1 type=1>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l10 level1 lfo16;tab-stops:list .5in;mso-layout-grid-align:
       none;text-autospace:none'><b><span style='font-size:10.0pt'>Question No.
       1 should be compulsory and cover the entire syllabus. This question
       should have objective or short answer type questions. It should be of 20
       marks.<o:p></o:p></span></b></li>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l10 level1 lfo16;tab-stops:list .5in'><b><span
       style='font-size:10.0pt'>Apart from Question No. 1, rest of the paper
       shall consist of four units as per the syllabus. Every unit should have
       two questions. However, student may be asked to attempt only 1 question
       from each unit. Each question should be 10 marks</span></b><b
       style='mso-bidi-font-weight:normal'><u><span style='font-size:10.0pt'><o:p></o:p></span></u></b></li>
  </ol>
  </td>
 </tr>
</table>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='margin-left:63.0pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-63.0pt'><b style='mso-bidi-font-weight:normal'><span
style='font-size:10.0pt'>Objective:</span></b><span style='font-size:10.0pt'>
The course introduces fundamental concepts, algorithms and applications of DSP.
The course starts from the fundamental description of how signals can be
represented as digital waveforms to how systems may be modeled as digital
filters. Then analyze discrete time systems using time domain, frequency domain
and z-domain mathematics. Design and implement FIR and IIR digital filters for
real world applications in digital audio, acoustics and telecommunication.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'><o:p>&nbsp;</o:p></span></b></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 1</span></b><span style='font-size:10.0pt'><o:p></o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Introduction[T1]:</span></b><span
style='font-size:10.0pt'> signals and signal Processing, characterization &amp;
classification of signals, typical Signal Processing operations, example of
typical Signals, typical Signals Processing applications. (2 lectures)<o:p></o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Time Domain
Representation of Signals &amp; Systems[T1] [T2]</span></b><span
style='font-size:10.0pt'> <o:p></o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Discrete Time Signals, Operations on Sequences, Linear
shift-invariant systems, Stability and Causality, Linear constant coefficient
difference equations, Frequency domain representation of discrete-time systems,
symmetry properties of the Fourier transform, Sampling of continuous-time
systems. (6 lectures)<o:p></o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 2<o:p></o:p></span></b></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Transforms[T1]
[T2]<o:p></o:p></span></b></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Z-transforms, Inverse Z-transform, properties of
Z-transform, &amp; its applications in system analysis &amp; design. Discrete
Fourier Transform (DFT) &amp; its properties, computation of the DFT of real
sequences, Linear Convolution using the DFT. (5 lectures)<o:p></o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Digital
Filter Structure[T1] [T2]</span></b><span style='font-size:10.0pt'> <b
style='mso-bidi-font-weight:normal'><span style='mso-spacerun:yes'></span><o:p></o:p></b></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Block Diagram representation, Signal Flow Graph
Representation, Equivalent Structures, Basic FIR Digital Filter Structures:
Direct forms, Transposed forms, Cascaded forms, Poly phase realization and
Linear phase FIR structures. Basic IIR Filter Structures: Direct forms,
Transposed forms, Cascaded realizations and Parallel realizations. All pass
filters, Digital Sine-Cosine Generator. (8 lectures)<o:p></o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 3<o:p></o:p></span></b></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Digital Filter
Design [T1] [T2]<o:p></o:p></span></b></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Design of IIR Digital filters from analog filters,
Properties of FIR digital filters, Desgin of FIR filters using Windows,
Computer aided design of FIR filters, Comparison of IIR and FIR digital
filters. (10 lectures)<o:p></o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 4<o:p></o:p></span></b></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Computation
of Discrete Fourier Transform [T1] [T2]</span></b><span style='font-size:10.0pt'>
<b style='mso-bidi-font-weight:normal'><span style='mso-spacerun:yes'></span><o:p></o:p></b></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Complexity of the DFT computation by direct method,
Goertzel algorithm, Decimation in-time FFT algorithms, Decimation-in frequency
FFT algorithms. (7 lectures)<o:p></o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><u><span
style='font-size:10.0pt'>Text Books: <o:p></o:p></span></u></b></p>

<p class=Default style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph'><span style='font-size:10.0pt'>[T1] Alan V. Oppenheim &amp;
Ronald W. Schafer,  Digital Signal Processing PHI, 2002.<o:p></o:p></span></p>

<p class=Default style='margin-left:23.4pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-23.4pt'><span style='font-size:10.0pt'>[T2] Sanjit
K. Mitra,  Digital Signal Processing: A computer based approach TMH, 2<sup>nd</sup><span
style='mso-spacerun:yes'> </span>Edition, 2003.<o:p></o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><u><span
style='font-size:10.0pt'>Reference Books: <o:p></o:p></span></u></b></p>

<p class=Default style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:23.75pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-23.75pt'><span style='font-size:10.0pt'>[R1] Chi-Tsong Chen,  Digital Signal
Processing, Spectral Computation and Filter Design </span><st1:place><st1:PlaceName><span
  style='font-size:10.0pt'>Oxford</span></st1:PlaceName><span style='font-size:
 10.0pt'> </span><st1:PlaceType><span style='font-size:10.0pt'>University</span></st1:PlaceType></st1:place><span
style='font-size:10.0pt'> Press, 2001. <o:p></o:p></span></p>

<p class=Default style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:23.75pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-23.75pt'><span style='font-size:10.0pt'>[R2] Monson H. Hayes,  Schaums
Outline of Digital Signal Processing, Mcgraw Hill, 1999. <o:p></o:p></span></p>

<p class=Default style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:23.75pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-23.75pt'><span style='font-size:10.0pt'>[R3] Richard W. Hammming, Digital
Filters, </span><st1:City><st1:place><span style='font-size:10.0pt'>Dover</span></st1:place></st1:City><span
style='font-size:10.0pt'> Pubns, 1998. <o:p></o:p></span></p>

<p class=Default style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:23.75pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-23.75pt'><span style='font-size:10.0pt'>[R4] Lars Wanhammar,  DSP Integrated
Circuits, Academic Press, First edition, 1999.<span style='mso-spacerun:yes'>
</span><o:p></o:p></span></p>

<p class=Default style='margin-left:.7pt;text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>[R5] Simon S. Haykin,  Adaptive Filter Theory, 
Prentice Hall, 3rd Edition. </span><span lang=FR style='font-size:10.0pt;
color:windowtext;mso-ansi-language:FR'><br clear=all style='page-break-before:
always'>
</span><b><span lang=FR style='font-size:10.0pt;mso-ansi-language:FR'>Paper
Code: ITR  612 <span style='mso-tab-count:6'> </span>L
<span style='mso-tab-count:1'> </span>T<span style='mso-tab-count:
1'> </span>C<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>Paper</span></b><b><span style='font-size:
10.0pt'>: Real Time Systems and Software<span style='mso-tab-count:4'> </span>4<span
style='mso-tab-count:1'> </span>-<span style='mso-tab-count:1'> </span>4</span></b><span
style='font-size:10.0pt'> <o:p></o:p></span></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=619
 style='width:6.45in;border-collapse:collapse;border:none;mso-border-alt:solid windowtext .5pt;
 mso-yfti-tbllook:480;mso-padding-alt:0in 5.4pt 0in 5.4pt;mso-border-insideh:
 .5pt solid windowtext;mso-border-insidev:.5pt solid windowtext'>
 <tr style='mso-yfti-irow:0;mso-yfti-lastrow:yes'>
  <td width=619 valign=top style='width:6.45in;border:solid windowtext 1.0pt;
  mso-border-alt:solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:
  10.0pt'>INSTRUCTIONS TO PAPER SETTERS:<span
  style='mso-spacerun:yes'> </span><span
  style='mso-spacerun:yes'></span>Maximum Marks : 60<o:p></o:p></span></b></p>
  <ol style='margin-top:0in' start=1 type=1>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l23 level1 lfo22;tab-stops:list .5in;mso-layout-grid-align:
       none;text-autospace:none'><b><span style='font-size:10.0pt'>Question No.
       1 should be compulsory and cover the entire syllabus. This question
       should have objective or short answer type questions. It should be of 20
       marks.<o:p></o:p></span></b></li>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l23 level1 lfo22;tab-stops:list .5in;mso-layout-grid-align:
       none;text-autospace:none'><b><span style='font-size:10.0pt'>Apart from
       Question No. 1, rest of the paper shall consist of four units as per the
       syllabus. Every unit should have two questions. However, student may be
       asked to attempt only 1 question from each unit. Each question should be
       10 marks<o:p></o:p></span></b></li>
  </ol>
  </td>
 </tr>
</table>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<h2 style='margin-left:62.1pt;text-align:justify;text-justify:inter-ideograph;
text-indent:-62.1pt'><b style='mso-bidi-font-weight:normal'><span
style='font-size:10.0pt'>Objective: </span></b><span style='font-size:10.0pt'>T<span
style='color:black'>he aim of the course is that the students learn to validate
formal specifications, in particular of real-time systems, with the aid of
software tools for the verification and analysis. In addition, they should
learn to understand the main underlying theoretical and practical problems.</span><o:p></o:p></span></h2>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<h6 style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Unit 1<o:p></o:p></span></h6>

<p class=MsoBodyText style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Introduction[T1]</span></b><span
style='font-size:10.0pt'>:<span style='mso-spacerun:yes'> </span>Real-time
Versus Conventional Software, Computer Hardware for Monitoring and Control,
Software Engineering Issues. (3<span style='color:black'> lectures)</span><o:p></o:p></span></p>

<p class=MsoBodyText style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Software
Architectures[T1]:</span></b><span style='font-size:10.0pt'> Process and
State-based Systems model, Periodic and Sporadic Process, Cyclic Executives, CE
definitions and Properties, Foreground-Background Organizations, Standard OS
and Concurrency, Systems Objects and Object-Oriented Structures, Abstract Data
Types, General Object Classes. (6<span style='color:black'> lectures)</span> <o:p></o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 2<o:p></o:p></span></b></p>

<p class=MsoBodyText style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Requirements
and Design Specifications[T1]:</span></b><span style='font-size:10.0pt'>
Classification of Notations, Data Flow Diagrams, Tabular Languages, State
Machine, Communicating Real Time State Machine- Basic features, Timing and
clocks, Semantics Tools and Extensions, State charts-Concepts and Graphical
Syntax, Semantics and Tools. (4<span style='color:black'> lectures)</span> <o:p></o:p></span></p>

<p class=MsoBodyText style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Declarative
Specifications[T1]:</span></b><span style='font-size:10.0pt'> Regular
Expressions and Extensions, Traditional Logics-Propositional Logic, Predicates,
Temporal logic, Real time Logic. (2<span style='color:black'> lectures)</span> <o:p></o:p></span></p>

<p class=MsoBodyText style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Deterministic
Scheduling[T1:</span></b><span style='font-size:10.0pt'> Assumptions and
Candidate Algorithms, Basic RM and EDF Results, Process Interactions-Priority
Inversion and Inheritance. (4<span style='color:black'> lectures)</span> <o:p></o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 3<o:p></o:p></span></b></p>

<p class=MsoBodyText style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Execution
Time Prediction[T1]:</span></b><span style='font-size:10.0pt'> Measurement of
Software by software, Program Analysis with Timing Schema, Schema Concepts,
Basic Blocks, Statements and Control, Schema Practice, Prediction by optimization,
System Interference and Architectural Complexities <o:p></o:p></span></p>

<p class=MsoBodyText style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Timer Application, Prosperities of Real and ideal
clocks, Clock Servers  Lamports Logical clocks, Monotonic Clock service, A
software Clock server, Clock Synchronization- Centralized Synchronization,
Distributed Synchronization. (10<span style='color:black'> lectures)</span> <o:p></o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 4</span></b><span style='font-size:10.0pt'><o:p></o:p></span></p>

<p class=MsoBodyText style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Programming
Languages[T1]:</span></b><span style='font-size:10.0pt'> Real Time Language
Features, Ada-Core Language, Annex Mechanism for Real Time Programming, </span><st1:City><st1:place><span
  style='font-size:10.0pt'>Ada</span></st1:place></st1:City><span
style='font-size:10.0pt'> and Software Fault Tolerance, Java and Real-time
Extensions, CSP and Occam. (4<span style='color:black'> lectures)</span> <o:p></o:p></span></p>

<p class=MsoBodyText style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Operating
Systemsv[T1]:</span></b><span style='font-size:10.0pt'> Real Time Functions and
Services, OS Architectures-Real Time UNIX and POSIX, Issues in Task management-
Processes and Threads, Scheduling, Synchronization and communication. (6<span
style='color:black'> lectures)</span> <o:p></o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Text Book: <o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:3.0pt;text-align:justify;text-justify:
inter-ideograph'><span style='font-size:10.0pt'>[T1] Real  Time Systems and
software by Alan C. Shaw ; John Wiley &amp; Sons Inc, 2001<o:p></o:p></span></p>

<p class=MsoBodyText style='margin-top:0in;margin-right:0in;margin-bottom:3.0pt;
margin-left:.7pt;text-align:justify;text-justify:inter-ideograph'><b><u><span
style='font-size:10.0pt'><o:p><span style='text-decoration:none'>&nbsp;</span></o:p></span></u></b></p>

<p class=MsoBodyText style='margin-top:0in;margin-right:0in;margin-bottom:3.0pt;
margin-left:.7pt;text-align:justify;text-justify:inter-ideograph'><b><u><span
style='font-size:10.0pt'>Reference Books:<o:p></o:p></span></u></b></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;mso-fareast-language:EN-US'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='margin-bottom:3.0pt;text-align:justify;text-justify:
inter-ideograph'><span style='font-size:10.0pt'>[R1] Jane W.S. Liu, Real-Time
Systems, Prentice Hall, 2000.<o:p></o:p></span></p>

</div>

<span style='font-size:10.0pt;font-family:"Times New Roman";mso-fareast-font-family:
Batang;mso-ansi-language:EN-US;mso-fareast-language:KO;mso-bidi-language:AR-SA'><br
clear=all style='page-break-before:always;mso-break-type:section-break'>
</span>

<div class=Section9>

<h1 style='margin-left:0in;text-align:justify;text-justify:inter-ideograph;
text-indent:0in;mso-list:l4 level1 lfo4'><b><span lang=FR style='font-size:
10.0pt;color:black;mso-ansi-language:FR'>Paper</span></b><b><span lang=FR
style='font-size:10.0pt;mso-ansi-language:FR'> Code: ITV  614<span
style='mso-tab-count:6'> </span><span
style='color:black'>L <span style='mso-tab-count:1'> </span>T<span
style='mso-tab-count:1'> </span>C</span><o:p></o:p></span></b></h1>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>Paper</span></b><b><span style='font-size:
10.0pt'>: Microwave &amp; Optoelectronic Devices<span style='mso-tab-count:
3'> </span>4<span
style='mso-tab-count:1'> </span>-<span style='mso-tab-count:1'> </span>4</span></b><span
style='font-size:10.0pt'> <o:p></o:p></span></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=619
 style='width:6.45in;border-collapse:collapse;border:none;mso-border-alt:solid windowtext .5pt;
 mso-yfti-tbllook:480;mso-padding-alt:0in 5.4pt 0in 5.4pt;mso-border-insideh:
 .5pt solid windowtext;mso-border-insidev:.5pt solid windowtext'>
 <tr style='mso-yfti-irow:0;mso-yfti-lastrow:yes'>
  <td width=619 valign=top style='width:6.45in;border:solid windowtext 1.0pt;
  mso-border-alt:solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:
  10.0pt'>INSTRUCTIONS TO PAPER SETTERS:<span
  style='mso-spacerun:yes'>
  </span>Maximum Marks : 60<o:p></o:p></span></b></p>
  <ol style='margin-top:0in' start=1 type=1>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l26 level1 lfo23;tab-stops:list .5in;mso-layout-grid-align:
       none;text-autospace:none'><b><span style='font-size:10.0pt'>Question No.
       1 should be compulsory and cover the entire syllabus. This question
       should have objective or short answer type questions. It should be of 20
       marks.<o:p></o:p></span></b></li>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l26 level1 lfo23;tab-stops:list .5in;mso-layout-grid-align:
       none;text-autospace:none'><b><span style='font-size:10.0pt'>Apart from
       Question No. 1, rest of the paper shall consist of four units as per the
       syllabus. Every unit should have two questions. However, student may be
       asked to attempt only 1 question from each unit. Each question should be
       10 marks<o:p></o:p></span></b></li>
  </ol>
  </td>
 </tr>
</table>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<h2 style='margin-left:59.4pt;text-align:justify;text-justify:inter-ideograph;
text-indent:-59.4pt'><b style='mso-bidi-font-weight:normal'><span
style='font-size:10.0pt'>Objective: </span></b><span style='font-size:10.0pt'>To
acquaint the student with the devices that are used in microwave and
optoelectronics systems and the circuits that are used to interconnect them.
The design and functioning of these devices and circuits are explained.<span
style='mso-bidi-font-weight:bold'> <o:p></o:p></span></span></h2>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<h2 style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 1</span></b><span style='font-size:10.0pt'><o:p></o:p></span></h2>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Introduction[T1]
[T2]:</span></b><span style='font-size:10.0pt'> Microwave frequencies, microwave
transistor, microwave field effect transistor, tunnel diode, backward diode,
and MIS tunnel diode, Transferred electron devices-Gunn Diode. </span><span
lang=FR style='font-size:10.0pt;mso-ansi-language:FR'>(4<span style='color:
black'> lectures)</span><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span lang=FR style='font-size:10.0pt;
mso-ansi-language:FR'>Avalanche Transit Time Devices[T1] [T2]::</span></b><span
lang=FR style='font-size:10.0pt;mso-ansi-language:FR'> IMPATT Diode, BARRITT
Diode, DOVETT Diode, and TRAPATT Diode. </span><span style='font-size:10.0pt'>(4<span
style='color:black'> lectures)</span><span style='mso-spacerun:yes'> </span><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 2</span></b><span style='font-size:10.0pt'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Microwave
Integrated Circuit[T1] [T2]::</span></b><span style='font-size:10.0pt'>
Introduction, Circuit Forms, Transmission lines for MICs, Lumped Elements for
MICs, Material for MICs: Substrate, Conductor, dielectric and resistive
Materials, Fabrication techniques, Typical example of fabrication, Hybrid
fabrication. (6<span style='color:black'> lectures)</span><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Microwave
tubes[T1] [T2]::</span></b><span style='font-size:10.0pt'> Klystron, Reflex
Klystron and Magnetron, Traveling wave tubes, microwave detection diodes,
application of microwave. (4<span style='color:black'> lectures)</span><span
style='mso-spacerun:yes'> </span><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<h6 style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Unit 3<o:p></o:p></span></h6>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Introduction
of optoelectronic devices[T3]:</span></b><span style='font-size:10.0pt'>
Photovoltaic devices, Solar Radiation, PN-Homojunction solar cells,
Antireflection coatings, Ideal conversion efficiency, Spectral response, I-V
Characteristics, Temperature and radiation effects, Heterojunction solar cells,
Schottky barrier solar cell, Thin film and amorphous silicon solar cell. (10<span
style='color:black'> lectures)</span><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<h6 style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Unit 4<o:p></o:p></span></h6>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Solar arrays
Display devices[T3]:</span></b><span style='font-size:10.0pt'> Characterization
of displays, drawbacks of cathode ray tube, Flat panel display: Electro
luminescence displays (Powder and thin films), Plasma display, LCD,
Electronchromic display and electrophoretic display. (8<span style='color:black'>
lectures)</span><span style='mso-spacerun:yes'> </span><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><u><span
style='font-size:10.0pt'>Text Books: <o:p></o:p></span></u></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><u><span
style='font-size:10.0pt'><o:p><span style='text-decoration:none'>&nbsp;</span></o:p></span></u></b></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph'><span style='font-size:10.0pt'>[T1] Microwave Devices and
Circuits by S. Y. Liao, PHI, 1980.<o:p></o:p></span></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph'><span style='font-size:10.0pt'>[T2] Microelectronic Devices by
E. S . Yang, MGH, 1988<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>[T3] Optoelectronics : An introduction by J. Wilson
&amp; JFB Hawkers, PHI, 1993.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoBodyText style='margin-top:0in;margin-right:0in;margin-bottom:3.0pt;
margin-left:.7pt;text-align:justify;text-justify:inter-ideograph'><b><u><span
style='font-size:10.0pt'>Reference Books:<o:p></o:p></span></u></b></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;mso-fareast-language:EN-US'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph'><span style='font-size:10.0pt'>[R1] Physics of Semiconductor
Devices by S M Sze, Willy Eastern Pub., 1981<o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:23.85pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-23.85pt'><span style='font-size:10.0pt'>[R2] Microwave Engineering and
application by O.P. Gandhi, Maxwell Macmillan Pub., 1984<o:p></o:p></span></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph'><span style='font-size:10.0pt'>[R3] Topic in applied physics 
Vol 40 by J.I. Pankove, Springer Verlag. <o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>[R4] Semiconductor Devices and Integrated Electronics
by A. G. Milness, CBS Pub. <o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<b><span lang=FR style='font-size:10.0pt;font-family:"Times New Roman";
mso-fareast-font-family:Batang;color:black;mso-ansi-language:FR;mso-fareast-language:
KO;mso-bidi-language:AR-SA'><br clear=all style='mso-special-character:line-break;
page-break-before:always'>
</span></b>

<h1 style='text-align:justify;text-justify:inter-ideograph'><b><span lang=FR
style='font-size:10.0pt;color:black;mso-ansi-language:FR'><o:p>&nbsp;</o:p></span></b></h1>

<h1 style='text-align:justify;text-justify:inter-ideograph'><b><span lang=FR
style='font-size:10.0pt;color:black;mso-ansi-language:FR'>Paper</span></b><b><span
lang=FR style='font-size:10.0pt;mso-ansi-language:FR'> Code: ITR  620<span
style='mso-tab-count:6'> </span><span
style='color:black'>L <span style='mso-tab-count:1'> </span>T<span
style='mso-tab-count:1'> </span>C</span><o:p></o:p></span></b></h1>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>Paper</span></b><b><span style='font-size:
10.0pt'>: Neural Network<span style='mso-tab-count:6'> </span>4<span
style='mso-tab-count:1'> </span>-<span style='mso-tab-count:1'> </span>4</span></b><span
style='font-size:10.0pt'> <o:p></o:p></span></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=619
 style='width:6.45in;border-collapse:collapse;border:none;mso-border-alt:solid windowtext .5pt;
 mso-yfti-tbllook:480;mso-padding-alt:0in 5.4pt 0in 5.4pt;mso-border-insideh:
 .5pt solid windowtext;mso-border-insidev:.5pt solid windowtext'>
 <tr style='mso-yfti-irow:0;mso-yfti-lastrow:yes'>
  <td width=619 valign=top style='width:6.45in;border:solid windowtext 1.0pt;
  mso-border-alt:solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:
  10.0pt'>INSTRUCTIONS TO PAPER SETTERS:<span
  style='mso-spacerun:yes'> </span><span
  style='mso-spacerun:yes'></span>Maximum Marks : 60<o:p></o:p></span></b></p>
  <ol style='margin-top:0in' start=1 type=1>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l30 level1 lfo24;tab-stops:list .5in;mso-layout-grid-align:
       none;text-autospace:none'><b><span style='font-size:10.0pt'>Question No.
       1 should be compulsory and cover the entire syllabus. This question
       should have objective or short answer type questions. It should be of 20
       marks.<o:p></o:p></span></b></li>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l30 level1 lfo24;tab-stops:list .5in;mso-layout-grid-align:
       none;text-autospace:none'><b><span style='font-size:10.0pt'>Apart from
       Question No. 1, rest of the paper shall consist of four units as per the
       syllabus. Every unit should have two questions. However, student may be
       asked to attempt only 1 question from each unit. Each question should be
       10 marks<o:p></o:p></span></b></li>
  </ol>
  </td>
 </tr>
</table>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><span style='mso-tab-count:1'> </span><o:p></o:p></span></p>

<h2 style='margin-left:54.9pt;text-align:justify;text-justify:inter-ideograph;
text-indent:-54.9pt'><b style='mso-bidi-font-weight:normal'><span
style='font-size:10.0pt'>Objective: </span></b><span style='font-size:10.0pt'>The
objective of the course is to introduce basic architecture of mobile and
cellular services starting from 1G through to 2G(GSM). The prerequisites are
Data communication, Antennas and wave propagation.<o:p></o:p></span></h2>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<h2 style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 1[T1]</span></b><span style='font-size:10.0pt'><o:p></o:p></span></h2>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Biological analogy, Architecture classification,
Neural Models, Learning Paradigm and Rule, single unit mapping and the
perception. (6<span style='color:black'> lectures)</span><span
style='mso-spacerun:yes'> </span><o:p></o:p></span></p>

<p class=DefaultText style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>&nbsp;<o:p></o:p></span></p>

<h2 style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 2[T1]</span></b><span style='font-size:10.0pt'><o:p></o:p></span></h2>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Feed forward networks  Review of optimization
methods, back propagation, variation on Back propagation, FFANN mapping
capability, properties of FFANNs Generalization. (8<span style='color:black'>
lectures)</span><span style='mso-spacerun:yes'> </span><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<h2 style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 3[T1]</span></b><span style='font-size:10.0pt'><o:p></o:p></span></h2>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>&nbsp;</span><span style='font-size:10.0pt;mso-fareast-font-family:
"Times New Roman";mso-fareast-language:EN-US'>Recurrent Networks  Symmetric
hopfield networks and associative memory, Boltzmann machine, Adaptive Resonance
Networks.</span><span style='font-size:10.0pt'> (8<span style='color:black'>
lectures)</span><span style='mso-spacerun:yes'> </span></span><span
style='font-size:10.0pt;mso-fareast-font-family:"Times New Roman";mso-fareast-language:
EN-US'><span style='mso-spacerun:yes'></span><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;mso-fareast-font-family:"Times New Roman";mso-fareast-language:
EN-US'><o:p>&nbsp;</o:p></span></p>

<h2 style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit4[T1] </span></b><span style='font-size:10.0pt'><o:p></o:p></span></h2>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>PCA, SOM, LVQ, Adaptive Resonance Networks. Hopfield
Networks, Associative Memories, RBF Networks.&nbsp;(6<span style='color:black'>
lectures)</span><span style='mso-spacerun:yes'> </span><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Applications of Artificial Neural Networks:
Regression, applications to function approximation, Classification, Blind
Source Separation. (4<span style='color:black'> lectures)</span><span
style='mso-spacerun:yes'> </span><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><u><span
style='font-size:10.0pt'>Text Book:<o:p></o:p></span></u></b></p>

<p class=MsoNormal style='margin-left:27.9pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-27.9pt'><span style='font-size:10.0pt'>[T1] Haykin
S., Neural Networks-A Comprehensive Foundations, Prentice-Hall International,
</span><st1:State><st1:place><span style='font-size:10.0pt'>New Jersey</span></st1:place></st1:State><span
style='font-size:10.0pt'>, 1999.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><u><span
style='font-size:10.0pt'>Reference Books:<o:p></o:p></span></u></b></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:28.1pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-28.1pt'><span style='font-size:10.0pt'>[R1] </span><st1:City><st1:place><span
  style='font-size:10.0pt'>Anderson</span></st1:place></st1:City><span
style='font-size:10.0pt'> J.A., An Introduction to Neural Networks, PHI,
1999.<o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:28.1pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-28.1pt'><span style='font-size:10.0pt'>[R2] Hertz J, Krogh A, R.G. Palmer,
Introduction to the Theory of Neural Computation,<o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:28.1pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-28.1pt'><st1:place><st1:City><span style='font-size:10.0pt'>Addison-Wesley</span></st1:City><span
 style='font-size:10.0pt'>, </span><st1:State><span style='font-size:10.0pt'>California</span></st1:State></st1:place><span
style='font-size:10.0pt'>, 1991.<o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:28.1pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-28.1pt'><span style='font-size:10.0pt'>[R3] Freeman J.A., D.M. Skapura,
Neural Networks: Algorithms, Applications and Programming Techniques,
Addison-Wesley, </span><st1:City><st1:place><span style='font-size:10.0pt'>Reading</span></st1:place></st1:City><span
style='font-size:10.0pt'>, Mass, (1992).<o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:28.1pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-28.1pt'><span style='font-size:10.0pt'>[R4] Golden R.M., Mathematical Methods
for Neural Network Analysis and Design, MIT Press, </span><st1:place><st1:City><span
  style='font-size:10.0pt'>Cambridge</span></st1:City><span style='font-size:
 10.0pt'>, </span><st1:State><span style='font-size:10.0pt'>MA</span></st1:State></st1:place><span
style='font-size:10.0pt'>, 1996.<o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:28.1pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-28.1pt'><span style='font-size:10.0pt'>[R5] Cherkassky V., F. Kulier,
Learning from Data-Concepts, Theory and Methods, John Wiley, </span><st1:State><st1:place><span
  style='font-size:10.0pt'>New York</span></st1:place></st1:State><span
style='font-size:10.0pt'>, 1998.<o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:28.1pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-28.1pt'><span style='font-size:10.0pt'>[R6] </span><st1:City><span
 style='font-size:10.0pt'>Anderson</span></st1:City><span style='font-size:
10.0pt'> J.A., E. Rosenfield, Neurocomputing: Foundatiions of Research, MIT
Press,<span style='mso-spacerun:yes'> </span></span><st1:place><st1:City><span
  style='font-size:10.0pt'>Cambridge</span></st1:City><span style='font-size:
 10.0pt'>, </span><st1:State><span style='font-size:10.0pt'>MA</span></st1:State></st1:place><span
style='font-size:10.0pt'>, 1988<o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:28.1pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-28.1pt'><span style='font-size:10.0pt'><span
style='mso-spacerun:yes'></span>[R7] Patterson D.W., Artificial Neural
Networks: Theory and Applications, Prentice </span><st1:place><st1:City><span
  style='font-size:10.0pt'>Hall</span></st1:City><span style='font-size:10.0pt'>,
 </span><st1:country-region><span style='font-size:10.0pt'>Singapore</span></st1:country-region></st1:place><span
style='font-size:10.0pt'>, 1995.<o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:28.1pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-28.1pt'><span style='font-size:10.0pt'>[R8] Vapnik V.N., Statistical Learning
Theory: Inference from Small Samples, John Wiley, 1998.<o:p></o:p></span></p>

<span style='font-size:10.0pt;font-family:"Times New Roman";mso-fareast-font-family:
Batang;mso-ansi-language:EN-US;mso-fareast-language:KO;mso-bidi-language:AR-SA'><br
clear=all style='page-break-before:always'>
</span>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'><span style='mso-spacerun:yes'></span><o:p></o:p></span></b></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Code No : ITV - 616 <span style='mso-tab-count:7'> </span>L
<span style='mso-tab-count:1'> </span>T<span style='mso-tab-count:
1'> </span>C<o:p></o:p></span></b></p>

<h1 style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>Subject: Project Work <span
style='mso-tab-count:6'> </span>4<span
style='mso-tab-count:1'> </span>-<span style='mso-tab-count:1'> </span>4</span></b><span
style='font-size:10.0pt;color:black'> <o:p></o:p></span></h1>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;color:black'>The student will submit a synopsis at the
beginning of the semester for the approval to the school project committee in a
specified format. The student will have to present the progress of the work
through seminars and progress report. A report must be submitted to the school
for evaluation purpose at the end of the semester in a specified format.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;color:black'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;color:black'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;color:black'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Code No: ITV-652 <span style='mso-tab-count:7'> </span>L
<span style='mso-tab-count:1'> </span>P<span style='mso-tab-count:
1'> </span>C<o:p></o:p></span></b></p>

<h1 style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Lab: AVDA <span style='mso-tab-count:2'> </span><span
style='mso-tab-count:6'> </span>-<span
style='mso-tab-count:1'> </span>2<span style='mso-tab-count:1'> </span>3</span></b><span
style='font-size:10.0pt'> <o:p></o:p></span></h1>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;color:windowtext'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>The experiments will be based on the following papers:
<o:p></o:p></span></p>

<p class=MsoNormal style='margin-left:.25in;text-align:justify;text-justify:
inter-ideograph;text-indent:-.25in;mso-list:l17 level2 lfo5'><span
style='font-size:10.0pt'>Analog VLSI Design.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='margin-left:0in;text-align:justify;text-justify:inter-ideograph;
text-indent:0in;mso-list:l17 level1 lfo5'><b><span style='font-size:10.0pt'>Code
No: ITV-654 <span style='mso-tab-count:7'> </span>L
<span style='mso-tab-count:1'> </span>P<span style='mso-tab-count:
1'> </span>C<o:p></o:p></span></b></p>

<h1 style='text-align:justify;text-justify:inter-ideograph'><b><span lang=DE
style='font-size:10.0pt;mso-ansi-language:DE'>Lab: Electives Lab</span></b><b><span
style='font-size:10.0pt'><span style='mso-tab-count:7'> </span>-<span
style='mso-tab-count:1'> </span>2<span style='mso-tab-count:1'> </span>3
<o:p></o:p></span></b></h1>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>The experiments will be based on the elective papers
if Lab is required.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='margin-left:1.0in;text-align:justify;text-justify:
inter-ideograph'><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<h1 style='margin-left:0in;text-align:justify;text-justify:inter-ideograph;
text-indent:0in;mso-list:l17 level1 lfo5'><b><span style='font-size:10.0pt;
color:fuchsia'><o:p>&nbsp;</o:p></span></b></h1>

<b><span lang=FR style='font-size:10.0pt;font-family:"Times New Roman";
mso-fareast-font-family:Batang;color:black;mso-ansi-language:FR;mso-fareast-language:
EN-US;mso-bidi-language:AR-SA'><br clear=all style='page-break-before:always'>
</span></b>

<p class=MsoBodyText style='text-align:justify;text-justify:inter-ideograph'><b><span
lang=FR style='font-size:10.0pt;color:black;mso-ansi-language:FR'>Paper</span></b><b><span
lang=FR style='font-size:10.0pt;mso-ansi-language:FR'> <span style='color:black'>Code:
ITV-701 <span style='mso-tab-count:6'> </span>L
<span style='mso-tab-count:1'> </span>T<span style='mso-tab-count:
1'> </span>C</span></span></b><span lang=FR style='font-size:10.0pt;
color:black;mso-ansi-language:FR'><o:p></o:p></span></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt;color:black'>Paper: Algorithm
for VLSI Design Automation <span style='mso-tab-count:3'> </span>4<span
style='mso-tab-count:1'> </span>0<span style='mso-tab-count:1'> </span>4
<o:p></o:p></span></b></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=615
 style='width:461.4pt;border-collapse:collapse;border:none;mso-border-alt:solid windowtext .5pt;
 mso-yfti-tbllook:480;mso-padding-alt:0in 5.4pt 0in 5.4pt;mso-border-insideh:
 .5pt solid windowtext;mso-border-insidev:.5pt solid windowtext'>
 <tr style='mso-yfti-irow:0;mso-yfti-lastrow:yes;height:71.25pt'>
  <td width=615 valign=top style='width:461.4pt;border:solid windowtext 1.0pt;
  mso-border-alt:solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt;height:71.25pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:
  10.0pt'>INSTRUCTIONS TO PAPER SETTERS:<span
  style='mso-spacerun:yes'>
  </span>Maximum Marks : 60<o:p></o:p></span></b></p>
  <ol style='margin-top:0in' start=1 type=1>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l16 level1 lfo25;tab-stops:list .5in;mso-layout-grid-align:
       none;text-autospace:none'><b><span style='font-size:10.0pt'>Question No.
       1 should be compulsory and cover the entire syllabus. This question
       should have objective or short answer type questions. It should be of 20
       marks.<o:p></o:p></span></b></li>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l16 level1 lfo25;tab-stops:list .5in;mso-layout-grid-align:
       none;text-autospace:none'><b><span style='font-size:10.0pt'>Apart from
       Question No. 1, rest of the paper shall consist of four units as per the
       syllabus. Every unit should have two questions. However, student may be
       asked to attempt only 1 question from each unit. Each question should be
       10 marks<o:p></o:p></span></b></li>
  </ol>
  </td>
 </tr>
</table>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt;color:black'><o:p>&nbsp;</o:p></span></b></p>

<h2 style='margin-left:57.15pt;text-align:justify;text-justify:inter-ideograph;
text-indent:-57.15pt'><b style='mso-bidi-font-weight:normal'><span
style='font-size:10.0pt'>Objective: </span></b><span style='font-size:10.0pt;
mso-bidi-font-weight:bold'>The goal of course is to study the Basic Algorithms
used in Physical Design of VLSI Circuits, study of the algorithms to convert
circuit description into geometric description and<span
style='mso-spacerun:yes'> </span>comparison of algorithms which perform same
tasks.<span style='mso-spacerun:yes'> </span>Learning about the physical
design automation techniques used in the simulation / Synthesis (Tools) systems</span><span
style='font-size:10.0pt'><o:p></o:p></span></h2>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt;color:black'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt;color:black'>Unit 1</span></b><span
style='font-size:10.0pt;color:black'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>VLSI automation Algorithms[T1]</span></b><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt;color:black'>:</span></b><span
style='font-size:10.0pt;color:black'> General Graph theory and basic VLSI
algorithms. </span><span style='font-size:10.0pt'>(4<span style='color:black'>
lectures)</span><span style='mso-spacerun:yes'> </span><span style='color:
black'><o:p></o:p></span></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>Partitioning: </span></b><span
style='font-size:10.0pt;color:black'>problem formulation, classification of
partitioning algorithms, Group migration algorithms, simulated annealing &amp;
evolution, other partitioning algorithms. </span><span style='font-size:10.0pt'>(4<span
style='color:black'> lectures)</span><span style='mso-spacerun:yes'> </span><span
style='color:black'><span style='mso-spacerun:yes'></span><o:p></o:p></span></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;color:black'><o:p>&nbsp;</o:p></span></p>

<p class=MsoHeading8><span style='font-size:10.0pt'>Unit 2<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>Placement, floor planning &amp; pin
assignment[T1]</span></b><b style='mso-bidi-font-weight:normal'><span
style='font-size:10.0pt;color:black'>:</span></b><span style='font-size:10.0pt;
color:black'> problem formulation, simulation base placement algorithms, other
placement algorithms, constraint based floor planning, floor planning
algorithms for mixed block &amp; cell design. General &amp; channel pin
assignment. </span><span style='font-size:10.0pt'>(8<span style='color:black'>
lectures)</span><span style='mso-spacerun:yes'> </span><span style='color:
black'><o:p></o:p></span></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;color:black'><o:p>&nbsp;</o:p></span></p>

<p class=MsoHeading8><span style='font-size:10.0pt'>Unit 3<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>Global Routing[T1]</span></b><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt;color:black'>:</span></b><span
style='font-size:10.0pt;color:black'> Problem formulation, classification of
global routing algorithms, Maze routing algorithm, line probe algorithm,
Steiner Tree based algorithms, ILP based approaches. </span><span
style='font-size:10.0pt'>(6<span style='color:black'> lectures)</span><span
style='mso-spacerun:yes'> </span><span style='color:black'><o:p></o:p></span></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>Detailed routing[T1]</span></b><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt;color:black'>:</span></b><span
style='font-size:10.0pt;color:black'> problem formulation, classification of
routing algorithms, single layer routing algorithms, two layer channel routing
algorithms, three layer channel routing algorithms, and switchbox routing
algorithms. </span><span style='font-size:10.0pt'>(6<span style='color:black'>
lectures)</span><span style='mso-spacerun:yes'> </span><span style='color:
black'><o:p></o:p></span></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>Unit 4</span></b><span style='font-size:
10.0pt;color:black'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>Over the cell routing &amp; via
minimization[T1]</span></b><b style='mso-bidi-font-weight:normal'><span
style='font-size:10.0pt;color:black'>:</span></b><span style='font-size:10.0pt;
color:black'> two layers over the cell routers constrained &amp; unconstrained
via minimization.</span><span style='font-size:10.0pt'> (6<span
style='color:black'> lectures)</span><span style='mso-spacerun:yes'> </span><span
style='color:black'><span style='mso-spacerun:yes'></span><o:p></o:p></span></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt;color:black'>Compaction[T1]: </span></b><span
style='font-size:10.0pt;color:black'>problem formulation, one-dimensional
compaction, two dimension based compaction, hierarchical compaction.</span><span
style='font-size:10.0pt'> (4<span style='color:black'> lectures)</span><span
style='mso-spacerun:yes'> </span><span style='color:black'><span
style='mso-spacerun:yes'></span><o:p></o:p></span></span></p>

<h5><u><span style='font-size:10.0pt'>Text Books:<o:p></o:p></span></u></h5>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;mso-fareast-language:EN-US'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:27.0pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-27.0pt'><span style='font-size:10.0pt;color:black'>[T1] Naveed Shervani,
Algorithms for VLSI physical design Automation, Kluwer Academic Publisher,
Second edition, 2005. <o:p></o:p></span></p>

<h5><u><span style='font-size:10.0pt'>References Books:<o:p></o:p></span></u></h5>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;mso-fareast-language:EN-US'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:25.65pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-25.65pt'><span style='font-size:10.0pt;color:black'>[R1] Christophn Meinel
&amp; Thorsten Theobold, Algorithm and Data Structures for VLSI Design, KAP,
2002.<o:p></o:p></span></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph'><span style='font-size:10.0pt;color:black'>[R2] Rolf
Drechsheler : Evolutionary Algorithm for VLSI, Second edition, 2002<o:p></o:p></span></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph'><span style='font-size:10.0pt;color:black'>[R3] Trimburger,
Introduction to CAD for VLSI, Kluwer Academic publisher, 2002 <o:p></o:p></span></p>

</div>

<span style='font-size:10.0pt;font-family:"Times New Roman";mso-fareast-font-family:
Batang;color:black;mso-ansi-language:EN-US;mso-fareast-language:KO;mso-bidi-language:
AR-SA'><br clear=all style='page-break-before:auto;mso-break-type:section-break'>
</span>

<div class=Section10><span lang=FR style='font-size:10.0pt;font-family:"Times New Roman";
mso-fareast-font-family:Batang;mso-ansi-language:FR;mso-fareast-language:KO;
mso-bidi-language:AR-SA'><br clear=all style='page-break-before:always'>
</span>

<p class=MsoNormal style='margin-left:0in;text-align:justify;text-justify:inter-ideograph;
text-indent:0in;mso-list:l0 level1 lfo6'><b><span lang=FR style='font-size:
10.0pt;color:black;mso-ansi-language:FR'>Paper</span></b><b><span lang=FR
style='font-size:10.0pt;mso-ansi-language:FR'> Code: ITV - 703 <span
style='mso-tab-count:6'> </span><span
style='color:black'>L <span style='mso-tab-count:1'> </span>T<span
style='mso-tab-count:1'> </span>C</span><o:p></o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:3.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt;color:black'>Paper</span></b><b><span
style='font-size:10.0pt'>: Process, Devices &amp; Circuit Simulation <span
style='mso-tab-count:3'> </span>4<span
style='mso-tab-count:1'> </span>0<span style='mso-tab-count:1'> </span>4</span></b><span
style='font-size:10.0pt'><o:p></o:p></span></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=619
 style='width:6.45in;border-collapse:collapse;border:none;mso-border-alt:solid windowtext .5pt;
 mso-yfti-tbllook:480;mso-padding-alt:0in 5.4pt 0in 5.4pt;mso-border-insideh:
 .5pt solid windowtext;mso-border-insidev:.5pt solid windowtext'>
 <tr style='mso-yfti-irow:0;mso-yfti-lastrow:yes'>
  <td width=619 valign=top style='width:6.45in;border:solid windowtext 1.0pt;
  mso-border-alt:solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:
  10.0pt'>INSTRUCTIONS TO PAPER SETTERS:<span
  style='mso-spacerun:yes'>
  </span>Maximum Marks : 60<o:p></o:p></span></b></p>
  <ol style='margin-top:0in' start=1 type=1>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l9 level1 lfo26;tab-stops:list .5in;mso-layout-grid-align:none;
       text-autospace:none'><b><span style='font-size:10.0pt'>Question No. 1
       should be compulsory and cover the entire syllabus. This question should
       have objective or short answer type questions. It should be of 20 marks.<o:p></o:p></span></b></li>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l9 level1 lfo26;tab-stops:list .5in;mso-layout-grid-align:none;
       text-autospace:none'><b><span style='font-size:10.0pt'>Apart from
       Question No. 1, rest of the paper shall consist of four units as per the
       syllabus. Every unit should have two questions. However, student may be
       asked to attempt only 1 question from each unit. Each question should be
       10 marks<o:p></o:p></span></b></li>
  </ol>
  </td>
 </tr>
</table>

<p class=MsoNormal style='margin-bottom:3.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='margin-left:.75in;text-align:justify;text-justify:
inter-ideograph;text-indent:-.75in;mso-layout-grid-align:none;text-autospace:
none'><b style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Objective:</span></b><span
style='font-size:10.0pt'> To understand and appreciate the underlying physics
and principles involved in silicon processing and device characterization. To
relate theory on semiconductor processing and device physics to practical
technology development and device design considerations.<span style='mso-bidi-font-weight:
bold'> </span>To get familiarized with the use of TCAD tools as a design aid in
process and device simulation.<o:p></o:p></span></p>

<h2 style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></h2>

<p class=MsoNormal style='margin-bottom:3.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt'>Unit 1[T1]<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Introduction, Main data structure &amp; program
organization, Geometrical manipulations, Ion implantation. <span
style='color:black'>.</span> (6<span style='color:black'> lectures)</span><span
style='mso-spacerun:yes'> </span><span style='color:black'><span
style='mso-spacerun:yes'></span></span><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 2 [T1]<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>A novel measurement technique for 2D implanted ion
distributions, Introduction to partial differential equation solver.<span
style='color:black'> (</span>10<span style='color:black'> lectures)</span><span
style='mso-spacerun:yes'> </span><span style='color:black'><span
style='mso-spacerun:yes'></span></span><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 3 [T1]<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>The merged multi grid method, Isothermal device
modeling &amp; simulation.<span style='color:black'> .</span> (8<span
style='color:black'> lectures)</span><span style='mso-spacerun:yes'> </span><span
style='color:black'><span style='mso-spacerun:yes'></span></span><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 4 [T1]<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Non-Isothermal device modeling &amp; simulation,
hydrodynamic device modeling &amp; simulation. (10<span style='color:black'>
lectures)</span><span style='mso-spacerun:yes'> </span><span style='color:
black'><span style='mso-spacerun:yes'></span></span><span
style='mso-spacerun:yes'></span><o:p></o:p></span></p>

<h2 style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></h2>

<h2 style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></h2>

<h2 style='text-align:justify;text-justify:inter-ideograph'><b><u><span
style='font-size:10.0pt'>Text Books:<span style='mso-spacerun:yes'> </span><o:p></o:p></span></u></b></h2>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<h2 style='margin-left:23.85pt;text-align:justify;text-justify:inter-ideograph;
text-indent:-23.85pt'><span style='font-size:10.0pt'>[T1] Circuit, Device and
Process Simulation: Mathematical and Numerical Aspects by Graham F. Carey
(Editor), W. B. Richardson, C. S. Reed, B. Mulvaney, John Wiley &amp; Sons; 1<sup>st</sup>
edition. 1996.<o:p></o:p></span></h2>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><u><span
style='font-size:10.0pt'>Reference Books:<o:p></o:p></span></u></b></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><u><span
style='font-size:10.0pt'><o:p><span style='text-decoration:none'>&nbsp;</span></o:p></span></u></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:23.85pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-23.85pt'><span style='font-size:10.0pt'>[R1] Process and Device Simulation for
MOS-VLSI Circuits, edited by P. Antognetti, D.A. Antoniadis , Robert W. Dutton,
W.G. Oldham, Kluwer Academic Publisher, 2000. <o:p></o:p></span></p>

</div>

<span style='font-size:10.0pt;font-family:"Times New Roman";mso-fareast-font-family:
Batang;mso-ansi-language:EN-US;mso-fareast-language:KO;mso-bidi-language:AR-SA'><br
clear=all style='page-break-before:auto;mso-break-type:section-break'>
</span>

<div class=Section11>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;color:windowtext'><o:p>&nbsp;</o:p></span></p>

<span style='font-size:10.0pt;font-family:"Times New Roman";mso-fareast-font-family:
Batang;mso-ansi-language:EN-US;mso-fareast-language:KO;mso-bidi-language:AR-SA'><br
clear=all style='page-break-before:always'>
</span>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Paper</span></b><b><span lang=FR style='font-size:
10.0pt;mso-ansi-language:FR'> Code No : ITV - 705 <span style='mso-tab-count:
6'> </span>L
<span style='mso-tab-count:1'> </span>T<span style='mso-tab-count:
1'> </span>C<o:p></o:p></span></b></p>

<p class=MsoSubtitle style='text-align:justify;text-justify:inter-ideograph'><b><span
style='mso-bidi-font-size:10.0pt;color:black'>Paper</span></b><b><span
style='mso-bidi-font-size:10.0pt'> : Nano Technology <span style='mso-tab-count:
6'> </span>4<span
style='mso-tab-count:1'> </span>0<span style='mso-tab-count:1'> </span>4</span></b><span
style='mso-bidi-font-size:10.0pt'> <o:p></o:p></span></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=619
 style='width:6.45in;border-collapse:collapse;border:none;mso-border-alt:solid windowtext .5pt;
 mso-yfti-tbllook:480;mso-padding-alt:0in 5.4pt 0in 5.4pt;mso-border-insideh:
 .5pt solid windowtext;mso-border-insidev:.5pt solid windowtext'>
 <tr style='mso-yfti-irow:0;mso-yfti-lastrow:yes'>
  <td width=619 valign=top style='width:6.45in;border:solid windowtext 1.0pt;
  mso-border-alt:solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:
  10.0pt'>INSTRUCTIONS TO PAPER SETTERS:<span
  style='mso-spacerun:yes'>
  </span>Maximum Marks : 60<o:p></o:p></span></b></p>
  <ol style='margin-top:0in' start=1 type=1>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l34 level1 lfo27;tab-stops:list .5in;mso-layout-grid-align:
       none;text-autospace:none'><b><span style='font-size:10.0pt'>Question No.
       1 should be compulsory and cover the entire syllabus. This question
       should have objective or short answer type questions. It should be of 20
       marks.<o:p></o:p></span></b></li>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l34 level1 lfo27;tab-stops:list .5in;mso-layout-grid-align:
       none;text-autospace:none'><b><span style='font-size:10.0pt'>Apart from
       Question No. 1, rest of the paper shall consist of four units as per the
       syllabus. Every unit should have two questions. However, student may be
       asked to attempt only 1 question from each unit. Each question should be
       10 marks<o:p></o:p></span></b></li>
  </ol>
  </td>
 </tr>
</table>

<h2 style='margin-left:.75in;text-align:justify;text-justify:inter-ideograph;
text-indent:-.75in'><b style='mso-bidi-font-weight:normal'><span
style='font-size:10.0pt'>Objective: </span></b><span lang=EN-AU
style='font-size:10.0pt;color:black;mso-ansi-language:EN-AU'>The course covers
technologies used to design, realise and analyse micro and nano-scale devices,
materials and systems, coupled with general and technology management.<o:p></o:p></span></h2>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
lang=EN-AU style='font-size:10.0pt;mso-ansi-language:EN-AU'><o:p>&nbsp;</o:p></span></p>

<h2 style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 1[T1]<o:p></o:p></span></b></h2>

<p class=MsoBodyText style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Introduction to nanoscale systems, Length energy and
time scales, Top down approach to Nano lithography, Spatial resolution of
optical, deep ultraviolet, X-ray, electron beam and ion beam lithography. (8<span
style='color:black'> lectures)</span><span style='mso-spacerun:yes'> </span><span
style='color:black'><span style='mso-spacerun:yes'></span></span><o:p></o:p></span></p>

<p class=MsoBodyText style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 2[T1]<o:p></o:p></span></b></p>

<p class=MsoBodyText style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Single electron transistors, coulomb blockade effects in
ultra small metallic tunnel junctions .<o:p></o:p></span></p>

<h1 style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Quantum Mechanics: Quantum confinement of electrons in
semiconductor nano structures, Two dimensional confinement (Quantum wells),
Band gap engineering, Epitaxial, Landaeur  Buttiker formalism for conduction
in confined geometries, One dimensional confinement (10<span style='color:black'>
lectures)</span><span style='mso-spacerun:yes'> </span><span style='color:
black'><span style='mso-spacerun:yes'></span></span><o:p></o:p></span></h1>

<p class=MsoBodyText style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoBodyText style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 3[T1]<o:p></o:p></span></b></p>

<p class=MsoBodyText style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Quantum point contacts, quantum dots and Bottom up
approach, Introduction to quantum methods for information processing. (5 <span
style='color:black'>lectures)</span><span style='mso-spacerun:yes'> </span><span
style='color:black'><span style='mso-spacerun:yes'></span></span><o:p></o:p></span></p>

<p class=MsoHeading9 style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;font-weight:normal'>Molecular Techniques: </span><span
style='font-size:10.0pt;font-weight:normal;mso-bidi-font-weight:bold'>Molecular
Electronics, Chemical self assembly, carbon nano tubes, Self assembled mono
layers. (4 lectures)</span><span style='font-size:10.0pt'><span
style='mso-spacerun:yes'> </span></span><span style='font-size:10.0pt;
font-weight:normal;mso-bidi-font-weight:bold'><o:p></o:p></span></p>

<p class=MsoBodyText style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 4 [T1]<o:p></o:p></span></b></p>

<p class=MsoBodyText style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Electromechanical techniques, Applications in
biological and chemical detection, Atomic scale characterization techniques,
scanning tunneling microscopy, atomic force microscopy. (8<span
style='color:black'> lectures)</span><span style='mso-spacerun:yes'> </span><span
style='color:black'><span style='mso-spacerun:yes'></span></span><o:p></o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><u><span style='font-size:10.0pt'>Text
Books: <o:p></o:p></span></u></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><u><span style='font-size:10.0pt'><o:p><span
 style='text-decoration:none'>&nbsp;</span></o:p></span></u></b></p>

<p class=MsoNormal style='margin-left:22.5pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-22.5pt;tab-stops:list .5in'><span
style='font-size:10.0pt'>[T1] Beenaker and Van Houten Quantum Transport in
Semiconductor Nanostructures in Solid state Physics Ehernreich and Turnbell,
Academic press, 1991 <o:p></o:p></span></p>

<p class=MsoNormal style='margin-left:0in;text-align:justify;text-justify:inter-ideograph;
text-indent:0in;mso-list:l15 level1 lfo7'><b style='mso-bidi-font-weight:normal'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='margin-left:0in;text-align:justify;text-justify:inter-ideograph;
text-indent:0in;mso-list:l15 level1 lfo7'><b style='mso-bidi-font-weight:normal'><u><span
style='font-size:10.0pt'>Reference Books: <o:p></o:p></span></u></b></p>

<p class=MsoNormal style='margin-left:0in;text-align:justify;text-justify:inter-ideograph;
text-indent:0in;mso-list:l15 level1 lfo7'><b style='mso-bidi-font-weight:normal'><u><span
style='font-size:10.0pt'><o:p><span style='text-decoration:none'>&nbsp;</span></o:p></span></u></b></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:3.0pt;
margin-left:.7pt;text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>[R1] David Ferry  Transport in Nano structures </span><st1:place><st1:PlaceName><span
  style='font-size:10.0pt'>Cambridge</span></st1:PlaceName><span
 style='font-size:10.0pt'> </span><st1:PlaceType><span style='font-size:10.0pt'>University</span></st1:PlaceType></st1:place><span
style='font-size:10.0pt'> press 2000 <o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:3.0pt;
margin-left:.7pt;text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>[R2] Y. Imry  Introduction to Mesoscopic Physics, </span><st1:place><st1:PlaceName><span
  style='font-size:10.0pt'>Oxford</span></st1:PlaceName><span style='font-size:
 10.0pt'> </span><st1:PlaceType><span style='font-size:10.0pt'>University</span></st1:PlaceType></st1:place><span
style='font-size:10.0pt'> press 1997 <o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:3.0pt;
margin-left:22.5pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-22.5pt'><span style='font-size:10.0pt'>[R3] S. Dutta  Electron Transport in
Mesoscopic systems </span><st1:place><st1:PlaceName><span style='font-size:
  10.0pt'>Cambridge</span></st1:PlaceName><span style='font-size:10.0pt'> </span><st1:PlaceType><span
  style='font-size:10.0pt'>University</span></st1:PlaceType></st1:place><span
style='font-size:10.0pt'> press 1995 <o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:3.0pt;
margin-left:.7pt;text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>[R4] H. Grabert and M. Devoret Single charge
Tunneling Plenum press 1992 <o:p></o:p></span></p>

</div>

<span style='font-size:10.0pt;font-family:"Times New Roman";mso-fareast-font-family:
Batang;mso-ansi-language:EN-US;mso-fareast-language:KO;mso-bidi-language:AR-SA'><br
clear=all style='page-break-before:auto;mso-break-type:section-break'>
</span>

<div class=Section12><span lang=FR style='font-size:10.0pt;font-family:"Times New Roman";
mso-fareast-font-family:Batang;mso-ansi-language:FR;mso-fareast-language:KO;
mso-bidi-language:AR-SA'><br clear=all style='page-break-before:always'>
</span>

<p class=MsoNormal style='margin-left:.7pt;text-align:justify;text-justify:
inter-ideograph'><b><span lang=FR style='font-size:10.0pt;mso-ansi-language:
FR'>Paper</span></b><span lang=FR style='font-size:10.0pt;mso-ansi-language:
FR'> <b>Code: ITV - 707 <span style='mso-tab-count:6'> </span><span
style='color:black'>L <span style='mso-tab-count:1'> </span>T<span
style='mso-tab-count:1'> </span>C</span><o:p></o:p></b></span></p>

<p class=MsoSubtitle style='text-align:justify;text-justify:inter-ideograph'><b><span
style='mso-bidi-font-size:10.0pt'>Paper: Hardware-Software Co-design <span
style='mso-tab-count:4'> </span>4<span
style='mso-tab-count:1'> </span>0<span style='mso-tab-count:1'> </span>4</span></b><span
style='mso-bidi-font-size:10.0pt'> <o:p></o:p></span></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=619
 style='width:6.45in;border-collapse:collapse;border:none;mso-border-alt:solid windowtext .5pt;
 mso-yfti-tbllook:480;mso-padding-alt:0in 5.4pt 0in 5.4pt;mso-border-insideh:
 .5pt solid windowtext;mso-border-insidev:.5pt solid windowtext'>
 <tr style='mso-yfti-irow:0;mso-yfti-lastrow:yes'>
  <td width=619 valign=top style='width:6.45in;border:solid windowtext 1.0pt;
  mso-border-alt:solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:
  10.0pt'>INSTRUCTIONS TO PAPER SETTERS:<span
  style='mso-spacerun:yes'>
  </span>Maximum Marks : 60<o:p></o:p></span></b></p>
  <ol style='margin-top:0in' start=1 type=1>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l28 level1 lfo28;tab-stops:list .5in;mso-layout-grid-align:
       none;text-autospace:none'><b><span style='font-size:10.0pt'>Question No.
       1 should be compulsory and cover the entire syllabus. This question
       should have objective or short answer type questions. It should be of 20
       marks.<o:p></o:p></span></b></li>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l28 level1 lfo28;tab-stops:list .5in;mso-layout-grid-align:
       none;text-autospace:none'><b><span style='font-size:10.0pt'>Apart from
       Question No. 1, rest of the paper shall consist of four units as per the
       syllabus. Every unit should have two questions. However, student may be
       asked to attempt only 1 question from each unit. Each question should be
       10 marks<o:p></o:p></span></b></li>
  </ol>
  </td>
 </tr>
</table>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p style='margin-left:.8in;text-align:justify;text-justify:inter-ideograph;
text-indent:-.8in'><b style='mso-bidi-font-weight:normal'><span
style='mso-bidi-font-size:10.0pt'>Objective: </span></b><span style='mso-bidi-font-size:
10.0pt'>The objective of the course is to present techniques for the concurrent
design, or co-design, of hardware and software. Special emphasis will be placed
upon methods used for the development of embedded systems that are dedicated to
specific applications and consist of tightly coupled hardware and software
components.<o:p></o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 1<o:p></o:p></span></b></p>

<h2 style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Introduction
[T1]:</span></b><span style='font-size:10.0pt'> Motivation hardware &amp;
software co-design, system design consideration, research scope &amp;
overviews. Hardware Software back ground: Embedded systems, models of design
representation, the virtual machine hierarchy, the performance3 modeling,
Hardware Software development.<b style='mso-bidi-font-weight:normal'> </b>(4<span
style='color:black'> lectures)</span><span style='mso-spacerun:yes'> </span><span
style='color:black'><span style='mso-spacerun:yes'></span></span><o:p></o:p></span></h2>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 2<o:p></o:p></span></b></p>

<h2 style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Hardware
Software co-design research[T1]:</span></b><span style='font-size:10.0pt'> An
informal view of co-design, Hardware Software tradeoffs, crosses fertilization,
typical co-design process, co-design environments, limitation of existing
approaches, ADEPT modeling environment. <b>Co-</b>design concepts: Functions,
functional decomposition, virtual machines, Hardware Software partitioning,
Hardware Software partitions, Hardware Software alterations, Hardware Software
trade offs, co-design. (10<span style='color:black'> lectures)</span><span
style='mso-spacerun:yes'> </span><span style='color:black'><span
style='mso-spacerun:yes'></span></span><o:p></o:p></span></h2>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 3<o:p></o:p></span></b></p>

<h2 style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Methodology
for co-design[T1]:</span></b><span style='font-size:10.0pt'> Amount of unification,
general consideration &amp; basic philosophies, a framework for co-design.
Unified representation for Hardware &amp; Software : Benefits of unified
representation, modeling concepts. An abstract Hardware &amp; Software model :
Requirement &amp; applications of the models, models of Hardware Software
system, an abstract Hardware Software models, generality of the model.<b
style='mso-bidi-font-weight:normal'> </b>(10<span style='color:black'>
lectures)</span><span style='mso-spacerun:yes'> </span><span style='color:
black'><span style='mso-spacerun:yes'></span></span><span
style='mso-spacerun:yes'></span><o:p></o:p></span></h2>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 4<o:p></o:p></span></b></p>

<p class=DefaultText style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Performance
evaluation[T1]:</span></b><span style='font-size:10.0pt'> Application of t he
abstract Hardware &amp; Software model, examples of performance evaluation .Object
oriented techniques in hardware design: Motivation for object oriented
technique, data types, modeling hardware components as classes, designing
specialized components, data decomposition, Processor example. (10<span
style='color:black'> lectures)</span><span style='mso-spacerun:yes'> </span><span
style='color:black'><span style='mso-spacerun:yes'></span></span><span
style='mso-spacerun:yes'></span><o:p></o:p></span></p>

<h3 style='text-align:justify;text-justify:inter-ideograph'><u><span
style='font-size:10.0pt;font-family:"Times New Roman"'>Text Books:<o:p></o:p></span></u></h3>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='margin-left:23.85pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-23.85pt'><span style='font-size:10.0pt'>[T1]
Sanjaya Kumar, James H. Ayler The Co-design of Embedded Systems: A Unified
Hardware Software Representation, Kluwer Academic Publisher, 2002.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<h2 style='margin-left:0in;text-align:justify;text-justify:inter-ideograph;
text-indent:0in;mso-list:l11 level1 lfo8'><b style='mso-bidi-font-weight:normal'><u><span
style='font-size:10.0pt'>Reference Books: <o:p></o:p></span></u></b></h2>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:23.75pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-23.75pt'><span style='font-size:10.0pt'><span
style='mso-spacerun:yes'></span>[R1] H. Kopetz, Real-time Systems, Kluwer,
1997. <o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:23.75pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-23.75pt'><span style='font-size:10.0pt'>[R2] R. Gupta, Co-synthesis of
Hardware and Software for Embedded Systems, Kluwer 1995. <o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:23.75pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-23.75pt'><span style='font-size:10.0pt'>[R3] S. Allworth, Introduction to
Real-time Software Design, Springer-Verlag, 1984. <o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:23.75pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-23.75pt'><span style='font-size:10.0pt'>[R4] Peter Marwedel, G. Goosens, Code
Generation for Embedded Processors, Kluwer Academic Publishers, 1995. <o:p></o:p></span></p>

</div>

<span style='font-size:10.0pt;font-family:"Times New Roman";mso-fareast-font-family:
Batang;mso-ansi-language:EN-US;mso-fareast-language:KO;mso-bidi-language:AR-SA'><br
clear=all style='page-break-before:auto;mso-break-type:section-break'>
</span>

<div class=Section13><b><span lang=FR style='font-size:10.0pt;font-family:"Times New Roman";
mso-fareast-font-family:Batang;mso-ansi-language:FR;mso-fareast-language:KO;
mso-bidi-language:AR-SA'><br clear=all style='page-break-before:always'>
</span></b>

<p class=MsoNormal style='margin-left:.7pt;text-align:justify;text-justify:
inter-ideograph'><b><span lang=FR style='font-size:10.0pt;mso-ansi-language:
FR'>Paper</span></b><span lang=FR style='font-size:10.0pt;mso-ansi-language:
FR'> <b>Code: ITV - 709 <span style='mso-tab-count:6'> </span><span
style='color:black'>L <span style='mso-tab-count:1'> </span>T<span
style='mso-tab-count:1'> </span>C</span><o:p></o:p></b></span></p>

<p class=MsoSubtitle style='text-align:justify;text-justify:inter-ideograph'><b><span
style='mso-bidi-font-size:10.0pt'>Paper: </span></b><b style='mso-bidi-font-weight:
normal'><span style='mso-bidi-font-size:10.0pt'>Genetic Algorithms for VLSI
Design<span style='mso-bidi-font-weight:bold'><span style='mso-tab-count:3'> </span>4<span
style='mso-tab-count:1'> </span>0<span style='mso-tab-count:1'> </span>4</span></span></b><span
style='mso-bidi-font-size:10.0pt'> <o:p></o:p></span></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=619
 style='width:6.45in;border-collapse:collapse;border:none;mso-border-alt:solid windowtext .5pt;
 mso-yfti-tbllook:480;mso-padding-alt:0in 5.4pt 0in 5.4pt;mso-border-insideh:
 .5pt solid windowtext;mso-border-insidev:.5pt solid windowtext'>
 <tr style='mso-yfti-irow:0;mso-yfti-lastrow:yes'>
  <td width=619 valign=top style='width:6.45in;border:solid windowtext 1.0pt;
  mso-border-alt:solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:
  10.0pt'>INSTRUCTIONS TO PAPER SETTERS:<span
  style='mso-spacerun:yes'>
  </span>Maximum Marks : 60<o:p></o:p></span></b></p>
  <ol style='margin-top:0in' start=1 type=1>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l31 level1 lfo29;tab-stops:list .5in;mso-layout-grid-align:
       none;text-autospace:none'><b><span style='font-size:10.0pt'>Question No.
       1 should be compulsory and cover the entire syllabus. This question
       should have objective or short answer type questions. It should be of 20
       marks.<o:p></o:p></span></b></li>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l31 level1 lfo29;tab-stops:list .5in;mso-layout-grid-align:
       none;text-autospace:none'><b><span style='font-size:10.0pt'>Apart from
       Question No. 1, rest of the paper shall consist of four units as per the
       syllabus. Every unit should have two questions. However, student may be
       asked to attempt only 1 question from each unit. Each question should be
       10 marks<o:p></o:p></span></b></li>
  </ol>
  </td>
 </tr>
</table>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'><span
style='mso-tab-count:1'> </span><o:p></o:p></span></b></p>

<p class=MsoNormal style='margin-left:57.15pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-57.15pt'><b style='mso-bidi-font-weight:normal'><span
style='font-size:10.0pt'>Objective: </span></b><span style='font-size:10.0pt'>To
familiarize students with genetic and evolutionary computation techniques and
to enable them to read the literature and solve practical problems of VLSI
Physical design like partitioning, floorplanning and placement.<o:p></o:p></span></p>

<h2 style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></h2>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 1<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Introduction [T1]: <o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Introduction to GA, Simple GA, Steady state algorithm,
Genetic Operators, GA for VLSI Design, Layout and Test Automation. (6<span
style='color:black'> lectures)</span><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 2<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Partitioning and Cell Placement and Routing [T1]:<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Partitioning algorithms, Circuit Partitioning by
Genetic Algorithms, Hybrid Gas for radio cut partitioning, Standard and Macro
cell placement, Steiner problem in graph, macro cell global routing. (8<span
style='color:black'> lectures)</span><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 3<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>FPGA Technology mapping and automatic test generation
[T1]:<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Circuit segmentation and FPGA Mapping, Circuit
segmentation for pseudo exhaustive testing, Test generation in GA framework,
Genetic test generator hybrids, Use of Finite State Machine Sequences and
dynamic test sequence compaction. (10<span style='color:black'> lectures)</span><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 4<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Peak Power estimation and parallel implementations
[T1]:<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;mso-bidi-font-weight:bold'>Problem description,
application of GA to Peak Power estimation,<b> </b>Peak sustainable Power
estimation, Wolverines: Standard cell placement on a network of workstations,
Parallel GAs for automatic test generation, Problem encoding, fitness function,
Genetic Algorithms vs. Conventional Algorithms. </span><span style='font-size:
10.0pt'>(10<span style='color:black'> lectures)</span><span style='mso-bidi-font-weight:
bold'><o:p></o:p></span></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><u><span
style='font-size:10.0pt'>Text Book:<o:p></o:p></span></u></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><u><span
style='font-size:10.0pt'><o:p><span style='text-decoration:none'>&nbsp;</span></o:p></span></u></p>

<p class=MsoNormal style='margin-left:24.75pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-24.75pt'><span style='font-size:10.0pt'>[T1]
Pinaki Mazumder, Elizabeth M. Rudnick, Genetic algorithms for VLSI Design,
Layout and Test Automation  Pearson Education, 2007<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><u><span
style='font-size:10.0pt'>Reference Books:<o:p></o:p></span></u></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><u><span
style='font-size:10.0pt'><o:p><span style='text-decoration:none'>&nbsp;</span></o:p></span></u></b></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph'><span style='font-size:10.0pt'>[R1] Melanle Mitchell, An
introduction to genetic algorithms, </span><st1:place><st1:City><span
  style='font-size:10.0pt'>Prentice Hall</span></st1:City><span
 style='font-size:10.0pt'> </span><st1:country-region><span style='font-size:
  10.0pt'>India</span></st1:country-region></st1:place><span style='font-size:
10.0pt'>, 2002.<span style='mso-bidi-font-weight:bold'><o:p></o:p></span></span></p>

<p class=MsoNormal style='margin-left:24.75pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-24.75pt'><span style='font-size:10.0pt'>[R2]
Michael D. Vose, The simple genetic algorithm foundations and theory, </span><st1:place><st1:City><span
  style='font-size:10.0pt'>Prentice Hall</span></st1:City><span
 style='font-size:10.0pt'> </span><st1:country-region><span style='font-size:
  10.0pt'>India</span></st1:country-region></st1:place><span style='font-size:
10.0pt'>, 1999.<span style='mso-bidi-font-weight:bold'> <o:p></o:p></span></span></p>

<span lang=FR style='font-size:10.0pt;font-family:"Times New Roman";mso-fareast-font-family:
Batang;mso-ansi-language:FR;mso-fareast-language:KO;mso-bidi-language:AR-SA'><br
clear=all style='page-break-before:always'>
</span>

<p class=MsoNormal style='margin-left:.7pt;text-align:justify;text-justify:
inter-ideograph'><b><span lang=FR style='font-size:10.0pt;mso-ansi-language:
FR'>Paper</span></b><span lang=FR style='font-size:10.0pt;mso-ansi-language:
FR'> <b>Code: ITV - 711 <span style='mso-tab-count:6'> </span><span
style='color:black'>L <span style='mso-tab-count:1'> </span>T<span
style='mso-tab-count:1'> </span>C</span><o:p></o:p></b></span></p>

<p class=MsoSubtitle style='text-align:justify;text-justify:inter-ideograph'><b><span
style='mso-bidi-font-size:10.0pt'>Paper: <span style='color:black'>CMOS RF
Circuit Design</span><span style='mso-tab-count:5'> </span>4<span
style='mso-tab-count:1'> </span>0<span style='mso-tab-count:1'> </span>4</span></b><span
style='mso-bidi-font-size:10.0pt'> <o:p></o:p></span></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=619
 style='width:6.45in;border-collapse:collapse;border:none;mso-border-alt:solid windowtext .5pt;
 mso-yfti-tbllook:480;mso-padding-alt:0in 5.4pt 0in 5.4pt;mso-border-insideh:
 .5pt solid windowtext;mso-border-insidev:.5pt solid windowtext'>
 <tr style='mso-yfti-irow:0;mso-yfti-lastrow:yes'>
  <td width=619 valign=top style='width:6.45in;border:solid windowtext 1.0pt;
  mso-border-alt:solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:
  10.0pt'>INSTRUCTIONS TO PAPER SETTERS:<span
  style='mso-spacerun:yes'>
  </span>Maximum Marks : 60<o:p></o:p></span></b></p>
  <ol style='margin-top:0in' start=1 type=1>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l21 level1 lfo30;tab-stops:list .5in;mso-layout-grid-align:
       none;text-autospace:none'><b><span style='font-size:10.0pt'>Question No.
       1 should be compulsory and cover the entire syllabus. This question
       should have objective or short answer type questions. It should be of 20
       marks.<o:p></o:p></span></b></li>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l21 level1 lfo30;tab-stops:list .5in;mso-layout-grid-align:
       none;text-autospace:none'><b><span style='font-size:10.0pt'>Apart from
       Question No. 1, rest of the paper shall consist of four units as per the
       syllabus. Every unit should have two questions. However, student may be
       asked to attempt only 1 question from each unit. Each question should be
       10 marks<o:p></o:p></span></b></li>
  </ol>
  </td>
 </tr>
</table>

<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;
margin-left:.8in;text-align:justify;text-justify:inter-ideograph;text-indent:
-.8in'><b style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Objective:
</span></b><span style='font-size:10.0pt;mso-fareast-font-family:"Times New Roman";
color:black'>Understand Modern RFIC Architectures. Describe RF circuit
parameters and terminology.<span style='mso-spacerun:yes'> </span>State the
effects of parasitic on circuit performance at RF.<span
style='mso-spacerun:yes'> </span>Use graphical design techniques and the Smith
Chart. Match impedances and perform transformations. Understand key active
circuit design issues.<b style='mso-bidi-font-weight:normal'><o:p></o:p></b></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 1<o:p></o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph'><b style='mso-bidi-font-weight:normal'><span style='font-size:
10.0pt'>Introduction [T1]: </span></b><span style='font-size:10.0pt'><span
style='mso-spacerun:yes'></span>RF design and Wireless Technology: Design and
Applications, Complexity and Choice of Technology. Basic concepts in RF design:
Nonlinearly and Time Variance, Intersymbol interference, random processes and
noise. Sensitivity and dynamic range, conversion of gains and distortion. (6<span
style='color:black'> lectures)</span><o:p></o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 2<o:p></o:p></span></b></p>

<p class=MsoSubtitle style='text-align:justify;text-justify:inter-ideograph'><b><span
style='mso-bidi-font-size:10.0pt;color:black'>RF Modulation [T1]:</span></b><span
style='mso-bidi-font-size:10.0pt;color:black'><o:p></o:p></span></p>

<p class=MsoSubtitle style='text-align:justify;text-justify:inter-ideograph'><span
style='mso-bidi-font-size:10.0pt;color:black'>Analog and digital modulation of
RF circuits, Comparison of various techniques for power efficiency, Coherent
and non-coherent detection, Mobile RF communication and basics of Multiple
Access techniques. Receiver and Transmitter architectures. Direct conversion
and two-step transmitters.</span><span style='mso-bidi-font-size:10.0pt'> (6<span
style='color:black'> lectures)<o:p></o:p></span></span></p>

<p class=MsoSubtitle style='text-align:justify;text-justify:inter-ideograph'><b><span
style='mso-bidi-font-size:10.0pt;color:black'>RF Testing [T1]:</span></b><span
style='mso-bidi-font-size:10.0pt;color:black'><o:p></o:p></span></p>

<p class=MsoSubtitle style='text-align:justify;text-justify:inter-ideograph'><span
style='mso-bidi-font-size:10.0pt;color:black'>RF testing for heterodyne, Homodyne,
Image reject, Direct IF and sub sampled receivers.</span><span
style='mso-bidi-font-size:10.0pt'> (4<span style='color:black'> lectures)<o:p></o:p></span></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 3<o:p></o:p></span></b></p>

<p class=MsoSubtitle style='text-align:justify;text-justify:inter-ideograph'><b><span
style='mso-bidi-font-size:10.0pt;color:black'>BJT and MOSFET Behavior at RF
Frequencies [T1]:</span></b><span style='mso-bidi-font-size:10.0pt;color:black'><o:p></o:p></span></p>

<p class=MsoSubtitle style='text-align:justify;text-justify:inter-ideograph'><span
style='mso-bidi-font-size:10.0pt;color:black'>BJT and MOSFET behavior at RF
frequencies, Modeling of the transistors and SPICE model, Noise performance and
limitations of devices, integrated parasitic elements at high frequencies and
their monolithic implementation </span><span style='mso-bidi-font-size:10.0pt'>.
(6<span style='color:black'> lectures)<o:p></o:p></span></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 4</span></b><span style='font-size:10.0pt'><o:p></o:p></span></p>

<p class=MsoSubtitle style='text-align:justify;text-justify:inter-ideograph'><b><span
style='mso-bidi-font-size:10.0pt;color:black'>RF Circuits Design [T1]: </span></b><span
style='mso-bidi-font-size:10.0pt;color:black'><o:p></o:p></span></p>

<p class=MsoSubtitle style='text-align:justify;text-justify:inter-ideograph'><span
style='mso-bidi-font-size:10.0pt;color:black'>Overview of RF Filter design,
Active RF components &amp; modeling, Matching and Biasing Networks. Basic
blocks in RF systems and their VLSI implementation, Low noise Amplifier design
in various technologies, Design of Mixers at GHz frequency range, Various
mixers- working and implementation.</span><span style='mso-bidi-font-size:10.0pt'>
(5<span style='color:black'> lectures)<o:p></o:p></span></span></p>

<p class=MsoSubtitle style='text-align:justify;text-justify:inter-ideograph'><span
style='mso-bidi-font-size:10.0pt;color:black'>Oscillators- Basic topologies VCO
and definition of phase noise, Noise power and trade off. Resonator VCO
designs, Quadrature and single sideband generators.</span><span
style='mso-bidi-font-size:10.0pt'> (4<span style='color:black'> lectures) <o:p></o:p></span></span></p>

<p class=MsoSubtitle style='text-align:justify;text-justify:inter-ideograph'><span
style='mso-bidi-font-size:10.0pt;color:black'>Radio frequency Synthesizers-
PLLS, Various RF synthesizer architectures and frequency dividers, Power
Amplifier design, Liberalization techniques, Design issues in integrated RF
filters.</span><span style='mso-bidi-font-size:10.0pt'> (5<span
style='color:black'> lectures)<o:p></o:p></span></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;mso-fareast-language:EN-US'><o:p>&nbsp;</o:p></span></p>

<h1 style='text-align:justify;text-justify:inter-ideograph'><b><u><span
style='font-size:10.0pt;color:black'>Text Book: <o:p></o:p></span></u></b></h1>

<p class=MsoNormal style='margin-left:21.15pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-21.15pt'><span style='font-size:10.0pt;color:black'>[T1]
Thomas H. Lee Design of CMOS RF Integrated Circuits </span><st1:place><st1:PlaceName><span
  style='font-size:10.0pt;color:black'>Cambridge</span></st1:PlaceName><span
 style='font-size:10.0pt;color:black'> </span><st1:PlaceType><span
  style='font-size:10.0pt;color:black'>University</span></st1:PlaceType></st1:place><span
style='font-size:10.0pt;color:black'> press 1998. <o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><u><span
style='font-size:10.0pt;color:black'>Reference Books: <o:p></o:p></span></u></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><u><span
style='font-size:10.0pt;color:black'><o:p><span style='text-decoration:none'>&nbsp;</span></o:p></span></u></b></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:20.9pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-20.9pt'><span style='font-size:10.0pt;color:black'>[R1] B. Razavi RF
Microelectronics PHI, 1998. <o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:20.9pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-20.9pt;line-height:12.0pt;mso-line-height-rule:exactly'><span
style='font-size:10.0pt;color:black'>[R2] R. Jacob Baker, H.W. Li, D.E. Boyce 
CMOS Circiut Design, layout and Simulation PHI,1998. <o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:20.9pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-20.9pt;line-height:12.0pt;mso-line-height-rule:exactly'><span
style='font-size:10.0pt'>[R3] Y.P. Tsividis Mixed Analog and Digital Devices
and Technology,<span style='mso-spacerun:yes'> </span>TMH 1996 <span
style='color:black'><o:p></o:p></span></span></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph'><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph'><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoBodyText style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Paper Code No : ITV - 713 <span style='mso-tab-count:
6'> </span><span
style='color:black'>L <span style='mso-tab-count:1'> </span>T<span
style='mso-tab-count:1'> </span>C</span><o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Paper : Cryptology and Crypto chip Design <span
style='mso-tab-count:3'> </span>4<span
style='mso-tab-count:1'> </span>0<span style='mso-tab-count:1'> </span>4</span></b><span
style='font-size:10.0pt'> <o:p></o:p></span></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=619
 style='width:6.45in;border-collapse:collapse;border:none;mso-border-alt:solid windowtext .5pt;
 mso-yfti-tbllook:480;mso-padding-alt:0in 5.4pt 0in 5.4pt;mso-border-insideh:
 .5pt solid windowtext;mso-border-insidev:.5pt solid windowtext'>
 <tr style='mso-yfti-irow:0;mso-yfti-lastrow:yes'>
  <td width=619 valign=top style='width:6.45in;border:solid windowtext 1.0pt;
  mso-border-alt:solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:
  10.0pt'>INSTRUCTIONS TO PAPER SETTERS:<span
  style='mso-spacerun:yes'>
  </span>Maximum Marks : 60<o:p></o:p></span></b></p>
  <ol style='margin-top:0in' start=1 type=1>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l19 level1 lfo31;tab-stops:list .5in;mso-layout-grid-align:
       none;text-autospace:none'><b><span style='font-size:10.0pt'>Question No.
       1 should be compulsory and cover the entire syllabus. This question
       should have objective or short answer type questions. It should be of 20
       marks.<o:p></o:p></span></b></li>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l19 level1 lfo31;tab-stops:list .5in;mso-layout-grid-align:
       none;text-autospace:none'><b><span style='font-size:10.0pt'>Apart from
       Question No. 1, rest of the paper shall consist of four units as per the
       syllabus. Every unit should have two questions. However, student may be
       asked to attempt only 1 question from each unit. Each question should be
       10 marks<o:p></o:p></span></b></li>
  </ol>
  </td>
 </tr>
</table>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Objective:</span></b><span
style='font-size:10.0pt'> The objective of the course consists is twofold:<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Understand the mathematical properties and techniques
for cryptography.<o:p></o:p></span></p>

<p class=MsoBodyText style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Understand the algorithms of cryptography and
estimate the strength of the cryptographic functions.<o:p></o:p></span></p>

<h2 style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></h2>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 1<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Basic
concepts [T1]: <o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Information system reviewed, LAN, MAN, WAN,
Information flow, Security mechanism in OS,, Targets: Hardware, Software, Data
communication procedures. (3<span style='color:black'> lectures)</span> <o:p></o:p></span></p>

<h1 style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Threats to
Security: <o:p></o:p></span></b></h1>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Physical security, Biometric systems, monitoring
controls, Data security, systems, security, Computer System security,
communication security. </span><span lang=FR style='font-size:10.0pt;
mso-ansi-language:FR'>(4<span style='color:black'> lectures)</span><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
lang=FR style='font-size:10.0pt;mso-ansi-language:FR'>Unit 2<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span lang=FR style='font-size:10.0pt;
mso-ansi-language:FR'>Encryptions Techniques[T1]: <o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
lang=FR style='font-size:10.0pt;mso-ansi-language:FR'>Conventional techniques,
Modern techniques, DES, DES chaining, Triple DES, RSA algorithm, Key
management. </span><span style='font-size:10.0pt'>(5<span style='color:black'>
lectures)</span><o:p></o:p></span></p>

<h1 style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Message
Authentication and Hash Algorithm: <o:p></o:p></span></b></h1>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Authentication requirements and functions secure Hash
Algorithm, NDS message digest algorithm, digital signatures, Directory
authentication service. (5<span style='color:black'> lectures)</span><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 3<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Firewalls
and Cyber laws[T1]: <o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Firewalls, Design Principles, Trusted systems, IT act
and cyber laws, Virtual private network. (4<span style='color:black'> lectures)</span><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Future
Threats to Network</span></b><span style='font-size:10.0pt'>: <o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Recent attacks on networks, Case study (3<span
style='color:black'> lectures)</span><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
lang=FR style='font-size:10.0pt;mso-ansi-language:FR'>Unit 4<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span lang=FR style='font-size:10.0pt;
mso-ansi-language:FR'>Applications[T1]: <o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
lang=FR style='font-size:10.0pt;mso-ansi-language:FR'>AES algorithm. </span><span
style='font-size:10.0pt'>Crypto chip design: Implementation of DES, IDEA AES
algorithm, Development of digital signature chip using RSA algorithm. (10<span
style='color:black'> lectures)</span><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><span style='mso-spacerun:yes'></span><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><u><span
style='font-size:10.0pt'>Text Books: <o:p></o:p></span></u></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>[T1] William Stalling Cryptography and Network
Security Pearson Education, 2005<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><u><span
style='font-size:10.0pt'>References: <o:p></o:p></span></u></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph'><span style='font-size:10.0pt'>[R1] Charels P. Pfleeger
Security in Computing Prentice Hall, 2006<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>[R2] Jeff Crume Inside Internet Security Addison
Wesley, 2000.<o:p></o:p></span></p>

</div>

<span style='font-size:10.0pt;font-family:"Times New Roman";mso-fareast-font-family:
Batang;mso-ansi-language:EN-US;mso-fareast-language:KO;mso-bidi-language:AR-SA'><br
clear=all style='page-break-before:auto;mso-break-type:section-break'>
</span>

<div class=Section14><span style='color:black'><br clear=all style='page-break-before:
always'>
</span>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Paper</span></b><span style='font-size:10.0pt'> <b>Code
No : ITV  715<span style='mso-tab-count:6'> </span>L
<span style='mso-tab-count:1'> </span>T<span style='mso-tab-count:
1'> </span>C<o:p></o:p></b></span></p>

<p class=MsoSubtitle style='text-align:justify;text-justify:inter-ideograph'><b><span
style='mso-bidi-font-size:10.0pt'>Paper : MEMS and IC Integration<span
style='mso-tab-count:5'> </span>4<span
style='mso-tab-count:1'> </span>0<span style='mso-tab-count:1'> </span>
4</span></b><span style='mso-bidi-font-size:10.0pt'> <o:p></o:p></span></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=619
 style='width:6.45in;border-collapse:collapse;border:none;mso-border-alt:solid windowtext .5pt;
 mso-yfti-tbllook:480;mso-padding-alt:0in 5.4pt 0in 5.4pt;mso-border-insideh:
 .5pt solid windowtext;mso-border-insidev:.5pt solid windowtext'>
 <tr style='mso-yfti-irow:0;mso-yfti-lastrow:yes'>
  <td width=619 valign=top style='width:6.45in;border:solid windowtext 1.0pt;
  mso-border-alt:solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:
  10.0pt'>INSTRUCTIONS TO PAPER SETTERS:<span
  style='mso-spacerun:yes'>
  </span>Maximum Marks : 60<o:p></o:p></span></b></p>
  <ol style='margin-top:0in' start=1 type=1>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l6 level1 lfo32;tab-stops:list .5in;mso-layout-grid-align:none;
       text-autospace:none'><b><span style='font-size:10.0pt'>Question No. 1
       should be compulsory and cover the entire syllabus. This question should
       have objective or short answer type questions. It should be of 20 marks.<o:p></o:p></span></b></li>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l6 level1 lfo32;tab-stops:list .5in;mso-layout-grid-align:none;
       text-autospace:none'><b><span style='font-size:10.0pt'>Apart from
       Question No. 1, rest of the paper shall consist of four units as per the
       syllabus. Every unit should have two questions. However, student may be
       asked to attempt only 1 question from each unit. Each question should be
       10 marks<o:p></o:p></span></b></li>
  </ol>
  </td>
 </tr>
</table>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='margin-left:58.5pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-58.5pt;mso-layout-grid-align:none;text-autospace:
none'><b style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Objective:</span></b><span
style='font-size:10.0pt'> Introduction to Micro-world. Basic IC and
micro-fabrication. Non IC-based micro machining. MEMS applications: micro
sensors &amp; micro actuators, micro system. Global activities around the
world.<b style='mso-bidi-font-weight:normal'><o:p></o:p></b></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<h2 style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></h2>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 1 [T1] [T2]<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Overview of CMOS process in IC fabrication, MEMS
system-level design methodology. </span><span lang=FR style='font-size:10.0pt;
mso-ansi-language:FR'>(6<span style='color:black'> lectures)</span><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
lang=FR style='font-size:10.0pt;mso-ansi-language:FR'><o:p>&nbsp;</o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
lang=FR style='font-size:10.0pt;mso-ansi-language:FR'>Unit 2 [T1] [T2]<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
lang=FR style='font-size:10.0pt;mso-ansi-language:FR'>Equivalent Circuit
representation of MEMS, signal-conditioning circuits, and sensor noise
calculation.<span style='mso-spacerun:yes'> </span>(10<span style='color:black'>
lectures)</span><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
lang=FR style='font-size:10.0pt;mso-ansi-language:FR'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
lang=FR style='font-size:10.0pt;mso-ansi-language:FR'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
lang=FR style='font-size:10.0pt;mso-ansi-language:FR'>Unit 3[T1] [T3] [T5]<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Pressure sensors with embedded
electronics(Analog/Mixed signal): Accelerometer with transducer, Gyroscope, RF
MEMS switch with electronics. (10<span style='color:black'> lectures)</span><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 4 [T1] [T3] [T5]<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Bolo meter design.<span style='mso-spacerun:yes'>
</span>RF MEMS, and Optical MEMS. (10<span style='color:black'> lectures)</span><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><u><span
style='font-size:10.0pt'>Text<span style='mso-spacerun:yes'> </span>Books:<o:p></o:p></span></u></b></p>

<p class=MsoNormal style='margin-left:23.85pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-23.85pt'><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='margin-left:23.85pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-23.85pt'><span style='font-size:10.0pt'>[T1]
Gregory T.A. Kovacs, Micromachined Transducers Sourecbook, The McGraw-Hill,
Inc. 1998 <span style='mso-bidi-font-weight:bold'><o:p></o:p></span></span></p>

<p class=MsoNormal style='margin-left:23.85pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-23.85pt'><span style='font-size:10.0pt'>[T2]
Stephen D. Senturia, Microsystem Design, Kluar Publishers, 2001 <o:p></o:p></span></p>

<p class=MsoNormal style='margin-left:23.85pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-23.85pt'><span style='font-size:10.0pt'>[T3] Nadim
Maluf, An Introduction to Microelectromechanical Systems Engineering, Artech
House, 2000. <o:p></o:p></span></p>

<p class=MsoNormal style='margin-left:23.85pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-23.85pt'><span style='font-size:10.0pt'>[T4] M.H.
Bao, Micro Mechanical Transducers, Volume 8, Handbook of Sensors and Actuators,
Elsevier, 2000. <o:p></o:p></span></p>

<p class=MsoNormal style='margin-left:23.85pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-23.85pt'><span style='font-size:10.0pt'>[T5] H. J.
De Los </span><st1:City><st1:place><span style='font-size:10.0pt'>Santos</span></st1:place></st1:City><span
style='font-size:10.0pt'>, Introduction to Microelectromechanical (MEM)
Microwave Systems, Artech, 1999. <o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><u><span
style='font-size:10.0pt'>Reference Books<o:p></o:p></span></u></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><u><span style='font-size:10.0pt'><o:p><span
 style='text-decoration:none'>&nbsp;</span></o:p></span></u></b></p>

<p class=MsoNormal style='margin-left:23.85pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-23.85pt'><span style='font-size:10.0pt'>[R1]
Masood Tabib-Azar, Microactuators, Kluwer, 1998. <o:p></o:p></span></p>

<p class=MsoNormal style='margin-left:23.85pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-23.85pt'><span style='font-size:10.0pt'>[R2]
Ljubisa Ristic, Editor, Sensor Technology and Devices, Artech House, 1994 <o:p></o:p></span></p>

<p class=MsoNormal style='margin-left:23.85pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-23.85pt'><span style='font-size:10.0pt'>[R3] D. S.
Ballantine, et. al., Acoustic Wave Sensors, Academic Press, 1997 <o:p></o:p></span></p>

<p class=MsoNormal style='margin-left:23.85pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-23.85pt'><span style='font-size:10.0pt'>[R4] James
M.Gere and Stephen P. Timoshenko, Mechanics of Materials, 2nd Edition,
Brooks/Cole Engineering Division, 1984 <o:p></o:p></span></p>

</div>

<span style='font-size:10.0pt;font-family:"Times New Roman";mso-fareast-font-family:
Batang;mso-ansi-language:EN-US;mso-fareast-language:KO;mso-bidi-language:AR-SA'><br
clear=all style='page-break-before:auto;mso-break-type:section-break'>
</span>

<div class=Section15>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'><span style='mso-spacerun:yes'></span><o:p></o:p></span></b></p>

<span lang=FR style='font-size:10.0pt;font-family:"Times New Roman";mso-fareast-font-family:
Batang;mso-ansi-language:FR;mso-fareast-language:KO;mso-bidi-language:AR-SA'><br
clear=all style='page-break-before:always'>
</span>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
lang=FR style='font-size:10.0pt;mso-ansi-language:FR'>Paper Code: ITV - 717 <span
style='mso-tab-count:6'> </span><span
style='color:black'>L <span style='mso-tab-count:1'> </span>T<span
style='mso-tab-count:1'> </span>C</span><o:p></o:p></span></b></p>

<p class=MsoSubtitle style='text-align:justify;text-justify:inter-ideograph'><b><span
style='mso-bidi-font-size:10.0pt'>Paper: Computer aided VLSI Design <span
style='mso-tab-count:1'> </span><span
style='mso-spacerun:yes'></span><span style='mso-tab-count:3'> </span>4<span
style='mso-tab-count:1'> </span>0<span style='mso-tab-count:1'> </span>4<o:p></o:p></span></b></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=619
 style='width:6.45in;border-collapse:collapse;border:none;mso-border-alt:solid windowtext .5pt;
 mso-yfti-tbllook:480;mso-padding-alt:0in 5.4pt 0in 5.4pt;mso-border-insideh:
 .5pt solid windowtext;mso-border-insidev:.5pt solid windowtext'>
 <tr style='mso-yfti-irow:0;mso-yfti-lastrow:yes'>
  <td width=619 valign=top style='width:6.45in;border:solid windowtext 1.0pt;
  mso-border-alt:solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:
  10.0pt'>INSTRUCTIONS TO PAPER SETTERS:<span
  style='mso-spacerun:yes'> </span><span
  style='mso-spacerun:yes'></span>Maximum
  Marks : 60<o:p></o:p></span></b></p>
  <ol style='margin-top:0in' start=1 type=1>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l20 level1 lfo33;tab-stops:list .5in;mso-layout-grid-align:
       none;text-autospace:none'><b><span style='font-size:10.0pt'>Question No.
       1 should be compulsory and cover the entire syllabus. This question
       should have objective or short answer type questions. It should be of 20
       marks.<o:p></o:p></span></b></li>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l20 level1 lfo33;tab-stops:list .5in;mso-layout-grid-align:
       none;text-autospace:none'><b><span style='font-size:10.0pt'>Apart from
       Question No. 1, rest of the paper shall consist of four units as per the
       syllabus. Every unit should have two questions. However, student may be
       asked to attempt only 1 question from each unit. Each question should be
       10 marks<o:p></o:p></span></b></li>
  </ol>
  </td>
 </tr>
</table>

<p class=MsoSubtitle style='text-align:justify;text-justify:inter-ideograph'><b><span
style='mso-bidi-font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:12.0pt;
margin-left:56.25pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-56.25pt'><b style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Objective:
</span></b><span style='font-size:10.0pt;mso-fareast-font-family:"Times New Roman"'>To
understand the principles of hierarchical design of digital VLSI systems. To
utilize CAD tools to explore design alternatives and enhance productivity. To
experience the above goals through practical homework assignments implementing
custom integrated circuits.</span><b style='mso-bidi-font-weight:normal'><span
style='font-size:10.0pt'><o:p></o:p></span></b></p>

<h2 style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 1</span></b><b style='mso-bidi-font-weight:normal'><span
style='font-size:10.0pt'> [T1]</span></b><span style='font-size:10.0pt'><o:p></o:p></span></h2>

<h1 style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Hardware description languages; Verifying behavior
prior to system construction simulation and logic verification; Logic Synthesis
PLA based synthesis and multilevel logic synthesis. (8<span style='color:black'>
lectures)</span><o:p></o:p></span></h1>

<h1 style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></h1>

<h1 style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 2 </span></b><b style='mso-bidi-font-weight:normal'><span
style='font-size:10.0pt'>[T1]<span style='mso-bidi-font-weight:bold'><o:p></o:p></span></span></b></h1>

<h1 style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><span style='mso-spacerun:yes'></span>Logic
optimization; Logic Simulation Compiled and event simulators; Relative
advantages and disadvantages; Layout Algorithms Circuit partitioning,
placement, and routing algorithms. (10<span style='color:black'> lectures)</span><o:p></o:p></span></h1>

<h1 style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></h1>

<h1 style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 3 </span></b><b style='mso-bidi-font-weight:normal'><span
style='font-size:10.0pt'>[T1]<span style='mso-bidi-font-weight:bold'><o:p></o:p></span></span></b></h1>

<h1 style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Design rule verification; Circuit Compaction; Circuit
extraction and post-layout simulation; Automatic Test Program Generation. (8<span
style='color:black'> lectures)</span><o:p></o:p></span></h1>

<h1 style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></h1>

<h1 style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Unit 4 </span></b><b style='mso-bidi-font-weight:normal'><span
style='font-size:10.0pt'>[T1]<span style='mso-bidi-font-weight:bold'><o:p></o:p></span></span></b></h1>

<h1 style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Combinational testing D-Algorithm and PODEM algorithm;
Scan-based testing of sequential circuits; Testability measures for circuits.
(8<span style='color:black'> lectures)</span> <o:p></o:p></span></h1>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><u><span
style='font-size:10.0pt'>Text Books:<span style='mso-spacerun:yes'> </span><o:p></o:p></span></u></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><u><span
style='font-size:10.0pt'><o:p><span style='text-decoration:none'>&nbsp;</span></o:p></span></u></b></p>

<p class=MsoNormal style='margin-left:.3in;text-align:justify;text-justify:
inter-ideograph;text-indent:-.3in'><span style='font-size:10.0pt'>[T1]
Algorithm and Data Structures for VLSI Design, Christophn Meinel &amp;
Throsten Theobold, 2002.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><span style='mso-spacerun:yes'></span><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><u><span
style='font-size:10.0pt'>Reference Books:<o:p></o:p></span></u></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><u><span
style='font-size:10.0pt'><o:p><span style='text-decoration:none'>&nbsp;</span></o:p></span></u></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>[R1] Evolutionary Algorithm for VLSI, Rolf
Drechsheler , <o:p></o:p></span></p>

</div>

<span style='font-size:10.0pt;font-family:"Times New Roman";mso-fareast-font-family:
Batang;mso-ansi-language:EN-US;mso-fareast-language:KO;mso-bidi-language:AR-SA'><br
clear=all style='page-break-before:auto;mso-break-type:section-break'>
</span>

<div class=Section16><span lang=FR style='font-size:10.0pt;mso-bidi-font-size:
12.0pt;font-family:"Times New Roman";mso-fareast-font-family:"Times New Roman";
mso-ansi-language:FR;mso-fareast-language:EN-US;mso-bidi-language:AR-SA'><br
clear=all style='page-break-before:always'>
</span>

<p class=MsoBodyTextIndent style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span lang=FR style='mso-ansi-language:
FR'>Paper Code: ITV - 719 <span style='mso-tab-count:6'> </span><span
style='color:black'>L <span style='mso-tab-count:1'> </span>T<span
style='mso-tab-count:1'> </span>C</span><o:p></o:p></span></b></p>

<p class=MsoSubtitle style='text-align:justify;text-justify:inter-ideograph'><b><span
style='mso-bidi-font-size:10.0pt'>Paper: Designing with AVR microcontroller <span
style='mso-tab-count:3'> </span>4<span
style='mso-tab-count:1'> </span>0<span style='mso-tab-count:1'> </span>4<o:p></o:p></span></b></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=619
 style='width:6.45in;border-collapse:collapse;border:none;mso-border-alt:solid windowtext .5pt;
 mso-yfti-tbllook:480;mso-padding-alt:0in 5.4pt 0in 5.4pt;mso-border-insideh:
 .5pt solid windowtext;mso-border-insidev:.5pt solid windowtext'>
 <tr style='mso-yfti-irow:0;mso-yfti-lastrow:yes'>
  <td width=619 valign=top style='width:6.45in;border:solid windowtext 1.0pt;
  mso-border-alt:solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:
  10.0pt'>INSTRUCTIONS TO PAPER SETTERS:<span
  style='mso-spacerun:yes'> </span><span
  style='mso-spacerun:yes'></span>Maximum Marks : 60<o:p></o:p></span></b></p>
  <ol style='margin-top:0in' start=3 type=1>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l20 level1 lfo33;tab-stops:list .5in;mso-layout-grid-align:
       none;text-autospace:none'><b><span style='font-size:10.0pt'>Question No.
       1 should be compulsory and cover the entire syllabus. This question
       should have objective or short answer type questions. It should be of 20
       marks.<o:p></o:p></span></b></li>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l20 level1 lfo33;tab-stops:list .5in;mso-layout-grid-align:
       none;text-autospace:none'><b><span style='font-size:10.0pt'>Apart from
       Question No. 1, rest of the paper shall consist of four units as per the
       syllabus. Every unit should have two questions. However, student may be
       asked to attempt only 1 question from each unit. Each question should be
       10 marks<o:p></o:p></span></b></li>
  </ol>
  </td>
 </tr>
</table>

</div>

<span style='font-size:10.0pt;font-family:"Times New Roman";mso-fareast-font-family:
Batang;mso-ansi-language:EN-US;mso-fareast-language:KO;mso-bidi-language:AR-SA'><br
clear=all style='page-break-before:auto;mso-break-type:section-break'>
</span>

<div class=Section17>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>UNIT  I<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Microcontroller architecture, The AVR RISC
Microcontroller Architecture: AVR family architecture, Register File, Memory
access and instruction Execution, I/O Memory, </span><st1:place><st1:PlaceName><span
  style='font-size:10.0pt'>I/O</span></st1:PlaceName><span style='font-size:
 10.0pt'> </span><st1:PlaceType><span style='font-size:10.0pt'>Ports</span></st1:PlaceType></st1:place><span
style='font-size:10.0pt'>.<o:p></o:p></span></p>

<p class=MsoNormal style='margin-left:5.0in;text-align:justify;text-justify:
inter-ideograph;text-indent:.5in'><span style='font-size:10.0pt'>&nbsp;<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>UNIT  II</span></b><span style='font-size:10.0pt'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>AVR Instruction Set: Program and data addressing
modes, Arithmetic &amp; Logic Instruction, Program Control Instruction, Data Transfer
Instruction<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>&nbsp;<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>AVR Hardware Design Issues: Power source, Operating
clock sources, Reset circuit<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>&nbsp;<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>UNIT  III</span></b><span style='font-size:10.0pt'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Hardware &amp; Software Interfacing with AVR: Lights
&amp; switches, Stack operation in AVR Processors, Implementing Combinational
Logic, Connecting the AVR to the PC serial port, Expanding I/O, Interfacing
analog to Digital converters and DAC, Interfacing with LED/LCD displays,
Stepper motor interface with AVR.<b> <span style='mso-tab-count:5'> </span></b><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>&nbsp;<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>UNIT  IV</span></b><span style='font-size:10.0pt'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Communication links for the AVR Processor: RS-232
Link, RS-422/423 link, SPI and microwave bus, IrDA Data link, CAN<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>&nbsp;<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>AVR System Development tool: Code assembler, Code
simulator, Evaluation boards, AVR emulator, Device Programmer<span
style='mso-tab-count:2'> </span><span
style='mso-tab-count:5'> </span><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>&nbsp;<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>TEXT BOOKS:<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>&nbsp;<o:p></o:p></span></p>

<p class=MsoNormal style='margin-left:.5in;text-align:justify;text-justify:
inter-ideograph;text-indent:-.5in'><span style='font-size:10.0pt'>1. <span
style='mso-tab-count:1'> </span>Dhananjay V. Gadre, Programming and
Customizing the AVR Microcontroller, TMH 2003<o:p></o:p></span></p>

<b><span lang=FR style='font-size:10.0pt;font-family:"Times New Roman";
mso-fareast-font-family:Batang;mso-ansi-language:FR;mso-fareast-language:KO;
mso-bidi-language:AR-SA'><br clear=all style='page-break-before:always'>
</span></b>

<p class=MsoNormal style='margin-bottom:5.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span lang=FR style='font-size:10.0pt;mso-ansi-language:
FR'>Paper Code: ITV 721<span style='mso-tab-count:6'> </span><span
style='color:black'>L <span style='mso-tab-count:1'> </span>T<span
style='mso-tab-count:1'> </span>C</span><o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Paper: Advanced Computational Methods<span
style='mso-tab-count:3'> </span>4<span
style='mso-tab-count:1'> </span>0<span style='mso-tab-count:1'> </span>4</span></b><span
style='font-size:10.0pt'> <o:p></o:p></span></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=619
 style='width:6.45in;border-collapse:collapse;border:none;mso-border-alt:solid windowtext .5pt;
 mso-yfti-tbllook:480;mso-padding-alt:0in 5.4pt 0in 5.4pt;mso-border-insideh:
 .5pt solid windowtext;mso-border-insidev:.5pt solid windowtext'>
 <tr style='mso-yfti-irow:0;mso-yfti-lastrow:yes'>
  <td width=619 valign=top style='width:6.45in;border:solid windowtext 1.0pt;
  mso-border-alt:solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:
  10.0pt'>INSTRUCTIONS TO PAPER SETTERS:<span
  style='mso-spacerun:yes'>
  </span>Maximum Marks : 60<o:p></o:p></span></b></p>
  <ol style='margin-top:0in' start=1 type=1>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l25 level1 lfo35;tab-stops:list .5in;mso-layout-grid-align:
       none;text-autospace:none'><b><span style='font-size:10.0pt'>Question No.
       1 should be compulsory and cover the entire syllabus. This question
       should have objective or short answer type questions. It should be of 20
       marks.<o:p></o:p></span></b></li>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l25 level1 lfo35;tab-stops:list .5in;mso-layout-grid-align:
       none;text-autospace:none'><b><span style='font-size:10.0pt'>Apart from
       Question No. 1, rest of the paper shall consist of four units as per the
       syllabus. Every unit should have two questions. However, student may be
       asked to attempt only 1 question from each unit. Each question should be
       10 marks<o:p></o:p></span></b></li>
  </ol>
  </td>
 </tr>
</table>

<h2 style='margin-left:62.1pt;text-align:justify;text-justify:inter-ideograph;
text-indent:-62.1pt'><b style='mso-bidi-font-weight:normal'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></h2>

<h2 style='margin-left:62.1pt;text-align:justify;text-justify:inter-ideograph;
text-indent:-62.1pt'><b style='mso-bidi-font-weight:normal'><span
style='font-size:10.0pt'>Objective: </span></b><span style='font-size:10.0pt'>Application
of advanced computational methods for solving nonlinear problems in VLSI
Design. Development and use of state-of-the-art mathematical and numerical
algorithms including high-performance computing to develop the CAD Tools for
design automation.<o:p></o:p></span></h2>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<h2 style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Unit 1<span
style='mso-tab-count:1'> </span><o:p></o:p></span></b></h2>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Solution of two or more nonlinear equations by
iterative methods (Picard and </span><st1:City><st1:place><span
  style='font-size:10.0pt'>Newton</span></st1:place></st1:City><span
style='font-size:10.0pt'>s methods) Spline interpolation, cubic splines,
Chebyshev polynomials, Minimax approximation. (10<span style='color:black'>
lectures)<span style='mso-tab-count:5'> </span></span><b
style='mso-bidi-font-weight:normal'>[T1]</b><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Unit 2<span
style='mso-tab-count:1'> </span></span></b><span style='font-size:10.0pt'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Eigen values and vectors of a real symmetric matrix 
Jacobi method. Eigen value problem for ordinary differential equations. (6 <span
style='color:black'>lectures)<span style='mso-tab-count:1'> </span></span><b
style='mso-bidi-font-weight:normal'>[T2]</b><o:p></o:p></span></p>

<p class=MsoBodyText style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoBodyText style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Numerical solution of a parabolic equation. Explicit
method, simple implicit method and Crank-Nicholson method. Stability. (6 <span
style='color:black'>lectures)<span style='mso-tab-count:1'> </span><span
style='mso-tab-count:1'> </span></span><b style='mso-bidi-font-weight:
normal'>[T3]</b><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Unit 3</span></b><span
style='font-size:10.0pt'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Numerical Solution of elliptic problems. Dirichlet and
Neumann problems (Cartesian and Polar coordinates), Numerical solution of
hyperbolic equations. Explicit method. Method of characteristics. Stability. (9
<span style='color:black'>lectures)<span style='mso-tab-count:3'> </span></span><b
style='mso-bidi-font-weight:normal'>[T4]</b><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Unit 4</span></b><span
style='font-size:10.0pt'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>The finite element method  Ritz, collocation and
Galerkin methods. Boundary value problems for ordinary differential equations.
Shape functions. Assembly of element equations. (9 <span style='color:black'>lectures)<span
style='mso-tab-count:5'> </span></span><b
style='mso-bidi-font-weight:normal'>[T4]</b><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><u><span
style='font-size:10.0pt'><o:p><span style='text-decoration:none'>&nbsp;</span></o:p></span></u></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><u><span
style='font-size:10.0pt'>Text Books: <o:p></o:p></span></u></b></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph'><span style='font-size:10.0pt'>[T1] Niyogi, P. Numerical
Analysis and Algorithms, TMH, 2003.<o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:22.5pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-22.5pt;mso-layout-grid-align:none;text-autospace:none'><span style='font-size:
10.0pt;color:black;mso-fareast-language:EN-US'>[T2] Curtis F. Gerald, Patrick
O. Wheatley, Applied Numerical Analysis, Pearson 7th Edition. <o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:22.5pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-22.5pt;mso-layout-grid-align:none;text-autospace:none'><span style='font-size:
10.0pt;color:black;mso-fareast-language:EN-US'>[T3] Brian Bradie, A Friendly
Introduction to Numericla Analysis Pearson. <o:p></o:p></span></p>

<p class=MsoNormal style='margin-left:22.5pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-22.5pt;mso-layout-grid-align:none;text-autospace:
none'><span style='font-size:10.0pt;color:black;mso-fareast-language:EN-US'>[T4]
Radhey S Gupta, Elements of Numerical Analysis, Macmillan <o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><u><span style='font-size:10.0pt'>Reference
Books: <o:p></o:p></span></u></b></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph'><span style='font-size:10.0pt'>[R1] Jain, M. K., Numerical
Solution of Differential Equations, Wiley Eastern Ltd. <o:p></o:p></span></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph'><span style='font-size:10.0pt'>[R2] Smith G. D. Numerical
Solution of Partial Differential Equation, </span><st1:City><st1:place><span
  style='font-size:10.0pt'>Oxford</span></st1:place></st1:City><span
style='font-size:10.0pt'>, 1965.<o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:27.0pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-27.0pt'><span style='font-size:10.0pt'>[R3] Chapra, S.C, Canale R P Numerical
Methods for Engineers 3<sup>rd</sup> Ed., McGraw-Hill 1998.<o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:27.0pt;text-align:justify;text-justify:inter-ideograph;text-indent:
-27.0pt'><span style='font-size:10.0pt'>[R4] Froberg, C. E., Introduction to
Numerical Analysis, Addison-Wesley Publishing Co.<o:p></o:p></span></p>

<p class=MsoNormal style='margin-left:27.0pt;text-align:justify;text-justify:
inter-ideograph;text-indent:-27.0pt'><span style='font-size:10.0pt'>[R5] Jain,
M. K., Iyengar, S.R.K., and Jain, R.K., Numerical Methods for Scientific and
Engineering Computations, New Age International (P) Ltd, Publishers.<o:p></o:p></span></p>

<b><span style='font-size:10.0pt;font-family:"Times New Roman";mso-fareast-font-family:
Batang;mso-ansi-language:EN-US;mso-fareast-language:KO;mso-bidi-language:AR-SA'><br
clear=all style='page-break-before:always'>
</span></b>

<p class=MsoNormal style='margin-bottom:5.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span lang=FR style='font-size:10.0pt;color:black;
mso-ansi-language:FR'>Paper Code: ITV - 723 <span style='mso-tab-count:6'> </span>L
<span style='mso-tab-count:1'> </span>T<span style='mso-tab-count:
1'> </span>C</span></b><span lang=FR style='font-size:10.0pt;
color:black;mso-ansi-language:FR'><o:p></o:p></span></p>

<p class=MsoSubtitle style='text-align:justify;text-justify:inter-ideograph'><b><span
style='mso-bidi-font-size:10.0pt;color:black'>Paper: Project Work <span
style='mso-tab-count:6'> </span>4<span
style='mso-tab-count:1'> </span>0<span style='mso-tab-count:1'> </span>4
<o:p></o:p></span></b></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;color:black'>The student will submit a synopsis at the
beginning of the semester for the approval to the school project committee in a
specified format. The student will have to present the progress of the work
through seminars and progress report. A report must be submitted to the school
for evaluation purpose at the end of the semester in a specified format. <o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;color:black'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='margin-bottom:5.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:5.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:5.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:5.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:5.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:5.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:5.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:5.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:5.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:5.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:5.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:5.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:5.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:5.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:5.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:5.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:5.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:5.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:5.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:5.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:5.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:5.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:5.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:5.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:5.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:5.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='margin-bottom:5.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<b><span lang=FR style='font-size:10.0pt;font-family:"Times New Roman";
mso-fareast-font-family:Batang;mso-ansi-language:FR;mso-fareast-language:KO;
mso-bidi-language:AR-SA'><br clear=all style='page-break-before:always'>
</span></b>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
lang=FR style='font-size:10.0pt;mso-ansi-language:FR'>Paper Code: ITR 727<span
style='mso-tab-count:6'> </span><span
style='color:black'>L <span style='mso-tab-count:1'> </span>T<span
style='mso-tab-count:1'> </span>C</span><o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Paper: </span></b><b><span lang=FR style='font-size:
10.0pt;mso-ansi-language:FR'>Digital Image Processing</span></b><b><span
style='font-size:10.0pt'><span style='mso-tab-count:5'> </span>4<span
style='mso-tab-count:1'> </span>0<span style='mso-tab-count:1'> </span>4</span></b><span
style='font-size:10.0pt'> <o:p></o:p></span></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=619
 style='width:6.45in;border-collapse:collapse;border:none;mso-border-alt:solid windowtext .5pt;
 mso-yfti-tbllook:480;mso-padding-alt:0in 5.4pt 0in 5.4pt;mso-border-insideh:
 .5pt solid windowtext;mso-border-insidev:.5pt solid windowtext'>
 <tr style='mso-yfti-irow:0;mso-yfti-lastrow:yes'>
  <td width=619 valign=top style='width:6.45in;border:solid windowtext 1.0pt;
  mso-border-alt:solid windowtext .5pt;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  mso-layout-grid-align:none;text-autospace:none'><b><span style='font-size:
  10.0pt'>INSTRUCTIONS TO PAPER SETTERS:<span
  style='mso-spacerun:yes'>
  </span>Maximum Marks : 60<o:p></o:p></span></b></p>
  <ol style='margin-top:0in' start=1 type=1>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l32 level1 lfo36;tab-stops:list .5in;mso-layout-grid-align:
       none;text-autospace:none'><b><span style='font-size:10.0pt'>Question No.
       1 should be compulsory and cover the entire syllabus. This question
       should have objective or short answer type questions. It should be of 20
       marks.<o:p></o:p></span></b></li>
   <li class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
       mso-list:l32 level1 lfo36;tab-stops:list .5in;mso-layout-grid-align:
       none;text-autospace:none'><b><span style='font-size:10.0pt'>Apart from
       Question No. 1, rest of the paper shall consist of four units as per the
       syllabus. Every unit should have two questions. However, student may be
       asked to attempt only 1 question from each unit. Each question should be
       10 marks<o:p></o:p></span></b></li>
  </ol>
  </td>
 </tr>
</table>

<h1 style='text-align:justify;text-justify:inter-ideograph;text-autospace:ideograph-numeric ideograph-other'><span
lang=FR style='font-size:10.0pt;mso-ansi-language:FR'><span style='mso-tab-count:
1'> </span><o:p></o:p></span></h1>

<p class=MsoNormal style='margin-left:.8in;text-align:justify;text-justify:
inter-ideograph;text-indent:-.8in'><b style='mso-bidi-font-weight:normal'><span
style='font-size:10.0pt'>Objective:</span></b><span style='font-size:10.0pt;
color:red'> </span><span style='font-size:10.0pt'>The aim of this course is to
provide students with a basic understanding of digital image processing
techniques. The material will emphasize the fundamentals of image acquisition,
representation, compression, and frequency and spatial domain transformations
and applications.<o:p></o:p></span></p>

<h2 style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></h2>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Unit 1<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Introduction
And Digital Image Fundamentals [T2]:<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>The origins of Digital Image Processing, Examples of
Fields that Use Digital Image Processing, Fundamentals Steps in Image
Processing, Elements of Digital Image Processing Systems, Image Sampling and
Quantization, Some basic relationships like Neighbors, Connectivity, Distance
Measures between pixels, Linear and Non Linear Operations. (6<span
style='color:black'> lectures)</span><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Unit 2<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Image
Enhancement in the Spatial Domain [T1]:<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Some basic Gray Level Transformations, Histogram
Processing, Enhancement Using Arithmetic and Logic operations, Basics of
Spatial Filters, Smoothening and Sharpening Spatial Filters, Combining Spatial
Enhancement Methods. Image Enhancement in the Frequency Domain.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>Introduction to Fourier Transform and the frequency
Domain, Smoothing and Sharpening Frequency Domain Filters, Homomorphic
Filtering. Image Restoration. (10<span style='color:black'> lectures)</span><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Unit 3 [T1] [T2]<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>A model of The Image Degradation / Restoration
Process, Noise Models, Restoration in the presence of Noise Only Spatial
Filtering, Periodic Noise Reduction by Frequency Domain Filtering, Linear
Position-Invariant Degradations, Estimation of Degradation Function, Inverse
filtering, Wiener filtering, Constrained Least Square Filtering, Geometric Mean
Filter, Geometric Transformations. (8<span style='color:black'> lectures)</span><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Unit 4<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Compression
[T1]:</span></b><span style='font-size:10.0pt'> Image Compression Coding,
Interpixel and Psycho visual Redundancy, Image Compression models, Elements of
Information Theory, Error free comparison, Lossy compression, Image compression
standards. (6<span style='color:black'> lectures)</span><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Image
Segmentation [T1]: </span></b><span style='font-size:10.0pt'>Detection of
Discontinuities, Edge linking and boundary detection, Thresholding, Region
Oriented Segmentation, Motion based segmentation.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b
style='mso-bidi-font-weight:normal'><span style='font-size:10.0pt'>Representation
and Description [T1]:</span></b><span style='font-size:10.0pt'>Representation,
Boundary Descriptors, Regional Descriptors, Use of Principal Components for
Description, Introduction to Morphology, Some basic Morphological
Algorithms.<span style='mso-spacerun:yes'> </span>Patterns and Pattern
Classes, Decision-Theoretic Methods, Structural Methods (10<span
style='color:black'> lectures)<o:p></o:p></span></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><u><span
style='font-size:10.0pt'>Text Books:<o:p></o:p></span></u></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><u><span
style='font-size:10.0pt'><o:p><span style='text-decoration:none'>&nbsp;</span></o:p></span></u></b></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-justify:inter-ideograph;text-indent:
-.3in'><span style='font-size:10.0pt'>[T1] Rafael C. Conzalez &amp; Richard E.
Woods, Digital Image Processing, 2<sup>nd</sup> edition, Pearson Education,
2004.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>[T2] A.K. Jain, Fundamental of Digital Image
Processing, PHI, 2003.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt;mso-bidi-font-weight:bold'><o:p>&nbsp;</o:p></span></p>

<p class=DefaultText style='text-align:justify;text-justify:inter-ideograph'><b><u><span
style='font-size:10.0pt'>Reference Books:<o:p></o:p></span></u></b></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify;text-justify:
inter-ideograph'><span style='font-size:10.0pt'>[R1] Rosefield Kak, Digital
Picture Processing, 1999.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
lang=PT-BR style='font-size:10.0pt;mso-ansi-language:PT-BR'>[R2] W.K. Pratt,
Digital Image Processing, 2000.<o:p></o:p></span></p>

<span lang=PT-BR style='font-size:10.0pt;font-family:"Times New Roman";
mso-fareast-font-family:Batang;mso-ansi-language:PT-BR;mso-fareast-language:
KO;mso-bidi-language:AR-SA'><br clear=all style='page-break-before:always'>
</span>

<p class=MsoNormal style='margin-bottom:5.0pt;text-align:justify;text-justify:
inter-ideograph'><b><span style='font-size:10.0pt'>Code No: ITV-751<span
style='mso-tab-count:7'> </span>L
<span style='mso-tab-count:1'> </span>P<span style='mso-tab-count:
1'> </span>C</span></b><span style='font-size:10.0pt;color:black'><o:p></o:p></span></p>

<h1 style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Lab: Based on following paper<span style='mso-tab-count:
6'> </span>2<span
style='mso-tab-count:1'> </span>2</span></b><span
style='font-size:10.0pt'> <o:p></o:p></span></h1>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>The experiments will be based on Algorithm for VLSI
Design Automation <o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Code No: ITV-753 <span style='mso-tab-count:7'> </span>L
<span style='mso-tab-count:1'> </span>P<span style='mso-tab-count:
1'> </span>C<o:p></o:p></span></b></p>

<h1 style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Lab: Based on Second Elective<span style='mso-tab-count:
6'> </span>2<span
style='mso-tab-count:1'> </span>2</span></b><span
style='font-size:10.0pt'> <o:p></o:p></span></h1>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>The experiments will be based on second elective <o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<h1 style='text-align:justify;text-justify:inter-ideograph'><b><span
lang=PT-BR style='font-size:10.0pt;mso-ansi-language:PT-BR'>Code No: ITV-755 <span
style='mso-tab-count:7'> </span>L
<span style='mso-tab-count:1'> </span>P<span style='mso-tab-count:
1'> </span>C<o:p></o:p></span></b></h1>

<p class=MsoBodyTextIndent style='margin-left:.5in;text-align:justify;
text-justify:inter-ideograph;text-indent:-.5in'><b><span lang=PT-BR
style='mso-bidi-font-size:10.0pt;mso-ansi-language:PT-BR'>Lab: Minor
Project<span style='mso-spacerun:yes'> </span><span style='mso-tab-count:9'> </span>10</span></b><span
lang=PT-BR style='mso-bidi-font-size:10.0pt;mso-ansi-language:PT-BR'> <o:p></o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
lang=PT-BR style='font-size:10.0pt;mso-ansi-language:PT-BR'><o:p>&nbsp;</o:p></span></p>

<p class=MsoBodyTextIndent style='text-align:justify;text-justify:inter-ideograph'><span
style='mso-bidi-font-size:10.0pt'>The student will submit a synopsis at the
beginning of the semester for the approval to the school project committee in a
specified format. The student will have to present the progress of the work
through seminars and progress report. A report must be submitted to the school
for evaluation purpose at the end of the semester in a specified format <o:p></o:p></span></p>

</div>

<span style='font-size:10.0pt;font-family:"Times New Roman";mso-fareast-font-family:
Batang;mso-ansi-language:EN-US;mso-fareast-language:KO;mso-bidi-language:AR-SA'><br
clear=all style='page-break-before:auto;mso-break-type:section-break'>
</span>

<div class=Section18><span style='color:black'><br clear=all style='page-break-before:
always'>
</span>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Code No: ITV-752 <span style='mso-tab-count:9'> </span>C<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Subject: Dissertation <span style='mso-tab-count:8'> </span>22</span></b><span
style='font-size:10.0pt'> <o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>The student will submit a synopsis at the beginning of
the semester for the approval from the school project committee in a specified
format. Synopsis must be submitted within a two weeks. The first defense, for
the dissertation work, should be held with in a one month. Dissertation Report
must be submitted in a specified format to the school for evaluation purpose. <o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Code No: ITV-754 <span style='mso-tab-count:4'> </span><span
style='mso-tab-count:5'> </span>C<o:p></o:p></span></b></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><b><span
style='font-size:10.0pt'>Subject: Seminar &amp; Progress Report<span
style='mso-tab-count:6'> </span>4</span></b><span
style='font-size:10.0pt'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'>The student will have to present the progress of the dissertation
work through seminars and progress reports at the interval of four weeks. <o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

<p class=Default style='text-align:justify;text-justify:inter-ideograph'><span
style='font-size:10.0pt'><o:p>&nbsp;</o:p></span></p>

</div>

</body>

</html>
