I 000058 55 1941          1266813431593 ComboArrayMulCell
(_unit VHDL (comboarraymulcell 0 28 (comboarraymulcell 0 41 ))
	(_version v41)
	(_time 1266813431608 2010.02.21 23:37:11)
	(_source (\./../../ece448lab3/multiplier/src/comboarraymulcell.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266813431578)
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal i0 ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal i1 ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal ci ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal co ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation l1 0 55 (_component FullAdder )
		(_port
			((i0)(sin))
			((i1)(tmp))
			((ci)(cin))
			((s)(sout))
			((co)(cout))
		)
	)
	(_object
		(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal am ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
		(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
		(_signal (_internal tmp ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_assignment (_simple)(_target(6))(_sensitivity(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
	(_model . ComboArrayMulCell 1 -1
	)
)
I 000061 55 1613          1266813431955 ComboArrayMulCellNoN
(_unit VHDL (comboarraymulcellnon 0 28 (comboarraymulcellnon 0 40 ))
	(_version v41)
	(_time 1266813431956 2010.02.21 23:37:11)
	(_source (\./../../ece448lab3/multiplier/src/comboarraymulcellnon.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266813431953)
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal i0 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal i1 ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal ci ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
				(_port (_internal co ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
			)
		)
	)
	(_instantiation l1 0 51 (_component FullAdder )
		(_port
			((i0)(x))
			((i1)(y))
			((ci)(cin))
			((s)(s))
			((co)(cout))
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
		(_port (_internal s ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
)
I 000061 55 5873          1266813431986 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266813431987 2010.02.21 23:37:11)
	(_source (\./../../ece448lab3/multiplier/src/comboarraymultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266813431984)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
		(comboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 74 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 75 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 0 77 (_component comboarraymulcell )
				(_port
					((sin)(sin_bus(_index 5(_index 6))))
					((am)(a(_index 7)))
					((cin)(c_arr(_index 8(_index 9))))
					((xn)(x(_index 10)))
					((sout)(s_arr(_index 11(_index 12))))
					((cout)(c_arr(_index 13(_index 14))))
				)
				(_use (_entity . comboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 75 (_architecture )))
				(_process
					(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(7(_index 15(_index 16))))(_sensitivity(6(_index 17(_index 18)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 74 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 75 (_scalar (_to (i 1)(c 19)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 89 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 0 89 (_architecture )))
			(_process
				(line__90(_architecture 3 0 90 (_assignment (_simple)(_target(2(_index 20)))(_sensitivity(6(_index 21(_index 22)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 93 (_for ~INTEGER~range~1~to~k-1~13 )
		(_instantiation C2 0 95 (_component comboarraymulcellnon )
			(_port
				((x)(s_arr(_index 23(_index 24))))
				((y)(y_bus(_index 25)))
				((cin)(c_arr(_index 26(_index 27))))
				((cout)(c_bus(_index 28)))
				((s)(p(_index 29)))
			)
			(_use (_entity . comboarraymulcellnon)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~13 0 93 (_architecture )))
			(_process
				(line__94(_architecture 4 0 94 (_assignment (_simple)(_target(5(_index 30)))(_sensitivity(4(_index 31))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
		(_port (_internal a ~std_logic_vector{k-1~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
		(_port (_internal x ~std_logic_vector{k-1~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
		(_port (_internal p ~std_logic_vector{k*2-1~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 36))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~133 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~133 ((_to (i 0)(c 38))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k-1~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal y_bus ~std_logic_vector{k-1~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 67 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 68 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 74 (_scalar (_to (i 0)(c 40)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 0 89 (_scalar (_to (i 1)(c 41)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 93 (_scalar (_to (i 1)(c 42)))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(6(0))))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(3(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 43 -1
	)
)
I 000056 55 1865          1266813432218 ComboMultiplier
(_unit VHDL (combomultiplier 0 29 (combomultiplier 0 40 ))
	(_version v41)
	(_time 1266813432219 2010.02.21 23:37:12)
	(_source (\./../../ece448lab3/multiplier/src/combomultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_entity
		(_time 1266813432203)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal A ~std_logic_vector{k-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal B ~std_logic_vector{k-1~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_port (_internal Z ~std_logic_vector{k*2-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k*2-1~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_signal (_internal temp ~std_logic_vector{k*2-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboMultiplier 5 -1
	)
)
I 000050 55 1200          1266813432342 FullAdder
(_unit VHDL (fulladder 0 28 (fulladder 0 40 ))
	(_version v41)
	(_time 1266813432343 2010.02.21 23:37:12)
	(_source (\./../../ece448lab3/multiplier/src/fulladder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266813432328)
	)
	(_object
		(_port (_internal i0 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal i1 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal ci ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
		(_port (_internal co ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__45(_architecture 1 0 45 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
	(_model . FullAdder 2 -1
	)
)
I 000061 55 1649          1266813432639 ComboArrayMulCellNoN
(_unit VHDL (comboarraymulcellnon 0 28 (comboarraymulcellnon 0 40 ))
	(_version v41)
	(_time 1266813432640 2010.02.21 23:37:12)
	(_source (\./../../ece448lab3/multiplier/src/comboarraymulcellnon.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266813431952)
	)
	(_component
		(fulladder
			(_object
				(_port (_internal i0 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal i1 ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal ci ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
				(_port (_internal co ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
			)
		)
	)
	(_instantiation l1 0 51 (_component fulladder )
		(_port
			((i0)(x))
			((i1)(y))
			((ci)(cin))
			((s)(s))
			((co)(cout))
		)
		(_use (_entity . fulladder)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
		(_port (_internal s ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
)
I 000058 55 1977          1266813432658 ComboArrayMulCell
(_unit VHDL (comboarraymulcell 0 28 (comboarraymulcell 0 41 ))
	(_version v41)
	(_time 1266813432659 2010.02.21 23:37:12)
	(_source (\./../../ece448lab3/multiplier/src/comboarraymulcell.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266813431577)
	)
	(_component
		(fulladder
			(_object
				(_port (_internal i0 ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal i1 ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal ci ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal co ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation l1 0 55 (_component fulladder )
		(_port
			((i0)(sin))
			((i1)(tmp))
			((ci)(cin))
			((s)(sout))
			((co)(cout))
		)
		(_use (_entity . fulladder)
		)
	)
	(_object
		(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal am ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
		(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
		(_signal (_internal tmp ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_assignment (_simple)(_target(6))(_sensitivity(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
	(_model . ComboArrayMulCell 1 -1
	)
)
I 000061 55 1649          1266813451067 ComboArrayMulCellNoN
(_unit VHDL (comboarraymulcellnon 0 28 (comboarraymulcellnon 0 40 ))
	(_version v41)
	(_time 1266813451068 2010.02.21 23:37:31)
	(_source (\./../../ece448lab3/multiplier/src/comboarraymulcellnon.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266813431952)
	)
	(_component
		(fulladder
			(_object
				(_port (_internal i0 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal i1 ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal ci ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
				(_port (_internal co ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
			)
		)
	)
	(_instantiation l1 0 51 (_component fulladder )
		(_port
			((i0)(x))
			((i1)(y))
			((ci)(cin))
			((s)(s))
			((co)(cout))
		)
		(_use (_entity . fulladder)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
		(_port (_internal s ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
)
I 000061 55 5873          1266813451096 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266813451097 2010.02.21 23:37:31)
	(_source (\./../../ece448lab3/multiplier/src/comboarraymultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266813431983)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
		(comboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 74 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 75 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 0 77 (_component comboarraymulcell )
				(_port
					((sin)(sin_bus(_index 5(_index 6))))
					((am)(a(_index 7)))
					((cin)(c_arr(_index 8(_index 9))))
					((xn)(x(_index 10)))
					((sout)(s_arr(_index 11(_index 12))))
					((cout)(c_arr(_index 13(_index 14))))
				)
				(_use (_entity . comboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 75 (_architecture )))
				(_process
					(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(7(_index 15(_index 16))))(_sensitivity(6(_index 17(_index 18)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 74 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 75 (_scalar (_to (i 1)(c 19)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 89 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 0 89 (_architecture )))
			(_process
				(line__90(_architecture 3 0 90 (_assignment (_simple)(_target(2(_index 20)))(_sensitivity(6(_index 21(_index 22)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 93 (_for ~INTEGER~range~1~to~k-1~13 )
		(_instantiation C2 0 95 (_component comboarraymulcellnon )
			(_port
				((x)(s_arr(_index 23(_index 24))))
				((y)(y_bus(_index 25)))
				((cin)(c_arr(_index 26(_index 27))))
				((cout)(c_bus(_index 28)))
				((s)(p(_index 29)))
			)
			(_use (_entity . comboarraymulcellnon)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~13 0 93 (_architecture )))
			(_process
				(line__94(_architecture 4 0 94 (_assignment (_simple)(_target(5(_index 30)))(_sensitivity(4(_index 31))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
		(_port (_internal a ~std_logic_vector{k-1~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
		(_port (_internal x ~std_logic_vector{k-1~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
		(_port (_internal p ~std_logic_vector{k*2-1~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 36))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~133 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~133 ((_to (i 0)(c 38))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k-1~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal y_bus ~std_logic_vector{k-1~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 67 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 68 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 74 (_scalar (_to (i 0)(c 40)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 0 89 (_scalar (_to (i 1)(c 41)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 93 (_scalar (_to (i 1)(c 42)))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(6(0))))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(3(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 43 -1
	)
)
I 000050 55 1200          1266813451208 FullAdder
(_unit VHDL (fulladder 0 28 (fulladder 0 40 ))
	(_version v41)
	(_time 1266813451220 2010.02.21 23:37:31)
	(_source (\./../../ece448lab3/multiplier/src/fulladder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266813432327)
	)
	(_object
		(_port (_internal i0 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal i1 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal ci ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
		(_port (_internal co ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__45(_architecture 1 0 45 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
	(_model . FullAdder 2 -1
	)
)
I 000056 55 1865          1266813451317 ComboMultiplier
(_unit VHDL (combomultiplier 0 29 (combomultiplier 0 40 ))
	(_version v41)
	(_time 1266813451318 2010.02.21 23:37:31)
	(_source (\./../../ece448lab3/multiplier/src/combomultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_entity
		(_time 1266813432202)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal A ~std_logic_vector{k-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal B ~std_logic_vector{k-1~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_port (_internal Z ~std_logic_vector{k*2-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k*2-1~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_signal (_internal temp ~std_logic_vector{k*2-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboMultiplier 5 -1
	)
)
I 000058 55 1977          1266813451440 ComboArrayMulCell
(_unit VHDL (comboarraymulcell 0 28 (comboarraymulcell 0 41 ))
	(_version v41)
	(_time 1266813451441 2010.02.21 23:37:31)
	(_source (\./../../ece448lab3/multiplier/src/comboarraymulcell.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266813431577)
	)
	(_component
		(fulladder
			(_object
				(_port (_internal i0 ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal i1 ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal ci ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal co ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation l1 0 55 (_component fulladder )
		(_port
			((i0)(sin))
			((i1)(tmp))
			((ci)(cin))
			((s)(sout))
			((co)(cout))
		)
		(_use (_entity . fulladder)
		)
	)
	(_object
		(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal am ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
		(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
		(_signal (_internal tmp ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_assignment (_simple)(_target(6))(_sensitivity(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
	(_model . ComboArrayMulCell 1 -1
	)
)
I 000061 55 5873          1266813451583 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266813451584 2010.02.21 23:37:31)
	(_source (\./../../ece448lab3/multiplier/src/comboarraymultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266813431983)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
		(comboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 74 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 75 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 0 77 (_component comboarraymulcell )
				(_port
					((sin)(sin_bus(_index 5(_index 6))))
					((am)(a(_index 7)))
					((cin)(c_arr(_index 8(_index 9))))
					((xn)(x(_index 10)))
					((sout)(s_arr(_index 11(_index 12))))
					((cout)(c_arr(_index 13(_index 14))))
				)
				(_use (_entity . comboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 75 (_architecture )))
				(_process
					(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(7(_index 15(_index 16))))(_sensitivity(6(_index 17(_index 18)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 74 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 75 (_scalar (_to (i 1)(c 19)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 89 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 0 89 (_architecture )))
			(_process
				(line__90(_architecture 3 0 90 (_assignment (_simple)(_target(2(_index 20)))(_sensitivity(6(_index 21(_index 22)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 93 (_for ~INTEGER~range~1~to~k-1~13 )
		(_instantiation C2 0 95 (_component comboarraymulcellnon )
			(_port
				((x)(s_arr(_index 23(_index 24))))
				((y)(y_bus(_index 25)))
				((cin)(c_arr(_index 26(_index 27))))
				((cout)(c_bus(_index 28)))
				((s)(p(_index 29)))
			)
			(_use (_entity . comboarraymulcellnon)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~13 0 93 (_architecture )))
			(_process
				(line__94(_architecture 4 0 94 (_assignment (_simple)(_target(5(_index 30)))(_sensitivity(4(_index 31))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
		(_port (_internal a ~std_logic_vector{k-1~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
		(_port (_internal x ~std_logic_vector{k-1~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
		(_port (_internal p ~std_logic_vector{k*2-1~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 36))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~133 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~133 ((_to (i 0)(c 38))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k-1~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal y_bus ~std_logic_vector{k-1~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 67 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 68 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 74 (_scalar (_to (i 0)(c 40)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 0 89 (_scalar (_to (i 1)(c 41)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 93 (_scalar (_to (i 1)(c 42)))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(6(0))))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(3(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 43 -1
	)
)
I 000061 55 1649          1266813451708 ComboArrayMulCellNoN
(_unit VHDL (comboarraymulcellnon 0 28 (comboarraymulcellnon 0 40 ))
	(_version v41)
	(_time 1266813451709 2010.02.21 23:37:31)
	(_source (\./../../ece448lab3/multiplier/src/comboarraymulcellnon.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266813431952)
	)
	(_component
		(fulladder
			(_object
				(_port (_internal i0 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal i1 ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal ci ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
				(_port (_internal co ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
			)
		)
	)
	(_instantiation l1 0 51 (_component fulladder )
		(_port
			((i0)(x))
			((i1)(y))
			((ci)(cin))
			((s)(s))
			((co)(cout))
		)
		(_use (_entity . fulladder)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
		(_port (_internal s ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
)
I 000056 55 2789          1266813748361 TB_ARCHITECTURE
(_unit VHDL (comboarraymultiplier_tb 0 6 (tb_architecture 0 12 ))
	(_version v41)
	(_time 1266813748362 2010.02.21 23:42:28)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266813748359)
	)
	(_component
		(comboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_type (_internal ~std_logic_vector{k-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
				(_port (_internal a ~std_logic_vector{k-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k-1~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal x ~std_logic_vector{k-1~downto~0}~132 0 22 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal p ~std_logic_vector{k*2-1~downto~0}~13 0 23 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component comboarraymultiplier )
		(_generic
			((k)((i 4)))
		)
		(_port
			((a)(a))
			((x)(x))
			((p)(p))
		)
		(_use (_entity . comboarraymultiplier)
			(_generic
				((k)((i 4)))
			)
			(_port
				((a)(a))
				((x)(x))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 9 \4\ (_entity ((i 4)))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 14 (_architecture ((i 4)))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_signal (_internal a ~std_logic_vector{k-1~downto~0}~134 0 27 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k-1~downto~0}~134 0 28 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2-1~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_signal (_internal p ~std_logic_vector{k*2-1~downto~0}~136 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0)))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_static
		(33686019 )
		(50528770 )
	)
	(_model . TB_ARCHITECTURE 7 -1
	)
)
I 000053 55 473 0 testbench_for_comboarraymultiplier
(_configuration VHDL (testbench_for_comboarraymultiplier 0 54 (comboarraymultiplier_tb))
	(_version v41)
	(_time 1266813748484 2010.02.21 23:42:28)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymultiplier comboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((p)(p))
				)
			)
		)
	)
)
I 000061 55 5988          1266815776392 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266815776393 2010.02.22 00:16:16)
	(_source (\./../../ece448lab3/multiplier/src/comboarraymultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266813431983)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
		(comboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 74 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 75 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 0 77 (_component comboarraymulcell )
				(_port
					((sin)(sin_bus(_index 6(_index 7))))
					((am)(a(_index 8)))
					((cin)(c_arr(_index 9(_index 10))))
					((xn)(x(_index 11)))
					((sout)(s_arr(_index 12(_index 13))))
					((cout)(c_arr(_index 14(_index 15))))
				)
				(_use (_entity . comboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 75 (_architecture )))
				(_process
					(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(7(_index 16(_index 17))))(_sensitivity(6(_index 18(_index 19)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 74 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 75 (_scalar (_to (i 1)(c 20)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 89 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 0 89 (_architecture )))
			(_process
				(line__90(_architecture 3 0 90 (_assignment (_simple)(_target(2(_index 21)))(_sensitivity(6(_index 22(_index 23)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 93 (_for ~INTEGER~range~1~to~k-1~13 )
		(_instantiation C2 0 95 (_component comboarraymulcellnon )
			(_port
				((x)(s_arr(_index 24(_index 25))))
				((y)(y_bus(_index 26)))
				((cin)(c_arr(_index 27(_index 28))))
				((cout)(c_bus(_index 29)))
				((s)(p(_index 30)))
			)
			(_use (_entity . comboarraymulcellnon)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~13 0 93 (_architecture )))
			(_process
				(line__94(_architecture 4 0 94 (_assignment (_simple)(_target(5(_index 31)))(_sensitivity(4(_index 32))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
		(_port (_internal a ~std_logic_vector{k-1~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
		(_port (_internal x ~std_logic_vector{k-1~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
		(_port (_internal p ~std_logic_vector{k*2-1~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 37))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~133 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~133 ((_to (i 0)(c 39))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k-1~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal y_bus ~std_logic_vector{k-1~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 67 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 68 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 74 (_scalar (_to (i 0)(c 41)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 0 89 (_scalar (_to (i 1)(c 42)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 93 (_scalar (_to (i 1)(c 43)))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(6(0))))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(3(0))))))
			(line__103(_architecture 5 0 103 (_assignment (_simple)(_target(2(_index 44)))(_sensitivity(4(_index 45))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 46 -1
	)
)
I 000056 55 2375          1266815995218 TB_ARCHITECTURE
(_unit VHDL (comboarraymulcell_tb 0 26 (tb_architecture 0 29 ))
	(_version v41)
	(_time 1266815995219 2010.02.22 00:19:55)
	(_source (\./src/TestBench/comboarraymulcell_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266815995203)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 55 (_component comboarraymulcell )
		(_port
			((sin)(sin))
			((am)(am))
			((cin)(cin))
			((xn)(xn))
			((sout)(sout))
			((cout)(cout))
		)
		(_use (_entity . comboarraymulcell)
		)
	)
	(_object
		(_signal (_internal sin ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
		(_signal (_internal am ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
		(_signal (_internal cin ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
		(_signal (_internal xn ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ))))
		(_signal (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
		(_signal (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_alias((sin)(_string \"1"\)))(_target(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((am)(_string \"1"\)))(_target(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((xn)(_string \"1"\)))(_target(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((cin)(_string \"0"\)))(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
	(_model . TB_ARCHITECTURE 4 -1
	)
)
I 000050 55 394 0 testbench_for_comboarraymulcell
(_configuration VHDL (testbench_for_comboarraymulcell 0 75 (comboarraymulcell_tb))
	(_version v41)
	(_time 1266816093595 2010.02.22 00:21:33)
	(_source (\./src/TestBench/comboarraymulcell_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymulcell comboarraymulcell
			)
		)
	)
)
I 000056 55 2448          1266816117531 TB_ARCHITECTURE
(_unit VHDL (comboarraymulcell_tb 0 26 (tb_architecture 0 29 ))
	(_version v41)
	(_time 1266816117532 2010.02.22 00:21:57)
	(_source (\./src/TestBench/comboarraymulcell_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266815995202)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 55 (_component comboarraymulcell )
		(_port
			((sin)(sin))
			((am)(am))
			((cin)(cin))
			((xn)(xn))
			((sout)(sout))
			((cout)(cout))
		)
		(_use (_entity . comboarraymulcell)
		)
	)
	(_object
		(_signal (_internal sin ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
		(_signal (_internal am ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
		(_signal (_internal cin ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
		(_signal (_internal xn ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ))))
		(_signal (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
		(_signal (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_alias((sin)(_string \"1"\)))(_target(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((am)(_string \"1"\)))(_target(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((xn)(_string \"1"\)))(_target(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((cin)(_string \"0"\)))(_target(2)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000050 55 394 0 testbench_for_comboarraymulcell
(_configuration VHDL (testbench_for_comboarraymulcell 0 74 (comboarraymulcell_tb))
	(_version v41)
	(_time 1266816117624 2010.02.22 00:21:57)
	(_source (\./src/TestBench/comboarraymulcell_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymulcell comboarraymulcell
			)
		)
	)
)
I 000056 55 2375          1266816143470 TB_ARCHITECTURE
(_unit VHDL (comboarraymulcell_tb 0 26 (tb_architecture 0 29 ))
	(_version v41)
	(_time 1266816143471 2010.02.22 00:22:23)
	(_source (\./src/TestBench/comboarraymulcell_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266815995202)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 55 (_component comboarraymulcell )
		(_port
			((sin)(sin))
			((am)(am))
			((cin)(cin))
			((xn)(xn))
			((sout)(sout))
			((cout)(cout))
		)
		(_use (_entity . comboarraymulcell)
		)
	)
	(_object
		(_signal (_internal sin ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
		(_signal (_internal am ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
		(_signal (_internal cin ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
		(_signal (_internal xn ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ))))
		(_signal (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
		(_signal (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_alias((sin)(_string \"1"\)))(_target(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((am)(_string \"1"\)))(_target(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((xn)(_string \"1"\)))(_target(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((cin)(_string \"1"\)))(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
	(_model . TB_ARCHITECTURE 4 -1
	)
)
I 000050 55 394 0 testbench_for_comboarraymulcell
(_configuration VHDL (testbench_for_comboarraymulcell 0 73 (comboarraymulcell_tb))
	(_version v41)
	(_time 1266816143562 2010.02.22 00:22:23)
	(_source (\./src/TestBench/comboarraymulcell_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymulcell comboarraymulcell
			)
		)
	)
)
V 000061 55 5988          1266833570112 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266833570143 2010.02.22 05:12:50)
	(_source (\./../../ece448lab3/multiplier/src/comboarraymultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266813431983)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
		(comboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 74 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 75 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 0 77 (_component comboarraymulcell )
				(_port
					((sin)(sin_bus(_index 6(_index 7))))
					((am)(a(_index 8)))
					((cin)(c_arr(_index 9(_index 10))))
					((xn)(x(_index 11)))
					((sout)(s_arr(_index 12(_index 13))))
					((cout)(c_arr(_index 14(_index 15))))
				)
				(_use (_entity . comboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 75 (_architecture )))
				(_process
					(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(7(_index 16(_index 17))))(_sensitivity(6(_index 18(_index 19)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 74 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 75 (_scalar (_to (i 1)(c 20)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 89 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 0 89 (_architecture )))
			(_process
				(line__90(_architecture 3 0 90 (_assignment (_simple)(_target(2(_index 21)))(_sensitivity(6(_index 22(_index 23)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 93 (_for ~INTEGER~range~1~to~k-1~13 )
		(_instantiation C2 0 95 (_component comboarraymulcellnon )
			(_port
				((x)(s_arr(_index 24(_index 25))))
				((y)(y_bus(_index 26)))
				((cin)(c_arr(_index 27(_index 28))))
				((cout)(c_bus(_index 29)))
				((s)(p(_index 30)))
			)
			(_use (_entity . comboarraymulcellnon)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~13 0 93 (_architecture )))
			(_process
				(line__94(_architecture 4 0 94 (_assignment (_simple)(_target(5(_index 31)))(_sensitivity(4(_index 32))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
		(_port (_internal a ~std_logic_vector{k-1~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
		(_port (_internal x ~std_logic_vector{k-1~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
		(_port (_internal p ~std_logic_vector{k*2-1~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 37))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~133 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~133 ((_to (i 0)(c 39))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k-1~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal y_bus ~std_logic_vector{k-1~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 67 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 68 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 74 (_scalar (_to (i 0)(c 41)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 0 89 (_scalar (_to (i 1)(c 42)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 93 (_scalar (_to (i 1)(c 43)))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(6(0))))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(3(0))))))
			(line__103(_architecture 5 0 103 (_assignment (_simple)(_target(2(_index 44)))(_sensitivity(4(_index 45))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 46 -1
	)
)
I 000061 55 5971          1266836057425 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266836057440 2010.02.22 05:54:17)
	(_source (\./../../ECE448Lab3/Multiplier/src/ComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266836057410)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
		(comboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 74 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 75 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 0 77 (_component comboarraymulcell )
				(_port
					((sin)(sin_bus(_index 6(_index 7))))
					((am)(a(_index 8)))
					((cin)(c_arr(_index 9(_index 10))))
					((xn)(x(_index 11)))
					((sout)(s_arr(_index 12(_index 13))))
					((cout)(c_arr(_index 14(_index 15))))
				)
				(_use (_entity . comboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 75 (_architecture )))
				(_process
					(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(7(_index 16(_index 17))))(_sensitivity(6(_index 18(_index 19)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 74 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 75 (_scalar (_to (i 1)(c 20)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 89 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 0 89 (_architecture )))
			(_process
				(line__90(_architecture 3 0 90 (_assignment (_simple)(_target(2(_index 21)))(_sensitivity(6(_index 22(_index 23)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 93 (_for ~INTEGER~range~1~to~k-1~13 )
		(_instantiation C2 0 95 (_component comboarraymulcellnon )
			(_port
				((x)(s_arr(_index 24(_index 25))))
				((y)(y_bus(_index 26)))
				((cin)(c_arr(_index 27(_index 28))))
				((cout)(c_bus(_index 29)))
				((s)(p(_index 30)))
			)
			(_use (_entity . comboarraymulcellnon)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~13 0 93 (_architecture )))
			(_process
				(line__94(_architecture 4 0 94 (_assignment (_simple)(_target(5(_index 31)))(_sensitivity(4(_index 32))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 1))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 37))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 39))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~133 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 1))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~1}~133 0 65 (_architecture (_uni ))))
		(_signal (_internal y_bus ~std_logic_vector{k~downto~1}~133 0 66 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 67 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 68 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 74 (_scalar (_to (i 0)(c 41)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 0 89 (_scalar (_to (i 1)(c 42)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 93 (_scalar (_to (i 1)(c 43)))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(6(0))))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(3(0))))))
			(line__103(_architecture 5 0 103 (_assignment (_simple)(_target(2(_index 44)))(_sensitivity(4(_index 45))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 46 -1
	)
)
I 000061 55 5971          1266836063146 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266836063147 2010.02.22 05:54:23)
	(_source (\./../../ECE448Lab3/Multiplier/src/ComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266836057409)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
		(comboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 74 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 75 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 0 77 (_component comboarraymulcell )
				(_port
					((sin)(sin_bus(_index 6(_index 7))))
					((am)(a(_index 8)))
					((cin)(c_arr(_index 9(_index 10))))
					((xn)(x(_index 11)))
					((sout)(s_arr(_index 12(_index 13))))
					((cout)(c_arr(_index 14(_index 15))))
				)
				(_use (_entity . comboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 75 (_architecture )))
				(_process
					(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(7(_index 16(_index 17))))(_sensitivity(6(_index 18(_index 19)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 74 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 75 (_scalar (_to (i 1)(c 20)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 89 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 0 89 (_architecture )))
			(_process
				(line__90(_architecture 3 0 90 (_assignment (_simple)(_target(2(_index 21)))(_sensitivity(6(_index 22(_index 23)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 93 (_for ~INTEGER~range~1~to~k-1~13 )
		(_instantiation C2 0 95 (_component comboarraymulcellnon )
			(_port
				((x)(s_arr(_index 24(_index 25))))
				((y)(y_bus(_index 26)))
				((cin)(c_arr(_index 27(_index 28))))
				((cout)(c_bus(_index 29)))
				((s)(p(_index 30)))
			)
			(_use (_entity . comboarraymulcellnon)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~13 0 93 (_architecture )))
			(_process
				(line__94(_architecture 4 0 94 (_assignment (_simple)(_target(5(_index 31)))(_sensitivity(4(_index 32))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 1))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 37))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 39))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~133 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 1))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~1}~133 0 65 (_architecture (_uni ))))
		(_signal (_internal y_bus ~std_logic_vector{k~downto~1}~133 0 66 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 67 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 68 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 74 (_scalar (_to (i 0)(c 41)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 0 89 (_scalar (_to (i 1)(c 42)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 93 (_scalar (_to (i 1)(c 43)))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(6(0))))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(3(0))))))
			(line__103(_architecture 5 0 103 (_assignment (_simple)(_target(2(_index 44)))(_sensitivity(4(_index 45))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 46 -1
	)
)
I 000061 55 5971          1266836106677 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266836106678 2010.02.22 05:55:06)
	(_source (\./../../ECE448Lab3/Multiplier/src/ComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266836057409)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
		(comboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 74 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 75 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 0 77 (_component comboarraymulcell )
				(_port
					((sin)(sin_bus(_index 6(_index 7))))
					((am)(a(_index 8)))
					((cin)(c_arr(_index 9(_index 10))))
					((xn)(x(_index 11)))
					((sout)(s_arr(_index 12(_index 13))))
					((cout)(c_arr(_index 14(_index 15))))
				)
				(_use (_entity . comboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 75 (_architecture )))
				(_process
					(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(7(_index 16(_index 17))))(_sensitivity(6(_index 18(_index 19)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 74 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 75 (_scalar (_to (i 1)(c 20)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 89 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 0 89 (_architecture )))
			(_process
				(line__90(_architecture 3 0 90 (_assignment (_simple)(_target(2(_index 21)))(_sensitivity(6(_index 22(_index 23)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 93 (_for ~INTEGER~range~1~to~k-1~13 )
		(_instantiation C2 0 95 (_component comboarraymulcellnon )
			(_port
				((x)(s_arr(_index 24(_index 25))))
				((y)(y_bus(_index 26)))
				((cin)(c_arr(_index 27(_index 28))))
				((cout)(c_bus(_index 29)))
				((s)(p(_index 30)))
			)
			(_use (_entity . comboarraymulcellnon)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~13 0 93 (_architecture )))
			(_process
				(line__94(_architecture 4 0 94 (_assignment (_simple)(_target(5(_index 31)))(_sensitivity(4(_index 32))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 1))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 37))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 39))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~133 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 1))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~1}~133 0 65 (_architecture (_uni ))))
		(_signal (_internal y_bus ~std_logic_vector{k~downto~1}~133 0 66 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 67 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 68 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 74 (_scalar (_to (i 0)(c 41)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 0 89 (_scalar (_to (i 1)(c 42)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 93 (_scalar (_to (i 1)(c 43)))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(6(0))))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(3(0))))))
			(line__103(_architecture 5 0 103 (_assignment (_simple)(_target(2(_index 44)))(_sensitivity(4(_index 45))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 46 -1
	)
)
I 000061 55 1649          1266836113740 ComboArrayMulCellNoN
(_unit VHDL (comboarraymulcellnon 0 28 (comboarraymulcellnon 0 40 ))
	(_version v41)
	(_time 1266836113741 2010.02.22 05:55:13)
	(_source (\./../../ece448lab3/multiplier/src/comboarraymulcellnon.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266813431952)
	)
	(_component
		(fulladder
			(_object
				(_port (_internal i0 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal i1 ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal ci ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
				(_port (_internal co ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
			)
		)
	)
	(_instantiation l1 0 51 (_component fulladder )
		(_port
			((i0)(x))
			((i1)(y))
			((ci)(cin))
			((s)(s))
			((co)(cout))
		)
		(_use (_entity . fulladder)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
		(_port (_internal s ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
)
I 000061 55 5971          1266836113771 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266836113772 2010.02.22 05:55:13)
	(_source (\./../../ECE448Lab3/Multiplier/src/ComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266836057409)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
		(comboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 74 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 75 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 0 77 (_component comboarraymulcell )
				(_port
					((sin)(sin_bus(_index 6(_index 7))))
					((am)(a(_index 8)))
					((cin)(c_arr(_index 9(_index 10))))
					((xn)(x(_index 11)))
					((sout)(s_arr(_index 12(_index 13))))
					((cout)(c_arr(_index 14(_index 15))))
				)
				(_use (_entity . comboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 75 (_architecture )))
				(_process
					(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(7(_index 16(_index 17))))(_sensitivity(6(_index 18(_index 19)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 74 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 75 (_scalar (_to (i 1)(c 20)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 89 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 0 89 (_architecture )))
			(_process
				(line__90(_architecture 3 0 90 (_assignment (_simple)(_target(2(_index 21)))(_sensitivity(6(_index 22(_index 23)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 93 (_for ~INTEGER~range~1~to~k-1~13 )
		(_instantiation C2 0 95 (_component comboarraymulcellnon )
			(_port
				((x)(s_arr(_index 24(_index 25))))
				((y)(y_bus(_index 26)))
				((cin)(c_arr(_index 27(_index 28))))
				((cout)(c_bus(_index 29)))
				((s)(p(_index 30)))
			)
			(_use (_entity . comboarraymulcellnon)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~13 0 93 (_architecture )))
			(_process
				(line__94(_architecture 4 0 94 (_assignment (_simple)(_target(5(_index 31)))(_sensitivity(4(_index 32))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 1))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 37))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 39))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~133 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 1))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~1}~133 0 65 (_architecture (_uni ))))
		(_signal (_internal y_bus ~std_logic_vector{k~downto~1}~133 0 66 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 67 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 68 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 74 (_scalar (_to (i 0)(c 41)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 0 89 (_scalar (_to (i 1)(c 42)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 93 (_scalar (_to (i 1)(c 43)))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(6(0))))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(3(0))))))
			(line__103(_architecture 5 0 103 (_assignment (_simple)(_target(2(_index 44)))(_sensitivity(4(_index 45))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 46 -1
	)
)
I 000050 55 1200          1266836113910 FullAdder
(_unit VHDL (fulladder 0 28 (fulladder 0 40 ))
	(_version v41)
	(_time 1266836113911 2010.02.22 05:55:13)
	(_source (\./../../ece448lab3/multiplier/src/fulladder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266813432327)
	)
	(_object
		(_port (_internal i0 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal i1 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal ci ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
		(_port (_internal co ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__45(_architecture 1 0 45 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
	(_model . FullAdder 2 -1
	)
)
I 000056 55 1865          1266836114021 ComboMultiplier
(_unit VHDL (combomultiplier 0 29 (combomultiplier 0 40 ))
	(_version v41)
	(_time 1266836114022 2010.02.22 05:55:14)
	(_source (\./../../ece448lab3/multiplier/src/combomultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_entity
		(_time 1266813432202)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal A ~std_logic_vector{k-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal B ~std_logic_vector{k-1~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_port (_internal Z ~std_logic_vector{k*2-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k*2-1~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_signal (_internal temp ~std_logic_vector{k*2-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboMultiplier 5 -1
	)
)
I 000058 55 1977          1266836114130 ComboArrayMulCell
(_unit VHDL (comboarraymulcell 0 28 (comboarraymulcell 0 41 ))
	(_version v41)
	(_time 1266836114143 2010.02.22 05:55:14)
	(_source (\./../../ece448lab3/multiplier/src/comboarraymulcell.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266813431577)
	)
	(_component
		(fulladder
			(_object
				(_port (_internal i0 ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal i1 ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal ci ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal co ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation l1 0 55 (_component fulladder )
		(_port
			((i0)(sin))
			((i1)(tmp))
			((ci)(cin))
			((s)(sout))
			((co)(cout))
		)
		(_use (_entity . fulladder)
		)
	)
	(_object
		(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal am ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
		(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
		(_signal (_internal tmp ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_assignment (_simple)(_target(6))(_sensitivity(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
	(_model . ComboArrayMulCell 1 -1
	)
)
I 000056 55 2789          1266836114240 TB_ARCHITECTURE
(_unit VHDL (comboarraymultiplier_tb 0 6 (tb_architecture 0 12 ))
	(_version v41)
	(_time 1266836114252 2010.02.22 05:55:14)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266813748358)
	)
	(_component
		(comboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_type (_internal ~std_logic_vector{k-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
				(_port (_internal a ~std_logic_vector{k-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k-1~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal x ~std_logic_vector{k-1~downto~0}~132 0 22 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal p ~std_logic_vector{k*2-1~downto~0}~13 0 23 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component comboarraymultiplier )
		(_generic
			((k)((i 4)))
		)
		(_port
			((a)(a))
			((x)(x))
			((p)(p))
		)
		(_use (_entity . comboarraymultiplier)
			(_generic
				((k)((i 4)))
			)
			(_port
				((a)(a))
				((x)(x))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 9 \4\ (_entity ((i 4)))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 14 (_architecture ((i 4)))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_signal (_internal a ~std_logic_vector{k-1~downto~0}~134 0 27 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k-1~downto~0}~134 0 28 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2-1~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_signal (_internal p ~std_logic_vector{k*2-1~downto~0}~136 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0)))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_static
		(33686019 )
		(50528770 )
	)
	(_model . TB_ARCHITECTURE 7 -1
	)
)
I 000053 55 473 0 testbench_for_comboarraymultiplier
(_configuration VHDL (testbench_for_comboarraymultiplier 0 54 (comboarraymultiplier_tb))
	(_version v41)
	(_time 1266836114347 2010.02.22 05:55:14)
	(_source (\./src/testbench/comboarraymultiplier_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymultiplier comboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((p)(p))
				)
			)
		)
	)
)
I 000056 55 2375          1266836114396 TB_ARCHITECTURE
(_unit VHDL (comboarraymulcell_tb 0 26 (tb_architecture 0 29 ))
	(_version v41)
	(_time 1266836114397 2010.02.22 05:55:14)
	(_source (\./src/TestBench/comboarraymulcell_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266815995202)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 55 (_component comboarraymulcell )
		(_port
			((sin)(sin))
			((am)(am))
			((cin)(cin))
			((xn)(xn))
			((sout)(sout))
			((cout)(cout))
		)
		(_use (_entity . comboarraymulcell)
		)
	)
	(_object
		(_signal (_internal sin ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
		(_signal (_internal am ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
		(_signal (_internal cin ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
		(_signal (_internal xn ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ))))
		(_signal (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
		(_signal (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_alias((sin)(_string \"1"\)))(_target(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((am)(_string \"1"\)))(_target(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((xn)(_string \"1"\)))(_target(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((cin)(_string \"1"\)))(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
	(_model . TB_ARCHITECTURE 4 -1
	)
)
I 000050 55 394 0 testbench_for_comboarraymulcell
(_configuration VHDL (testbench_for_comboarraymulcell 0 73 (comboarraymulcell_tb))
	(_version v41)
	(_time 1266836114488 2010.02.22 05:55:14)
	(_source (\./src/testbench/comboarraymulcell_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymulcell comboarraymulcell
			)
		)
	)
)
I 000061 55 4686          1266836233847 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266836233848 2010.02.22 05:57:13)
	(_source (\./../../ECE448Lab3/Multiplier/src/ComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266836057409)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 74 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 75 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 0 77 (_component comboarraymulcell )
				(_port
					((sin)(sin_bus(_index 4(_index 5))))
					((am)(a(_index 6)))
					((cin)(c_arr(_index 7(_index 8))))
					((xn)(x(_index 9)))
					((sout)(s_arr(_index 10(_index 11))))
					((cout)(c_arr(_index 12(_index 13))))
				)
				(_use (_entity . comboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 75 (_architecture )))
				(_process
					(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(7(_index 14(_index 15))))(_sensitivity(6(_index 16(_index 17)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 74 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 75 (_scalar (_to (i 1)(c 18)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 89 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 0 89 (_architecture )))
			(_process
				(line__90(_architecture 3 0 90 (_assignment (_simple)(_target(2(_index 19)))(_sensitivity(6(_index 20(_index 21)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 1))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 26))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 28))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~133 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 1))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~1}~133 0 65 (_architecture (_uni ))))
		(_signal (_internal y_bus ~std_logic_vector{k~downto~1}~133 0 66 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 67 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 68 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 74 (_scalar (_to (i 0)(c 30)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 0 89 (_scalar (_to (i 1)(c 31)))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(6(0))))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(3(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 32 -1
	)
)
I 000061 55 5971          1266836581927 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266836581928 2010.02.22 06:03:01)
	(_source (\./../../ECE448Lab3/Multiplier/src/ComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266836057409)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
		(comboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 74 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 75 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 0 77 (_component comboarraymulcell )
				(_port
					((sin)(sin_bus(_index 6(_index 7))))
					((am)(a(_index 8)))
					((cin)(c_arr(_index 9(_index 10))))
					((xn)(x(_index 11)))
					((sout)(s_arr(_index 12(_index 13))))
					((cout)(c_arr(_index 14(_index 15))))
				)
				(_use (_entity . comboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 75 (_architecture )))
				(_process
					(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(7(_index 16(_index 17))))(_sensitivity(6(_index 18(_index 19)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 74 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 75 (_scalar (_to (i 1)(c 20)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 89 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 0 89 (_architecture )))
			(_process
				(line__90(_architecture 3 0 90 (_assignment (_simple)(_target(2(_index 21)))(_sensitivity(6(_index 22(_index 23)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 93 (_for ~INTEGER~range~1~to~k-1~13 )
		(_instantiation C2 0 95 (_component comboarraymulcellnon )
			(_port
				((x)(s_arr(_index 24(_index 25))))
				((y)(y_bus(_index 26)))
				((cin)(c_arr(_index 27(_index 28))))
				((cout)(c_bus(_index 29)))
				((s)(p(_index 30)))
			)
			(_use (_entity . comboarraymulcellnon)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~13 0 93 (_architecture )))
			(_process
				(line__94(_architecture 4 0 94 (_assignment (_simple)(_target(5(_index 31)))(_sensitivity(4(_index 32))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 1))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 37))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 39))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~133 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 1))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~1}~133 0 65 (_architecture (_uni ))))
		(_signal (_internal y_bus ~std_logic_vector{k~downto~1}~133 0 66 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 67 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 68 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 74 (_scalar (_to (i 0)(c 41)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 0 89 (_scalar (_to (i 1)(c 42)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 93 (_scalar (_to (i 1)(c 43)))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(6(0))))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(3(0))))))
			(line__103(_architecture 5 0 103 (_assignment (_simple)(_target(2(_index 44)))(_sensitivity(4(_index 45))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 46 -1
	)
)
I 000061 55 5676          1266894003912 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266894003913 2010.02.22 22:00:03)
	(_source (\./../../ECE448Lab3/Multiplier/src/ComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266836057409)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
		(comboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 74 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 75 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 0 77 (_component comboarraymulcell )
				(_port
					((sin)(s_arr(_index 4(_index 5))))
					((am)(a(_index 6)))
					((cin)(c_arr(_index 7(_index 8))))
					((xn)(x(_index 9)))
					((sout)(s_arr(_index 10(_index 11))))
					((cout)(c_arr(_index 12(_index 13))))
				)
				(_use (_entity . comboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 75 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 74 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 75 (_scalar (_to (i 1)(c 14)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 89 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 0 89 (_architecture )))
			(_process
				(line__90(_architecture 2 0 90 (_assignment (_simple)(_target(2(_index 15)))(_sensitivity(6(_index 16(_index 17)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 93 (_for ~INTEGER~range~1~to~k-1~13 )
		(_instantiation C2 0 95 (_component comboarraymulcellnon )
			(_port
				((x)(s_arr(_index 18(_index 19))))
				((y)(c_bus(_index 20)))
				((cin)(c_arr(_index 21(_index 22))))
				((cout)(c_bus(_index 23)))
				((s)(p(_index 24)))
			)
			(_use (_entity . comboarraymulcellnon)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~13 0 93 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 1))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 29))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 31))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~133 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~133 0 65 (_architecture (_uni ))))
		(_signal (_internal y_bus ~std_logic_vector{k~downto~0}~133 0 66 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 67 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 68 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 74 (_scalar (_to (i 0)(c 33)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 0 89 (_scalar (_to (i 1)(c 34)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 93 (_scalar (_to (i 1)(c 35)))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(6(0))))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(3(0))))))
			(line__103(_architecture 3 0 103 (_assignment (_simple)(_target(2(_index 36)))(_sensitivity(4(_index 37))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 38 -1
	)
)
I 000061 55 5753          1266894077365 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266894077366 2010.02.22 22:01:17)
	(_source (\./../../ECE448Lab3/Multiplier/src/ComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266836057409)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
		(comboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 74 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 75 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 0 77 (_component comboarraymulcell )
				(_port
					((sin)(s_arr(_index 5(_index 6))))
					((am)(a(_index 7)))
					((cin)(c_arr(_index 8(_index 9))))
					((xn)(x(_index 10)))
					((sout)(s_arr(_index 11(_index 12))))
					((cout)(c_arr(_index 13(_index 14))))
				)
				(_use (_entity . comboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 75 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 74 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 75 (_scalar (_to (i 1)(c 15)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 89 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 0 89 (_architecture )))
			(_process
				(line__90(_architecture 2 0 90 (_assignment (_simple)(_target(2(_index 16)))(_sensitivity(6(_index 17(_index 18)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 94 (_for ~INTEGER~range~1~to~k-1~13 )
		(_instantiation C2 0 96 (_component comboarraymulcellnon )
			(_port
				((x)(s_arr(_index 19(_index 20))))
				((y)(c_bus(_index 21)))
				((cin)(c_arr(_index 22(_index 23))))
				((cout)(c_bus(_index 24)))
				((s)(p(_index 25)))
			)
			(_use (_entity . comboarraymulcellnon)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~13 0 94 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 1))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 30))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 32))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~133 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~133 0 65 (_architecture (_uni ))))
		(_signal (_internal y_bus ~std_logic_vector{k~downto~0}~133 0 66 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 67 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 68 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 74 (_scalar (_to (i 0)(c 34)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 0 89 (_scalar (_to (i 1)(c 35)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 94 (_scalar (_to (i 1)(c 36)))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(6(0))))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(3(0))))))
			(line__93(_architecture 3 0 93 (_assignment (_simple)(_target(4(1))))))
			(line__104(_architecture 4 0 104 (_assignment (_simple)(_target(2(_index 37)))(_sensitivity(4(_index 38))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 39 -1
	)
)
I 000061 55 5753          1266894128474 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266894128475 2010.02.22 22:02:08)
	(_source (\./../../ECE448Lab3/Multiplier/src/ComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266836057409)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
		(comboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 74 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 75 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 0 77 (_component comboarraymulcell )
				(_port
					((sin)(s_arr(_index 5(_index 6))))
					((am)(a(_index 7)))
					((cin)(c_arr(_index 8(_index 9))))
					((xn)(x(_index 10)))
					((sout)(s_arr(_index 11(_index 12))))
					((cout)(c_arr(_index 13(_index 14))))
				)
				(_use (_entity . comboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 75 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 74 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 75 (_scalar (_to (i 1)(c 15)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 89 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 0 89 (_architecture )))
			(_process
				(line__90(_architecture 2 0 90 (_assignment (_simple)(_target(2(_index 16)))(_sensitivity(6(_index 17(_index 18)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 94 (_for ~INTEGER~range~1~to~k-1~13 )
		(_instantiation C2 0 96 (_component comboarraymulcellnon )
			(_port
				((x)(s_arr(_index 19(_index 20))))
				((y)(c_bus(_index 21)))
				((cin)(c_arr(_index 22(_index 23))))
				((cout)(c_bus(_index 24)))
				((s)(p(_index 25)))
			)
			(_use (_entity . comboarraymulcellnon)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~13 0 94 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 1))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 30))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 32))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~133 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~133 0 65 (_architecture (_uni ))))
		(_signal (_internal y_bus ~std_logic_vector{k~downto~0}~133 0 66 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 67 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 68 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 74 (_scalar (_to (i 0)(c 34)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 0 89 (_scalar (_to (i 1)(c 35)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 94 (_scalar (_to (i 1)(c 36)))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(6(0))))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(3(0))))))
			(line__93(_architecture 3 0 93 (_assignment (_simple)(_target(4(0))))))
			(line__104(_architecture 4 0 104 (_assignment (_simple)(_target(2(_index 37)))(_sensitivity(4(_index 38))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 39 -1
	)
)
I 000061 55 5599          1266894255302 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266894255303 2010.02.22 22:04:15)
	(_source (\./../../ECE448Lab3/Multiplier/src/ComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266836057409)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
		(comboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 74 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 75 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 0 77 (_component comboarraymulcell )
				(_port
					((sin)(s_arr(_index 3(_index 4))))
					((am)(a(_index 5)))
					((cin)(c_arr(_index 6(_index 7))))
					((xn)(x(_index 8)))
					((sout)(s_arr(_index 9(_index 10))))
					((cout)(c_arr(_index 11(_index 12))))
				)
				(_use (_entity . comboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 75 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 74 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 75 (_scalar (_to (i 1)(c 13)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 89 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 0 89 (_architecture )))
			(_process
				(line__90(_architecture 0 0 90 (_assignment (_simple)(_target(2(_index 14)))(_sensitivity(6(_index 15(_index 16)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 94 (_for ~INTEGER~range~1~to~k-1~13 )
		(_instantiation C2 0 96 (_component comboarraymulcellnon )
			(_port
				((x)(s_arr(_index 17(_index 18))))
				((y)(c_bus(_index 19)))
				((cin)(c_arr(_index 20(_index 21))))
				((cout)(c_bus(_index 22)))
				((s)(p(_index 23)))
			)
			(_use (_entity . comboarraymulcellnon)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~13 0 94 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 1))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 28))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 30))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~133 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~133 0 65 (_architecture (_uni ))))
		(_signal (_internal y_bus ~std_logic_vector{k~downto~0}~133 0 66 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 67 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 68 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 74 (_scalar (_to (i 0)(c 32)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 0 89 (_scalar (_to (i 1)(c 33)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 94 (_scalar (_to (i 1)(c 34)))))
		(_process
			(line__93(_architecture 1 0 93 (_assignment (_simple)(_target(4(0))))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(2(_index 35)))(_sensitivity(4(_index 36))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 37 -1
	)
)
I 000061 55 5599          1266894365209 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266894365210 2010.02.22 22:06:05)
	(_source (\./../../ECE448Lab3/Multiplier/src/ComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266836057409)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
		(comboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 74 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 75 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 0 77 (_component comboarraymulcell )
				(_port
					((sin)(s_arr(_index 3(_index 4))))
					((am)(a(_index 5)))
					((cin)(c_arr(_index 6(_index 7))))
					((xn)(x(_index 8)))
					((sout)(s_arr(_index 9(_index 10))))
					((cout)(c_arr(_index 11(_index 12))))
				)
				(_use (_entity . comboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 75 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 74 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 75 (_scalar (_to (i 1)(c 13)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 89 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 0 89 (_architecture )))
			(_process
				(line__90(_architecture 0 0 90 (_assignment (_simple)(_target(2(_index 14)))(_sensitivity(6(_index 15(_index 16)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 94 (_for ~INTEGER~range~1~to~k-1~13 )
		(_instantiation C2 0 96 (_component comboarraymulcellnon )
			(_port
				((x)(s_arr(_index 17(_index 18))))
				((y)(c_bus(_index 19)))
				((cin)(c_arr(_index 20(_index 21))))
				((cout)(c_bus(_index 22)))
				((s)(p(_index 23)))
			)
			(_use (_entity . comboarraymulcellnon)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~13 0 94 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 1))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 28))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 30))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~133 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~133 0 65 (_architecture (_uni ))))
		(_signal (_internal y_bus ~std_logic_vector{k~downto~0}~133 0 66 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 67 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 68 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 74 (_scalar (_to (i 0)(c 32)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 0 89 (_scalar (_to (i 1)(c 33)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 94 (_scalar (_to (i 1)(c 34)))))
		(_process
			(line__93(_architecture 1 0 93 (_assignment (_simple)(_target(4(0))))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(2(_index 35)))(_sensitivity(4(_index 36))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 37 -1
	)
)
I 000061 55 5753          1266894540992 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266894540993 2010.02.22 22:09:00)
	(_source (\./../../ECE448Lab3/Multiplier/src/ComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266836057409)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
		(comboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 74 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 75 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 0 77 (_component comboarraymulcell )
				(_port
					((sin)(s_arr(_index 5(_index 6))))
					((am)(a(_index 7)))
					((cin)(c_arr(_index 8(_index 9))))
					((xn)(x(_index 10)))
					((sout)(s_arr(_index 11(_index 12))))
					((cout)(c_arr(_index 13(_index 14))))
				)
				(_use (_entity . comboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 75 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 74 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 75 (_scalar (_to (i 1)(c 15)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 89 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 0 89 (_architecture )))
			(_process
				(line__90(_architecture 2 0 90 (_assignment (_simple)(_target(2(_index 16)))(_sensitivity(6(_index 17(_index 18)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 94 (_for ~INTEGER~range~1~to~k-1~13 )
		(_instantiation C2 0 96 (_component comboarraymulcellnon )
			(_port
				((x)(s_arr(_index 19(_index 20))))
				((y)(c_bus(_index 21)))
				((cin)(c_arr(_index 22(_index 23))))
				((cout)(c_bus(_index 24)))
				((s)(p(_index 25)))
			)
			(_use (_entity . comboarraymulcellnon)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~13 0 94 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 1))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 30))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 32))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~133 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~133 0 65 (_architecture (_uni ))))
		(_signal (_internal y_bus ~std_logic_vector{k~downto~0}~133 0 66 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 67 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 68 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 74 (_scalar (_to (i 0)(c 34)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 0 89 (_scalar (_to (i 1)(c 35)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 94 (_scalar (_to (i 1)(c 36)))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(6(0))))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(3(0))))))
			(line__93(_architecture 3 0 93 (_assignment (_simple)(_target(4(0))))))
			(line__104(_architecture 4 0 104 (_assignment (_simple)(_target(2(_index 37)))(_sensitivity(4(_index 38))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 39 -1
	)
)
I 000061 55 6138          1266894869584 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266894869585 2010.02.22 22:14:29)
	(_source (\./../../ECE448Lab3/Multiplier/src/ComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266836057409)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
		(comboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
			)
		)
	)
	(_generate G0 0 74 (_for ~INTEGER~range~1~to~k-1~13 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k-1~13 0 74 (_architecture )))
			(_process
				(line__75(_architecture 2 0 75 (_assignment (_simple)(_target(6(_index 6(_index 7)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G1 0 78 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 79 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 0 81 (_component comboarraymulcell )
				(_port
					((sin)(s_arr(_index 8(_index 9))))
					((am)(a(_index 10)))
					((cin)(c_arr(_index 11(_index 12))))
					((xn)(x(_index 13)))
					((sout)(s_arr(_index 14(_index 15))))
					((cout)(c_arr(_index 16(_index 17))))
				)
				(_use (_entity . comboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 79 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 78 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 79 (_scalar (_to (i 1)(c 18)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 93 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 0 93 (_architecture )))
			(_process
				(line__94(_architecture 3 0 94 (_assignment (_simple)(_target(2(_index 19)))(_sensitivity(6(_index 20(_index 21)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 98 (_for ~INTEGER~range~1~to~k-1~135 )
		(_instantiation C2 0 100 (_component comboarraymulcellnon )
			(_port
				((x)(s_arr(_index 22(_index 23))))
				((y)(c_bus(_index 24)))
				((cin)(c_arr(_index 25(_index 26))))
				((cout)(c_bus(_index 27)))
				((s)(p(_index 28)))
			)
			(_use (_entity . comboarraymulcellnon)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~135 0 98 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 1))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 33))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 35))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~133 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~133 0 65 (_architecture (_uni ))))
		(_signal (_internal y_bus ~std_logic_vector{k~downto~0}~133 0 66 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 67 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 68 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 74 (_scalar (_to (i 1)(c 37)))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 78 (_scalar (_to (i 0)(c 38)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 0 93 (_scalar (_to (i 1)(c 39)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~135 0 98 (_scalar (_to (i 1)(c 40)))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(6(0))))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(3(0))))))
			(line__97(_architecture 4 0 97 (_assignment (_simple)(_target(4(0))))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(2(_index 41)))(_sensitivity(4(_index 42))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 43 -1
	)
)
I 000056 55 2774          1266894967679 TB_ARCHITECTURE
(_unit VHDL (comboarraymultiplier_tb 0 6 (tb_architecture 0 12 ))
	(_version v41)
	(_time 1266894967680 2010.02.22 22:16:07)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266813748358)
	)
	(_component
		(comboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_type (_internal ~std_logic_vector{k-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
				(_port (_internal a ~std_logic_vector{k-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k-1~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal x ~std_logic_vector{k-1~downto~0}~132 0 22 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal p ~std_logic_vector{k*2-1~downto~0}~13 0 23 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component comboarraymultiplier )
		(_generic
			((k)((i 4)))
		)
		(_port
			((a)(a))
			((x)(x))
			((p)(p))
		)
		(_use (_entity . comboarraymultiplier)
			(_generic
				((k)((i 4)))
			)
			(_port
				((a)(a))
				((x)(x))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 9 \4\ (_entity ((i 4)))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 14 (_architecture ((i 4)))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_signal (_internal a ~std_logic_vector{k-1~downto~0}~134 0 27 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k-1~downto~0}~134 0 28 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2-1~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_signal (_internal p ~std_logic_vector{k*2-1~downto~0}~136 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0)))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_static
		(50529027 )
	)
	(_model . TB_ARCHITECTURE 7 -1
	)
)
I 000053 55 473 0 testbench_for_comboarraymultiplier
(_configuration VHDL (testbench_for_comboarraymultiplier 0 54 (comboarraymultiplier_tb))
	(_version v41)
	(_time 1266894967865 2010.02.22 22:16:07)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymultiplier comboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((p)(p))
				)
			)
		)
	)
)
I 000056 55 2789          1266895023630 TB_ARCHITECTURE
(_unit VHDL (comboarraymultiplier_tb 0 6 (tb_architecture 0 12 ))
	(_version v41)
	(_time 1266895023631 2010.02.22 22:17:03)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266813748358)
	)
	(_component
		(comboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_type (_internal ~std_logic_vector{k-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
				(_port (_internal a ~std_logic_vector{k-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k-1~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal x ~std_logic_vector{k-1~downto~0}~132 0 22 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal p ~std_logic_vector{k*2-1~downto~0}~13 0 23 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component comboarraymultiplier )
		(_generic
			((k)((i 4)))
		)
		(_port
			((a)(a))
			((x)(x))
			((p)(p))
		)
		(_use (_entity . comboarraymultiplier)
			(_generic
				((k)((i 4)))
			)
			(_port
				((a)(a))
				((x)(x))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 9 \4\ (_entity ((i 4)))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 14 (_architecture ((i 4)))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_signal (_internal a ~std_logic_vector{k-1~downto~0}~134 0 27 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k-1~downto~0}~134 0 28 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2-1~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_signal (_internal p ~std_logic_vector{k*2-1~downto~0}~136 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0)))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_static
		(50529027 )
		(33686275 )
	)
	(_model . TB_ARCHITECTURE 7 -1
	)
)
I 000053 55 473 0 testbench_for_comboarraymultiplier
(_configuration VHDL (testbench_for_comboarraymultiplier 0 54 (comboarraymultiplier_tb))
	(_version v41)
	(_time 1266895023740 2010.02.22 22:17:03)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymultiplier comboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((p)(p))
				)
			)
		)
	)
)
I 000056 55 2789          1266895071554 TB_ARCHITECTURE
(_unit VHDL (comboarraymultiplier_tb 0 6 (tb_architecture 0 12 ))
	(_version v41)
	(_time 1266895071555 2010.02.22 22:17:51)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266813748358)
	)
	(_component
		(comboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_type (_internal ~std_logic_vector{k-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
				(_port (_internal a ~std_logic_vector{k-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k-1~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal x ~std_logic_vector{k-1~downto~0}~132 0 22 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal p ~std_logic_vector{k*2-1~downto~0}~13 0 23 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component comboarraymultiplier )
		(_generic
			((k)((i 4)))
		)
		(_port
			((a)(a))
			((x)(x))
			((p)(p))
		)
		(_use (_entity . comboarraymultiplier)
			(_generic
				((k)((i 4)))
			)
			(_port
				((a)(a))
				((x)(x))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 9 \4\ (_entity ((i 4)))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 14 (_architecture ((i 4)))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_signal (_internal a ~std_logic_vector{k-1~downto~0}~134 0 27 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k-1~downto~0}~134 0 28 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2-1~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_signal (_internal p ~std_logic_vector{k*2-1~downto~0}~136 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0)))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_static
		(33686019 )
		(50528770 )
	)
	(_model . TB_ARCHITECTURE 7 -1
	)
)
I 000053 55 473 0 testbench_for_comboarraymultiplier
(_configuration VHDL (testbench_for_comboarraymultiplier 0 54 (comboarraymultiplier_tb))
	(_version v41)
	(_time 1266895071677 2010.02.22 22:17:51)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymultiplier comboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((p)(p))
				)
			)
		)
	)
)
I 000056 55 3610          1266895464320 TB_ARCHITECTURE
(_unit VHDL (comboarraymultiplier_tb 0 7 (tb_architecture 0 13 ))
	(_version v41)
	(_time 1266895464321 2010.02.22 22:24:24)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1266895405817)
	)
	(_component
		(comboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 4)))))
				(_type (_internal ~std_logic_vector{k-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal a ~std_logic_vector{k-1~downto~0}~13 0 22 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k-1~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
				(_port (_internal x ~std_logic_vector{k-1~downto~0}~132 0 23 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
				(_port (_internal p ~std_logic_vector{k*2-1~downto~0}~13 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 38 (_component comboarraymultiplier )
		(_generic
			((k)((i 4)))
		)
		(_port
			((a)(a))
			((x)(x))
			((p)(p))
		)
		(_use (_entity . comboarraymultiplier)
			(_generic
				((k)((i 4)))
			)
			(_port
				((a)(a))
				((x)(x))
				((p)(p))
			)
		)
	)
	(_generate G0 0 51 (_for ~INTEGER~range~0~to~15~13 )
		(_generate G1 0 52 (_for ~INTEGER~range~0~to~15~137 )
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~15~137 0 52 (_architecture )))
				(_process
					(line__53(_architecture 2 0 53 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
					(line__54(_architecture 3 0 54 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~15~13 0 51 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~15~137 0 52 (_scalar (_to (i 0)(i 15)))))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 10 \4\ (_entity ((i 4)))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_architecture ((i 4)))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal a ~std_logic_vector{k-1~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k-1~downto~0}~134 0 29 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2-1~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
		(_signal (_internal p ~std_logic_vector{k*2-1~downto~0}~136 0 31 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 51 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_target(0)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
	)
	(_model . TB_ARCHITECTURE 9 -1
	)
)
I 000053 55 492 0 testbench_for_comboarraymultiplier
(_configuration VHDL (testbench_for_comboarraymultiplier 0 60 (comboarraymultiplier_tb))
	(_version v41)
	(_time 1266895464474 2010.02.22 22:24:24)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymultiplier comboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((p)(p))
				)
			)
		)
	)
)
I 000056 55 3796          1266895588022 TB_ARCHITECTURE
(_unit VHDL (comboarraymultiplier_tb 0 7 (tb_architecture 0 13 ))
	(_version v41)
	(_time 1266895588023 2010.02.22 22:26:28)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1266895405817)
	)
	(_component
		(comboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 4)))))
				(_type (_internal ~std_logic_vector{k-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal a ~std_logic_vector{k-1~downto~0}~13 0 22 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k-1~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
				(_port (_internal x ~std_logic_vector{k-1~downto~0}~132 0 23 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
				(_port (_internal p ~std_logic_vector{k*2-1~downto~0}~13 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component comboarraymultiplier )
		(_generic
			((k)((i 4)))
		)
		(_port
			((a)(a))
			((x)(x))
			((p)(p))
		)
		(_use (_entity . comboarraymultiplier)
			(_generic
				((k)((i 4)))
			)
			(_port
				((a)(a))
				((x)(x))
				((p)(p))
			)
		)
	)
	(_generate G0 0 53 (_for ~INTEGER~range~0~to~15~13 )
		(_generate G1 0 54 (_for ~INTEGER~range~0~to~15~137 )
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~15~137 0 54 (_architecture )))
				(_process
					(line__55(_architecture 2 0 55 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
					(line__56(_architecture 3 0 56 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~15~13 0 53 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~15~137 0 54 (_scalar (_to (i 0)(i 15)))))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 10 \4\ (_entity ((i 4)))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_architecture ((i 4)))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal a ~std_logic_vector{k-1~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k-1~downto~0}~134 0 29 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2-1~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
		(_signal (_internal p ~std_logic_vector{k*2-1~downto~0}~136 0 31 (_architecture (_uni ))))
		(_signal (_internal n1 ~std_logic_vector{k-1~downto~0}~134 0 34 (_architecture (_uni ))))
		(_signal (_internal n2 ~std_logic_vector{k-1~downto~0}~134 0 35 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 53 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_target(3)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
	)
	(_model . TB_ARCHITECTURE 9 -1
	)
)
I 000053 55 492 0 testbench_for_comboarraymultiplier
(_configuration VHDL (testbench_for_comboarraymultiplier 0 62 (comboarraymultiplier_tb))
	(_version v41)
	(_time 1266895588224 2010.02.22 22:26:28)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymultiplier comboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((p)(p))
				)
			)
		)
	)
)
I 000056 55 3620          1266895643289 TB_ARCHITECTURE
(_unit VHDL (comboarraymultiplier_tb 0 7 (tb_architecture 0 13 ))
	(_version v41)
	(_time 1266895643301 2010.02.22 22:27:23)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1266895405817)
	)
	(_component
		(comboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 4)))))
				(_type (_internal ~std_logic_vector{k-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
				(_port (_internal a ~std_logic_vector{k-1~downto~0}~13 0 22 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k-1~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal x ~std_logic_vector{k-1~downto~0}~132 0 23 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal p ~std_logic_vector{k*2-1~downto~0}~13 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component comboarraymultiplier )
		(_generic
			((k)((i 4)))
		)
		(_port
			((a)(a))
			((x)(x))
			((p)(p))
		)
		(_use (_entity . comboarraymultiplier)
			(_generic
				((k)((i 4)))
			)
			(_port
				((a)(a))
				((x)(x))
				((p)(p))
			)
		)
	)
	(_generate G0 0 53 (_for ~INTEGER~range~0~to~15~13 )
		(_generate G1 0 54 (_for ~INTEGER~range~0~to~15~137 )
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~15~137 0 54 (_architecture )))
				(_process
					(line__55(_architecture 0 0 55 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
					(line__56(_architecture 1 0 56 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~15~13 0 53 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~15~137 0 54 (_scalar (_to (i 0)(i 15)))))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 10 \4\ (_entity ((i 4)))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_architecture ((i 4)))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_signal (_internal a ~std_logic_vector{k-1~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k-1~downto~0}~134 0 29 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2-1~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_signal (_internal p ~std_logic_vector{k*2-1~downto~0}~136 0 31 (_architecture (_uni ))))
		(_signal (_internal n1 ~std_logic_vector{k-1~downto~0}~134 0 34 (_architecture (_uni (_code 7)))))
		(_signal (_internal n2 ~std_logic_vector{k-1~downto~0}~134 0 35 (_architecture (_uni (_code 8)))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 53 (_scalar (_to (i 0)(i 15)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 9 -1
	)
)
I 000053 55 492 0 testbench_for_comboarraymultiplier
(_configuration VHDL (testbench_for_comboarraymultiplier 0 64 (comboarraymultiplier_tb))
	(_version v41)
	(_time 1266895774084 2010.02.22 22:29:34)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymultiplier comboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((p)(p))
				)
			)
		)
	)
)
I 000056 55 2988          1266895780664 TB_ARCHITECTURE
(_unit VHDL (comboarraymultiplier_tb 0 7 (tb_architecture 0 13 ))
	(_version v41)
	(_time 1266895780676 2010.02.22 22:29:40)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1266895405817)
	)
	(_component
		(comboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 4)))))
				(_type (_internal ~std_logic_vector{k-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
				(_port (_internal a ~std_logic_vector{k-1~downto~0}~13 0 22 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k-1~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
				(_port (_internal x ~std_logic_vector{k-1~downto~0}~132 0 23 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal p ~std_logic_vector{k*2-1~downto~0}~13 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component comboarraymultiplier )
		(_generic
			((k)((i 4)))
		)
		(_port
			((a)(a))
			((x)(x))
			((p)(p))
		)
		(_use (_entity . comboarraymultiplier)
			(_generic
				((k)((i 4)))
			)
			(_port
				((a)(a))
				((x)(x))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 10 \4\ (_entity ((i 4)))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_architecture ((i 4)))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_signal (_internal a ~std_logic_vector{k-1~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k-1~downto~0}~134 0 29 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2-1~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_signal (_internal p ~std_logic_vector{k*2-1~downto~0}~136 0 31 (_architecture (_uni ))))
		(_signal (_internal n1 ~std_logic_vector{k-1~downto~0}~134 0 34 (_architecture (_uni (_code 6)))))
		(_signal (_internal n2 ~std_logic_vector{k-1~downto~0}~134 0 35 (_architecture (_uni (_code 7)))))
		(_process
			(testing(_architecture 0 0 52 (_process (_simple)(_target(0)(1))(_read(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000053 55 492 0 testbench_for_comboarraymultiplier
(_configuration VHDL (testbench_for_comboarraymultiplier 0 68 (comboarraymultiplier_tb))
	(_version v41)
	(_time 1266895996818 2010.02.22 22:33:16)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymultiplier comboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((p)(p))
				)
			)
		)
	)
)
I 000056 55 3423          1266896010679 TB_ARCHITECTURE
(_unit VHDL (comboarraymultiplier_tb 0 7 (tb_architecture 0 13 ))
	(_version v41)
	(_time 1266896010680 2010.02.22 22:33:30)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1266895405817)
	)
	(_component
		(comboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 4)))))
				(_type (_internal ~std_logic_vector{k-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
				(_port (_internal a ~std_logic_vector{k-1~downto~0}~13 0 22 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k-1~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
				(_port (_internal x ~std_logic_vector{k-1~downto~0}~132 0 23 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal p ~std_logic_vector{k*2-1~downto~0}~13 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component comboarraymultiplier )
		(_generic
			((k)((i 4)))
		)
		(_port
			((a)(a))
			((x)(x))
			((p)(p))
		)
		(_use (_entity . comboarraymultiplier)
			(_generic
				((k)((i 4)))
			)
			(_port
				((a)(a))
				((x)(x))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 10 \4\ (_entity ((i 4)))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_architecture ((i 4)))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_signal (_internal a ~std_logic_vector{k-1~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k-1~downto~0}~134 0 29 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2-1~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_signal (_internal p ~std_logic_vector{k*2-1~downto~0}~136 0 31 (_architecture (_uni ))))
		(_signal (_internal n1 ~std_logic_vector{k-1~downto~0}~134 0 34 (_architecture (_uni (_code 6)))))
		(_signal (_internal n2 ~std_logic_vector{k-1~downto~0}~134 0 35 (_architecture (_uni (_code 7)))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~138 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
		(_variable (_internal m1 ~std_logic_vector{k-1~downto~0}~138 0 53 (_process 0 )))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
		(_variable (_internal m2 ~std_logic_vector{k-1~downto~0}~1310 0 54 (_process 0 )))
		(_process
			(testing(_architecture 0 0 52 (_process (_simple)(_target(0)(1))(_read(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 10 -1
	)
)
I 000053 55 492 0 testbench_for_comboarraymultiplier
(_configuration VHDL (testbench_for_comboarraymultiplier 0 68 (comboarraymultiplier_tb))
	(_version v41)
	(_time 1266896010802 2010.02.22 22:33:30)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymultiplier comboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((p)(p))
				)
			)
		)
	)
)
I 000056 55 3443          1266896027445 TB_ARCHITECTURE
(_unit VHDL (comboarraymultiplier_tb 0 7 (tb_architecture 0 13 ))
	(_version v41)
	(_time 1266896027458 2010.02.22 22:33:47)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1266895405817)
	)
	(_component
		(comboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 4)))))
				(_type (_internal ~std_logic_vector{k-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
				(_port (_internal a ~std_logic_vector{k-1~downto~0}~13 0 22 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k-1~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
				(_port (_internal x ~std_logic_vector{k-1~downto~0}~132 0 23 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal p ~std_logic_vector{k*2-1~downto~0}~13 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component comboarraymultiplier )
		(_generic
			((k)((i 4)))
		)
		(_port
			((a)(a))
			((x)(x))
			((p)(p))
		)
		(_use (_entity . comboarraymultiplier)
			(_generic
				((k)((i 4)))
			)
			(_port
				((a)(a))
				((x)(x))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 10 \4\ (_entity ((i 4)))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_architecture ((i 4)))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_signal (_internal a ~std_logic_vector{k-1~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k-1~downto~0}~134 0 29 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2-1~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_signal (_internal p ~std_logic_vector{k*2-1~downto~0}~136 0 31 (_architecture (_uni ))))
		(_signal (_internal n1 ~std_logic_vector{k-1~downto~0}~134 0 34 (_architecture (_uni (_code 6)))))
		(_signal (_internal n2 ~std_logic_vector{k-1~downto~0}~134 0 35 (_architecture (_uni (_code 7)))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~138 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
		(_variable (_internal m1 ~std_logic_vector{k-1~downto~0}~138 0 53 (_process 0 )))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
		(_variable (_internal m2 ~std_logic_vector{k-1~downto~0}~1310 0 54 (_process 0 )))
		(_process
			(testing(_architecture 0 0 52 (_process (_simple)(_target(0)(1))(_sensitivity(0)(1))(_read(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 10 -1
	)
)
I 000053 55 492 0 testbench_for_comboarraymultiplier
(_configuration VHDL (testbench_for_comboarraymultiplier 0 69 (comboarraymultiplier_tb))
	(_version v41)
	(_time 1266896123146 2010.02.22 22:35:23)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymultiplier comboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((p)(p))
				)
			)
		)
	)
)
V 000056 55 3443          1266896212630 TB_ARCHITECTURE
(_unit VHDL (comboarraymultiplier_tb 0 7 (tb_architecture 0 13 ))
	(_version v41)
	(_time 1266896212631 2010.02.22 22:36:52)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1266895405817)
	)
	(_component
		(comboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 4)))))
				(_type (_internal ~std_logic_vector{k-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
				(_port (_internal a ~std_logic_vector{k-1~downto~0}~13 0 22 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k-1~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
				(_port (_internal x ~std_logic_vector{k-1~downto~0}~132 0 23 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal p ~std_logic_vector{k*2-1~downto~0}~13 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component comboarraymultiplier )
		(_generic
			((k)((i 4)))
		)
		(_port
			((a)(a))
			((x)(x))
			((p)(p))
		)
		(_use (_entity . comboarraymultiplier)
			(_generic
				((k)((i 4)))
			)
			(_port
				((a)(a))
				((x)(x))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 10 \4\ (_entity ((i 4)))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_architecture ((i 4)))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_signal (_internal a ~std_logic_vector{k-1~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k-1~downto~0}~134 0 29 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2-1~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_signal (_internal p ~std_logic_vector{k*2-1~downto~0}~136 0 31 (_architecture (_uni ))))
		(_signal (_internal n1 ~std_logic_vector{k-1~downto~0}~134 0 34 (_architecture (_uni (_code 6)))))
		(_signal (_internal n2 ~std_logic_vector{k-1~downto~0}~134 0 35 (_architecture (_uni (_code 7)))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
		(_variable (_internal m1 ~std_logic_vector{k-1~downto~0}~138 0 54 (_process 0 )))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
		(_variable (_internal m2 ~std_logic_vector{k-1~downto~0}~1310 0 55 (_process 0 )))
		(_process
			(testing(_architecture 0 0 53 (_process (_simple)(_target(0)(1))(_sensitivity(0)(1))(_read(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 10 -1
	)
)
I 000053 55 492 0 testbench_for_comboarraymultiplier
(_configuration VHDL (testbench_for_comboarraymultiplier 0 69 (comboarraymultiplier_tb))
	(_version v41)
	(_time 1266896212740 2010.02.22 22:36:52)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymultiplier comboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((p)(p))
				)
			)
		)
	)
)
I 000056 55 3132          1266896472075 TB_ARCHITECTURE
(_unit VHDL (comboarraymultiplier_tb 0 7 (tb_architecture 0 13 ))
	(_version v41)
	(_time 1266896472076 2010.02.22 22:41:12)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_entity
		(_time 1266896472059)
	)
	(_component
		(comboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 4)))))
				(_type (_internal ~std_logic_vector{k-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
				(_port (_internal a ~std_logic_vector{k-1~downto~0}~13 0 22 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k-1~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal x ~std_logic_vector{k-1~downto~0}~132 0 23 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal p ~std_logic_vector{k*2-1~downto~0}~13 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 41 (_component comboarraymultiplier )
		(_generic
			((k)((i 4)))
		)
		(_port
			((a)(a))
			((x)(x))
			((p)(p))
		)
		(_use (_entity . comboarraymultiplier)
			(_generic
				((k)((i 4)))
			)
			(_port
				((a)(a))
				((x)(x))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 10 \4\ (_entity ((i 4)))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_architecture ((i 4)))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_signal (_internal a ~std_logic_vector{k-1~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k-1~downto~0}~134 0 29 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2-1~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_signal (_internal p ~std_logic_vector{k*2-1~downto~0}~136 0 31 (_architecture (_uni ))))
		(_signal (_internal n1 ~std_logic_vector{k-1~downto~0}~134 0 34 (_architecture (_uni (_code 7)))))
		(_signal (_internal n2 ~std_logic_vector{k-1~downto~0}~134 0 35 (_architecture (_uni (_code 8)))))
		(_signal (_internal cnt ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
		(_process
			(line__53(_architecture 0 0 53 (_assignment (_simple)(_target(5))(_sensitivity(5)))))
			(testing(_architecture 1 0 55 (_process (_simple)(_target(0)(1)(3)(4))(_sensitivity(0)(1))(_read(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . TB_ARCHITECTURE 9 -1
	)
)
I 000053 55 499 0 testbench_for_comboarraymultiplier
(_configuration VHDL (testbench_for_comboarraymultiplier 0 67 (comboarraymultiplier_tb))
	(_version v41)
	(_time 1266896472231 2010.02.22 22:41:12)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymultiplier comboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((p)(p))
				)
			)
		)
	)
)
I 000061 55 6138          1266896581137 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266896581138 2010.02.22 22:43:01)
	(_source (\./../../ECE448Lab3/Multiplier/src/ComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266836057409)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
		(comboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
			)
		)
	)
	(_generate G0 0 74 (_for ~INTEGER~range~1~to~k-1~13 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k-1~13 0 74 (_architecture )))
			(_process
				(line__75(_architecture 2 0 75 (_assignment (_simple)(_target(6(_index 6(_index 7)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G1 0 78 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 79 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 0 81 (_component comboarraymulcell )
				(_port
					((sin)(s_arr(_index 8(_index 9))))
					((am)(a(_index 10)))
					((cin)(c_arr(_index 11(_index 12))))
					((xn)(x(_index 13)))
					((sout)(s_arr(_index 14(_index 15))))
					((cout)(c_arr(_index 16(_index 17))))
				)
				(_use (_entity . comboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 79 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 78 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 79 (_scalar (_to (i 1)(c 18)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 93 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 0 93 (_architecture )))
			(_process
				(line__94(_architecture 3 0 94 (_assignment (_simple)(_target(2(_index 19)))(_sensitivity(6(_index 20(_index 21)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 98 (_for ~INTEGER~range~1~to~k-1~135 )
		(_instantiation C2 0 100 (_component comboarraymulcellnon )
			(_port
				((x)(s_arr(_index 22(_index 23))))
				((y)(c_bus(_index 24)))
				((cin)(c_arr(_index 25(_index 26))))
				((cout)(c_bus(_index 27)))
				((s)(p(_index 28)))
			)
			(_use (_entity . comboarraymulcellnon)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~135 0 98 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 1))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 33))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 35))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~133 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~133 0 65 (_architecture (_uni ))))
		(_signal (_internal y_bus ~std_logic_vector{k~downto~0}~133 0 66 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 67 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 68 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 74 (_scalar (_to (i 1)(c 37)))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 78 (_scalar (_to (i 0)(c 38)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 0 93 (_scalar (_to (i 1)(c 39)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~135 0 98 (_scalar (_to (i 1)(c 40)))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(6(0))))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(3(0))))))
			(line__97(_architecture 4 0 97 (_assignment (_simple)(_target(4(0))))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(2(_index 41)))(_sensitivity(4(_index 42))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 43 -1
	)
)
I 000061 55 1649          1266896584543 ComboArrayMulCellNoN
(_unit VHDL (comboarraymulcellnon 0 28 (comboarraymulcellnon 0 40 ))
	(_version v41)
	(_time 1266896584544 2010.02.22 22:43:04)
	(_source (\./../../ece448lab3/multiplier/src/comboarraymulcellnon.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266813431952)
	)
	(_component
		(fulladder
			(_object
				(_port (_internal i0 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal i1 ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal ci ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
				(_port (_internal co ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
			)
		)
	)
	(_instantiation l1 0 51 (_component fulladder )
		(_port
			((i0)(x))
			((i1)(y))
			((ci)(cin))
			((s)(s))
			((co)(cout))
		)
		(_use (_entity . fulladder)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
		(_port (_internal s ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
)
I 000061 55 6138          1266896584561 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266896584562 2010.02.22 22:43:04)
	(_source (\./../../ECE448Lab3/Multiplier/src/ComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266836057409)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
		(comboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
			)
		)
	)
	(_generate G0 0 74 (_for ~INTEGER~range~1~to~k-1~13 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k-1~13 0 74 (_architecture )))
			(_process
				(line__75(_architecture 2 0 75 (_assignment (_simple)(_target(6(_index 6(_index 7)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G1 0 78 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 79 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 0 81 (_component comboarraymulcell )
				(_port
					((sin)(s_arr(_index 8(_index 9))))
					((am)(a(_index 10)))
					((cin)(c_arr(_index 11(_index 12))))
					((xn)(x(_index 13)))
					((sout)(s_arr(_index 14(_index 15))))
					((cout)(c_arr(_index 16(_index 17))))
				)
				(_use (_entity . comboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 79 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 78 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 79 (_scalar (_to (i 1)(c 18)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 93 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 0 93 (_architecture )))
			(_process
				(line__94(_architecture 3 0 94 (_assignment (_simple)(_target(2(_index 19)))(_sensitivity(6(_index 20(_index 21)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 98 (_for ~INTEGER~range~1~to~k-1~135 )
		(_instantiation C2 0 100 (_component comboarraymulcellnon )
			(_port
				((x)(s_arr(_index 22(_index 23))))
				((y)(c_bus(_index 24)))
				((cin)(c_arr(_index 25(_index 26))))
				((cout)(c_bus(_index 27)))
				((s)(p(_index 28)))
			)
			(_use (_entity . comboarraymulcellnon)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~135 0 98 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 1))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 33))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 35))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~133 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~133 0 65 (_architecture (_uni ))))
		(_signal (_internal y_bus ~std_logic_vector{k~downto~0}~133 0 66 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 67 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 68 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 74 (_scalar (_to (i 1)(c 37)))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 78 (_scalar (_to (i 0)(c 38)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 0 93 (_scalar (_to (i 1)(c 39)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~135 0 98 (_scalar (_to (i 1)(c 40)))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(6(0))))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(3(0))))))
			(line__97(_architecture 4 0 97 (_assignment (_simple)(_target(4(0))))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(2(_index 41)))(_sensitivity(4(_index 42))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 43 -1
	)
)
I 000050 55 1200          1266896584715 FullAdder
(_unit VHDL (fulladder 0 28 (fulladder 0 40 ))
	(_version v41)
	(_time 1266896584716 2010.02.22 22:43:04)
	(_source (\./../../ece448lab3/multiplier/src/fulladder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266813432327)
	)
	(_object
		(_port (_internal i0 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal i1 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal ci ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
		(_port (_internal co ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__45(_architecture 1 0 45 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
	(_model . FullAdder 2 -1
	)
)
I 000056 55 1865          1266896584842 ComboMultiplier
(_unit VHDL (combomultiplier 0 29 (combomultiplier 0 40 ))
	(_version v41)
	(_time 1266896584843 2010.02.22 22:43:04)
	(_source (\./../../ece448lab3/multiplier/src/combomultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_entity
		(_time 1266813432202)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal A ~std_logic_vector{k-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal B ~std_logic_vector{k-1~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_port (_internal Z ~std_logic_vector{k*2-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k*2-1~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_signal (_internal temp ~std_logic_vector{k*2-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboMultiplier 5 -1
	)
)
I 000058 55 1977          1266896585233 ComboArrayMulCell
(_unit VHDL (comboarraymulcell 0 28 (comboarraymulcell 0 41 ))
	(_version v41)
	(_time 1266896585234 2010.02.22 22:43:05)
	(_source (\./../../ece448lab3/multiplier/src/comboarraymulcell.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266813431577)
	)
	(_component
		(fulladder
			(_object
				(_port (_internal i0 ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal i1 ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal ci ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal co ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation l1 0 55 (_component fulladder )
		(_port
			((i0)(sin))
			((i1)(tmp))
			((ci)(cin))
			((s)(sout))
			((co)(cout))
		)
		(_use (_entity . fulladder)
		)
	)
	(_object
		(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal am ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
		(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
		(_signal (_internal tmp ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_assignment (_simple)(_target(6))(_sensitivity(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
	(_model . ComboArrayMulCell 1 -1
	)
)
V 000056 55 3132          1266896585342 TB_ARCHITECTURE
(_unit VHDL (comboarraymultiplier_tb 0 7 (tb_architecture 0 13 ))
	(_version v41)
	(_time 1266896585343 2010.02.22 22:43:05)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_entity
		(_time 1266896472058)
	)
	(_component
		(comboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 4)))))
				(_type (_internal ~std_logic_vector{k-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
				(_port (_internal a ~std_logic_vector{k-1~downto~0}~13 0 22 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k-1~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal x ~std_logic_vector{k-1~downto~0}~132 0 23 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2-1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal p ~std_logic_vector{k*2-1~downto~0}~13 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 41 (_component comboarraymultiplier )
		(_generic
			((k)((i 4)))
		)
		(_port
			((a)(a))
			((x)(x))
			((p)(p))
		)
		(_use (_entity . comboarraymultiplier)
			(_generic
				((k)((i 4)))
			)
			(_port
				((a)(a))
				((x)(x))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 10 \4\ (_entity ((i 4)))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_architecture ((i 4)))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_signal (_internal a ~std_logic_vector{k-1~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k-1~downto~0}~134 0 29 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2-1~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_signal (_internal p ~std_logic_vector{k*2-1~downto~0}~136 0 31 (_architecture (_uni ))))
		(_signal (_internal n1 ~std_logic_vector{k-1~downto~0}~134 0 34 (_architecture (_uni (_code 7)))))
		(_signal (_internal n2 ~std_logic_vector{k-1~downto~0}~134 0 35 (_architecture (_uni (_code 8)))))
		(_signal (_internal cnt ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
		(_process
			(line__53(_architecture 0 0 53 (_assignment (_simple)(_target(5))(_sensitivity(5)))))
			(testing(_architecture 1 0 55 (_process (_simple)(_target(0)(1)(3)(4))(_sensitivity(0)(1))(_read(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . TB_ARCHITECTURE 9 -1
	)
)
I 000053 55 499 0 testbench_for_comboarraymultiplier
(_configuration VHDL (testbench_for_comboarraymultiplier 0 67 (comboarraymultiplier_tb))
	(_version v41)
	(_time 1266896585481 2010.02.22 22:43:05)
	(_source (\./src/testbench/comboarraymultiplier_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymultiplier comboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((p)(p))
				)
			)
		)
	)
)
I 000056 55 2375          1266896585514 TB_ARCHITECTURE
(_unit VHDL (comboarraymulcell_tb 0 26 (tb_architecture 0 29 ))
	(_version v41)
	(_time 1266896585515 2010.02.22 22:43:05)
	(_source (\./src/TestBench/comboarraymulcell_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266815995202)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 55 (_component comboarraymulcell )
		(_port
			((sin)(sin))
			((am)(am))
			((cin)(cin))
			((xn)(xn))
			((sout)(sout))
			((cout)(cout))
		)
		(_use (_entity . comboarraymulcell)
		)
	)
	(_object
		(_signal (_internal sin ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
		(_signal (_internal am ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
		(_signal (_internal cin ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
		(_signal (_internal xn ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ))))
		(_signal (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
		(_signal (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_alias((sin)(_string \"1"\)))(_target(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((am)(_string \"1"\)))(_target(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((xn)(_string \"1"\)))(_target(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((cin)(_string \"1"\)))(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
	(_model . TB_ARCHITECTURE 4 -1
	)
)
I 000050 55 394 0 testbench_for_comboarraymulcell
(_configuration VHDL (testbench_for_comboarraymulcell 0 73 (comboarraymulcell_tb))
	(_version v41)
	(_time 1266896585622 2010.02.22 22:43:05)
	(_source (\./src/testbench/comboarraymulcell_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymulcell comboarraymulcell
			)
		)
	)
)
V 000056 55 2483          1266896649436 TB_ARCHITECTURE
(_unit VHDL (comboarraymultiplier_tb 0 26 (tb_architecture 0 32 ))
	(_version v41)
	(_time 1266896649437 2010.02.22 22:44:09)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266896649434)
	)
	(_component
		(comboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 (_code 0))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 38 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 40 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 54 (_component comboarraymultiplier )
		(_generic
			((k)(_code 4))
		)
		(_port
			((a)(a))
			((x)(x))
			((p)(p))
		)
		(_use (_entity . comboarraymultiplier)
			(_generic
				((k)(_code 5))
			)
			(_port
				((a)(a))
				((x)(x))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 44 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 45 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 47 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000053 55 473 0 testbench_for_comboarraymultiplier
(_configuration VHDL (testbench_for_comboarraymultiplier 0 69 (comboarraymultiplier_tb))
	(_version v41)
	(_time 1266896649559 2010.02.22 22:44:09)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymultiplier comboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((p)(p))
				)
			)
		)
	)
)
I 000056 55 2483          1266896707746 TB_ARCHITECTURE
(_unit VHDL (comboarraymultiplier_tb 0 26 (tb_architecture 0 32 ))
	(_version v41)
	(_time 1266896707747 2010.02.22 22:45:07)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266896707731)
	)
	(_component
		(comboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 (_code 0))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 38 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 40 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 54 (_component comboarraymultiplier )
		(_generic
			((k)(_code 4))
		)
		(_port
			((a)(a))
			((x)(x))
			((p)(p))
		)
		(_use (_entity . comboarraymultiplier)
			(_generic
				((k)(_code 5))
			)
			(_port
				((a)(a))
				((x)(x))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 44 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 45 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 47 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000053 55 473 0 testbench_for_comboarraymultiplier
(_configuration VHDL (testbench_for_comboarraymultiplier 0 69 (comboarraymultiplier_tb))
	(_version v41)
	(_time 1266896707903 2010.02.22 22:45:07)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymultiplier comboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((p)(p))
				)
			)
		)
	)
)
I 000056 55 2711          1266896740309 TB_ARCHITECTURE
(_unit VHDL (comboarraymultiplier_tb 0 26 (tb_architecture 0 32 ))
	(_version v41)
	(_time 1266896740310 2010.02.22 22:45:40)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266896707730)
	)
	(_component
		(comboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 (_code 2))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 38 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 40 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 54 (_component comboarraymultiplier )
		(_generic
			((k)(_code 6))
		)
		(_port
			((a)(a))
			((x)(x))
			((p)(p))
		)
		(_use (_entity . comboarraymultiplier)
			(_generic
				((k)(_code 7))
			)
			(_port
				((a)(a))
				((x)(x))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 44 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 45 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 47 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_static
		(33686018 50529027 )
		(33686275 33686275 )
	)
	(_model . TB_ARCHITECTURE 10 -1
	)
)
I 000053 55 473 0 testbench_for_comboarraymultiplier
(_configuration VHDL (testbench_for_comboarraymultiplier 0 71 (comboarraymultiplier_tb))
	(_version v41)
	(_time 1266896740481 2010.02.22 22:45:40)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymultiplier comboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((p)(p))
				)
			)
		)
	)
)
V 000056 55 2897          1266897159075 TB_ARCHITECTURE
(_unit VHDL (comboarraymultiplier_tb 0 27 (tb_architecture 0 33 ))
	(_version v41)
	(_time 1266897159076 2010.02.22 22:52:39)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1266897134306)
	)
	(_component
		(comboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 (_code 1))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 40 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 41 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 55 (_component comboarraymultiplier )
		(_generic
			((k)(_code 5))
		)
		(_port
			((a)(a))
			((x)(x))
			((p)(p))
		)
		(_use (_entity . comboarraymultiplier)
			(_generic
				((k)(_code 6))
			)
			(_port
				((a)(a))
				((x)(x))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \8\ (_entity ((i 8)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 45 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 46 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 48 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~138 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
		(_variable (_internal v ~std_logic_vector{k~downto~1}~138 0 68 (_process 0 (_code 10))))
		(_process
			(testing(_architecture 0 0 67 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 11 -1
	)
)
I 000053 55 492 0 testbench_for_comboarraymultiplier
(_configuration VHDL (testbench_for_comboarraymultiplier 0 78 (comboarraymultiplier_tb))
	(_version v41)
	(_time 1266897159198 2010.02.22 22:52:39)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymultiplier comboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((p)(p))
				)
			)
		)
	)
)
V 000056 55 2897          1266898298169 TB_ARCHITECTURE
(_unit VHDL (comboarraymultiplier_tb 0 27 (tb_architecture 0 33 ))
	(_version v41)
	(_time 1266898298170 2010.02.22 23:11:38)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1266898298167)
	)
	(_component
		(comboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 (_code 1))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 40 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 41 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 55 (_component comboarraymultiplier )
		(_generic
			((k)(_code 5))
		)
		(_port
			((a)(a))
			((x)(x))
			((p)(p))
		)
		(_use (_entity . comboarraymultiplier)
			(_generic
				((k)(_code 6))
			)
			(_port
				((a)(a))
				((x)(x))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 45 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 46 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 48 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~138 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
		(_variable (_internal v ~std_logic_vector{k~downto~1}~138 0 68 (_process 0 (_code 10))))
		(_process
			(testing(_architecture 0 0 67 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 11 -1
	)
)
I 000053 55 492 0 testbench_for_comboarraymultiplier
(_configuration VHDL (testbench_for_comboarraymultiplier 0 78 (comboarraymultiplier_tb))
	(_version v41)
	(_time 1266898298448 2010.02.22 23:11:38)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymultiplier comboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((p)(p))
				)
			)
		)
	)
)
V 000056 55 2897          1266898348262 TB_ARCHITECTURE
(_unit VHDL (comboarraymultiplier_tb 0 27 (tb_architecture 0 33 ))
	(_version v41)
	(_time 1266898348275 2010.02.22 23:12:28)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1266898348260)
	)
	(_component
		(comboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 (_code 1))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 40 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 41 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 55 (_component comboarraymultiplier )
		(_generic
			((k)(_code 5))
		)
		(_port
			((a)(a))
			((x)(x))
			((p)(p))
		)
		(_use (_entity . comboarraymultiplier)
			(_generic
				((k)(_code 6))
			)
			(_port
				((a)(a))
				((x)(x))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \2\ (_entity ((i 2)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 45 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 46 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 48 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~138 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
		(_variable (_internal v ~std_logic_vector{k~downto~1}~138 0 68 (_process 0 (_code 10))))
		(_process
			(testing(_architecture 0 0 67 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 11 -1
	)
)
I 000053 55 492 0 testbench_for_comboarraymultiplier
(_configuration VHDL (testbench_for_comboarraymultiplier 0 78 (comboarraymultiplier_tb))
	(_version v41)
	(_time 1266898348370 2010.02.22 23:12:28)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymultiplier comboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((p)(p))
				)
			)
		)
	)
)
I 000056 55 2897          1266899048778 TB_ARCHITECTURE
(_unit VHDL (comboarraymultiplier_tb 0 27 (tb_architecture 0 33 ))
	(_version v41)
	(_time 1266899048791 2010.02.22 23:24:08)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1266899048776)
	)
	(_component
		(comboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 (_code 1))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 40 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 41 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 55 (_component comboarraymultiplier )
		(_generic
			((k)(_code 5))
		)
		(_port
			((a)(a))
			((x)(x))
			((p)(p))
		)
		(_use (_entity . comboarraymultiplier)
			(_generic
				((k)(_code 6))
			)
			(_port
				((a)(a))
				((x)(x))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 45 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 46 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 48 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~138 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
		(_variable (_internal v ~std_logic_vector{k~downto~1}~138 0 68 (_process 0 (_code 10))))
		(_process
			(testing(_architecture 0 0 67 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 11 -1
	)
)
I 000053 55 492 0 testbench_for_comboarraymultiplier
(_configuration VHDL (testbench_for_comboarraymultiplier 0 78 (comboarraymultiplier_tb))
	(_version v41)
	(_time 1266899048917 2010.02.22 23:24:08)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymultiplier comboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((p)(p))
				)
			)
		)
	)
)
I 000061 55 6137          1266899068715 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266899068716 2010.02.22 23:24:28)
	(_source (\./../../ECE448Lab3/Multiplier/src/ComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266836057409)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
		(comboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
			)
		)
	)
	(_generate G0 0 74 (_for ~INTEGER~range~1~to~k-1~13 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k-1~13 0 74 (_architecture )))
			(_process
				(line__75(_architecture 2 0 75 (_assignment (_simple)(_target(6(_index 6(_index 7)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G1 0 78 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 79 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 0 81 (_component comboarraymulcell )
				(_port
					((sin)(s_arr(_index 8(_index 9))))
					((am)(a(_index 10)))
					((cin)(c_arr(_index 11(_index 12))))
					((xn)(x(_index 13)))
					((sout)(s_arr(_index 14(_index 15))))
					((cout)(c_arr(_index 16(_index 17))))
				)
				(_use (_entity . comboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 79 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 78 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 79 (_scalar (_to (i 1)(c 18)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 92 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 0 92 (_architecture )))
			(_process
				(line__93(_architecture 3 0 93 (_assignment (_simple)(_target(2(_index 19)))(_sensitivity(6(_index 20(_index 21)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 97 (_for ~INTEGER~range~1~to~k-1~135 )
		(_instantiation C2 0 99 (_component comboarraymulcellnon )
			(_port
				((x)(s_arr(_index 22(_index 23))))
				((y)(c_bus(_index 24)))
				((cin)(c_arr(_index 25(_index 26))))
				((cout)(c_bus(_index 27)))
				((s)(p(_index 28)))
			)
			(_use (_entity . comboarraymulcellnon)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~135 0 97 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 1))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 33))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 35))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~133 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~133 0 65 (_architecture (_uni ))))
		(_signal (_internal y_bus ~std_logic_vector{k~downto~0}~133 0 66 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 67 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 68 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 74 (_scalar (_to (i 1)(c 37)))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 78 (_scalar (_to (i 0)(c 38)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 0 92 (_scalar (_to (i 1)(c 39)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~135 0 97 (_scalar (_to (i 1)(c 40)))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(6(0))))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(3(0))))))
			(line__96(_architecture 4 0 96 (_assignment (_simple)(_target(4(0))))))
			(line__107(_architecture 5 0 107 (_assignment (_simple)(_target(2(_index 41)))(_sensitivity(4(_index 42))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 43 -1
	)
)
I 000061 55 5051          1266901766844 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266901766845 2010.02.23 00:09:26)
	(_source (\./../../ECE448Lab3/Multiplier/src/ComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266836057409)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 71 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 72 (_for ~INTEGER~range~1~to~k~13 )
			(_generate l1 0 73 (_if 0)
				(_instantiation C1 0 74 (_component comboarraymulcell )
					(_port
						((sin)((i 2)))
						((am)(a(_index 1)))
						((cin)((i 2)))
						((xn)(x(_index 2)))
						((sout)(s_arr(_index 3(_index 4))))
						((cout)(c_arr(_index 5(_index 6))))
					)
					(_use (_entity . comboarraymulcell)
						(_port
							((sin)(sin))
							((am)(am))
							((cin)(cin))
							((xn)(xn))
							((sout)(sout))
							((cout)(cout))
						)
					)
				)
			)
			(_generate l2 0 84 (_if 7)
				(_instantiation C1 0 85 (_component comboarraymulcell )
					(_port
						((sin)(s_arr(_index 8(_index 9))))
						((am)(a(_index 10)))
						((cin)(c_arr(_index 11(_index 12))))
						((xn)(x(_index 13)))
						((sout)(s_arr(_index 14(_index 15))))
						((cout)(c_arr(_index 16(_index 17))))
					)
					(_use (_entity . comboarraymulcell)
					)
				)
			)
			(_generate l3 0 95 (_if 18)
				(_instantiation C1 0 96 (_component comboarraymulcell )
					(_port
						((sin)((i 2)))
						((am)(a(_index 19)))
						((cin)(c_arr(_index 20(_index 21))))
						((xn)(x(_index 22)))
						((sout)(s_arr(_index 23(_index 24))))
						((cout)(c_arr(_index 25(_index 26))))
					)
					(_use (_entity . comboarraymulcell)
						(_port
							((sin)(sin))
							((am)(am))
							((cin)(cin))
							((xn)(xn))
							((sout)(sout))
							((cout)(cout))
						)
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 72 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 71 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 72 (_scalar (_to (i 1)(c 27)))))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 1))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 32))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 34))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~133 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~133 0 65 (_architecture (_uni ))))
		(_signal (_internal y_bus ~std_logic_vector{k~downto~0}~133 0 66 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 67 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 68 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 71 (_scalar (_to (i 0)(c 36)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 37 -1
	)
)
I 000061 55 5462          1266901981766 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266901981767 2010.02.23 00:13:01)
	(_source (\./../../ECE448Lab3/Multiplier/src/ComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266836057409)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 71 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 72 (_for ~INTEGER~range~1~to~k~13 )
			(_generate l1 0 73 (_if 1)
				(_instantiation C1 0 74 (_component comboarraymulcell )
					(_port
						((sin)((i 2)))
						((am)(a(_index 2)))
						((cin)((i 2)))
						((xn)(x(_index 3)))
						((sout)(s_arr(_index 4(_index 5))))
						((cout)(c_arr(_index 6(_index 7))))
					)
					(_use (_entity . comboarraymulcell)
						(_port
							((sin)(sin))
							((am)(am))
							((cin)(cin))
							((xn)(xn))
							((sout)(sout))
							((cout)(cout))
						)
					)
				)
			)
			(_generate l2 0 84 (_if 8)
				(_instantiation C1 0 85 (_component comboarraymulcell )
					(_port
						((sin)(s_arr(_index 9(_index 10))))
						((am)(a(_index 11)))
						((cin)(c_arr(_index 12(_index 13))))
						((xn)(x(_index 14)))
						((sout)(s_arr(_index 15(_index 16))))
						((cout)(c_arr(_index 17(_index 18))))
					)
					(_use (_entity . comboarraymulcell)
					)
				)
			)
			(_generate l3 0 95 (_if 19)
				(_instantiation C1 0 96 (_component comboarraymulcell )
					(_port
						((sin)((i 2)))
						((am)(a(_index 20)))
						((cin)(c_arr(_index 21(_index 22))))
						((xn)(x(_index 23)))
						((sout)(s_arr(_index 24(_index 25))))
						((cout)(c_arr(_index 26(_index 27))))
					)
					(_use (_entity . comboarraymulcell)
						(_port
							((sin)(sin))
							((am)(am))
							((cin)(cin))
							((xn)(xn))
							((sout)(sout))
							((cout)(cout))
						)
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 72 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 71 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 72 (_scalar (_to (i 1)(c 28)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 109 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 0 109 (_architecture )))
			(_process
				(line__110(_architecture 0 0 110 (_assignment (_simple)(_target(2(_index 29)))(_sensitivity(6(_index 30(_index 31)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 1))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 36))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 38))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~133 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~133 0 65 (_architecture (_uni ))))
		(_signal (_internal y_bus ~std_logic_vector{k~downto~0}~133 0 66 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 67 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 68 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 71 (_scalar (_to (i 0)(c 40)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 0 109 (_scalar (_to (i 1)(c 41)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 42 -1
	)
)
I 000061 55 5462          1266902079891 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266902079892 2010.02.23 00:14:39)
	(_source (\./../../ECE448Lab3/Multiplier/src/ComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266836057409)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 71 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 72 (_for ~INTEGER~range~1~to~k~13 )
			(_generate l1 0 73 (_if 1)
				(_instantiation C1 0 74 (_component comboarraymulcell )
					(_port
						((sin)((i 2)))
						((am)(a(_index 2)))
						((cin)((i 2)))
						((xn)(x(_index 3)))
						((sout)(s_arr(_index 4(_index 5))))
						((cout)(c_arr(_index 6(_index 7))))
					)
					(_use (_entity . comboarraymulcell)
						(_port
							((sin)(sin))
							((am)(am))
							((cin)(cin))
							((xn)(xn))
							((sout)(sout))
							((cout)(cout))
						)
					)
				)
			)
			(_generate l2 0 84 (_if 8)
				(_instantiation C1 0 85 (_component comboarraymulcell )
					(_port
						((sin)(s_arr(_index 9(_index 10))))
						((am)(a(_index 11)))
						((cin)(c_arr(_index 12(_index 13))))
						((xn)(x(_index 14)))
						((sout)(s_arr(_index 15(_index 16))))
						((cout)(c_arr(_index 17(_index 18))))
					)
					(_use (_entity . comboarraymulcell)
					)
				)
			)
			(_generate l3 0 95 (_if 19)
				(_instantiation C1 0 96 (_component comboarraymulcell )
					(_port
						((sin)((i 2)))
						((am)(a(_index 20)))
						((cin)(c_arr(_index 21(_index 22))))
						((xn)(x(_index 23)))
						((sout)(s_arr(_index 24(_index 25))))
						((cout)(c_arr(_index 26(_index 27))))
					)
					(_use (_entity . comboarraymulcell)
						(_port
							((sin)(sin))
							((am)(am))
							((cin)(cin))
							((xn)(xn))
							((sout)(sout))
							((cout)(cout))
						)
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 72 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 71 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 72 (_scalar (_to (i 1)(c 28)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 109 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 0 109 (_architecture )))
			(_process
				(line__110(_architecture 0 0 110 (_assignment (_simple)(_target(2(_index 29)))(_sensitivity(6(_index 30(_index 31)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 1))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 36))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 38))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~133 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~133 0 65 (_architecture (_uni ))))
		(_signal (_internal y_bus ~std_logic_vector{k~downto~0}~133 0 66 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 67 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 68 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 71 (_scalar (_to (i 0)(c 40)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 0 109 (_scalar (_to (i 1)(c 41)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 42 -1
	)
)
I 000061 55 5462          1266902225985 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266902225986 2010.02.23 00:17:05)
	(_source (\./../../ECE448Lab3/Multiplier/src/ComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266836057409)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 71 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 72 (_for ~INTEGER~range~1~to~k~13 )
			(_generate l1 0 73 (_if 1)
				(_instantiation C1 0 74 (_component comboarraymulcell )
					(_port
						((sin)((i 2)))
						((am)(a(_index 2)))
						((cin)((i 2)))
						((xn)(x(_index 3)))
						((sout)(s_arr(_index 4(_index 5))))
						((cout)(c_arr(_index 6(_index 7))))
					)
					(_use (_entity . comboarraymulcell)
						(_port
							((sin)(sin))
							((am)(am))
							((cin)(cin))
							((xn)(xn))
							((sout)(sout))
							((cout)(cout))
						)
					)
				)
			)
			(_generate l2 0 84 (_if 8)
				(_instantiation C1 0 85 (_component comboarraymulcell )
					(_port
						((sin)(s_arr(_index 9(_index 10))))
						((am)(a(_index 11)))
						((cin)(c_arr(_index 12(_index 13))))
						((xn)(x(_index 14)))
						((sout)(s_arr(_index 15(_index 16))))
						((cout)(c_arr(_index 17(_index 18))))
					)
					(_use (_entity . comboarraymulcell)
					)
				)
			)
			(_generate l3 0 95 (_if 19)
				(_instantiation C1 0 96 (_component comboarraymulcell )
					(_port
						((sin)((i 2)))
						((am)(a(_index 20)))
						((cin)(c_arr(_index 21(_index 22))))
						((xn)(x(_index 23)))
						((sout)(s_arr(_index 24(_index 25))))
						((cout)(c_arr(_index 26(_index 27))))
					)
					(_use (_entity . comboarraymulcell)
						(_port
							((sin)(sin))
							((am)(am))
							((cin)(cin))
							((xn)(xn))
							((sout)(sout))
							((cout)(cout))
						)
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 72 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 71 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 72 (_scalar (_to (i 1)(c 28)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 109 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal idx ~INTEGER~range~1~to~k~134 0 109 (_architecture )))
			(_process
				(line__110(_architecture 0 0 110 (_assignment (_simple)(_target(2(_index 29)))(_sensitivity(6(_index 30(_index 31)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 1))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 36))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 38))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~133 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~133 0 65 (_architecture (_uni ))))
		(_signal (_internal y_bus ~std_logic_vector{k~downto~0}~133 0 66 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 67 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 68 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 71 (_scalar (_to (i 0)(c 40)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 0 109 (_scalar (_to (i 1)(c 41)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 42 -1
	)
)
I 000061 55 7133          1266902684407 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266902684408 2010.02.23 00:24:44)
	(_source (\./../../ECE448Lab3/Multiplier/src/ComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266836057409)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
		(comboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 71 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 72 (_for ~INTEGER~range~1~to~k~13 )
			(_generate l1 0 73 (_if 2)
				(_instantiation C1 0 74 (_component comboarraymulcell )
					(_port
						((sin)((i 2)))
						((am)(a(_index 3)))
						((cin)((i 2)))
						((xn)(x(_index 4)))
						((sout)(s_arr(_index 5(_index 6))))
						((cout)(c_arr(_index 7(_index 8))))
					)
					(_use (_entity . comboarraymulcell)
						(_port
							((sin)(sin))
							((am)(am))
							((cin)(cin))
							((xn)(xn))
							((sout)(sout))
							((cout)(cout))
						)
					)
				)
			)
			(_generate l2 0 84 (_if 9)
				(_instantiation C1 0 85 (_component comboarraymulcell )
					(_port
						((sin)(s_arr(_index 10(_index 11))))
						((am)(a(_index 12)))
						((cin)(c_arr(_index 13(_index 14))))
						((xn)(x(_index 15)))
						((sout)(s_arr(_index 16(_index 17))))
						((cout)(c_arr(_index 18(_index 19))))
					)
					(_use (_entity . comboarraymulcell)
					)
				)
			)
			(_generate l3 0 95 (_if 20)
				(_instantiation C1 0 96 (_component comboarraymulcell )
					(_port
						((sin)((i 2)))
						((am)(a(_index 21)))
						((cin)(c_arr(_index 22(_index 23))))
						((xn)(x(_index 24)))
						((sout)(s_arr(_index 25(_index 26))))
						((cout)(c_arr(_index 27(_index 28))))
					)
					(_use (_entity . comboarraymulcell)
						(_port
							((sin)(sin))
							((am)(am))
							((cin)(cin))
							((xn)(xn))
							((sout)(sout))
							((cout)(cout))
						)
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 72 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 71 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 72 (_scalar (_to (i 1)(c 29)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 109 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 0 109 (_architecture )))
			(_process
				(line__110(_architecture 0 0 110 (_assignment (_simple)(_target(2(_index 30)))(_sensitivity(6(_index 31(_index 32)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 113 (_for ~INTEGER~range~1~to~k-1~13 )
		(_generate l4 0 114 (_if 33)
			(_instantiation C2 0 115 (_component comboarraymulcellnon )
				(_port
					((x)(s_arr(_index 34(_index 35))))
					((y)((i 2)))
					((cin)(c_arr(_index 36(_index 37))))
					((cout)(c_bus(_index 38)))
					((s)(p(_index 39)))
				)
				(_use (_entity . comboarraymulcellnon)
					(_port
						((x)(x))
						((y)(y))
						((cin)(cin))
						((cout)(cout))
						((s)(s))
					)
				)
			)
		)
		(_generate l5 0 123 (_if 40)
			(_instantiation C2 0 124 (_component comboarraymulcellnon )
				(_port
					((x)(s_arr(_index 41(_index 42))))
					((y)(c_bus(_index 43)))
					((cin)(c_arr(_index 44(_index 45))))
					((cout)(c_bus(_index 46)))
					((s)(p(_index 47)))
				)
				(_use (_entity . comboarraymulcellnon)
				)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~13 0 113 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 1))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 52))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 54))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~133 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~133 0 65 (_architecture (_uni ))))
		(_signal (_internal y_bus ~std_logic_vector{k~downto~0}~133 0 66 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 67 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 68 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 71 (_scalar (_to (i 0)(c 56)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 0 109 (_scalar (_to (i 1)(c 57)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 113 (_scalar (_to (i 1)(c 58)))))
		(_process
			(line__133(_architecture 1 0 133 (_assignment (_simple)(_target(2(_index 59)))(_sensitivity(4(_index 60))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 61 -1
	)
)
I 000061 55 7133          1266902887814 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266902887815 2010.02.23 00:28:07)
	(_source (\./../../ECE448Lab3/Multiplier/src/ComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266836057409)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
		(comboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 71 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 72 (_for ~INTEGER~range~1~to~k~13 )
			(_generate l1 0 73 (_if 2)
				(_instantiation C1 0 74 (_component comboarraymulcell )
					(_port
						((sin)((i 2)))
						((am)(a(_index 3)))
						((cin)((i 2)))
						((xn)(x(_index 4)))
						((sout)(s_arr(_index 5(_index 6))))
						((cout)(c_arr(_index 7(_index 8))))
					)
					(_use (_entity . comboarraymulcell)
						(_port
							((sin)(sin))
							((am)(am))
							((cin)(cin))
							((xn)(xn))
							((sout)(sout))
							((cout)(cout))
						)
					)
				)
			)
			(_generate l2 0 84 (_if 9)
				(_instantiation C1 0 85 (_component comboarraymulcell )
					(_port
						((sin)(s_arr(_index 10(_index 11))))
						((am)(a(_index 12)))
						((cin)(c_arr(_index 13(_index 14))))
						((xn)(x(_index 15)))
						((sout)(s_arr(_index 16(_index 17))))
						((cout)(c_arr(_index 18(_index 19))))
					)
					(_use (_entity . comboarraymulcell)
					)
				)
			)
			(_generate l3 0 95 (_if 20)
				(_instantiation C1 0 96 (_component comboarraymulcell )
					(_port
						((sin)((i 2)))
						((am)(a(_index 21)))
						((cin)(c_arr(_index 22(_index 23))))
						((xn)(x(_index 24)))
						((sout)(s_arr(_index 25(_index 26))))
						((cout)(c_arr(_index 27(_index 28))))
					)
					(_use (_entity . comboarraymulcell)
						(_port
							((sin)(sin))
							((am)(am))
							((cin)(cin))
							((xn)(xn))
							((sout)(sout))
							((cout)(cout))
						)
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 72 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 71 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 72 (_scalar (_to (i 1)(c 29)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 109 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 0 109 (_architecture )))
			(_process
				(line__110(_architecture 0 0 110 (_assignment (_simple)(_target(2(_index 30)))(_sensitivity(6(_index 31(_index 32)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 113 (_for ~INTEGER~range~1~to~k-1~13 )
		(_generate l4 0 114 (_if 33)
			(_instantiation C2 0 115 (_component comboarraymulcellnon )
				(_port
					((x)(s_arr(_index 34(_index 35))))
					((y)((i 2)))
					((cin)(c_arr(_index 36(_index 37))))
					((cout)(c_bus(_index 38)))
					((s)(p(_index 39)))
				)
				(_use (_entity . comboarraymulcellnon)
					(_port
						((x)(x))
						((y)(y))
						((cin)(cin))
						((cout)(cout))
						((s)(s))
					)
				)
			)
		)
		(_generate l5 0 123 (_if 40)
			(_instantiation C3 0 124 (_component comboarraymulcellnon )
				(_port
					((x)(s_arr(_index 41(_index 42))))
					((y)(c_bus(_index 43)))
					((cin)(c_arr(_index 44(_index 45))))
					((cout)(c_bus(_index 46)))
					((s)(p(_index 47)))
				)
				(_use (_entity . comboarraymulcellnon)
				)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~13 0 113 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 1))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 52))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 54))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~133 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~133 0 65 (_architecture (_uni ))))
		(_signal (_internal y_bus ~std_logic_vector{k~downto~0}~133 0 66 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 67 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 68 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 71 (_scalar (_to (i 0)(c 56)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 0 109 (_scalar (_to (i 1)(c 57)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 113 (_scalar (_to (i 1)(c 58)))))
		(_process
			(line__133(_architecture 1 0 133 (_assignment (_simple)(_target(2(_index 59)))(_sensitivity(4(_index 60))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 61 -1
	)
)
I 000056 55 2897          1266902926032 TB_ARCHITECTURE
(_unit VHDL (comboarraymultiplier_tb 0 27 (tb_architecture 0 33 ))
	(_version v41)
	(_time 1266902926033 2010.02.23 00:28:46)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1266899048775)
	)
	(_component
		(comboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 (_code 1))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 40 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 41 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 55 (_component comboarraymultiplier )
		(_generic
			((k)(_code 5))
		)
		(_port
			((a)(a))
			((x)(x))
			((p)(p))
		)
		(_use (_entity . comboarraymultiplier)
			(_generic
				((k)(_code 6))
			)
			(_port
				((a)(a))
				((x)(x))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 45 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 46 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 48 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~138 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
		(_variable (_internal v ~std_logic_vector{k~downto~1}~138 0 68 (_process 0 (_code 10))))
		(_process
			(testing(_architecture 0 0 67 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 11 -1
	)
)
I 000053 55 492 0 testbench_for_comboarraymultiplier
(_configuration VHDL (testbench_for_comboarraymultiplier 0 78 (comboarraymultiplier_tb))
	(_version v41)
	(_time 1266902926157 2010.02.23 00:28:46)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymultiplier comboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((p)(p))
				)
			)
		)
	)
)
I 000056 55 2897          1266902949221 TB_ARCHITECTURE
(_unit VHDL (comboarraymultiplier_tb 0 27 (tb_architecture 0 33 ))
	(_version v41)
	(_time 1266902949222 2010.02.23 00:29:09)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1266899048775)
	)
	(_component
		(comboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 (_code 1))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 40 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 41 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 55 (_component comboarraymultiplier )
		(_generic
			((k)(_code 5))
		)
		(_port
			((a)(a))
			((x)(x))
			((p)(p))
		)
		(_use (_entity . comboarraymultiplier)
			(_generic
				((k)(_code 6))
			)
			(_port
				((a)(a))
				((x)(x))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 45 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 46 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 48 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~138 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
		(_variable (_internal v ~std_logic_vector{k~downto~1}~138 0 68 (_process 0 (_code 10))))
		(_process
			(testing(_architecture 0 0 67 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 11 -1
	)
)
I 000053 55 492 0 testbench_for_comboarraymultiplier
(_configuration VHDL (testbench_for_comboarraymultiplier 0 78 (comboarraymultiplier_tb))
	(_version v41)
	(_time 1266902949329 2010.02.23 00:29:09)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymultiplier comboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((p)(p))
				)
			)
		)
	)
)
I 000061 55 1649          1266903030112 ComboArrayMulCellNoN
(_unit VHDL (comboarraymulcellnon 0 28 (comboarraymulcellnon 0 40 ))
	(_version v41)
	(_time 1266903030113 2010.02.23 00:30:30)
	(_source (\./../../ece448lab3/multiplier/src/comboarraymulcellnon.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266813431952)
	)
	(_component
		(fulladder
			(_object
				(_port (_internal i0 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal i1 ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal ci ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
				(_port (_internal co ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
			)
		)
	)
	(_instantiation l1 0 51 (_component fulladder )
		(_port
			((i0)(x))
			((i1)(y))
			((ci)(cin))
			((s)(s))
			((co)(cout))
		)
		(_use (_entity . fulladder)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
		(_port (_internal s ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
)
I 000061 55 7133          1266903030143 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266903030144 2010.02.23 00:30:30)
	(_source (\./../../ECE448Lab3/Multiplier/src/ComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266836057409)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
		(comboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 71 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 72 (_for ~INTEGER~range~1~to~k~13 )
			(_generate l1 0 73 (_if 2)
				(_instantiation C1 0 74 (_component comboarraymulcell )
					(_port
						((sin)((i 2)))
						((am)(a(_index 3)))
						((cin)((i 2)))
						((xn)(x(_index 4)))
						((sout)(s_arr(_index 5(_index 6))))
						((cout)(c_arr(_index 7(_index 8))))
					)
					(_use (_entity . comboarraymulcell)
						(_port
							((sin)(sin))
							((am)(am))
							((cin)(cin))
							((xn)(xn))
							((sout)(sout))
							((cout)(cout))
						)
					)
				)
			)
			(_generate l2 0 84 (_if 9)
				(_instantiation C2 0 85 (_component comboarraymulcell )
					(_port
						((sin)(s_arr(_index 10(_index 11))))
						((am)(a(_index 12)))
						((cin)(c_arr(_index 13(_index 14))))
						((xn)(x(_index 15)))
						((sout)(s_arr(_index 16(_index 17))))
						((cout)(c_arr(_index 18(_index 19))))
					)
					(_use (_entity . comboarraymulcell)
					)
				)
			)
			(_generate l3 0 95 (_if 20)
				(_instantiation C3 0 96 (_component comboarraymulcell )
					(_port
						((sin)((i 2)))
						((am)(a(_index 21)))
						((cin)(c_arr(_index 22(_index 23))))
						((xn)(x(_index 24)))
						((sout)(s_arr(_index 25(_index 26))))
						((cout)(c_arr(_index 27(_index 28))))
					)
					(_use (_entity . comboarraymulcell)
						(_port
							((sin)(sin))
							((am)(am))
							((cin)(cin))
							((xn)(xn))
							((sout)(sout))
							((cout)(cout))
						)
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 72 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 71 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 72 (_scalar (_to (i 1)(c 29)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 109 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 0 109 (_architecture )))
			(_process
				(line__110(_architecture 0 0 110 (_assignment (_simple)(_target(2(_index 30)))(_sensitivity(6(_index 31(_index 32)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 113 (_for ~INTEGER~range~1~to~k-1~13 )
		(_generate l4 0 114 (_if 33)
			(_instantiation C4 0 115 (_component comboarraymulcellnon )
				(_port
					((x)(s_arr(_index 34(_index 35))))
					((y)((i 2)))
					((cin)(c_arr(_index 36(_index 37))))
					((cout)(c_bus(_index 38)))
					((s)(p(_index 39)))
				)
				(_use (_entity . comboarraymulcellnon)
					(_port
						((x)(x))
						((y)(y))
						((cin)(cin))
						((cout)(cout))
						((s)(s))
					)
				)
			)
		)
		(_generate l5 0 123 (_if 40)
			(_instantiation C5 0 124 (_component comboarraymulcellnon )
				(_port
					((x)(s_arr(_index 41(_index 42))))
					((y)(c_bus(_index 43)))
					((cin)(c_arr(_index 44(_index 45))))
					((cout)(c_bus(_index 46)))
					((s)(p(_index 47)))
				)
				(_use (_entity . comboarraymulcellnon)
				)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~13 0 113 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 1))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 52))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 54))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~133 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~133 0 65 (_architecture (_uni ))))
		(_signal (_internal y_bus ~std_logic_vector{k~downto~0}~133 0 66 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 67 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 68 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 71 (_scalar (_to (i 0)(c 56)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 0 109 (_scalar (_to (i 1)(c 57)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 113 (_scalar (_to (i 1)(c 58)))))
		(_process
			(line__133(_architecture 1 0 133 (_assignment (_simple)(_target(2(_index 59)))(_sensitivity(4(_index 60))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 61 -1
	)
)
I 000050 55 1200          1266903030331 FullAdder
(_unit VHDL (fulladder 0 28 (fulladder 0 40 ))
	(_version v41)
	(_time 1266903030332 2010.02.23 00:30:30)
	(_source (\./../../ece448lab3/multiplier/src/fulladder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266813432327)
	)
	(_object
		(_port (_internal i0 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal i1 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal ci ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
		(_port (_internal co ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__45(_architecture 1 0 45 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
	(_model . FullAdder 2 -1
	)
)
I 000056 55 1865          1266903030471 ComboMultiplier
(_unit VHDL (combomultiplier 0 29 (combomultiplier 0 40 ))
	(_version v41)
	(_time 1266903030472 2010.02.23 00:30:30)
	(_source (\./../../ece448lab3/multiplier/src/combomultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_entity
		(_time 1266813432202)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal A ~std_logic_vector{k-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal B ~std_logic_vector{k-1~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_port (_internal Z ~std_logic_vector{k*2-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k*2-1~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_signal (_internal temp ~std_logic_vector{k*2-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboMultiplier 5 -1
	)
)
I 000058 55 1977          1266903030594 ComboArrayMulCell
(_unit VHDL (comboarraymulcell 0 28 (comboarraymulcell 0 41 ))
	(_version v41)
	(_time 1266903030595 2010.02.23 00:30:30)
	(_source (\./../../ece448lab3/multiplier/src/comboarraymulcell.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266813431577)
	)
	(_component
		(fulladder
			(_object
				(_port (_internal i0 ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal i1 ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal ci ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal co ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation l1 0 55 (_component fulladder )
		(_port
			((i0)(sin))
			((i1)(tmp))
			((ci)(cin))
			((s)(sout))
			((co)(cout))
		)
		(_use (_entity . fulladder)
		)
	)
	(_object
		(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal am ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
		(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
		(_signal (_internal tmp ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_assignment (_simple)(_target(6))(_sensitivity(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
	(_model . ComboArrayMulCell 1 -1
	)
)
I 000056 55 2897          1266903030706 TB_ARCHITECTURE
(_unit VHDL (comboarraymultiplier_tb 0 27 (tb_architecture 0 33 ))
	(_version v41)
	(_time 1266903030707 2010.02.23 00:30:30)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1266899048775)
	)
	(_component
		(comboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 (_code 1))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 40 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 41 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 55 (_component comboarraymultiplier )
		(_generic
			((k)(_code 5))
		)
		(_port
			((a)(a))
			((x)(x))
			((p)(p))
		)
		(_use (_entity . comboarraymultiplier)
			(_generic
				((k)(_code 6))
			)
			(_port
				((a)(a))
				((x)(x))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 45 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 46 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 48 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~138 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
		(_variable (_internal v ~std_logic_vector{k~downto~1}~138 0 68 (_process 0 (_code 10))))
		(_process
			(testing(_architecture 0 0 67 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 11 -1
	)
)
I 000053 55 492 0 testbench_for_comboarraymultiplier
(_configuration VHDL (testbench_for_comboarraymultiplier 0 78 (comboarraymultiplier_tb))
	(_version v41)
	(_time 1266903030844 2010.02.23 00:30:30)
	(_source (\./src/testbench/comboarraymultiplier_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymultiplier comboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((p)(p))
				)
			)
		)
	)
)
I 000056 55 2375          1266903030876 TB_ARCHITECTURE
(_unit VHDL (comboarraymulcell_tb 0 26 (tb_architecture 0 29 ))
	(_version v41)
	(_time 1266903030877 2010.02.23 00:30:30)
	(_source (\./src/TestBench/comboarraymulcell_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266815995202)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 55 (_component comboarraymulcell )
		(_port
			((sin)(sin))
			((am)(am))
			((cin)(cin))
			((xn)(xn))
			((sout)(sout))
			((cout)(cout))
		)
		(_use (_entity . comboarraymulcell)
		)
	)
	(_object
		(_signal (_internal sin ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
		(_signal (_internal am ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
		(_signal (_internal cin ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
		(_signal (_internal xn ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ))))
		(_signal (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
		(_signal (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_alias((sin)(_string \"1"\)))(_target(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((am)(_string \"1"\)))(_target(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((xn)(_string \"1"\)))(_target(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((cin)(_string \"1"\)))(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
	(_model . TB_ARCHITECTURE 4 -1
	)
)
I 000050 55 394 0 testbench_for_comboarraymulcell
(_configuration VHDL (testbench_for_comboarraymulcell 0 73 (comboarraymulcell_tb))
	(_version v41)
	(_time 1266903030969 2010.02.23 00:30:30)
	(_source (\./src/testbench/comboarraymulcell_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymulcell comboarraymulcell
			)
		)
	)
)
I 000061 55 7133          1266903103956 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266903103957 2010.02.23 00:31:43)
	(_source (\./../../ECE448Lab3/Multiplier/src/ComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266836057409)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
		(comboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 71 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 72 (_for ~INTEGER~range~1~to~k~13 )
			(_generate l1 0 73 (_if 2)
				(_instantiation C1 0 74 (_component comboarraymulcell )
					(_port
						((sin)((i 2)))
						((am)(a(_index 3)))
						((cin)((i 2)))
						((xn)(x(_index 4)))
						((sout)(s_arr(_index 5(_index 6))))
						((cout)(c_arr(_index 7(_index 8))))
					)
					(_use (_entity . comboarraymulcell)
						(_port
							((sin)(sin))
							((am)(am))
							((cin)(cin))
							((xn)(xn))
							((sout)(sout))
							((cout)(cout))
						)
					)
				)
			)
			(_generate l2 0 84 (_if 9)
				(_instantiation C2 0 85 (_component comboarraymulcell )
					(_port
						((sin)(s_arr(_index 10(_index 11))))
						((am)(a(_index 12)))
						((cin)(c_arr(_index 13(_index 14))))
						((xn)(x(_index 15)))
						((sout)(s_arr(_index 16(_index 17))))
						((cout)(c_arr(_index 18(_index 19))))
					)
					(_use (_entity . comboarraymulcell)
					)
				)
			)
			(_generate l3 0 95 (_if 20)
				(_instantiation C3 0 96 (_component comboarraymulcell )
					(_port
						((sin)((i 2)))
						((am)(a(_index 21)))
						((cin)(c_arr(_index 22(_index 23))))
						((xn)(x(_index 24)))
						((sout)(s_arr(_index 25(_index 26))))
						((cout)(c_arr(_index 27(_index 28))))
					)
					(_use (_entity . comboarraymulcell)
						(_port
							((sin)(sin))
							((am)(am))
							((cin)(cin))
							((xn)(xn))
							((sout)(sout))
							((cout)(cout))
						)
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 72 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 71 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 72 (_scalar (_to (i 1)(c 29)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 109 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 0 109 (_architecture )))
			(_process
				(line__110(_architecture 0 0 110 (_assignment (_simple)(_target(2(_index 30)))(_sensitivity(6(_index 31(_index 32)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 113 (_for ~INTEGER~range~1~to~k-1~13 )
		(_generate l4 0 114 (_if 33)
			(_instantiation C4 0 115 (_component comboarraymulcellnon )
				(_port
					((x)(s_arr(_index 34(_index 35))))
					((y)((i 2)))
					((cin)(c_arr(_index 36(_index 37))))
					((cout)(c_bus(_index 38)))
					((s)(p(_index 39)))
				)
				(_use (_entity . comboarraymulcellnon)
					(_port
						((x)(x))
						((y)(y))
						((cin)(cin))
						((cout)(cout))
						((s)(s))
					)
				)
			)
		)
		(_generate l5 0 123 (_if 40)
			(_instantiation C5 0 124 (_component comboarraymulcellnon )
				(_port
					((x)(s_arr(_index 41(_index 42))))
					((y)(c_bus(_index 43)))
					((cin)(c_arr(_index 44(_index 45))))
					((cout)(c_bus(_index 46)))
					((s)(p(_index 47)))
				)
				(_use (_entity . comboarraymulcellnon)
				)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~13 0 113 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 1))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 52))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 54))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~133 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~133 0 65 (_architecture (_uni ))))
		(_signal (_internal y_bus ~std_logic_vector{k~downto~0}~133 0 66 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 67 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 68 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 71 (_scalar (_to (i 0)(c 56)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 0 109 (_scalar (_to (i 1)(c 57)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 113 (_scalar (_to (i 1)(c 58)))))
		(_process
			(line__133(_architecture 1 0 133 (_assignment (_simple)(_target(2(_index 59)))(_sensitivity(4(_index 60))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 61 -1
	)
)
I 000061 55 7133          1266903119628 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266903119629 2010.02.23 00:31:59)
	(_source (\./../../ECE448Lab3/Multiplier/src/ComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266836057409)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
		(comboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 71 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 72 (_for ~INTEGER~range~1~to~k~13 )
			(_generate l1 0 73 (_if 2)
				(_instantiation C1 0 74 (_component comboarraymulcell )
					(_port
						((sin)((i 2)))
						((am)(a(_index 3)))
						((cin)((i 2)))
						((xn)(x(_index 4)))
						((sout)(s_arr(_index 5(_index 6))))
						((cout)(c_arr(_index 7(_index 8))))
					)
					(_use (_entity . comboarraymulcell)
						(_port
							((sin)(sin))
							((am)(am))
							((cin)(cin))
							((xn)(xn))
							((sout)(sout))
							((cout)(cout))
						)
					)
				)
			)
			(_generate l2 0 84 (_if 9)
				(_instantiation C2 0 85 (_component comboarraymulcell )
					(_port
						((sin)(s_arr(_index 10(_index 11))))
						((am)(a(_index 12)))
						((cin)(c_arr(_index 13(_index 14))))
						((xn)(x(_index 15)))
						((sout)(s_arr(_index 16(_index 17))))
						((cout)(c_arr(_index 18(_index 19))))
					)
					(_use (_entity . comboarraymulcell)
					)
				)
			)
			(_generate l3 0 95 (_if 20)
				(_instantiation C3 0 96 (_component comboarraymulcell )
					(_port
						((sin)((i 2)))
						((am)(a(_index 21)))
						((cin)(c_arr(_index 22(_index 23))))
						((xn)(x(_index 24)))
						((sout)(s_arr(_index 25(_index 26))))
						((cout)(c_arr(_index 27(_index 28))))
					)
					(_use (_entity . comboarraymulcell)
						(_port
							((sin)(sin))
							((am)(am))
							((cin)(cin))
							((xn)(xn))
							((sout)(sout))
							((cout)(cout))
						)
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 72 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 71 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 72 (_scalar (_to (i 1)(c 29)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 109 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 0 109 (_architecture )))
			(_process
				(line__110(_architecture 0 0 110 (_assignment (_simple)(_target(2(_index 30)))(_sensitivity(6(_index 31(_index 32)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 113 (_for ~INTEGER~range~1~to~k-1~13 )
		(_generate l4 0 114 (_if 33)
			(_instantiation C4 0 115 (_component comboarraymulcellnon )
				(_port
					((x)(s_arr(_index 34(_index 35))))
					((y)((i 2)))
					((cin)(c_arr(_index 36(_index 37))))
					((cout)(c_bus(_index 38)))
					((s)(p(_index 39)))
				)
				(_use (_entity . comboarraymulcellnon)
					(_port
						((x)(x))
						((y)(y))
						((cin)(cin))
						((cout)(cout))
						((s)(s))
					)
				)
			)
		)
		(_generate l5 0 123 (_if 40)
			(_instantiation C5 0 124 (_component comboarraymulcellnon )
				(_port
					((x)(s_arr(_index 41(_index 42))))
					((y)(c_bus(_index 43)))
					((cin)(c_arr(_index 44(_index 45))))
					((cout)(c_bus(_index 46)))
					((s)(p(_index 47)))
				)
				(_use (_entity . comboarraymulcellnon)
				)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~13 0 113 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 1))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 52))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 54))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~133 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~133 0 65 (_architecture (_uni ))))
		(_signal (_internal y_bus ~std_logic_vector{k~downto~0}~133 0 66 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 67 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 68 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 71 (_scalar (_to (i 0)(c 56)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 0 109 (_scalar (_to (i 1)(c 57)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 113 (_scalar (_to (i 1)(c 58)))))
		(_process
			(line__133(_architecture 1 0 133 (_assignment (_simple)(_target(2(_index 59)))(_sensitivity(4(_index 60))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 61 -1
	)
)
I 000061 55 7133          1266903306344 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266903306345 2010.02.23 00:35:06)
	(_source (\./../../ECE448Lab3/Multiplier/src/ComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266836057409)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
		(comboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 71 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 72 (_for ~INTEGER~range~1~to~k~13 )
			(_generate l1 0 73 (_if 2)
				(_instantiation C1 0 74 (_component comboarraymulcell )
					(_port
						((sin)((i 2)))
						((am)(a(_index 3)))
						((cin)((i 2)))
						((xn)(x(_index 4)))
						((sout)(s_arr(_index 5(_index 6))))
						((cout)(c_arr(_index 7(_index 8))))
					)
					(_use (_entity . comboarraymulcell)
						(_port
							((sin)(sin))
							((am)(am))
							((cin)(cin))
							((xn)(xn))
							((sout)(sout))
							((cout)(cout))
						)
					)
				)
			)
			(_generate l2 0 84 (_if 9)
				(_instantiation C2 0 85 (_component comboarraymulcell )
					(_port
						((sin)(s_arr(_index 10(_index 11))))
						((am)(a(_index 12)))
						((cin)(c_arr(_index 13(_index 14))))
						((xn)(x(_index 15)))
						((sout)(s_arr(_index 16(_index 17))))
						((cout)(c_arr(_index 18(_index 19))))
					)
					(_use (_entity . comboarraymulcell)
					)
				)
			)
			(_generate l3 0 95 (_if 20)
				(_instantiation C3 0 96 (_component comboarraymulcell )
					(_port
						((sin)((i 2)))
						((am)(a(_index 21)))
						((cin)(c_arr(_index 22(_index 23))))
						((xn)(x(_index 24)))
						((sout)(s_arr(_index 25(_index 26))))
						((cout)(c_arr(_index 27(_index 28))))
					)
					(_use (_entity . comboarraymulcell)
						(_port
							((sin)(sin))
							((am)(am))
							((cin)(cin))
							((xn)(xn))
							((sout)(sout))
							((cout)(cout))
						)
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 72 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 71 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 72 (_scalar (_to (i 1)(c 29)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 109 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 0 109 (_architecture )))
			(_process
				(line__110(_architecture 0 0 110 (_assignment (_simple)(_target(2(_index 30)))(_sensitivity(6(_index 31(_index 32)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 113 (_for ~INTEGER~range~1~to~k-1~13 )
		(_generate l4 0 114 (_if 33)
			(_instantiation C4 0 115 (_component comboarraymulcellnon )
				(_port
					((x)(s_arr(_index 34(_index 35))))
					((y)((i 2)))
					((cin)(c_arr(_index 36(_index 37))))
					((cout)(c_bus(_index 38)))
					((s)(p(_index 39)))
				)
				(_use (_entity . comboarraymulcellnon)
					(_port
						((x)(x))
						((y)(y))
						((cin)(cin))
						((cout)(cout))
						((s)(s))
					)
				)
			)
		)
		(_generate l5 0 123 (_if 40)
			(_instantiation C5 0 124 (_component comboarraymulcellnon )
				(_port
					((x)(s_arr(_index 41(_index 42))))
					((y)(c_bus(_index 43)))
					((cin)(c_arr(_index 44(_index 45))))
					((cout)(c_bus(_index 46)))
					((s)(p(_index 47)))
				)
				(_use (_entity . comboarraymulcellnon)
				)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~13 0 113 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 1))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 52))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 54))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~133 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~133 0 65 (_architecture (_uni ))))
		(_signal (_internal y_bus ~std_logic_vector{k~downto~0}~133 0 66 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 67 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 68 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 71 (_scalar (_to (i 0)(c 56)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 0 109 (_scalar (_to (i 1)(c 57)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 113 (_scalar (_to (i 1)(c 58)))))
		(_process
			(line__133(_architecture 1 0 133 (_assignment (_simple)(_target(2(_index 59)))(_sensitivity(4(_index 60))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 61 -1
	)
)
I 000061 55 7133          1266904451218 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266904451219 2010.02.23 00:54:11)
	(_source (\./../../ECE448Lab3/Multiplier/src/ComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266836057409)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
		(comboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 71 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 72 (_for ~INTEGER~range~1~to~k~13 )
			(_generate l1 0 73 (_if 2)
				(_instantiation C1 0 74 (_component comboarraymulcell )
					(_port
						((sin)((i 2)))
						((am)(a(_index 3)))
						((cin)((i 2)))
						((xn)(x(_index 4)))
						((sout)(s_arr(_index 5(_index 6))))
						((cout)(c_arr(_index 7(_index 8))))
					)
					(_use (_entity . comboarraymulcell)
						(_port
							((sin)(sin))
							((am)(am))
							((cin)(cin))
							((xn)(xn))
							((sout)(sout))
							((cout)(cout))
						)
					)
				)
			)
			(_generate l2 0 84 (_if 9)
				(_instantiation C2 0 85 (_component comboarraymulcell )
					(_port
						((sin)(s_arr(_index 10(_index 11))))
						((am)(a(_index 12)))
						((cin)(c_arr(_index 13(_index 14))))
						((xn)(x(_index 15)))
						((sout)(s_arr(_index 16(_index 17))))
						((cout)(c_arr(_index 18(_index 19))))
					)
					(_use (_entity . comboarraymulcell)
					)
				)
			)
			(_generate l3 0 95 (_if 20)
				(_instantiation C3 0 96 (_component comboarraymulcell )
					(_port
						((sin)((i 2)))
						((am)(a(_index 21)))
						((cin)(c_arr(_index 22(_index 23))))
						((xn)(x(_index 24)))
						((sout)(s_arr(_index 25(_index 26))))
						((cout)(c_arr(_index 27(_index 28))))
					)
					(_use (_entity . comboarraymulcell)
						(_port
							((sin)(sin))
							((am)(am))
							((cin)(cin))
							((xn)(xn))
							((sout)(sout))
							((cout)(cout))
						)
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 72 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 71 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 72 (_scalar (_to (i 1)(c 29)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 109 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 0 109 (_architecture )))
			(_process
				(line__110(_architecture 0 0 110 (_assignment (_simple)(_target(2(_index 30)))(_sensitivity(6(_index 31(_index 32)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 113 (_for ~INTEGER~range~1~to~k-1~13 )
		(_generate l4 0 114 (_if 33)
			(_instantiation C4 0 115 (_component comboarraymulcellnon )
				(_port
					((x)(s_arr(_index 34(_index 35))))
					((y)((i 2)))
					((cin)(c_arr(_index 36(_index 37))))
					((cout)(c_bus(_index 38)))
					((s)(p(_index 39)))
				)
				(_use (_entity . comboarraymulcellnon)
					(_port
						((x)(x))
						((y)(y))
						((cin)(cin))
						((cout)(cout))
						((s)(s))
					)
				)
			)
		)
		(_generate l5 0 123 (_if 40)
			(_instantiation C5 0 124 (_component comboarraymulcellnon )
				(_port
					((x)(s_arr(_index 41(_index 42))))
					((y)(c_arr(_index 43(_index 44))))
					((cin)(c_bus(_index 45)))
					((cout)(c_bus(_index 46)))
					((s)(p(_index 47)))
				)
				(_use (_entity . comboarraymulcellnon)
				)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~13 0 113 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 1))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 52))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 54))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~133 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~133 0 65 (_architecture (_uni ))))
		(_signal (_internal y_bus ~std_logic_vector{k~downto~0}~133 0 66 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 67 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 68 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 71 (_scalar (_to (i 0)(c 56)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 0 109 (_scalar (_to (i 1)(c 57)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 113 (_scalar (_to (i 1)(c 58)))))
		(_process
			(line__133(_architecture 1 0 133 (_assignment (_simple)(_target(2(_index 59)))(_sensitivity(4(_index 60))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 61 -1
	)
)
I 000056 55 2816          1266904674297 TB_ARCHITECTURE
(_unit VHDL (comboarraymultiplier_tb 0 27 (tb_architecture 0 33 ))
	(_version v41)
	(_time 1266904674298 2010.02.23 00:57:54)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1266899048775)
	)
	(_component
		(comboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 (_code 1))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 40 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 41 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 55 (_component comboarraymultiplier )
		(_generic
			((k)(_code 5))
		)
		(_port
			((a)(a))
			((x)(x))
			((p)(p))
		)
		(_use (_entity . comboarraymultiplier)
			(_generic
				((k)(_code 6))
			)
			(_port
				((a)(a))
				((x)(x))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 45 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 46 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 48 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~138 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
		(_variable (_internal v ~std_logic_vector{k~downto~1}~138 0 68 (_process 0 (_code 10))))
		(_process
			(testing(_architecture 0 0 67 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . TB_ARCHITECTURE 11 -1
	)
)
I 000053 55 492 0 testbench_for_comboarraymultiplier
(_configuration VHDL (testbench_for_comboarraymultiplier 0 78 (comboarraymultiplier_tb))
	(_version v41)
	(_time 1266904674422 2010.02.23 00:57:54)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymultiplier comboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((p)(p))
				)
			)
		)
	)
)
I 000056 55 2861          1266904739674 TB_ARCHITECTURE
(_unit VHDL (comboarraymultiplier_tb 0 27 (tb_architecture 0 33 ))
	(_version v41)
	(_time 1266904739675 2010.02.23 00:58:59)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1266899048775)
	)
	(_component
		(comboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 (_code 1))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 40 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 41 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 55 (_component comboarraymultiplier )
		(_generic
			((k)(_code 5))
		)
		(_port
			((a)(a))
			((x)(x))
			((p)(p))
		)
		(_use (_entity . comboarraymultiplier)
			(_generic
				((k)(_code 6))
			)
			(_port
				((a)(a))
				((x)(x))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 45 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 46 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 48 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~138 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
		(_variable (_internal v ~std_logic_vector{k~downto~1}~138 0 68 (_process 0 (_code 10))))
		(_process
			(testing(_architecture 0 0 67 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_static
		(50529027 )
		(50528770 )
	)
	(_model . TB_ARCHITECTURE 11 -1
	)
)
I 000053 55 492 0 testbench_for_comboarraymultiplier
(_configuration VHDL (testbench_for_comboarraymultiplier 0 78 (comboarraymultiplier_tb))
	(_version v41)
	(_time 1266904739797 2010.02.23 00:58:59)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymultiplier comboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((p)(p))
				)
			)
		)
	)
)
I 000056 55 2861          1266904781065 TB_ARCHITECTURE
(_unit VHDL (comboarraymultiplier_tb 0 27 (tb_architecture 0 33 ))
	(_version v41)
	(_time 1266904781066 2010.02.23 00:59:41)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1266899048775)
	)
	(_component
		(comboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 (_code 1))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 40 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 41 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 55 (_component comboarraymultiplier )
		(_generic
			((k)(_code 5))
		)
		(_port
			((a)(a))
			((x)(x))
			((p)(p))
		)
		(_use (_entity . comboarraymultiplier)
			(_generic
				((k)(_code 6))
			)
			(_port
				((a)(a))
				((x)(x))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 45 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 46 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 48 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~138 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
		(_variable (_internal v ~std_logic_vector{k~downto~1}~138 0 68 (_process 0 (_code 10))))
		(_process
			(testing(_architecture 0 0 67 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_static
		(50529027 )
		(33686274 )
	)
	(_model . TB_ARCHITECTURE 11 -1
	)
)
I 000053 55 492 0 testbench_for_comboarraymultiplier
(_configuration VHDL (testbench_for_comboarraymultiplier 0 78 (comboarraymultiplier_tb))
	(_version v41)
	(_time 1266904781172 2010.02.23 00:59:41)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymultiplier comboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((p)(p))
				)
			)
		)
	)
)
I 000056 55 2861          1266904817003 TB_ARCHITECTURE
(_unit VHDL (comboarraymultiplier_tb 0 27 (tb_architecture 0 33 ))
	(_version v41)
	(_time 1266904817004 2010.02.23 01:00:17)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1266899048775)
	)
	(_component
		(comboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 (_code 1))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 40 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 41 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 55 (_component comboarraymultiplier )
		(_generic
			((k)(_code 5))
		)
		(_port
			((a)(a))
			((x)(x))
			((p)(p))
		)
		(_use (_entity . comboarraymultiplier)
			(_generic
				((k)(_code 6))
			)
			(_port
				((a)(a))
				((x)(x))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 45 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 46 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 48 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~138 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
		(_variable (_internal v ~std_logic_vector{k~downto~1}~138 0 68 (_process 0 (_code 10))))
		(_process
			(testing(_architecture 0 0 67 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_static
		(50463234 )
		(33686274 )
	)
	(_model . TB_ARCHITECTURE 11 -1
	)
)
I 000053 55 492 0 testbench_for_comboarraymultiplier
(_configuration VHDL (testbench_for_comboarraymultiplier 0 78 (comboarraymultiplier_tb))
	(_version v41)
	(_time 1266904817157 2010.02.23 01:00:17)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymultiplier comboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((p)(p))
				)
			)
		)
	)
)
I 000056 55 2861          1266904859909 TB_ARCHITECTURE
(_unit VHDL (comboarraymultiplier_tb 0 27 (tb_architecture 0 33 ))
	(_version v41)
	(_time 1266904859910 2010.02.23 01:00:59)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1266899048775)
	)
	(_component
		(comboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 (_code 1))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 40 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 41 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 55 (_component comboarraymultiplier )
		(_generic
			((k)(_code 5))
		)
		(_port
			((a)(a))
			((x)(x))
			((p)(p))
		)
		(_use (_entity . comboarraymultiplier)
			(_generic
				((k)(_code 6))
			)
			(_port
				((a)(a))
				((x)(x))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 45 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 46 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 48 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~138 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
		(_variable (_internal v ~std_logic_vector{k~downto~1}~138 0 68 (_process 0 (_code 10))))
		(_process
			(testing(_architecture 0 0 67 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_static
		(33686019 )
		(33686274 )
	)
	(_model . TB_ARCHITECTURE 11 -1
	)
)
I 000053 55 492 0 testbench_for_comboarraymultiplier
(_configuration VHDL (testbench_for_comboarraymultiplier 0 78 (comboarraymultiplier_tb))
	(_version v41)
	(_time 1266904860016 2010.02.23 01:01:00)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymultiplier comboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((p)(p))
				)
			)
		)
	)
)
I 000056 55 2987          1266904984034 TB_ARCHITECTURE
(_unit VHDL (comboarraymultiplier_tb 0 27 (tb_architecture 0 33 ))
	(_version v41)
	(_time 1266904984035 2010.02.23 01:03:04)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1266899048775)
	)
	(_component
		(comboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 (_code 1))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 40 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 41 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 55 (_component comboarraymultiplier )
		(_generic
			((k)(_code 5))
		)
		(_port
			((a)(a))
			((x)(x))
			((p)(p))
		)
		(_use (_entity . comboarraymultiplier)
			(_generic
				((k)(_code 6))
			)
			(_port
				((a)(a))
				((x)(x))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 45 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 46 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 48 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~138 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
		(_variable (_internal v ~std_logic_vector{k~downto~1}~138 0 68 (_process 0 (_code 10))))
		(_process
			(testing(_architecture 0 0 67 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 )
		(33686274 )
		(33751554 )
		(33686019 )
		(33751810 )
	)
	(_model . TB_ARCHITECTURE 11 -1
	)
)
I 000053 55 492 0 testbench_for_comboarraymultiplier
(_configuration VHDL (testbench_for_comboarraymultiplier 0 86 (comboarraymultiplier_tb))
	(_version v41)
	(_time 1266904984297 2010.02.23 01:03:04)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymultiplier comboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((p)(p))
				)
			)
		)
	)
)
I 000061 55 7133          1266905208173 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266905208174 2010.02.23 01:06:48)
	(_source (\./../../ECE448Lab3/Multiplier/src/ComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266836057409)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
		(comboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 71 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 72 (_for ~INTEGER~range~1~to~k~13 )
			(_generate l1 0 73 (_if 2)
				(_instantiation C1 0 74 (_component comboarraymulcell )
					(_port
						((sin)((i 2)))
						((am)(a(_index 3)))
						((cin)((i 2)))
						((xn)(x(_index 4)))
						((sout)(s_arr(_index 5(_index 6))))
						((cout)(c_arr(_index 7(_index 8))))
					)
					(_use (_entity . comboarraymulcell)
						(_port
							((sin)(sin))
							((am)(am))
							((cin)(cin))
							((xn)(xn))
							((sout)(sout))
							((cout)(cout))
						)
					)
				)
			)
			(_generate l2 0 84 (_if 9)
				(_instantiation C2 0 85 (_component comboarraymulcell )
					(_port
						((sin)(s_arr(_index 10(_index 11))))
						((am)(a(_index 12)))
						((cin)(c_arr(_index 13(_index 14))))
						((xn)(x(_index 15)))
						((sout)(s_arr(_index 16(_index 17))))
						((cout)(c_arr(_index 18(_index 19))))
					)
					(_use (_entity . comboarraymulcell)
					)
				)
			)
			(_generate l3 0 95 (_if 20)
				(_instantiation C3 0 96 (_component comboarraymulcell )
					(_port
						((sin)((i 2)))
						((am)(a(_index 21)))
						((cin)(c_arr(_index 22(_index 23))))
						((xn)(x(_index 24)))
						((sout)(s_arr(_index 25(_index 26))))
						((cout)(c_arr(_index 27(_index 28))))
					)
					(_use (_entity . comboarraymulcell)
						(_port
							((sin)(sin))
							((am)(am))
							((cin)(cin))
							((xn)(xn))
							((sout)(sout))
							((cout)(cout))
						)
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 72 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 71 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 72 (_scalar (_to (i 1)(c 29)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 109 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 0 109 (_architecture )))
			(_process
				(line__110(_architecture 0 0 110 (_assignment (_simple)(_target(2(_index 30)))(_sensitivity(6(_index 31(_index 32)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 113 (_for ~INTEGER~range~1~to~k-1~13 )
		(_generate l4 0 114 (_if 33)
			(_instantiation C4 0 115 (_component comboarraymulcellnon )
				(_port
					((x)(s_arr(_index 34(_index 35))))
					((y)((i 2)))
					((cin)(c_arr(_index 36(_index 37))))
					((cout)(c_bus(_index 38)))
					((s)(p(_index 39)))
				)
				(_use (_entity . comboarraymulcellnon)
					(_port
						((x)(x))
						((y)(y))
						((cin)(cin))
						((cout)(cout))
						((s)(s))
					)
				)
			)
		)
		(_generate l5 0 123 (_if 40)
			(_instantiation C5 0 124 (_component comboarraymulcellnon )
				(_port
					((x)(s_arr(_index 41(_index 42))))
					((y)(c_arr(_index 43(_index 44))))
					((cin)(c_bus(_index 45)))
					((cout)(c_bus(_index 46)))
					((s)(p(_index 47)))
				)
				(_use (_entity . comboarraymulcellnon)
				)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~13 0 113 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 1))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 52))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 54))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~133 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~133 0 65 (_architecture (_uni ))))
		(_signal (_internal y_bus ~std_logic_vector{k~downto~0}~133 0 66 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 67 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 68 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 71 (_scalar (_to (i 0)(c 56)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 0 109 (_scalar (_to (i 1)(c 57)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 113 (_scalar (_to (i 1)(c 58)))))
		(_process
			(line__133(_architecture 1 0 133 (_assignment (_simple)(_target(2(_index 59)))(_sensitivity(4(_index 60))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 61 -1
	)
)
I 000061 55 7133          1266905457689 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266905457690 2010.02.23 01:10:57)
	(_source (\./../../ECE448Lab3/Multiplier/src/ComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266836057409)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
		(comboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 71 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 72 (_for ~INTEGER~range~1~to~k~13 )
			(_generate l1 0 73 (_if 2)
				(_instantiation C1 0 74 (_component comboarraymulcell )
					(_port
						((sin)((i 2)))
						((am)(a(_index 3)))
						((cin)((i 2)))
						((xn)(x(_index 4)))
						((sout)(s_arr(_index 5(_index 6))))
						((cout)(c_arr(_index 7(_index 8))))
					)
					(_use (_entity . comboarraymulcell)
						(_port
							((sin)(sin))
							((am)(am))
							((cin)(cin))
							((xn)(xn))
							((sout)(sout))
							((cout)(cout))
						)
					)
				)
			)
			(_generate l2 0 84 (_if 9)
				(_instantiation C2 0 85 (_component comboarraymulcell )
					(_port
						((sin)(s_arr(_index 10(_index 11))))
						((am)(a(_index 12)))
						((cin)(c_arr(_index 13(_index 14))))
						((xn)(x(_index 15)))
						((sout)(s_arr(_index 16(_index 17))))
						((cout)(c_arr(_index 18(_index 19))))
					)
					(_use (_entity . comboarraymulcell)
					)
				)
			)
			(_generate l3 0 95 (_if 20)
				(_instantiation C3 0 96 (_component comboarraymulcell )
					(_port
						((sin)((i 2)))
						((am)(a(_index 21)))
						((cin)(c_arr(_index 22(_index 23))))
						((xn)(x(_index 24)))
						((sout)(s_arr(_index 25(_index 26))))
						((cout)(c_arr(_index 27(_index 28))))
					)
					(_use (_entity . comboarraymulcell)
						(_port
							((sin)(sin))
							((am)(am))
							((cin)(cin))
							((xn)(xn))
							((sout)(sout))
							((cout)(cout))
						)
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 72 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 71 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 72 (_scalar (_to (i 1)(c 29)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 109 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 0 109 (_architecture )))
			(_process
				(line__110(_architecture 0 0 110 (_assignment (_simple)(_target(2(_index 30)))(_sensitivity(6(_index 31(_index 32)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 113 (_for ~INTEGER~range~1~to~k-1~13 )
		(_generate l4 0 114 (_if 33)
			(_instantiation C4 0 115 (_component comboarraymulcellnon )
				(_port
					((x)(s_arr(_index 34(_index 35))))
					((y)((i 2)))
					((cin)(c_arr(_index 36(_index 37))))
					((cout)(c_bus(_index 38)))
					((s)(p(_index 39)))
				)
				(_use (_entity . comboarraymulcellnon)
					(_port
						((x)(x))
						((y)(y))
						((cin)(cin))
						((cout)(cout))
						((s)(s))
					)
				)
			)
		)
		(_generate l5 0 123 (_if 40)
			(_instantiation C5 0 124 (_component comboarraymulcellnon )
				(_port
					((x)(s_arr(_index 41(_index 42))))
					((y)(c_arr(_index 43(_index 44))))
					((cin)(c_bus(_index 45)))
					((cout)(c_bus(_index 46)))
					((s)(p(_index 47)))
				)
				(_use (_entity . comboarraymulcellnon)
				)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~13 0 113 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 1))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 52))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 54))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~133 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~133 0 65 (_architecture (_uni ))))
		(_signal (_internal y_bus ~std_logic_vector{k~downto~0}~133 0 66 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 67 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 68 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 71 (_scalar (_to (i 0)(c 56)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 0 109 (_scalar (_to (i 1)(c 57)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 113 (_scalar (_to (i 1)(c 58)))))
		(_process
			(line__133(_architecture 1 0 133 (_assignment (_simple)(_target(2(_index 59)))(_sensitivity(4(_index 60))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 61 -1
	)
)
I 000061 55 6164          1266905554973 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266905554974 2010.02.23 01:12:34)
	(_source (\./../../ECE448Lab3/Multiplier/src/ComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266836057409)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
		(comboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
			)
		)
	)
	(_generate G0 0 138 (_for ~INTEGER~range~1~to~k-1~13 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k-1~13 0 138 (_architecture )))
			(_process
				(line__139(_architecture 2 0 139 (_assignment (_simple)(_target(6(_index 6(_index 7)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G1 0 142 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 143 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 0 145 (_component comboarraymulcell )
				(_port
					((sin)(s_arr(_index 8(_index 9))))
					((am)(a(_index 10)))
					((cin)(c_arr(_index 11(_index 12))))
					((xn)(x(_index 13)))
					((sout)(s_arr(_index 14(_index 15))))
					((cout)(c_arr(_index 16(_index 17))))
				)
				(_use (_entity . comboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 143 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 142 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 143 (_scalar (_to (i 1)(c 18)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 156 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 0 156 (_architecture )))
			(_process
				(line__157(_architecture 3 0 157 (_assignment (_simple)(_target(2(_index 19)))(_sensitivity(6(_index 20(_index 21)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 161 (_for ~INTEGER~range~1~to~k-1~135 )
		(_instantiation C2 0 163 (_component comboarraymulcellnon )
			(_port
				((x)(s_arr(_index 22(_index 23))))
				((y)(c_bus(_index 24)))
				((cin)(c_arr(_index 25(_index 26))))
				((cout)(c_bus(_index 27)))
				((s)(p(_index 28)))
			)
			(_use (_entity . comboarraymulcellnon)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~135 0 161 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 1))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 33))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 35))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~133 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~133 0 65 (_architecture (_uni ))))
		(_signal (_internal y_bus ~std_logic_vector{k~downto~0}~133 0 66 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 67 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 68 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 138 (_scalar (_to (i 1)(c 37)))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 142 (_scalar (_to (i 0)(c 38)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 0 156 (_scalar (_to (i 1)(c 39)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~135 0 161 (_scalar (_to (i 1)(c 40)))))
		(_process
			(line__135(_architecture 0 0 135 (_assignment (_simple)(_target(6(0))))))
			(line__136(_architecture 1 0 136 (_assignment (_simple)(_target(3(0))))))
			(line__160(_architecture 4 0 160 (_assignment (_simple)(_target(4(0))))))
			(line__171(_architecture 5 0 171 (_assignment (_simple)(_target(2(_index 41)))(_sensitivity(4(_index 42))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 43 -1
	)
)
I 000061 55 6164          1266905609129 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266905609130 2010.02.23 01:13:29)
	(_source (\./../../ECE448Lab3/Multiplier/src/ComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266836057409)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
		(comboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
			)
		)
	)
	(_generate G0 0 138 (_for ~INTEGER~range~1~to~k-1~13 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k-1~13 0 138 (_architecture )))
			(_process
				(line__139(_architecture 2 0 139 (_assignment (_simple)(_target(6(_index 6(_index 7)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G1 0 142 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 143 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 0 145 (_component comboarraymulcell )
				(_port
					((sin)(s_arr(_index 8(_index 9))))
					((am)(a(_index 10)))
					((cin)(c_arr(_index 11(_index 12))))
					((xn)(x(_index 13)))
					((sout)(s_arr(_index 14(_index 15))))
					((cout)(c_arr(_index 16(_index 17))))
				)
				(_use (_entity . comboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 143 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 142 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 143 (_scalar (_to (i 1)(c 18)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 156 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 0 156 (_architecture )))
			(_process
				(line__157(_architecture 3 0 157 (_assignment (_simple)(_target(2(_index 19)))(_sensitivity(6(_index 20(_index 21)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 161 (_for ~INTEGER~range~1~to~k-1~135 )
		(_instantiation C2 0 163 (_component comboarraymulcellnon )
			(_port
				((x)(s_arr(_index 22(_index 23))))
				((y)(c_bus(_index 24)))
				((cin)(c_arr(_index 25(_index 26))))
				((cout)(c_bus(_index 27)))
				((s)(p(_index 28)))
			)
			(_use (_entity . comboarraymulcellnon)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~135 0 161 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 1))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 33))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 35))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~133 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~133 0 65 (_architecture (_uni ))))
		(_signal (_internal y_bus ~std_logic_vector{k~downto~0}~133 0 66 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 67 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 68 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 138 (_scalar (_to (i 1)(c 37)))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 142 (_scalar (_to (i 0)(c 38)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 0 156 (_scalar (_to (i 1)(c 39)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~135 0 161 (_scalar (_to (i 1)(c 40)))))
		(_process
			(line__135(_architecture 0 0 135 (_assignment (_simple)(_target(6(0))))))
			(line__136(_architecture 1 0 136 (_assignment (_simple)(_target(3(0))))))
			(line__160(_architecture 4 0 160 (_assignment (_simple)(_target(4(0))))))
			(line__171(_architecture 5 0 171 (_assignment (_simple)(_target(2(_index 41)))(_sensitivity(4(_index 42))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 43 -1
	)
)
I 000061 55 5938          1266906032627 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266906032628 2010.02.23 01:20:32)
	(_source (\./../../ECE448Lab3/Multiplier/src/ComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266836057409)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
		(comboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 142 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 143 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 0 145 (_component comboarraymulcell )
				(_port
					((sin)(sin_bus(_index 6(_index 7))))
					((am)(a(_index 8)))
					((cin)(c_arr(_index 9(_index 10))))
					((xn)(x(_index 11)))
					((sout)(s_arr(_index 12(_index 13))))
					((cout)(c_arr(_index 14(_index 15))))
				)
				(_use (_entity . comboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 143 (_architecture )))
				(_process
					(line__144(_architecture 2 0 144 (_assignment (_simple)(_target(7(_index 16(_index 17))))(_sensitivity(6(_index 18(_index 19)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 142 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 143 (_scalar (_to (i 1)(c 20)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 156 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 0 156 (_architecture )))
			(_process
				(line__157(_architecture 3 0 157 (_assignment (_simple)(_target(2(_index 21)))(_sensitivity(6(_index 22(_index 23)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 161 (_for ~INTEGER~range~1~to~k-1~13 )
		(_instantiation C2 0 163 (_component comboarraymulcellnon )
			(_port
				((x)(s_arr(_index 24(_index 25))))
				((y)(c_bus(_index 26)))
				((cin)(c_arr(_index 27(_index 28))))
				((cout)(c_bus(_index 29)))
				((s)(p(_index 30)))
			)
			(_use (_entity . comboarraymulcellnon)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~13 0 161 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 1))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 35))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 37))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~133 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~133 0 65 (_architecture (_uni ))))
		(_signal (_internal y_bus ~std_logic_vector{k~downto~0}~133 0 66 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 67 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 68 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 142 (_scalar (_to (i 0)(c 39)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 0 156 (_scalar (_to (i 1)(c 40)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 161 (_scalar (_to (i 1)(c 41)))))
		(_process
			(line__135(_architecture 0 0 135 (_assignment (_simple)(_target(6(0))))))
			(line__136(_architecture 1 0 136 (_assignment (_simple)(_target(3(0))))))
			(line__160(_architecture 4 0 160 (_assignment (_simple)(_target(4(0))))))
			(line__171(_architecture 5 0 171 (_assignment (_simple)(_target(2(_index 42)))(_sensitivity(4(_index 43))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 44 -1
	)
)
I 000056 55 3345          1266906195205 TB_ARCHITECTURE
(_unit VHDL (comboarraymultiplier_tb 0 27 (tb_architecture 0 33 ))
	(_version v41)
	(_time 1266906195206 2010.02.23 01:23:15)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1266899048775)
	)
	(_component
		(comboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 (_code 1))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 40 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 41 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 55 (_component comboarraymultiplier )
		(_generic
			((k)(_code 5))
		)
		(_port
			((a)(a))
			((x)(x))
			((p)(p))
		)
		(_use (_entity . comboarraymultiplier)
			(_generic
				((k)(_code 6))
			)
			(_port
				((a)(a))
				((x)(x))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 45 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 46 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 48 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~138 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
		(_variable (_internal v ~std_logic_vector{k~downto~1}~138 0 68 (_process 0 (_code 10))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 1))))))
		(_variable (_internal w ~std_logic_vector{k~downto~1}~1310 0 69 (_process 0 (_code 12))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1312 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 1))))))
		(_variable (_internal z ~std_logic_vector{k~downto~1}~1312 0 70 (_process 0 (_code 14))))
		(_process
			(testing(_architecture 0 0 67 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 15 -1
	)
)
I 000053 55 492 0 testbench_for_comboarraymultiplier
(_configuration VHDL (testbench_for_comboarraymultiplier 0 83 (comboarraymultiplier_tb))
	(_version v41)
	(_time 1266906195393 2010.02.23 01:23:15)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymultiplier comboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((p)(p))
				)
			)
		)
	)
)
I 000056 55 3345          1266906225004 TB_ARCHITECTURE
(_unit VHDL (comboarraymultiplier_tb 0 27 (tb_architecture 0 33 ))
	(_version v41)
	(_time 1266906225017 2010.02.23 01:23:45)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1266899048775)
	)
	(_component
		(comboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 (_code 1))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 40 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 41 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 55 (_component comboarraymultiplier )
		(_generic
			((k)(_code 5))
		)
		(_port
			((a)(a))
			((x)(x))
			((p)(p))
		)
		(_use (_entity . comboarraymultiplier)
			(_generic
				((k)(_code 6))
			)
			(_port
				((a)(a))
				((x)(x))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 45 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 46 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 48 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~138 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
		(_variable (_internal v ~std_logic_vector{k~downto~1}~138 0 68 (_process 0 (_code 10))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 1))))))
		(_variable (_internal w ~std_logic_vector{k~downto~1}~1310 0 69 (_process 0 (_code 12))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1312 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 1))))))
		(_variable (_internal z ~std_logic_vector{k~downto~1}~1312 0 70 (_process 0 (_code 14))))
		(_process
			(testing(_architecture 0 0 67 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 15 -1
	)
)
I 000053 55 492 0 testbench_for_comboarraymultiplier
(_configuration VHDL (testbench_for_comboarraymultiplier 0 83 (comboarraymultiplier_tb))
	(_version v41)
	(_time 1266906225127 2010.02.23 01:23:45)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymultiplier comboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((p)(p))
				)
			)
		)
	)
)
I 000056 55 3427          1266906430518 TB_ARCHITECTURE
(_unit VHDL (comboarraymultiplier_tb 0 27 (tb_architecture 0 33 ))
	(_version v41)
	(_time 1266906430519 2010.02.23 01:27:10)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1266899048775)
	)
	(_component
		(comboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 (_code 1))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 40 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 41 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 55 (_component comboarraymultiplier )
		(_generic
			((k)(_code 5))
		)
		(_port
			((a)(a))
			((x)(x))
			((p)(p))
		)
		(_use (_entity . comboarraymultiplier)
			(_generic
				((k)(_code 6))
			)
			(_port
				((a)(a))
				((x)(x))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 45 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 46 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 48 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~138 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
		(_variable (_internal v ~std_logic_vector{k~downto~1}~138 0 68 (_process 0 (_code 10))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 1))))))
		(_variable (_internal w ~std_logic_vector{k~downto~1}~1310 0 69 (_process 0 (_code 12))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1312 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 1))))))
		(_variable (_internal z ~std_logic_vector{k~downto~1}~1312 0 70 (_process 0 (_code 14))))
		(_variable (_internal cnt ~extSTD.STANDARD.INTEGER 0 71 (_process 0 ((i 0)))))
		(_process
			(testing(_architecture 0 0 67 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 15 -1
	)
)
I 000053 55 492 0 testbench_for_comboarraymultiplier
(_configuration VHDL (testbench_for_comboarraymultiplier 0 86 (comboarraymultiplier_tb))
	(_version v41)
	(_time 1266906430643 2010.02.23 01:27:10)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymultiplier comboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((p)(p))
				)
			)
		)
	)
)
I 000061 55 5938          1266906641239 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266906641240 2010.02.23 01:30:41)
	(_source (\./../../ECE448Lab3/Multiplier/src/ComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266836057409)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
		(comboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 138 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 139 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 0 141 (_component comboarraymulcell )
				(_port
					((sin)(sin_bus(_index 6(_index 7))))
					((am)(a(_index 8)))
					((cin)(c_arr(_index 9(_index 10))))
					((xn)(x(_index 11)))
					((sout)(s_arr(_index 12(_index 13))))
					((cout)(c_arr(_index 14(_index 15))))
				)
				(_use (_entity . comboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 139 (_architecture )))
				(_process
					(line__140(_architecture 2 0 140 (_assignment (_simple)(_target(7(_index 16(_index 17))))(_sensitivity(6(_index 18(_index 19)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 138 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 139 (_scalar (_to (i 1)(c 20)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 152 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 0 152 (_architecture )))
			(_process
				(line__153(_architecture 3 0 153 (_assignment (_simple)(_target(2(_index 21)))(_sensitivity(6(_index 22(_index 23)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 157 (_for ~INTEGER~range~1~to~k-1~13 )
		(_instantiation C2 0 158 (_component comboarraymulcellnon )
			(_port
				((x)(s_arr(_index 24(_index 25))))
				((y)(c_bus(_index 26)))
				((cin)(c_arr(_index 27(_index 28))))
				((cout)(c_bus(_index 29)))
				((s)(p(_index 30)))
			)
			(_use (_entity . comboarraymulcellnon)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~13 0 157 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 1))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 35))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 37))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~133 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~133 0 65 (_architecture (_uni ))))
		(_signal (_internal y_bus ~std_logic_vector{k~downto~0}~133 0 66 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 67 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 68 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 138 (_scalar (_to (i 0)(c 39)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 0 152 (_scalar (_to (i 1)(c 40)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 157 (_scalar (_to (i 1)(c 41)))))
		(_process
			(line__135(_architecture 0 0 135 (_assignment (_simple)(_target(6(0))))))
			(line__136(_architecture 1 0 136 (_assignment (_simple)(_target(3(0))))))
			(line__156(_architecture 4 0 156 (_assignment (_simple)(_target(4(0))))))
			(line__166(_architecture 5 0 166 (_assignment (_simple)(_target(2(_index 42)))(_sensitivity(4(_index 43))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 44 -1
	)
)
I 000061 55 5844          1266906725208 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1266906725209 2010.02.23 01:32:05)
	(_source (\./../../ECE448Lab3/Multiplier/src/ComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266836057409)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
		(comboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 137 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 138 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 0 140 (_component comboarraymulcell )
				(_port
					((sin)(sin_bus(_index 6(_index 7))))
					((am)(a(_index 8)))
					((cin)(c_arr(_index 9(_index 10))))
					((xn)(x(_index 11)))
					((sout)(s_arr(_index 12(_index 13))))
					((cout)(c_arr(_index 14(_index 15))))
				)
				(_use (_entity . comboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 138 (_architecture )))
				(_process
					(line__139(_architecture 2 0 139 (_assignment (_simple)(_target(6(_index 16(_index 17))))(_sensitivity(5(_index 18(_index 19)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 137 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 138 (_scalar (_to (i 1)(c 20)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 151 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 0 151 (_architecture )))
			(_process
				(line__152(_architecture 3 0 152 (_assignment (_simple)(_target(2(_index 21)))(_sensitivity(5(_index 22(_index 23)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 156 (_for ~INTEGER~range~1~to~k-1~13 )
		(_instantiation C2 0 157 (_component comboarraymulcellnon )
			(_port
				((x)(s_arr(_index 24(_index 25))))
				((y)(c_bus(_index 26)))
				((cin)(c_arr(_index 27(_index 28))))
				((cout)(c_bus(_index 29)))
				((s)(p(_index 30)))
			)
			(_use (_entity . comboarraymulcellnon)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~13 0 156 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 1))))))
		(_type (_internal c_array 0 62 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 35))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
		(_type (_internal s_array 0 63 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 37))))))
		(_signal (_internal c_arr c_array 0 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~133 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~133 0 65 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 66 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 67 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 137 (_scalar (_to (i 0)(c 39)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 0 151 (_scalar (_to (i 1)(c 40)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 156 (_scalar (_to (i 1)(c 41)))))
		(_process
			(line__134(_architecture 0 0 134 (_assignment (_simple)(_target(5(0))))))
			(line__135(_architecture 1 0 135 (_assignment (_simple)(_target(3(0))))))
			(line__155(_architecture 4 0 155 (_assignment (_simple)(_target(4(0))))))
			(line__165(_architecture 5 0 165 (_assignment (_simple)(_target(2(_index 42)))(_sensitivity(4(_index 43))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 44 -1
	)
)
I 000050 55 908           1266907126801 DFlipFlop
(_unit VHDL (dflipflop 0 28 (dflipflop 0 38 ))
	(_version v41)
	(_time 1266907126802 2010.02.23 01:38:46)
	(_source (\./src/DFlipFlop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266907100705)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
	(_model . DFlipFlop 1 -1
	)
)
I 000058 55 1985          1266907754442 ComboArrayMulCell
(_unit VHDL (comboarraymulcell 0 28 (comboarraymulcell 0 41 ))
	(_version v41)
	(_time 1266907754443 2010.02.23 01:49:14)
	(_source (\./../../ece448lab3/multiplier/src/comboarraymulcell.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266813431577)
	)
	(_component
		(fulladder
			(_object
				(_port (_internal i0 ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal i1 ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal ci ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal co ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation l1 0 55 (_component fulladder )
		(_port
			((i0)(sin))
			((i1)(AmAndXn))
			((ci)(cin))
			((s)(sout))
			((co)(cout))
		)
		(_use (_entity . fulladder)
		)
	)
	(_object
		(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal am ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
		(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
		(_signal (_internal AmAndXn ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_assignment (_simple)(_target(6))(_sensitivity(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
	(_model . ComboArrayMulCell 1 -1
	)
)
V 000066 55 3113          1266908598752 PipelineComboArrayMulCell
(_unit VHDL (pipelinecomboarraymulcell 0 28 (pipelinecomboarraymulcell 0 43 ))
	(_version v41)
	(_time 1266908598753 2010.02.23 02:03:18)
	(_source (\./src/PipelineComboArrayMulCell.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266908598721)
	)
	(_component
		(fulladder
			(_object
				(_port (_internal i0 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal i1 ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
				(_port (_internal ci ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
				(_port (_internal co ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
			)
		)
		(dflipflop
			(_object
				(_port (_internal D ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
			)
		)
	)
	(_instantiation l1 0 66 (_component fulladder )
		(_port
			((i0)(sin))
			((i1)(AmAndXn))
			((ci)(cin))
			((s)(SumDin))
			((co)(CarryDin))
		)
		(_use (_entity . fulladder)
		)
	)
	(_instantiation l2 0 74 (_component dflipflop )
		(_port
			((D)(SumDin))
			((CLK)(CLK))
			((Q)(sout))
		)
		(_use (_entity . dflipflop)
		)
	)
	(_instantiation l3 0 80 (_component dflipflop )
		(_port
			((D)(CarryDin))
			((CLK)(CLK))
			((Q)(cout))
		)
		(_use (_entity . dflipflop)
		)
	)
	(_instantiation l4 0 86 (_component dflipflop )
		(_port
			((D)(am))
			((CLK)(CLK))
			((Q)(amout))
		)
		(_use (_entity . dflipflop)
		)
	)
	(_object
		(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal am ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal amout ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
		(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
		(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_signal (_internal AmAndXn ~extieee.std_logic_1164.std_logic 0 60 (_architecture (_uni ))))
		(_signal (_internal SumDin ~extieee.std_logic_1164.std_logic 0 61 (_architecture (_uni ))))
		(_signal (_internal CarryDin ~extieee.std_logic_1164.std_logic 0 62 (_architecture (_uni ))))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(8))(_sensitivity(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
	(_model . PipelineComboArrayMulCell 1 -1
	)
)
I 000061 55 3093          1266908879394 DFFComboArrayMulCell
(_unit VHDL (dffcomboarraymulcell 0 28 (dffcomboarraymulcell 0 43 ))
	(_version v41)
	(_time 1266908879395 2010.02.23 02:07:59)
	(_source (\./src/DFFComboArrayMulCell.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266908879392)
	)
	(_component
		(fulladder
			(_object
				(_port (_internal i0 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal i1 ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
				(_port (_internal ci ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
				(_port (_internal co ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
			)
		)
		(dflipflop
			(_object
				(_port (_internal D ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
			)
		)
	)
	(_instantiation l1 0 66 (_component fulladder )
		(_port
			((i0)(sin))
			((i1)(AmAndXn))
			((ci)(cin))
			((s)(SumDin))
			((co)(CarryDin))
		)
		(_use (_entity . fulladder)
		)
	)
	(_instantiation l2 0 74 (_component dflipflop )
		(_port
			((D)(SumDin))
			((CLK)(CLK))
			((Q)(sout))
		)
		(_use (_entity . dflipflop)
		)
	)
	(_instantiation l3 0 80 (_component dflipflop )
		(_port
			((D)(CarryDin))
			((CLK)(CLK))
			((Q)(cout))
		)
		(_use (_entity . dflipflop)
		)
	)
	(_instantiation l4 0 86 (_component dflipflop )
		(_port
			((D)(am))
			((CLK)(CLK))
			((Q)(amout))
		)
		(_use (_entity . dflipflop)
		)
	)
	(_object
		(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal am ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal amout ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
		(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
		(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_signal (_internal AmAndXn ~extieee.std_logic_1164.std_logic 0 60 (_architecture (_uni ))))
		(_signal (_internal SumDin ~extieee.std_logic_1164.std_logic 0 61 (_architecture (_uni ))))
		(_signal (_internal CarryDin ~extieee.std_logic_1164.std_logic 0 62 (_architecture (_uni ))))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(8))(_sensitivity(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
	(_model . DFFComboArrayMulCell 1 -1
	)
)
I 000064 55 2515          1266909374567 DFFComboArrayMulCellNoN
(_unit VHDL (dffcomboarraymulcellnon 0 28 (dffcomboarraymulcellnon 0 41 ))
	(_version v41)
	(_time 1266909374568 2010.02.23 02:16:14)
	(_source (\./src/DFFComboArrayMulCellNoN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266909350236)
	)
	(_component
		(fulladder
			(_object
				(_port (_internal i0 ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal i1 ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal ci ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal co ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
		(dflipflop
			(_object
				(_port (_internal D ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
			)
		)
	)
	(_instantiation l1 0 62 (_component fulladder )
		(_port
			((i0)(x))
			((i1)(y))
			((ci)(cin))
			((s)(SumDin))
			((co)(CarryDin))
		)
		(_use (_entity . fulladder)
		)
	)
	(_instantiation l2 0 70 (_component dflipflop )
		(_port
			((D)(SumDin))
			((CLK)(CLK))
			((Q)(s))
		)
		(_use (_entity . dflipflop)
		)
	)
	(_instantiation l3 0 76 (_component dflipflop )
		(_port
			((D)(CarryDin))
			((CLK)(CLK))
			((Q)(cout))
		)
		(_use (_entity . dflipflop)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
		(_port (_internal s ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
		(_signal (_internal SumDin ~extieee.std_logic_1164.std_logic 0 58 (_architecture (_uni ))))
		(_signal (_internal CarryDin ~extieee.std_logic_1164.std_logic 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
)
I 000069 55 8094          1266912922612 PipelineComboArrayMultiplier
(_unit VHDL (pipelinecomboarraymultiplier 0 28 (pipelinecomboarraymultiplier 0 40 ))
	(_version v41)
	(_time 1266912922613 2010.02.23 03:15:22)
	(_source (\./src/PipelineComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266912828220)
	)
	(_component
		(dflipflop
			(_object
				(_port (_internal D ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
			)
		)
		(dffcomboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
				(_port (_internal amout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
			)
		)
		(dffcomboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
			)
		)
	)
	(_generate X1 0 87 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate X2 0 88 (_for ~INTEGER~range~1~to~k~13 )
			(_generate S1 0 89 (_if 9)
				(_object
					(_process
						(line__90(_architecture 4 0 90 (_assignment (_simple)(_target(6(_index 10(_index 11))))(_sensitivity(6(_index 12(_index 13)))))))
					)
					(_subprogram
					)
				)
			)
			(_generate S2 0 92 (_if 14)
				(_instantiation F1 0 93 (_component dflipflop )
					(_port
						((D)(x_arr(_index 15(_index 16))))
						((CLK)(CLK))
						((Q)(x_arr(_index 17(_index 18))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 88 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 87 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 88 (_scalar (_to (i 1)(c 19)))))
			(_subprogram
			)
		)
	)
	(_generate G1 0 102 (_for ~INTEGER~range~0~to~k-1~134 )
		(_generate G2 0 103 (_for ~INTEGER~range~1~to~k~135 )
			(_instantiation C1 0 105 (_component dffcomboarraymulcell )
				(_port
					((sin)(sin_bus(_index 20(_index 21))))
					((cin)(c_arr(_index 22(_index 23))))
					((am)(a_arr(_index 24(_index 25))))
					((xn)(x_arr(_index 26(_index 27))))
					((CLK)(CLK))
					((amout)(a_arr(_index 28(_index 29))))
					((cout)(c_arr(_index 30(_index 31))))
					((sout)(s_arr(_index 32(_index 33))))
				)
				(_use (_entity . dffcomboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~135 0 103 (_architecture )))
				(_process
					(line__104(_architecture 5 0 104 (_assignment (_simple)(_target(10(_index 34(_index 35))))(_sensitivity(9(_index 36(_index 37)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~134 0 102 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~135 0 103 (_scalar (_to (i 1)(c 38)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 118 (_for ~INTEGER~range~1~to~k~136 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~136 0 118 (_architecture )))
			(_process
				(line__119(_architecture 6 0 119 (_assignment (_simple)(_target(3(_index 39)))(_sensitivity(9(_index 40(_index 41)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 123 (_for ~INTEGER~range~1~to~k-1~13 )
		(_instantiation C2 0 124 (_component dffcomboarraymulcellnon )
			(_port
				((x)(s_arr(_index 42(_index 43))))
				((y)(c_bus(_index 44)))
				((cin)(c_arr(_index 45(_index 46))))
				((CLK)(CLK))
				((cout)(c_bus(_index 47)))
				((s)(p(_index 48)))
			)
			(_use (_entity . dffcomboarraymulcellnon)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~13 0 123 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 1))))))
		(_type (_internal c_array 0 71 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 53))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
		(_type (_internal s_array 0 72 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 55))))))
		(_signal (_internal c_arr c_array 0 73 (_architecture (_uni ))))
		(_signal (_internal a_arr c_array 0 74 (_architecture (_uni ))))
		(_signal (_internal x_arr c_array 0 75 (_architecture (_uni ))))
		(_signal (_internal pl_arr c_array 0 76 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~133 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~133 0 77 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 78 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 79 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 87 (_scalar (_to (i 0)(c 57)))))
		(_type (_internal ~INTEGER~range~0~to~k-1~134 0 102 (_scalar (_to (i 0)(c 58)))))
		(_type (_internal ~INTEGER~range~1~to~k~136 0 118 (_scalar (_to (i 1)(c 59)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 123 (_scalar (_to (i 1)(c 60)))))
		(_process
			(line__82(_architecture 0 0 82 (_assignment (_simple)(_target(9(0))))))
			(line__83(_architecture 1 0 83 (_assignment (_simple)(_target(4(0))))))
			(line__84(_architecture 2 0 84 (_assignment (_simple)(_alias((a_arr(0))(a)))(_target(5(0)))(_sensitivity(0)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_alias((x_arr(0))(x)))(_target(6(0)))(_sensitivity(1)))))
			(line__122(_architecture 7 0 122 (_assignment (_simple)(_target(8(0))))))
			(line__133(_architecture 8 0 133 (_assignment (_simple)(_target(3(_index 61)))(_sensitivity(8(_index 62))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . PipelineComboArrayMultiplier 63 -1
	)
)
I 000069 55 8055          1266915222036 PipelineComboArrayMultiplier
(_unit VHDL (pipelinecomboarraymultiplier 0 28 (pipelinecomboarraymultiplier 0 40 ))
	(_version v41)
	(_time 1266915222037 2010.02.23 03:53:42)
	(_source (\./src/PipelineComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266912828220)
	)
	(_component
		(dflipflop
			(_object
				(_port (_internal D ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
			)
		)
		(dffcomboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
				(_port (_internal amout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
			)
		)
	)
	(_generate X1 0 88 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate X2 0 89 (_for ~INTEGER~range~1~to~k~13 )
			(_generate S1 0 90 (_if 8)
				(_object
					(_process
						(line__91(_architecture 4 0 91 (_assignment (_simple)(_target(6(_index 9(_index 10))))(_sensitivity(6(_index 11(_index 12)))))))
					)
					(_subprogram
					)
				)
			)
			(_generate S2 0 93 (_if 13)
				(_instantiation F1 0 94 (_component dflipflop )
					(_port
						((D)(x_arr(_index 14(_index 15))))
						((CLK)(CLK))
						((Q)(x_arr(_index 16(_index 17))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 89 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 88 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 89 (_scalar (_to (i 1)(c 18)))))
			(_subprogram
			)
		)
	)
	(_generate G1 0 103 (_for ~INTEGER~range~0~to~k-1~136 )
		(_generate G2 0 104 (_for ~INTEGER~range~1~to~k~137 )
			(_instantiation C1 0 106 (_component dffcomboarraymulcell )
				(_port
					((sin)(sin_bus(_index 19(_index 20))))
					((cin)(c_arr(_index 21(_index 22))))
					((am)(a_arr(_index 23(_index 24))))
					((xn)(x_arr(_index 25(_index 26))))
					((CLK)(CLK))
					((amout)(a_arr(_index 27(_index 28))))
					((cout)(c_arr(_index 29(_index 30))))
					((sout)(s_arr(_index 31(_index 32))))
				)
				(_use (_entity . dffcomboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~137 0 104 (_architecture )))
				(_process
					(line__105(_architecture 5 0 105 (_assignment (_simple)(_target(10(_index 33(_index 34))))(_sensitivity(9(_index 35(_index 36)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~136 0 103 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~137 0 104 (_scalar (_to (i 1)(c 37)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 121 (_for ~INTEGER~range~1~to~k~138 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~138 0 121 (_architecture )))
			(_process
				(line__122(_architecture 6 0 122 (_assignment (_simple)(_target(7(_index 38(_index 39))))(_sensitivity(9(_index 40(_index 41)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate PL1 0 125 (_for ~INTEGER~range~1~to~k~139 )
		(_generate PL2 0 126 (_for ~INTEGER~range~1~to~k*2~13 )
			(_generate IF1 0 127 (_if 42)
				(_instantiation PLF1 0 128 (_component dflipflop )
					(_port
						((D)(pl_arr(_index 43(_index 44))))
						((CLK)(CLK))
						((Q)(pl_arr(_index 45(_index 46))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_generate IF2 0 134 (_if 47)
				(_object
					(_process
						(line__135(_architecture 7 0 135 (_assignment (_simple)(_target(7(_index 48(_index 49))))(_sensitivity(7(_index 50(_index 51)))))))
					)
					(_subprogram
					)
				)
			)
			(_object
				(_constant (_internal row ~INTEGER~range~1~to~k*2~13 0 126 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k~139 0 125 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k*2~13 0 126 (_scalar (_to (i 1)(c 52)))))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 1))))))
		(_type (_internal c_array 0 71 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 57))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
		(_type (_internal s_array 0 72 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 59))))))
		(_type (_internal ~std_logic_vector{k~downto~1}~133 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 1))))))
		(_type (_internal pl_array 0 73 (_array ~std_logic_vector{k~downto~1}~133 ((_to (i 0)(c 61))))))
		(_signal (_internal c_arr c_array 0 74 (_architecture (_uni ))))
		(_signal (_internal a_arr c_array 0 75 (_architecture (_uni ))))
		(_signal (_internal x_arr c_array 0 76 (_architecture (_uni ))))
		(_signal (_internal pl_arr pl_array 0 77 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~135 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 62 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~135 0 78 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 79 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 80 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 88 (_scalar (_to (i 0)(c 63)))))
		(_type (_internal ~INTEGER~range~0~to~k-1~136 0 103 (_scalar (_to (i 0)(c 64)))))
		(_type (_internal ~INTEGER~range~1~to~k~138 0 121 (_scalar (_to (i 1)(c 65)))))
		(_type (_internal ~INTEGER~range~1~to~k~139 0 125 (_scalar (_to (i 1)(c 66)))))
		(_process
			(line__83(_architecture 0 0 83 (_assignment (_simple)(_target(9(0))))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(4(0))))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_alias((a_arr(0))(a)))(_target(5(0)))(_sensitivity(0)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_alias((x_arr(0))(x)))(_target(6(0)))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . PipelineComboArrayMultiplier 67 -1
	)
)
I 000056 55 3676          1266915321239 TB_ARCHITECTURE
(_unit VHDL (pipelinecomboarraymultiplier_tb 0 27 (tb_architecture 0 33 ))
	(_version v41)
	(_time 1266915321240 2010.02.23 03:55:21)
	(_source (\./src/TestBench/pipelinecomboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1266915321237)
	)
	(_component
		(pipelinecomboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 ((i 4)))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 40 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 57 (_component pipelinecomboarraymultiplier )
		(_generic
			((k)(_code 4))
		)
		(_port
			((a)(a))
			((x)(x))
			((CLK)(CLK))
			((p)(p))
		)
		(_use (_entity . pipelinecomboarraymultiplier)
			(_generic
				((k)(_code 5))
			)
			(_port
				((a)(a))
				((x)(x))
				((CLK)(CLK))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 46 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 47 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 50 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~138 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
		(_variable (_internal v ~std_logic_vector{k~downto~1}~138 0 71 (_process 0 (_code 9))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1310 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 1))))))
		(_variable (_internal w ~std_logic_vector{k~downto~1}~1310 0 72 (_process 0 (_code 11))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1312 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 1))))))
		(_variable (_internal z ~std_logic_vector{k~downto~1}~1312 0 73 (_process 0 (_code 13))))
		(_variable (_internal cnt ~extSTD.STANDARD.INTEGER 0 74 (_process 0 ((i 0)))))
		(_process
			(testing(_architecture 0 0 70 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 14 -1
	)
)
I 000061 55 551 0 testbench_for_pipelinecomboarraymultiplier
(_configuration VHDL (testbench_for_pipelinecomboarraymultiplier 0 90 (pipelinecomboarraymultiplier_tb))
	(_version v41)
	(_time 1266915321377 2010.02.23 03:55:21)
	(_source (\./src/TestBench/pipelinecomboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . pipelinecomboarraymultiplier pipelinecomboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((CLK)(CLK))
					((p)(p))
				)
			)
		)
	)
)
I 000056 55 3785          1266915465723 TB_ARCHITECTURE
(_unit VHDL (pipelinecomboarraymultiplier_tb 0 27 (tb_architecture 0 33 ))
	(_version v41)
	(_time 1266915465724 2010.02.23 03:57:45)
	(_source (\./src/TestBench/pipelinecomboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1266915321236)
	)
	(_component
		(pipelinecomboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 (_code 2))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 40 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 57 (_component pipelinecomboarraymultiplier )
		(_generic
			((k)(_code 6))
		)
		(_port
			((a)(a))
			((x)(x))
			((CLK)(CLK))
			((p)(p))
		)
		(_use (_entity . pipelinecomboarraymultiplier)
			(_generic
				((k)(_code 7))
			)
			(_port
				((a)(a))
				((x)(x))
				((CLK)(CLK))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 46 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 47 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 50 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~138 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 1))))))
		(_variable (_internal v ~std_logic_vector{k~downto~1}~138 0 73 (_process 1 (_code 11))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1310 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 1))))))
		(_variable (_internal w ~std_logic_vector{k~downto~1}~1310 0 74 (_process 1 (_code 13))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1312 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 1))))))
		(_variable (_internal z ~std_logic_vector{k~downto~1}~1312 0 75 (_process 1 (_code 15))))
		(_variable (_internal cnt ~extSTD.STANDARD.INTEGER 0 76 (_process 1 ((i 0)))))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(testing(_architecture 1 0 72 (_process (_simple)(_target(0)(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 16 -1
	)
)
I 000061 55 551 0 testbench_for_pipelinecomboarraymultiplier
(_configuration VHDL (testbench_for_pipelinecomboarraymultiplier 0 93 (pipelinecomboarraymultiplier_tb))
	(_version v41)
	(_time 1266915465831 2010.02.23 03:57:45)
	(_source (\./src/TestBench/pipelinecomboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . pipelinecomboarraymultiplier pipelinecomboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((CLK)(CLK))
					((p)(p))
				)
			)
		)
	)
)
I 000056 55 3792          1266915480674 TB_ARCHITECTURE
(_unit VHDL (pipelinecomboarraymultiplier_tb 0 27 (tb_architecture 0 33 ))
	(_version v41)
	(_time 1266915480675 2010.02.23 03:58:00)
	(_source (\./src/TestBench/pipelinecomboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1266915321236)
	)
	(_component
		(pipelinecomboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 (_code 2))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 40 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ((i 2))))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 57 (_component pipelinecomboarraymultiplier )
		(_generic
			((k)(_code 6))
		)
		(_port
			((a)(a))
			((x)(x))
			((CLK)(CLK))
			((p)(p))
		)
		(_use (_entity . pipelinecomboarraymultiplier)
			(_generic
				((k)(_code 7))
			)
			(_port
				((a)(a))
				((x)(x))
				((CLK)(CLK))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 46 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 47 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 50 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~138 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 1))))))
		(_variable (_internal v ~std_logic_vector{k~downto~1}~138 0 73 (_process 1 (_code 11))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1310 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 1))))))
		(_variable (_internal w ~std_logic_vector{k~downto~1}~1310 0 74 (_process 1 (_code 13))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1312 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 1))))))
		(_variable (_internal z ~std_logic_vector{k~downto~1}~1312 0 75 (_process 1 (_code 15))))
		(_variable (_internal cnt ~extSTD.STANDARD.INTEGER 0 76 (_process 1 ((i 0)))))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(testing(_architecture 1 0 72 (_process (_simple)(_target(0)(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 16 -1
	)
)
I 000061 55 551 0 testbench_for_pipelinecomboarraymultiplier
(_configuration VHDL (testbench_for_pipelinecomboarraymultiplier 0 93 (pipelinecomboarraymultiplier_tb))
	(_version v41)
	(_time 1266915480784 2010.02.23 03:58:00)
	(_source (\./src/TestBench/pipelinecomboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . pipelinecomboarraymultiplier pipelinecomboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((CLK)(CLK))
					((p)(p))
				)
			)
		)
	)
)
I 000056 55 3779          1266915655002 TB_ARCHITECTURE
(_unit VHDL (pipelinecomboarraymultiplier_tb 0 27 (tb_architecture 0 33 ))
	(_version v41)
	(_time 1266915655003 2010.02.23 04:00:55)
	(_source (\./src/TestBench/pipelinecomboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1266915321236)
	)
	(_component
		(pipelinecomboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 (_code 2))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 40 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ((i 2))))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 57 (_component pipelinecomboarraymultiplier )
		(_generic
			((k)(_code 6))
		)
		(_port
			((a)(a))
			((x)(x))
			((CLK)(CLK))
			((p)(p))
		)
		(_use (_entity . pipelinecomboarraymultiplier)
			(_generic
				((k)(_code 7))
			)
			(_port
				((a)(a))
				((x)(x))
				((CLK)(CLK))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 46 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 47 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 50 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~138 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 1))))))
		(_variable (_internal v ~std_logic_vector{k~downto~1}~138 0 76 (_process 1 (_code 11))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1310 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 1))))))
		(_variable (_internal w ~std_logic_vector{k~downto~1}~1310 0 77 (_process 1 (_code 13))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1312 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 1))))))
		(_variable (_internal z ~std_logic_vector{k~downto~1}~1312 0 78 (_process 1 (_code 15))))
		(_variable (_internal cnt ~extSTD.STANDARD.INTEGER 0 79 (_process 1 ((i 0)))))
		(_process
			(clock(_architecture 0 0 70 (_process (_simple)(_target(2))(_read(2)))))
			(testing(_architecture 1 0 75 (_process (_simple)(_target(0)(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 16 -1
	)
)
I 000061 55 551 0 testbench_for_pipelinecomboarraymultiplier
(_configuration VHDL (testbench_for_pipelinecomboarraymultiplier 0 96 (pipelinecomboarraymultiplier_tb))
	(_version v41)
	(_time 1266915655112 2010.02.23 04:00:55)
	(_source (\./src/TestBench/pipelinecomboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . pipelinecomboarraymultiplier pipelinecomboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((CLK)(CLK))
					((p)(p))
				)
			)
		)
	)
)
I 000056 55 3781          1266915669502 TB_ARCHITECTURE
(_unit VHDL (pipelinecomboarraymultiplier_tb 0 27 (tb_architecture 0 33 ))
	(_version v41)
	(_time 1266915669503 2010.02.23 04:01:09)
	(_source (\./src/TestBench/pipelinecomboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1266915321236)
	)
	(_component
		(pipelinecomboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 (_code 2))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 40 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ((i 2))))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 57 (_component pipelinecomboarraymultiplier )
		(_generic
			((k)(_code 6))
		)
		(_port
			((a)(a))
			((x)(x))
			((CLK)(CLK))
			((p)(p))
		)
		(_use (_entity . pipelinecomboarraymultiplier)
			(_generic
				((k)(_code 7))
			)
			(_port
				((a)(a))
				((x)(x))
				((CLK)(CLK))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 46 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 47 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 50 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 1))))))
		(_variable (_internal v ~std_logic_vector{k~downto~1}~138 0 77 (_process 1 (_code 11))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 1))))))
		(_variable (_internal w ~std_logic_vector{k~downto~1}~1310 0 78 (_process 1 (_code 13))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1312 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 1))))))
		(_variable (_internal z ~std_logic_vector{k~downto~1}~1312 0 79 (_process 1 (_code 15))))
		(_variable (_internal cnt ~extSTD.STANDARD.INTEGER 0 80 (_process 1 ((i 0)))))
		(_process
			(clock(_architecture 0 0 70 (_process (_wait_for)(_target(2))(_read(2)))))
			(testing(_architecture 1 0 76 (_process (_simple)(_target(0)(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 16 -1
	)
)
I 000061 55 551 0 testbench_for_pipelinecomboarraymultiplier
(_configuration VHDL (testbench_for_pipelinecomboarraymultiplier 0 97 (pipelinecomboarraymultiplier_tb))
	(_version v41)
	(_time 1266915669596 2010.02.23 04:01:09)
	(_source (\./src/TestBench/pipelinecomboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . pipelinecomboarraymultiplier pipelinecomboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((CLK)(CLK))
					((p)(p))
				)
			)
		)
	)
)
I 000056 55 3781          1266915716893 TB_ARCHITECTURE
(_unit VHDL (pipelinecomboarraymultiplier_tb 0 27 (tb_architecture 0 33 ))
	(_version v41)
	(_time 1266915716894 2010.02.23 04:01:56)
	(_source (\./src/TestBench/pipelinecomboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1266915321236)
	)
	(_component
		(pipelinecomboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 (_code 2))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 40 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 57 (_component pipelinecomboarraymultiplier )
		(_generic
			((k)(_code 6))
		)
		(_port
			((a)(a))
			((x)(x))
			((CLK)(CLK))
			((p)(p))
		)
		(_use (_entity . pipelinecomboarraymultiplier)
			(_generic
				((k)(_code 7))
			)
			(_port
				((a)(a))
				((x)(x))
				((CLK)(CLK))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 46 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 47 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ((i 2))))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 50 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 1))))))
		(_variable (_internal v ~std_logic_vector{k~downto~1}~138 0 77 (_process 1 (_code 11))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 1))))))
		(_variable (_internal w ~std_logic_vector{k~downto~1}~1310 0 78 (_process 1 (_code 13))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1312 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 1))))))
		(_variable (_internal z ~std_logic_vector{k~downto~1}~1312 0 79 (_process 1 (_code 15))))
		(_variable (_internal cnt ~extSTD.STANDARD.INTEGER 0 80 (_process 1 ((i 0)))))
		(_process
			(clock(_architecture 0 0 70 (_process (_wait_for)(_target(2))(_read(2)))))
			(testing(_architecture 1 0 76 (_process (_simple)(_target(0)(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 16 -1
	)
)
I 000061 55 551 0 testbench_for_pipelinecomboarraymultiplier
(_configuration VHDL (testbench_for_pipelinecomboarraymultiplier 0 97 (pipelinecomboarraymultiplier_tb))
	(_version v41)
	(_time 1266915717002 2010.02.23 04:01:57)
	(_source (\./src/TestBench/pipelinecomboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . pipelinecomboarraymultiplier pipelinecomboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((CLK)(CLK))
					((p)(p))
				)
			)
		)
	)
)
I 000069 55 8469          1266915875095 PipelineComboArrayMultiplier
(_unit VHDL (pipelinecomboarraymultiplier 0 28 (pipelinecomboarraymultiplier 0 40 ))
	(_version v41)
	(_time 1266915875096 2010.02.23 04:04:35)
	(_source (\./src/PipelineComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266912828220)
	)
	(_component
		(dflipflop
			(_object
				(_port (_internal D ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
			)
		)
		(dffcomboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
				(_port (_internal amout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
			)
		)
	)
	(_generate X1 0 88 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate X2 0 89 (_for ~INTEGER~range~1~to~k~13 )
			(_generate S1 0 90 (_if 9)
				(_object
					(_process
						(line__91(_architecture 4 0 91 (_assignment (_simple)(_target(6(_index 10(_index 11))))(_sensitivity(6(_index 12(_index 13)))))))
					)
					(_subprogram
					)
				)
			)
			(_generate S2 0 93 (_if 14)
				(_instantiation F1 0 94 (_component dflipflop )
					(_port
						((D)(x_arr(_index 15(_index 16))))
						((CLK)(CLK))
						((Q)(x_arr(_index 17(_index 18))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 89 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 88 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 89 (_scalar (_to (i 1)(c 19)))))
			(_subprogram
			)
		)
	)
	(_generate G1 0 103 (_for ~INTEGER~range~0~to~k-1~136 )
		(_generate G2 0 104 (_for ~INTEGER~range~1~to~k~137 )
			(_instantiation C1 0 106 (_component dffcomboarraymulcell )
				(_port
					((sin)(sin_bus(_index 20(_index 21))))
					((cin)(c_arr(_index 22(_index 23))))
					((am)(a_arr(_index 24(_index 25))))
					((xn)(x_arr(_index 26(_index 27))))
					((CLK)(CLK))
					((amout)(a_arr(_index 28(_index 29))))
					((cout)(c_arr(_index 30(_index 31))))
					((sout)(s_arr(_index 32(_index 33))))
				)
				(_use (_entity . dffcomboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~137 0 104 (_architecture )))
				(_process
					(line__105(_architecture 5 0 105 (_assignment (_simple)(_target(10(_index 34(_index 35))))(_sensitivity(9(_index 36(_index 37)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~136 0 103 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~137 0 104 (_scalar (_to (i 1)(c 38)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 121 (_for ~INTEGER~range~1~to~k~138 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~138 0 121 (_architecture )))
			(_process
				(line__122(_architecture 6 0 122 (_assignment (_simple)(_target(7(_index 39(_index 40))))(_sensitivity(9(_index 41(_index 42)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate PL1 0 125 (_for ~INTEGER~range~1~to~k~139 )
		(_generate PL2 0 126 (_for ~INTEGER~range~1~to~k*2~13 )
			(_generate IF1 0 127 (_if 43)
				(_instantiation PLF1 0 128 (_component dflipflop )
					(_port
						((D)(pl_arr(_index 44(_index 45))))
						((CLK)(CLK))
						((Q)(pl_arr(_index 46(_index 47))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_generate IF2 0 134 (_if 48)
				(_object
					(_process
						(line__135(_architecture 7 0 135 (_assignment (_simple)(_target(7(_index 49(_index 50))))(_sensitivity(7(_index 51(_index 52)))))))
					)
					(_subprogram
					)
				)
			)
			(_object
				(_constant (_internal row ~INTEGER~range~1~to~k*2~13 0 126 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k~139 0 125 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k*2~13 0 126 (_scalar (_to (i 1)(c 53)))))
			(_subprogram
			)
		)
	)
	(_generate G4 0 140 (_for ~INTEGER~range~1~to~k~1310 )
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k~1310 0 140 (_architecture )))
			(_process
				(line__141(_architecture 8 0 141 (_assignment (_simple)(_target(3(_index 54)))(_sensitivity(9(_index 55(_index 56)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 1))))))
		(_type (_internal c_array 0 71 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 61))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 62 )(i 0))))))
		(_type (_internal s_array 0 72 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 63))))))
		(_type (_internal ~std_logic_vector{k~downto~1}~133 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 64 )(i 1))))))
		(_type (_internal pl_array 0 73 (_array ~std_logic_vector{k~downto~1}~133 ((_to (i 0)(c 65))))))
		(_signal (_internal c_arr c_array 0 74 (_architecture (_uni ))))
		(_signal (_internal a_arr c_array 0 75 (_architecture (_uni ))))
		(_signal (_internal x_arr c_array 0 76 (_architecture (_uni ))))
		(_signal (_internal pl_arr pl_array 0 77 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~135 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 66 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~135 0 78 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 79 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 80 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 88 (_scalar (_to (i 0)(c 67)))))
		(_type (_internal ~INTEGER~range~0~to~k-1~136 0 103 (_scalar (_to (i 0)(c 68)))))
		(_type (_internal ~INTEGER~range~1~to~k~138 0 121 (_scalar (_to (i 1)(c 69)))))
		(_type (_internal ~INTEGER~range~1~to~k~139 0 125 (_scalar (_to (i 1)(c 70)))))
		(_type (_internal ~INTEGER~range~1~to~k~1310 0 140 (_scalar (_to (i 1)(c 71)))))
		(_process
			(line__83(_architecture 0 0 83 (_assignment (_simple)(_target(9(0))))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(4(0))))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_alias((a_arr(0))(a)))(_target(5(0)))(_sensitivity(0)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_alias((x_arr(0))(x)))(_target(6(0)))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . PipelineComboArrayMultiplier 72 -1
	)
)
I 000069 55 8469          1266915911043 PipelineComboArrayMultiplier
(_unit VHDL (pipelinecomboarraymultiplier 0 28 (pipelinecomboarraymultiplier 0 40 ))
	(_version v41)
	(_time 1266915911044 2010.02.23 04:05:11)
	(_source (\./src/PipelineComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266912828220)
	)
	(_component
		(dflipflop
			(_object
				(_port (_internal D ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
			)
		)
		(dffcomboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
				(_port (_internal amout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
			)
		)
	)
	(_generate X1 0 88 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate X2 0 89 (_for ~INTEGER~range~1~to~k~13 )
			(_generate S1 0 90 (_if 9)
				(_object
					(_process
						(line__91(_architecture 4 0 91 (_assignment (_simple)(_target(6(_index 10(_index 11))))(_sensitivity(6(_index 12(_index 13)))))))
					)
					(_subprogram
					)
				)
			)
			(_generate S2 0 93 (_if 14)
				(_instantiation F1 0 94 (_component dflipflop )
					(_port
						((D)(x_arr(_index 15(_index 16))))
						((CLK)(CLK))
						((Q)(x_arr(_index 17(_index 18))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 89 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 88 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 89 (_scalar (_to (i 1)(c 19)))))
			(_subprogram
			)
		)
	)
	(_generate G1 0 103 (_for ~INTEGER~range~0~to~k-1~136 )
		(_generate G2 0 104 (_for ~INTEGER~range~1~to~k~137 )
			(_instantiation C1 0 106 (_component dffcomboarraymulcell )
				(_port
					((sin)(sin_bus(_index 20(_index 21))))
					((cin)(c_arr(_index 22(_index 23))))
					((am)(a_arr(_index 24(_index 25))))
					((xn)(x_arr(_index 26(_index 27))))
					((CLK)(CLK))
					((amout)(a_arr(_index 28(_index 29))))
					((cout)(c_arr(_index 30(_index 31))))
					((sout)(s_arr(_index 32(_index 33))))
				)
				(_use (_entity . dffcomboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~137 0 104 (_architecture )))
				(_process
					(line__105(_architecture 5 0 105 (_assignment (_simple)(_target(10(_index 34(_index 35))))(_sensitivity(9(_index 36(_index 37)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~136 0 103 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~137 0 104 (_scalar (_to (i 1)(c 38)))))
			(_subprogram
			)
		)
	)
	(_generate G3 0 121 (_for ~INTEGER~range~1~to~k~138 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~138 0 121 (_architecture )))
			(_process
				(line__122(_architecture 6 0 122 (_assignment (_simple)(_target(7(_index 39(_index 40))))(_sensitivity(9(_index 41(_index 42)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate PL1 0 125 (_for ~INTEGER~range~1~to~k~139 )
		(_generate PL2 0 126 (_for ~INTEGER~range~1~to~k*2~13 )
			(_generate IF1 0 127 (_if 43)
				(_instantiation PLF1 0 128 (_component dflipflop )
					(_port
						((D)(pl_arr(_index 44(_index 45))))
						((CLK)(CLK))
						((Q)(pl_arr(_index 46(_index 47))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_generate IF2 0 134 (_if 48)
				(_object
					(_process
						(line__135(_architecture 7 0 135 (_assignment (_simple)(_target(7(_index 49(_index 50))))(_sensitivity(7(_index 51(_index 52)))))))
					)
					(_subprogram
					)
				)
			)
			(_object
				(_constant (_internal row ~INTEGER~range~1~to~k*2~13 0 126 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k~139 0 125 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k*2~13 0 126 (_scalar (_to (i 1)(c 53)))))
			(_subprogram
			)
		)
	)
	(_generate G4 0 140 (_for ~INTEGER~range~1~to~k~1310 )
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k~1310 0 140 (_architecture )))
			(_process
				(line__141(_architecture 8 0 141 (_assignment (_simple)(_target(3(_index 54)))(_sensitivity(7(_index 55(_index 56)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 1))))))
		(_type (_internal c_array 0 71 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 61))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 62 )(i 0))))))
		(_type (_internal s_array 0 72 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 63))))))
		(_type (_internal ~std_logic_vector{k~downto~1}~133 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 64 )(i 1))))))
		(_type (_internal pl_array 0 73 (_array ~std_logic_vector{k~downto~1}~133 ((_to (i 0)(c 65))))))
		(_signal (_internal c_arr c_array 0 74 (_architecture (_uni ))))
		(_signal (_internal a_arr c_array 0 75 (_architecture (_uni ))))
		(_signal (_internal x_arr c_array 0 76 (_architecture (_uni ))))
		(_signal (_internal pl_arr pl_array 0 77 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~135 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 66 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~135 0 78 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 79 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 80 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 88 (_scalar (_to (i 0)(c 67)))))
		(_type (_internal ~INTEGER~range~0~to~k-1~136 0 103 (_scalar (_to (i 0)(c 68)))))
		(_type (_internal ~INTEGER~range~1~to~k~138 0 121 (_scalar (_to (i 1)(c 69)))))
		(_type (_internal ~INTEGER~range~1~to~k~139 0 125 (_scalar (_to (i 1)(c 70)))))
		(_type (_internal ~INTEGER~range~1~to~k~1310 0 140 (_scalar (_to (i 1)(c 71)))))
		(_process
			(line__83(_architecture 0 0 83 (_assignment (_simple)(_target(9(0))))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(4(0))))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_alias((a_arr(0))(a)))(_target(5(0)))(_sensitivity(0)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_alias((x_arr(0))(x)))(_target(6(0)))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . PipelineComboArrayMultiplier 72 -1
	)
)
I 000069 55 7408          1266978630413 PipelineComboArrayMultiplier
(_unit VHDL (pipelinecomboarraymultiplier 0 28 (pipelinecomboarraymultiplier 0 40 ))
	(_version v41)
	(_time 1266978630414 2010.02.23 21:30:30)
	(_source (\./src/PipelineComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266912828220)
	)
	(_component
		(dffcomboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
				(_port (_internal amout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
			)
		)
		(dflipflop
			(_object
				(_port (_internal D ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 89 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 90 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 0 92 (_component dffcomboarraymulcell )
				(_port
					((sin)(sin_bus(_index 8(_index 9))))
					((cin)(c_arr(_index 10(_index 11))))
					((am)(a_arr(_index 12(_index 13))))
					((xn)(x_bus(_index 14)))
					((CLK)(CLK))
					((amout)(a_arr(_index 15(_index 16))))
					((cout)(c_arr(_index 17(_index 18))))
					((sout)(s_arr(_index 19(_index 20))))
				)
				(_use (_entity . dffcomboarraymulcell)
				)
			)
			(_generate X1 0 104 (_if 21)
				(_instantiation F1 0 105 (_component dflipflop )
					(_port
						((D)(x_arr(_index 22(_index 23))))
						((CLK)(CLK))
						((Q)(x_arr(_index 24(_index 25))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_generate X2 0 111 (_if 26)
				(_object
					(_process
						(line__112(_architecture 5 0 112 (_assignment (_simple)(_target(9(_index 27)))(_sensitivity(6(_index 28(_index 29)))))))
					)
					(_subprogram
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 90 (_architecture )))
				(_process
					(line__91(_architecture 4 0 91 (_assignment (_simple)(_target(11(_index 30(_index 31))))(_sensitivity(10(_index 32(_index 33)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 89 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 90 (_scalar (_to (i 1)(c 34)))))
			(_subprogram
			)
		)
	)
	(_generate G4 0 119 (_for ~INTEGER~range~0~to~k*2-2~13 )
		(_generate G5 0 120 (_for ~INTEGER~range~1~to~k~136 )
			(_generate P1 0 121 (_if 35)
				(_instantiation F1 0 122 (_component dflipflop )
					(_port
						((D)(pl_arr(_index 36(_index 37))))
						((CLK)(CLK))
						((Q)(pl_arr(_index 38(_index 39))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_generate P2 0 128 (_if 40)
				(_object
					(_process
						(line__129(_architecture 6 0 129 (_assignment (_simple)(_target(7(_index 41(_index 42))))(_sensitivity(10(_index 43(_index 44)))))))
					)
					(_subprogram
					)
				)
			)
			(_generate P3 0 131 (_if 45)
				(_object
					(_process
						(line__132(_architecture 7 0 132 (_assignment (_simple)(_target(3(_index 46)))(_sensitivity(7(_index 47(_index 48)))))))
					)
					(_subprogram
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~136 0 120 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k*2-2~13 0 119 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~136 0 120 (_scalar (_to (i 1)(c 49)))))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 1))))))
		(_type (_internal c_array 0 71 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 54))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
		(_type (_internal s_array 0 72 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 56))))))
		(_type (_internal ~std_logic_vector{k~downto~1}~133 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 1))))))
		(_type (_internal pl_array 0 73 (_array ~std_logic_vector{k~downto~1}~133 ((_to (i 0)(c 58))))))
		(_signal (_internal c_arr c_array 0 74 (_architecture (_uni ))))
		(_signal (_internal a_arr c_array 0 75 (_architecture (_uni ))))
		(_signal (_internal x_arr c_array 0 76 (_architecture (_uni ))))
		(_signal (_internal pl_arr pl_array 0 77 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~135 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~135 0 78 (_architecture (_uni ))))
		(_signal (_internal x_bus ~std_logic_vector{k~downto~0}~135 0 79 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 80 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 81 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 89 (_scalar (_to (i 0)(c 60)))))
		(_type (_internal ~INTEGER~range~0~to~k*2-2~13 0 119 (_scalar (_to (i 0)(c 61)))))
		(_process
			(line__84(_architecture 0 0 84 (_assignment (_simple)(_target(10(0))))))
			(line__85(_architecture 1 0 85 (_assignment (_simple)(_target(4(0))))))
			(line__86(_architecture 2 0 86 (_assignment (_simple)(_alias((a_arr(0))(a)))(_target(5(0)))(_sensitivity(0)))))
			(line__87(_architecture 3 0 87 (_assignment (_simple)(_alias((x_arr(0))(x)))(_target(6(0)))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . PipelineComboArrayMultiplier 62 -1
	)
)
I 000056 55 3781          1266979404369 TB_ARCHITECTURE
(_unit VHDL (pipelinecomboarraymultiplier_tb 0 27 (tb_architecture 0 33 ))
	(_version v41)
	(_time 1266979404370 2010.02.23 21:43:24)
	(_source (\./src/TestBench/pipelinecomboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1266915321236)
	)
	(_component
		(pipelinecomboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 (_code 2))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 40 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 57 (_component pipelinecomboarraymultiplier )
		(_generic
			((k)(_code 6))
		)
		(_port
			((a)(a))
			((x)(x))
			((CLK)(CLK))
			((p)(p))
		)
		(_use (_entity . pipelinecomboarraymultiplier)
			(_generic
				((k)(_code 7))
			)
			(_port
				((a)(a))
				((x)(x))
				((CLK)(CLK))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 46 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 47 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ((i 2))))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 50 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 1))))))
		(_variable (_internal v ~std_logic_vector{k~downto~1}~138 0 77 (_process 1 (_code 11))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 1))))))
		(_variable (_internal w ~std_logic_vector{k~downto~1}~1310 0 78 (_process 1 (_code 13))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1312 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 1))))))
		(_variable (_internal z ~std_logic_vector{k~downto~1}~1312 0 79 (_process 1 (_code 15))))
		(_variable (_internal cnt ~extSTD.STANDARD.INTEGER 0 80 (_process 1 ((i 0)))))
		(_process
			(clock(_architecture 0 0 70 (_process (_wait_for)(_target(2))(_read(2)))))
			(testing(_architecture 1 0 76 (_process (_simple)(_target(0)(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 16 -1
	)
)
I 000061 55 551 0 testbench_for_pipelinecomboarraymultiplier
(_configuration VHDL (testbench_for_pipelinecomboarraymultiplier 0 97 (pipelinecomboarraymultiplier_tb))
	(_version v41)
	(_time 1266979404586 2010.02.23 21:43:24)
	(_source (\./src/TestBench/pipelinecomboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . pipelinecomboarraymultiplier pipelinecomboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((CLK)(CLK))
					((p)(p))
				)
			)
		)
	)
)
I 000056 55 3781          1266979452899 TB_ARCHITECTURE
(_unit VHDL (pipelinecomboarraymultiplier_tb 0 27 (tb_architecture 0 33 ))
	(_version v41)
	(_time 1266979452900 2010.02.23 21:44:12)
	(_source (\./src/TestBench/pipelinecomboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1266915321236)
	)
	(_component
		(pipelinecomboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 (_code 2))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 40 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 57 (_component pipelinecomboarraymultiplier )
		(_generic
			((k)(_code 6))
		)
		(_port
			((a)(a))
			((x)(x))
			((CLK)(CLK))
			((p)(p))
		)
		(_use (_entity . pipelinecomboarraymultiplier)
			(_generic
				((k)(_code 7))
			)
			(_port
				((a)(a))
				((x)(x))
				((CLK)(CLK))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 46 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 47 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ((i 2))))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 50 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 1))))))
		(_variable (_internal v ~std_logic_vector{k~downto~1}~138 0 77 (_process 1 (_code 11))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 1))))))
		(_variable (_internal w ~std_logic_vector{k~downto~1}~1310 0 78 (_process 1 (_code 13))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1312 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 1))))))
		(_variable (_internal z ~std_logic_vector{k~downto~1}~1312 0 79 (_process 1 (_code 15))))
		(_variable (_internal cnt ~extSTD.STANDARD.INTEGER 0 80 (_process 1 ((i 0)))))
		(_process
			(clock(_architecture 0 0 70 (_process (_wait_for)(_target(2))(_read(2)))))
			(testing(_architecture 1 0 76 (_process (_simple)(_target(0)(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 16 -1
	)
)
I 000061 55 551 0 testbench_for_pipelinecomboarraymultiplier
(_configuration VHDL (testbench_for_pipelinecomboarraymultiplier 0 97 (pipelinecomboarraymultiplier_tb))
	(_version v41)
	(_time 1266979453024 2010.02.23 21:44:13)
	(_source (\./src/TestBench/pipelinecomboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . pipelinecomboarraymultiplier pipelinecomboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((CLK)(CLK))
					((p)(p))
				)
			)
		)
	)
)
I 000056 55 3781          1266979586947 TB_ARCHITECTURE
(_unit VHDL (pipelinecomboarraymultiplier_tb 0 27 (tb_architecture 0 33 ))
	(_version v41)
	(_time 1266979586948 2010.02.23 21:46:26)
	(_source (\./src/TestBench/pipelinecomboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1266915321236)
	)
	(_component
		(pipelinecomboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 (_code 2))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 40 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 57 (_component pipelinecomboarraymultiplier )
		(_generic
			((k)(_code 6))
		)
		(_port
			((a)(a))
			((x)(x))
			((CLK)(CLK))
			((p)(p))
		)
		(_use (_entity . pipelinecomboarraymultiplier)
			(_generic
				((k)(_code 7))
			)
			(_port
				((a)(a))
				((x)(x))
				((CLK)(CLK))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 46 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 47 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ((i 2))))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 50 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 1))))))
		(_variable (_internal v ~std_logic_vector{k~downto~1}~138 0 77 (_process 1 (_code 11))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 1))))))
		(_variable (_internal w ~std_logic_vector{k~downto~1}~1310 0 78 (_process 1 (_code 13))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1312 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 1))))))
		(_variable (_internal z ~std_logic_vector{k~downto~1}~1312 0 79 (_process 1 (_code 15))))
		(_variable (_internal cnt ~extSTD.STANDARD.INTEGER 0 80 (_process 1 ((i 1)))))
		(_process
			(clock(_architecture 0 0 70 (_process (_wait_for)(_target(2))(_read(2)))))
			(testing(_architecture 1 0 76 (_process (_simple)(_target(0)(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 16 -1
	)
)
I 000061 55 551 0 testbench_for_pipelinecomboarraymultiplier
(_configuration VHDL (testbench_for_pipelinecomboarraymultiplier 0 97 (pipelinecomboarraymultiplier_tb))
	(_version v41)
	(_time 1266979587102 2010.02.23 21:46:27)
	(_source (\./src/TestBench/pipelinecomboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . pipelinecomboarraymultiplier pipelinecomboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((CLK)(CLK))
					((p)(p))
				)
			)
		)
	)
)
V 000056 55 3781          1266979626526 TB_ARCHITECTURE
(_unit VHDL (pipelinecomboarraymultiplier_tb 0 27 (tb_architecture 0 33 ))
	(_version v41)
	(_time 1266979626527 2010.02.23 21:47:06)
	(_source (\./src/TestBench/pipelinecomboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1266915321236)
	)
	(_component
		(pipelinecomboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 (_code 2))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 40 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 57 (_component pipelinecomboarraymultiplier )
		(_generic
			((k)(_code 6))
		)
		(_port
			((a)(a))
			((x)(x))
			((CLK)(CLK))
			((p)(p))
		)
		(_use (_entity . pipelinecomboarraymultiplier)
			(_generic
				((k)(_code 7))
			)
			(_port
				((a)(a))
				((x)(x))
				((CLK)(CLK))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 46 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 47 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ((i 2))))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 50 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 1))))))
		(_variable (_internal v ~std_logic_vector{k~downto~1}~138 0 77 (_process 1 (_code 11))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 1))))))
		(_variable (_internal w ~std_logic_vector{k~downto~1}~1310 0 78 (_process 1 (_code 13))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1312 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 1))))))
		(_variable (_internal z ~std_logic_vector{k~downto~1}~1312 0 79 (_process 1 (_code 15))))
		(_variable (_internal cnt ~extSTD.STANDARD.INTEGER 0 80 (_process 1 ((i 1)))))
		(_process
			(clock(_architecture 0 0 70 (_process (_wait_for)(_target(2))(_read(2)))))
			(testing(_architecture 1 0 76 (_process (_simple)(_target(0)(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 16 -1
	)
)
I 000061 55 551 0 testbench_for_pipelinecomboarraymultiplier
(_configuration VHDL (testbench_for_pipelinecomboarraymultiplier 0 97 (pipelinecomboarraymultiplier_tb))
	(_version v41)
	(_time 1266979626649 2010.02.23 21:47:06)
	(_source (\./src/TestBench/pipelinecomboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . pipelinecomboarraymultiplier pipelinecomboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((CLK)(CLK))
					((p)(p))
				)
			)
		)
	)
)
I 000069 55 7408          1266980681416 PipelineComboArrayMultiplier
(_unit VHDL (pipelinecomboarraymultiplier 0 28 (pipelinecomboarraymultiplier 0 40 ))
	(_version v41)
	(_time 1266980681417 2010.02.23 22:04:41)
	(_source (\./src/PipelineComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266912828220)
	)
	(_component
		(dffcomboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
				(_port (_internal amout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
			)
		)
		(dflipflop
			(_object
				(_port (_internal D ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 89 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 90 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 0 92 (_component dffcomboarraymulcell )
				(_port
					((sin)(sin_bus(_index 8(_index 9))))
					((cin)(c_arr(_index 10(_index 11))))
					((am)(a_arr(_index 12(_index 13))))
					((xn)(x_bus(_index 14)))
					((CLK)(CLK))
					((amout)(a_arr(_index 15(_index 16))))
					((cout)(c_arr(_index 17(_index 18))))
					((sout)(s_arr(_index 19(_index 20))))
				)
				(_use (_entity . dffcomboarraymulcell)
				)
			)
			(_generate X1 0 104 (_if 21)
				(_instantiation F1 0 105 (_component dflipflop )
					(_port
						((D)(x_arr(_index 22(_index 23))))
						((CLK)(CLK))
						((Q)(x_arr(_index 24(_index 25))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_generate X2 0 111 (_if 26)
				(_object
					(_process
						(line__112(_architecture 5 0 112 (_assignment (_simple)(_target(9(_index 27)))(_sensitivity(6(_index 28(_index 29)))))))
					)
					(_subprogram
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 90 (_architecture )))
				(_process
					(line__91(_architecture 4 0 91 (_assignment (_simple)(_target(11(_index 30(_index 31))))(_sensitivity(10(_index 32(_index 33)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 89 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 90 (_scalar (_to (i 1)(c 34)))))
			(_subprogram
			)
		)
	)
	(_generate G4 0 119 (_for ~INTEGER~range~0~to~k*2-2~13 )
		(_generate G5 0 120 (_for ~INTEGER~range~1~to~k~136 )
			(_generate P1 0 121 (_if 35)
				(_instantiation F1 0 122 (_component dflipflop )
					(_port
						((D)(pl_arr(_index 36(_index 37))))
						((CLK)(CLK))
						((Q)(pl_arr(_index 38(_index 39))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_generate P2 0 128 (_if 40)
				(_object
					(_process
						(line__129(_architecture 6 0 129 (_assignment (_simple)(_target(7(_index 41(_index 42))))(_sensitivity(10(_index 43(_index 44)))))))
					)
					(_subprogram
					)
				)
			)
			(_generate P3 0 131 (_if 45)
				(_object
					(_process
						(line__132(_architecture 7 0 132 (_assignment (_simple)(_target(3(_index 46)))(_sensitivity(7(_index 47(_index 48)))))))
					)
					(_subprogram
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~136 0 120 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k*2-2~13 0 119 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~136 0 120 (_scalar (_to (i 1)(c 49)))))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 1))))))
		(_type (_internal c_array 0 71 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 54))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
		(_type (_internal s_array 0 72 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 56))))))
		(_type (_internal ~std_logic_vector{k~downto~1}~133 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 1))))))
		(_type (_internal pl_array 0 73 (_array ~std_logic_vector{k~downto~1}~133 ((_to (i 0)(c 58))))))
		(_signal (_internal c_arr c_array 0 74 (_architecture (_uni ))))
		(_signal (_internal a_arr c_array 0 75 (_architecture (_uni ))))
		(_signal (_internal x_arr c_array 0 76 (_architecture (_uni ))))
		(_signal (_internal pl_arr pl_array 0 77 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~135 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~135 0 78 (_architecture (_uni ))))
		(_signal (_internal x_bus ~std_logic_vector{k~downto~0}~135 0 79 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 80 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 81 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 89 (_scalar (_to (i 0)(c 60)))))
		(_type (_internal ~INTEGER~range~0~to~k*2-2~13 0 119 (_scalar (_to (i 0)(c 61)))))
		(_process
			(line__84(_architecture 0 0 84 (_assignment (_simple)(_target(10(0))))))
			(line__85(_architecture 1 0 85 (_assignment (_simple)(_target(4(0))))))
			(line__86(_architecture 2 0 86 (_assignment (_simple)(_alias((a_arr(0))(a)))(_target(5(0)))(_sensitivity(0)))))
			(line__87(_architecture 3 0 87 (_assignment (_simple)(_alias((x_arr(0))(x)))(_target(6(0)))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . PipelineComboArrayMultiplier 62 -1
	)
)
I 000069 55 7659          1266984072494 PipelineComboArrayMultiplier
(_unit VHDL (pipelinecomboarraymultiplier 0 28 (pipelinecomboarraymultiplier 0 40 ))
	(_version v41)
	(_time 1266984072495 2010.02.23 23:01:12)
	(_source (\./src/PipelineComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266912828220)
	)
	(_component
		(dffcomboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
				(_port (_internal amout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
			)
		)
		(dflipflop
			(_object
				(_port (_internal D ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 89 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 90 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 0 92 (_component dffcomboarraymulcell )
				(_port
					((sin)(sin_bus(_index 9(_index 10))))
					((cin)(c_arr(_index 11(_index 12))))
					((am)(a_arr(_index 13(_index 14))))
					((xn)(x_bus(_index 15)))
					((CLK)(CLK))
					((amout)(a_arr(_index 16(_index 17))))
					((cout)(c_arr(_index 18(_index 19))))
					((sout)(s_arr(_index 20(_index 21))))
				)
				(_use (_entity . dffcomboarraymulcell)
				)
			)
			(_generate X1 0 104 (_if 22)
				(_instantiation F1 0 105 (_component dflipflop )
					(_port
						((D)(x_arr(_index 23(_index 24))))
						((CLK)(CLK))
						((Q)(x_arr(_index 25(_index 26))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_generate X2 0 111 (_if 27)
				(_object
					(_process
						(line__112(_architecture 5 0 112 (_assignment (_simple)(_target(9(_index 28)))(_sensitivity(6(_index 29(_index 30)))))))
					)
					(_subprogram
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 90 (_architecture )))
				(_process
					(line__91(_architecture 4 0 91 (_assignment (_simple)(_target(11(_index 31(_index 32))))(_sensitivity(10(_index 33(_index 34)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 89 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 90 (_scalar (_to (i 1)(c 35)))))
			(_subprogram
			)
		)
	)
	(_generate G4 0 119 (_for ~INTEGER~range~1~to~k*2-2~13 )
		(_generate G5 0 120 (_for ~INTEGER~range~1~to~k~136 )
			(_generate P1 0 121 (_if 36)
				(_instantiation F1 0 122 (_component dflipflop )
					(_port
						((D)(pl_arr(_index 37(_index 38))))
						((CLK)(CLK))
						((Q)(pl_arr(_index 39(_index 40))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_generate P2 0 128 (_if 41)
				(_object
					(_process
						(line__129(_architecture 6 0 129 (_assignment (_simple)(_target(7(_index 42(_index 43))))(_sensitivity(10(_index 44(_index 45)))))))
					)
					(_subprogram
					)
				)
			)
			(_generate P3 0 131 (_if 46)
				(_object
					(_process
						(line__132(_architecture 7 0 132 (_assignment (_simple)(_target(7(_index 47(_index 48))))(_sensitivity(7(_index 49(_index 50)))))))
					)
					(_subprogram
					)
				)
			)
			(_generate P4 0 134 (_if 51)
				(_object
					(_process
						(line__135(_architecture 8 0 135 (_assignment (_simple)(_target(3(_index 52)))(_sensitivity(7(_index 53(_index 54)))))))
					)
					(_subprogram
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~136 0 120 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k*2-2~13 0 119 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~136 0 120 (_scalar (_to (i 1)(c 55)))))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 1))))))
		(_type (_internal c_array 0 71 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 60))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
		(_type (_internal s_array 0 72 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 62))))))
		(_type (_internal ~std_logic_vector{k~downto~1}~133 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 1))))))
		(_type (_internal pl_array 0 73 (_array ~std_logic_vector{k~downto~1}~133 ((_to (i 0)(c 64))))))
		(_signal (_internal c_arr c_array 0 74 (_architecture (_uni ))))
		(_signal (_internal a_arr c_array 0 75 (_architecture (_uni ))))
		(_signal (_internal x_arr c_array 0 76 (_architecture (_uni ))))
		(_signal (_internal pl_arr pl_array 0 77 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~135 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 65 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~135 0 78 (_architecture (_uni ))))
		(_signal (_internal x_bus ~std_logic_vector{k~downto~0}~135 0 79 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 80 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 81 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 89 (_scalar (_to (i 0)(c 66)))))
		(_type (_internal ~INTEGER~range~1~to~k*2-2~13 0 119 (_scalar (_to (i 1)(c 67)))))
		(_process
			(line__84(_architecture 0 0 84 (_assignment (_simple)(_target(10(0))))))
			(line__85(_architecture 1 0 85 (_assignment (_simple)(_target(4(0))))))
			(line__86(_architecture 2 0 86 (_assignment (_simple)(_alias((a_arr(0))(a)))(_target(5(0)))(_sensitivity(0)))))
			(line__87(_architecture 3 0 87 (_assignment (_simple)(_alias((x_arr(0))(x)))(_target(6(0)))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . PipelineComboArrayMultiplier 68 -1
	)
)
I 000056 55 3781          1266984676383 TB_ARCHITECTURE
(_unit VHDL (pipelinecomboarraymultiplier_tb 0 27 (tb_architecture 0 33 ))
	(_version v41)
	(_time 1266984676384 2010.02.23 23:11:16)
	(_source (\./src/TestBench/pipelinecomboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1266984676367)
	)
	(_component
		(pipelinecomboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 (_code 2))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 40 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 57 (_component pipelinecomboarraymultiplier )
		(_generic
			((k)(_code 6))
		)
		(_port
			((a)(a))
			((x)(x))
			((CLK)(CLK))
			((p)(p))
		)
		(_use (_entity . pipelinecomboarraymultiplier)
			(_generic
				((k)(_code 7))
			)
			(_port
				((a)(a))
				((x)(x))
				((CLK)(CLK))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \5\ (_entity ((i 5)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 46 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 47 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ((i 2))))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 50 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 1))))))
		(_variable (_internal v ~std_logic_vector{k~downto~1}~138 0 77 (_process 1 (_code 11))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 1))))))
		(_variable (_internal w ~std_logic_vector{k~downto~1}~1310 0 78 (_process 1 (_code 13))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1312 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 1))))))
		(_variable (_internal z ~std_logic_vector{k~downto~1}~1312 0 79 (_process 1 (_code 15))))
		(_variable (_internal cnt ~extSTD.STANDARD.INTEGER 0 80 (_process 1 ((i 1)))))
		(_process
			(clock(_architecture 0 0 70 (_process (_wait_for)(_target(2))(_read(2)))))
			(testing(_architecture 1 0 76 (_process (_simple)(_target(0)(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 16 -1
	)
)
I 000061 55 551 0 testbench_for_pipelinecomboarraymultiplier
(_configuration VHDL (testbench_for_pipelinecomboarraymultiplier 0 97 (pipelinecomboarraymultiplier_tb))
	(_version v41)
	(_time 1266984676524 2010.02.23 23:11:16)
	(_source (\./src/TestBench/pipelinecomboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . pipelinecomboarraymultiplier pipelinecomboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((CLK)(CLK))
					((p)(p))
				)
			)
		)
	)
)
I 000069 55 10770         1266988160215 PipelineComboArrayMultiplier
(_unit VHDL (pipelinecomboarraymultiplier 0 28 (pipelinecomboarraymultiplier 0 40 ))
	(_version v41)
	(_time 1266988160216 2010.02.24 00:09:20)
	(_source (\./src/PipelineComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266912828220)
	)
	(_component
		(dffcomboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
				(_port (_internal amout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
			)
		)
		(dflipflop
			(_object
				(_port (_internal D ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
			)
		)
		(dffcomboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 91 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 92 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 0 94 (_component dffcomboarraymulcell )
				(_port
					((sin)(sin_bus(_index 11(_index 12))))
					((cin)(c_arr(_index 13(_index 14))))
					((am)(a_arr(_index 15(_index 16))))
					((xn)(x_bus(_index 17)))
					((CLK)(CLK))
					((amout)(a_arr(_index 18(_index 19))))
					((cout)(c_arr(_index 20(_index 21))))
					((sout)(s_arr(_index 22(_index 23))))
				)
				(_use (_entity . dffcomboarraymulcell)
				)
			)
			(_generate X1 0 106 (_if 24)
				(_instantiation F1 0 107 (_component dflipflop )
					(_port
						((D)(x_arr(_index 25(_index 26))))
						((CLK)(CLK))
						((Q)(x_arr(_index 27(_index 28))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_generate X2 0 113 (_if 29)
				(_object
					(_process
						(line__114(_architecture 5 0 114 (_assignment (_simple)(_target(9(_index 30)))(_sensitivity(6(_index 31(_index 32)))))))
					)
					(_subprogram
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 92 (_architecture )))
				(_process
					(line__93(_architecture 4 0 93 (_assignment (_simple)(_target(13(_index 33(_index 34))))(_sensitivity(10(_index 35(_index 36)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 91 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 92 (_scalar (_to (i 1)(c 37)))))
			(_subprogram
			)
		)
	)
	(_generate G4 0 121 (_for ~INTEGER~range~1~to~k*2-2~13 )
		(_generate G5 0 122 (_for ~INTEGER~range~1~to~k~136 )
			(_generate P1 0 123 (_if 38)
				(_instantiation F1 0 124 (_component dflipflop )
					(_port
						((D)(pl_arr(_index 39(_index 40))))
						((CLK)(CLK))
						((Q)(pl_arr(_index 41(_index 42))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_generate P2 0 130 (_if 43)
				(_object
					(_process
						(line__131(_architecture 6 0 131 (_assignment (_simple)(_target(7(_index 44(_index 45))))(_sensitivity(10(_index 46(_index 47)))))))
					)
					(_subprogram
					)
				)
			)
			(_generate P3 0 133 (_if 48)
				(_object
					(_process
						(line__134(_architecture 7 0 134 (_assignment (_simple)(_target(7(_index 49(_index 50))))(_sensitivity(7(_index 51(_index 52)))))))
					)
					(_subprogram
					)
				)
			)
			(_generate P4 0 136 (_if 53)
				(_object
					(_process
						(line__137(_architecture 8 0 137 (_assignment (_simple)(_target(3(_index 54)))(_sensitivity(7(_index 55(_index 56)))))))
					)
					(_subprogram
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~136 0 122 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k*2-2~13 0 121 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~136 0 122 (_scalar (_to (i 1)(c 57)))))
			(_subprogram
			)
		)
	)
	(_generate N1 0 142 (_for ~INTEGER~range~1~to~k-1~13 )
		(_generate N2 0 143 (_for ~INTEGER~range~1~to~k-1~137 )
			(_generate N3 0 144 (_if 58)
				(_object
					(_process
						(line__145(_architecture 9 0 145 (_assignment (_simple)(_target(11(_index 59(_index 60))))(_sensitivity(10(_index 61(_index 62)))))))
						(line__146(_architecture 10 0 146 (_assignment (_simple)(_target(12(_index 63(_index 64))))(_sensitivity(4(_index 65(_index 66)))))))
					)
					(_subprogram
					)
				)
			)
			(_generate NN4 0 148 (_if 67)
				(_instantiation NC4 0 149 (_component dffcomboarraymulcellnon )
					(_port
						((x)(s_bus(_index 68(_index 69))))
						((y)(y_bus(_index 70(_index 71))))
						((cin)((i 2)))
						((CLK)(CLK))
						((cout)(c_bus(_index 72)))
						((s)(s_bus(_index 73(_index 74))))
					)
					(_use (_entity . dffcomboarraymulcellnon)
						(_port
							((x)(x))
							((y)(y))
							((cin)(cin))
							((CLK)(CLK))
							((cout)(cout))
							((s)(s))
						)
					)
				)
			)
			(_generate N4 0 158 (_if 75)
				(_instantiation N4 0 159 (_component dffcomboarraymulcellnon )
					(_port
						((x)(s_bus(_index 76(_index 77))))
						((y)(y_bus(_index 78(_index 79))))
						((cin)(c_bus(_index 80)))
						((CLK)(CLK))
						((cout)(c_bus(_index 81)))
						((s)(s_bus(_index 82(_index 83))))
					)
					(_use (_entity . dffcomboarraymulcellnon)
					)
				)
			)
			(_generate N5 0 168 (_if 84)
				(_instantiation N4 0 169 (_component dffcomboarraymulcellnon )
					(_port
						((x)(s_bus(_index 85(_index 86))))
						((y)(y_bus(_index 87(_index 88))))
						((cin)((i 2)))
						((CLK)(CLK))
						((cout)(c_bus(_index 89)))
						((s)(s_bus(_index 90(_index 91))))
					)
					(_use (_entity . dffcomboarraymulcellnon)
						(_port
							((x)(x))
							((y)(y))
							((cin)(cin))
							((CLK)(CLK))
							((cout)(cout))
							((s)(s))
						)
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k-1~137 0 143 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k-1~13 0 142 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k-1~137 0 143 (_scalar (_to (i 1)(c 92)))))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 93 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 94 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 95 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 96 )(i 1))))))
		(_type (_internal c_array 0 71 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 97))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 98 )(i 0))))))
		(_type (_internal s_array 0 72 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 99))))))
		(_type (_internal ~std_logic_vector{k~downto~1}~133 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 100 )(i 1))))))
		(_type (_internal pl_array 0 73 (_array ~std_logic_vector{k~downto~1}~133 ((_to (i 0)(c 101))))))
		(_signal (_internal c_arr c_array 0 74 (_architecture (_uni ))))
		(_signal (_internal a_arr c_array 0 75 (_architecture (_uni ))))
		(_signal (_internal x_arr c_array 0 76 (_architecture (_uni ))))
		(_signal (_internal pl_arr pl_array 0 77 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~135 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 102 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~135 0 78 (_architecture (_uni ))))
		(_signal (_internal x_bus ~std_logic_vector{k~downto~0}~135 0 79 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 80 (_architecture (_uni ))))
		(_signal (_internal s_bus c_array 0 81 (_architecture (_uni ))))
		(_signal (_internal y_bus c_array 0 82 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 83 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 91 (_scalar (_to (i 0)(c 103)))))
		(_type (_internal ~INTEGER~range~1~to~k*2-2~13 0 121 (_scalar (_to (i 1)(c 104)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 142 (_scalar (_to (i 1)(c 105)))))
		(_process
			(line__86(_architecture 0 0 86 (_assignment (_simple)(_target(10(0))))))
			(line__87(_architecture 1 0 87 (_assignment (_simple)(_target(4(0))))))
			(line__88(_architecture 2 0 88 (_assignment (_simple)(_alias((a_arr(0))(a)))(_target(5(0)))(_sensitivity(0)))))
			(line__89(_architecture 3 0 89 (_assignment (_simple)(_alias((x_arr(0))(x)))(_target(6(0)))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . PipelineComboArrayMultiplier 106 -1
	)
)
I 000069 55 10045         1266989326903 PipelineComboArrayMultiplier
(_unit VHDL (pipelinecomboarraymultiplier 0 28 (pipelinecomboarraymultiplier 0 40 ))
	(_version v41)
	(_time 1266989326904 2010.02.24 00:28:46)
	(_source (\./src/PipelineComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266912828220)
	)
	(_component
		(dffcomboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
				(_port (_internal amout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
			)
		)
		(dflipflop
			(_object
				(_port (_internal D ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
			)
		)
		(dffcomboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 91 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 92 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 0 94 (_component dffcomboarraymulcell )
				(_port
					((sin)(sin_bus(_index 12(_index 13))))
					((cin)(c_arr(_index 14(_index 15))))
					((am)(a_arr(_index 16(_index 17))))
					((xn)(x_bus(_index 18)))
					((CLK)(CLK))
					((amout)(a_arr(_index 19(_index 20))))
					((cout)(c_arr(_index 21(_index 22))))
					((sout)(s_arr(_index 23(_index 24))))
				)
				(_use (_entity . dffcomboarraymulcell)
				)
			)
			(_generate X1 0 106 (_if 25)
				(_instantiation F1 0 107 (_component dflipflop )
					(_port
						((D)(x_arr(_index 26(_index 27))))
						((CLK)(CLK))
						((Q)(x_arr(_index 28(_index 29))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_generate X2 0 113 (_if 30)
				(_object
					(_process
						(line__114(_architecture 5 0 114 (_assignment (_simple)(_target(9(_index 31)))(_sensitivity(6(_index 32(_index 33)))))))
					)
					(_subprogram
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 92 (_architecture )))
				(_process
					(line__93(_architecture 4 0 93 (_assignment (_simple)(_target(13(_index 34(_index 35))))(_sensitivity(10(_index 36(_index 37)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 91 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 92 (_scalar (_to (i 1)(c 38)))))
			(_subprogram
			)
		)
	)
	(_generate G4 0 121 (_for ~INTEGER~range~1~to~k*2-2~13 )
		(_generate G5 0 122 (_for ~INTEGER~range~1~to~k~136 )
			(_generate P1 0 123 (_if 39)
				(_instantiation F1 0 124 (_component dflipflop )
					(_port
						((D)(pl_arr(_index 40(_index 41))))
						((CLK)(CLK))
						((Q)(pl_arr(_index 42(_index 43))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_generate P2 0 130 (_if 44)
				(_object
					(_process
						(line__131(_architecture 6 0 131 (_assignment (_simple)(_target(7(_index 45(_index 46))))(_sensitivity(10(_index 47(_index 48)))))))
					)
					(_subprogram
					)
				)
			)
			(_generate P3 0 133 (_if 49)
				(_object
					(_process
						(line__134(_architecture 7 0 134 (_assignment (_simple)(_target(7(_index 50(_index 51))))(_sensitivity(7(_index 52(_index 53)))))))
					)
					(_subprogram
					)
				)
			)
			(_generate P4 0 136 (_if 54)
				(_object
					(_process
						(line__137(_architecture 8 0 137 (_assignment (_simple)(_target(3(_index 55)))(_sensitivity(7(_index 56(_index 57)))))))
					)
					(_subprogram
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~136 0 122 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k*2-2~13 0 121 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~136 0 122 (_scalar (_to (i 1)(c 58)))))
			(_subprogram
			)
		)
	)
	(_generate N1 0 143 (_for ~INTEGER~range~1~to~k-1~13 )
		(_generate N2 0 144 (_for ~INTEGER~range~1~to~k-1~137 )
			(_generate N3 0 145 (_if 59)
				(_object
					(_process
						(line__146(_architecture 10 0 146 (_assignment (_simple)(_target(11(_index 60(_index 61))))(_sensitivity(10(_index 62(_index 63)))))))
						(line__147(_architecture 11 0 147 (_assignment (_simple)(_target(12(_index 64(_index 65))))(_sensitivity(4(_index 66(_index 67)))))))
					)
					(_subprogram
					)
				)
			)
			(_generate N4 0 149 (_if 68)
				(_instantiation NC4 0 150 (_component dffcomboarraymulcellnon )
					(_port
						((x)(s_bus(_index 69(_index 70))))
						((y)(y_bus(_index 71(_index 72))))
						((cin)(c_bus(_index 73)))
						((CLK)(CLK))
						((cout)(c_bus(_index 74)))
						((s)(s_bus(_index 75(_index 76))))
					)
					(_use (_entity . dffcomboarraymulcellnon)
					)
				)
			)
			(_generate N5 0 159 (_if 77)
				(_instantiation NF5 0 160 (_component dflipflop )
					(_port
						((D)(s_bus(_index 78(_index 79))))
						((CLK)(CLK))
						((Q)(s_bus(_index 80(_index 81))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k-1~137 0 144 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k-1~13 0 143 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k-1~137 0 144 (_scalar (_to (i 1)(c 82)))))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 83 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 84 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 85 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 86 )(i 1))))))
		(_type (_internal c_array 0 71 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 87))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 88 )(i 0))))))
		(_type (_internal s_array 0 72 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 89))))))
		(_type (_internal ~std_logic_vector{k~downto~1}~133 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 90 )(i 1))))))
		(_type (_internal pl_array 0 73 (_array ~std_logic_vector{k~downto~1}~133 ((_to (i 0)(c 91))))))
		(_signal (_internal c_arr c_array 0 74 (_architecture (_uni ))))
		(_signal (_internal a_arr c_array 0 75 (_architecture (_uni ))))
		(_signal (_internal x_arr c_array 0 76 (_architecture (_uni ))))
		(_signal (_internal pl_arr pl_array 0 77 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~135 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 92 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~135 0 78 (_architecture (_uni ))))
		(_signal (_internal x_bus ~std_logic_vector{k~downto~0}~135 0 79 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 80 (_architecture (_uni ))))
		(_signal (_internal s_bus c_array 0 81 (_architecture (_uni ))))
		(_signal (_internal y_bus c_array 0 82 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 83 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 91 (_scalar (_to (i 0)(c 93)))))
		(_type (_internal ~INTEGER~range~1~to~k*2-2~13 0 121 (_scalar (_to (i 1)(c 94)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 143 (_scalar (_to (i 1)(c 95)))))
		(_process
			(line__86(_architecture 0 0 86 (_assignment (_simple)(_target(10(0))))))
			(line__87(_architecture 1 0 87 (_assignment (_simple)(_target(4(0))))))
			(line__88(_architecture 2 0 88 (_assignment (_simple)(_alias((a_arr(0))(a)))(_target(5(0)))(_sensitivity(0)))))
			(line__89(_architecture 3 0 89 (_assignment (_simple)(_alias((x_arr(0))(x)))(_target(6(0)))(_sensitivity(1)))))
			(line__142(_architecture 9 0 142 (_assignment (_simple)(_target(8(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . PipelineComboArrayMultiplier 96 -1
	)
)
I 000069 55 10583         1266989770292 PipelineComboArrayMultiplier
(_unit VHDL (pipelinecomboarraymultiplier 0 28 (pipelinecomboarraymultiplier 0 40 ))
	(_version v41)
	(_time 1266989770293 2010.02.24 00:36:10)
	(_source (\./src/PipelineComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266912828220)
	)
	(_component
		(dffcomboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
				(_port (_internal amout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
			)
		)
		(dflipflop
			(_object
				(_port (_internal D ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
			)
		)
		(dffcomboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 91 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 92 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 0 94 (_component dffcomboarraymulcell )
				(_port
					((sin)(sin_bus(_index 14(_index 15))))
					((cin)(c_arr(_index 16(_index 17))))
					((am)(a_arr(_index 18(_index 19))))
					((xn)(x_bus(_index 20)))
					((CLK)(CLK))
					((amout)(a_arr(_index 21(_index 22))))
					((cout)(c_arr(_index 23(_index 24))))
					((sout)(s_arr(_index 25(_index 26))))
				)
				(_use (_entity . dffcomboarraymulcell)
				)
			)
			(_generate X1 0 106 (_if 27)
				(_instantiation F1 0 107 (_component dflipflop )
					(_port
						((D)(x_arr(_index 28(_index 29))))
						((CLK)(CLK))
						((Q)(x_arr(_index 30(_index 31))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_generate X2 0 113 (_if 32)
				(_object
					(_process
						(line__114(_architecture 5 0 114 (_assignment (_simple)(_target(9(_index 33)))(_sensitivity(6(_index 34(_index 35)))))))
					)
					(_subprogram
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 92 (_architecture )))
				(_process
					(line__93(_architecture 4 0 93 (_assignment (_simple)(_target(13(_index 36(_index 37))))(_sensitivity(10(_index 38(_index 39)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 91 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 92 (_scalar (_to (i 1)(c 40)))))
			(_subprogram
			)
		)
	)
	(_generate G4 0 121 (_for ~INTEGER~range~1~to~k*2-2~13 )
		(_generate G5 0 122 (_for ~INTEGER~range~1~to~k~136 )
			(_generate P1 0 123 (_if 41)
				(_instantiation F1 0 124 (_component dflipflop )
					(_port
						((D)(pl_arr(_index 42(_index 43))))
						((CLK)(CLK))
						((Q)(pl_arr(_index 44(_index 45))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_generate P2 0 130 (_if 46)
				(_object
					(_process
						(line__131(_architecture 6 0 131 (_assignment (_simple)(_target(7(_index 47(_index 48))))(_sensitivity(10(_index 49(_index 50)))))))
					)
					(_subprogram
					)
				)
			)
			(_generate P3 0 133 (_if 51)
				(_object
					(_process
						(line__134(_architecture 7 0 134 (_assignment (_simple)(_target(7(_index 52(_index 53))))(_sensitivity(7(_index 54(_index 55)))))))
					)
					(_subprogram
					)
				)
			)
			(_generate P4 0 136 (_if 56)
				(_object
					(_process
						(line__137(_architecture 8 0 137 (_assignment (_simple)(_target(3(_index 57)))(_sensitivity(7(_index 58(_index 59)))))))
					)
					(_subprogram
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~136 0 122 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k*2-2~13 0 121 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~136 0 122 (_scalar (_to (i 1)(c 60)))))
			(_subprogram
			)
		)
	)
	(_generate N1 0 143 (_for ~INTEGER~range~1~to~k-1~13 )
		(_generate N2 0 144 (_for ~INTEGER~range~1~to~k-1~137 )
			(_generate N3 0 145 (_if 61)
				(_object
					(_process
						(line__146(_architecture 10 0 146 (_assignment (_simple)(_target(11(_index 62(_index 63))))(_sensitivity(10(_index 64(_index 65)))))))
						(line__147(_architecture 11 0 147 (_assignment (_simple)(_target(12(_index 66(_index 67))))(_sensitivity(4(_index 68(_index 69)))))))
					)
					(_subprogram
					)
				)
			)
			(_generate N4 0 149 (_if 70)
				(_instantiation NC4 0 150 (_component dffcomboarraymulcellnon )
					(_port
						((x)(s_bus(_index 71(_index 72))))
						((y)(y_bus(_index 73(_index 74))))
						((cin)(c_bus(_index 75)))
						((CLK)(CLK))
						((cout)(c_bus(_index 76)))
						((s)(s_bus(_index 77(_index 78))))
					)
					(_use (_entity . dffcomboarraymulcellnon)
					)
				)
			)
			(_generate N5 0 159 (_if 79)
				(_instantiation NF5 0 160 (_component dflipflop )
					(_port
						((D)(s_bus(_index 80(_index 81))))
						((CLK)(CLK))
						((Q)(s_bus(_index 82(_index 83))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k-1~137 0 144 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k-1~13 0 143 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k-1~137 0 144 (_scalar (_to (i 1)(c 84)))))
			(_subprogram
			)
		)
	)
	(_generate M1 0 169 (_for ~INTEGER~range~1~to~k-1~138 )
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~138 0 169 (_architecture )))
			(_process
				(line__170(_architecture 12 0 170 (_assignment (_simple)(_target(3(_index 85)))(_sensitivity(11(_index 86(_index 87)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 88 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 89 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 90 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 91 )(i 1))))))
		(_type (_internal c_array 0 71 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 92))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 93 )(i 0))))))
		(_type (_internal s_array 0 72 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 94))))))
		(_type (_internal ~std_logic_vector{k~downto~1}~133 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 95 )(i 1))))))
		(_type (_internal pl_array 0 73 (_array ~std_logic_vector{k~downto~1}~133 ((_to (i 0)(c 96))))))
		(_signal (_internal c_arr c_array 0 74 (_architecture (_uni ))))
		(_signal (_internal a_arr c_array 0 75 (_architecture (_uni ))))
		(_signal (_internal x_arr c_array 0 76 (_architecture (_uni ))))
		(_signal (_internal pl_arr pl_array 0 77 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~135 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 97 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~135 0 78 (_architecture (_uni ))))
		(_signal (_internal x_bus ~std_logic_vector{k~downto~0}~135 0 79 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 80 (_architecture (_uni ))))
		(_signal (_internal s_bus c_array 0 81 (_architecture (_uni ))))
		(_signal (_internal y_bus c_array 0 82 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 83 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 91 (_scalar (_to (i 0)(c 98)))))
		(_type (_internal ~INTEGER~range~1~to~k*2-2~13 0 121 (_scalar (_to (i 1)(c 99)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 143 (_scalar (_to (i 1)(c 100)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~138 0 169 (_scalar (_to (i 1)(c 101)))))
		(_process
			(line__86(_architecture 0 0 86 (_assignment (_simple)(_target(10(0))))))
			(line__87(_architecture 1 0 87 (_assignment (_simple)(_target(4(0))))))
			(line__88(_architecture 2 0 88 (_assignment (_simple)(_alias((a_arr(0))(a)))(_target(5(0)))(_sensitivity(0)))))
			(line__89(_architecture 3 0 89 (_assignment (_simple)(_alias((x_arr(0))(x)))(_target(6(0)))(_sensitivity(1)))))
			(line__142(_architecture 9 0 142 (_assignment (_simple)(_target(8(0))))))
			(line__172(_architecture 13 0 172 (_assignment (_simple)(_target(3(_index 102)))(_sensitivity(8(_index 103))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . PipelineComboArrayMultiplier 104 -1
	)
)
I 000069 55 10583         1266989974824 PipelineComboArrayMultiplier
(_unit VHDL (pipelinecomboarraymultiplier 0 28 (pipelinecomboarraymultiplier 0 40 ))
	(_version v41)
	(_time 1266989974825 2010.02.24 00:39:34)
	(_source (\./src/PipelineComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266912828220)
	)
	(_component
		(dffcomboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
				(_port (_internal amout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
			)
		)
		(dflipflop
			(_object
				(_port (_internal D ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
			)
		)
		(dffcomboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 91 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 92 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 0 94 (_component dffcomboarraymulcell )
				(_port
					((sin)(sin_bus(_index 14(_index 15))))
					((cin)(c_arr(_index 16(_index 17))))
					((am)(a_arr(_index 18(_index 19))))
					((xn)(x_bus(_index 20)))
					((CLK)(CLK))
					((amout)(a_arr(_index 21(_index 22))))
					((cout)(c_arr(_index 23(_index 24))))
					((sout)(s_arr(_index 25(_index 26))))
				)
				(_use (_entity . dffcomboarraymulcell)
				)
			)
			(_generate X1 0 106 (_if 27)
				(_instantiation F1 0 107 (_component dflipflop )
					(_port
						((D)(x_arr(_index 28(_index 29))))
						((CLK)(CLK))
						((Q)(x_arr(_index 30(_index 31))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_generate X2 0 113 (_if 32)
				(_object
					(_process
						(line__114(_architecture 5 0 114 (_assignment (_simple)(_target(9(_index 33)))(_sensitivity(6(_index 34(_index 35)))))))
					)
					(_subprogram
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 92 (_architecture )))
				(_process
					(line__93(_architecture 4 0 93 (_assignment (_simple)(_target(13(_index 36(_index 37))))(_sensitivity(10(_index 38(_index 39)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 91 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 92 (_scalar (_to (i 1)(c 40)))))
			(_subprogram
			)
		)
	)
	(_generate G4 0 121 (_for ~INTEGER~range~1~to~k*2-2~13 )
		(_generate G5 0 122 (_for ~INTEGER~range~1~to~k~136 )
			(_generate P1 0 123 (_if 41)
				(_instantiation F1 0 124 (_component dflipflop )
					(_port
						((D)(pl_arr(_index 42(_index 43))))
						((CLK)(CLK))
						((Q)(pl_arr(_index 44(_index 45))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_generate P2 0 130 (_if 46)
				(_object
					(_process
						(line__131(_architecture 6 0 131 (_assignment (_simple)(_target(7(_index 47(_index 48))))(_sensitivity(10(_index 49(_index 50)))))))
					)
					(_subprogram
					)
				)
			)
			(_generate P3 0 133 (_if 51)
				(_object
					(_process
						(line__134(_architecture 7 0 134 (_assignment (_simple)(_target(7(_index 52(_index 53))))(_sensitivity(7(_index 54(_index 55)))))))
					)
					(_subprogram
					)
				)
			)
			(_generate P4 0 136 (_if 56)
				(_object
					(_process
						(line__137(_architecture 8 0 137 (_assignment (_simple)(_target(3(_index 57)))(_sensitivity(7(_index 58(_index 59)))))))
					)
					(_subprogram
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~136 0 122 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k*2-2~13 0 121 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~136 0 122 (_scalar (_to (i 1)(c 60)))))
			(_subprogram
			)
		)
	)
	(_generate N1 0 144 (_for ~INTEGER~range~1~to~k-1~13 )
		(_generate N2 0 145 (_for ~INTEGER~range~1~to~k-1~137 )
			(_generate N3 0 146 (_if 61)
				(_object
					(_process
						(line__147(_architecture 10 0 147 (_assignment (_simple)(_target(11(_index 62(_index 63))))(_sensitivity(10(_index 64(_index 65)))))))
						(line__148(_architecture 11 0 148 (_assignment (_simple)(_target(12(_index 66(_index 67))))(_sensitivity(4(_index 68(_index 69)))))))
					)
					(_subprogram
					)
				)
			)
			(_generate N4 0 150 (_if 70)
				(_instantiation NC4 0 151 (_component dffcomboarraymulcellnon )
					(_port
						((x)(s_bus(_index 71(_index 72))))
						((y)(y_bus(_index 73(_index 74))))
						((cin)(c_bus(_index 75)))
						((CLK)(CLK))
						((cout)(c_bus(_index 76)))
						((s)(s_bus(_index 77(_index 78))))
					)
					(_use (_entity . dffcomboarraymulcellnon)
					)
				)
			)
			(_generate N5 0 160 (_if 79)
				(_instantiation NF5 0 161 (_component dflipflop )
					(_port
						((D)(s_bus(_index 80(_index 81))))
						((CLK)(CLK))
						((Q)(s_bus(_index 82(_index 83))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k-1~137 0 145 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k-1~13 0 144 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k-1~137 0 145 (_scalar (_to (i 1)(c 84)))))
			(_subprogram
			)
		)
	)
	(_generate M1 0 170 (_for ~INTEGER~range~1~to~k-1~138 )
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~138 0 170 (_architecture )))
			(_process
				(line__171(_architecture 12 0 171 (_assignment (_simple)(_target(3(_index 85)))(_sensitivity(11(_index 86(_index 87)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 88 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 89 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 90 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 91 )(i 1))))))
		(_type (_internal c_array 0 71 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 92))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 93 )(i 0))))))
		(_type (_internal s_array 0 72 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 94))))))
		(_type (_internal ~std_logic_vector{k~downto~1}~133 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 95 )(i 1))))))
		(_type (_internal pl_array 0 73 (_array ~std_logic_vector{k~downto~1}~133 ((_to (i 0)(c 96))))))
		(_signal (_internal c_arr c_array 0 74 (_architecture (_uni ))))
		(_signal (_internal a_arr c_array 0 75 (_architecture (_uni ))))
		(_signal (_internal x_arr c_array 0 76 (_architecture (_uni ))))
		(_signal (_internal pl_arr pl_array 0 77 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~135 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 97 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~135 0 78 (_architecture (_uni ))))
		(_signal (_internal x_bus ~std_logic_vector{k~downto~0}~135 0 79 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 80 (_architecture (_uni ))))
		(_signal (_internal s_bus c_array 0 81 (_architecture (_uni ))))
		(_signal (_internal y_bus c_array 0 82 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 83 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 91 (_scalar (_to (i 0)(c 98)))))
		(_type (_internal ~INTEGER~range~1~to~k*2-2~13 0 121 (_scalar (_to (i 1)(c 99)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 144 (_scalar (_to (i 1)(c 100)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~138 0 170 (_scalar (_to (i 1)(c 101)))))
		(_process
			(line__86(_architecture 0 0 86 (_assignment (_simple)(_target(10(0))))))
			(line__87(_architecture 1 0 87 (_assignment (_simple)(_target(4(0))))))
			(line__88(_architecture 2 0 88 (_assignment (_simple)(_alias((a_arr(0))(a)))(_target(5(0)))(_sensitivity(0)))))
			(line__89(_architecture 3 0 89 (_assignment (_simple)(_alias((x_arr(0))(x)))(_target(6(0)))(_sensitivity(1)))))
			(line__143(_architecture 9 0 143 (_assignment (_simple)(_target(8(0))))))
			(line__173(_architecture 13 0 173 (_assignment (_simple)(_target(3(_index 102)))(_sensitivity(8(_index 103))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . PipelineComboArrayMultiplier 104 -1
	)
)
I 000069 55 6238          1266990552606 PipelineComboArrayMultiplier
(_unit VHDL (pipelinecomboarraymultiplier 0 28 (pipelinecomboarraymultiplier 0 40 ))
	(_version v41)
	(_time 1266990552607 2010.02.24 00:49:12)
	(_source (\./src/PipelineComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266912828220)
	)
	(_component
		(dffcomboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
				(_port (_internal amout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
			)
		)
		(dflipflop
			(_object
				(_port (_internal D ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 91 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 92 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 0 94 (_component dffcomboarraymulcell )
				(_port
					((sin)(sin_bus(_index 6(_index 7))))
					((cin)(c_arr(_index 8(_index 9))))
					((am)(a_arr(_index 10(_index 11))))
					((xn)(x_bus(_index 12)))
					((CLK)(CLK))
					((amout)(a_arr(_index 13(_index 14))))
					((cout)(c_arr(_index 15(_index 16))))
					((sout)(s_arr(_index 17(_index 18))))
				)
				(_use (_entity . dffcomboarraymulcell)
				)
			)
			(_generate X1 0 106 (_if 19)
				(_instantiation F1 0 107 (_component dflipflop )
					(_port
						((D)(x_arr(_index 20(_index 21))))
						((CLK)(CLK))
						((Q)(x_arr(_index 22(_index 23))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_generate X2 0 113 (_if 24)
				(_object
					(_process
						(line__114(_architecture 5 0 114 (_assignment (_simple)(_target(9(_index 25)))(_sensitivity(6(_index 26(_index 27)))))))
					)
					(_subprogram
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 92 (_architecture )))
				(_process
					(line__93(_architecture 4 0 93 (_assignment (_simple)(_target(13(_index 28(_index 29))))(_sensitivity(10(_index 30(_index 31)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 91 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 92 (_scalar (_to (i 1)(c 32)))))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 1))))))
		(_type (_internal c_array 0 71 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 37))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
		(_type (_internal s_array 0 72 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 39))))))
		(_type (_internal ~std_logic_vector{k~downto~1}~133 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 1))))))
		(_type (_internal pl_array 0 73 (_array ~std_logic_vector{k~downto~1}~133 ((_to (i 0)(c 41))))))
		(_signal (_internal c_arr c_array 0 74 (_architecture (_uni ))))
		(_signal (_internal a_arr c_array 0 75 (_architecture (_uni ))))
		(_signal (_internal x_arr c_array 0 76 (_architecture (_uni ))))
		(_signal (_internal pl_arr pl_array 0 77 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~135 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~135 0 78 (_architecture (_uni ))))
		(_signal (_internal x_bus ~std_logic_vector{k~downto~0}~135 0 79 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 80 (_architecture (_uni ))))
		(_signal (_internal s_bus c_array 0 81 (_architecture (_uni ))))
		(_signal (_internal y_bus c_array 0 82 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 83 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 91 (_scalar (_to (i 0)(c 43)))))
		(_process
			(line__86(_architecture 0 0 86 (_assignment (_simple)(_target(10(0))))))
			(line__87(_architecture 1 0 87 (_assignment (_simple)(_target(4(0))))))
			(line__88(_architecture 2 0 88 (_assignment (_simple)(_alias((a_arr(0))(a)))(_target(5(0)))(_sensitivity(0)))))
			(line__89(_architecture 3 0 89 (_assignment (_simple)(_alias((x_arr(0))(x)))(_target(6(0)))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . PipelineComboArrayMultiplier 44 -1
	)
)
I 000069 55 6650          1266990705778 PipelineComboArrayMultiplier
(_unit VHDL (pipelinecomboarraymultiplier 0 28 (pipelinecomboarraymultiplier 0 40 ))
	(_version v41)
	(_time 1266990705779 2010.02.24 00:51:45)
	(_source (\./src/PipelineComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266912828220)
	)
	(_component
		(dffcomboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
				(_port (_internal amout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
			)
		)
		(dflipflop
			(_object
				(_port (_internal D ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 91 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 92 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 0 94 (_component dffcomboarraymulcell )
				(_port
					((sin)(sin_bus(_index 7(_index 8))))
					((cin)(c_arr(_index 9(_index 10))))
					((am)(a_arr(_index 11(_index 12))))
					((xn)(x_bus(_index 13)))
					((CLK)(CLK))
					((amout)(a_arr(_index 14(_index 15))))
					((cout)(c_arr(_index 16(_index 17))))
					((sout)(s_arr(_index 18(_index 19))))
				)
				(_use (_entity . dffcomboarraymulcell)
				)
			)
			(_generate X1 0 106 (_if 20)
				(_instantiation F1 0 107 (_component dflipflop )
					(_port
						((D)(x_arr(_index 21(_index 22))))
						((CLK)(CLK))
						((Q)(x_arr(_index 23(_index 24))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_generate X2 0 113 (_if 25)
				(_object
					(_process
						(line__114(_architecture 5 0 114 (_assignment (_simple)(_target(9(_index 26)))(_sensitivity(6(_index 27(_index 28)))))))
					)
					(_subprogram
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 92 (_architecture )))
				(_process
					(line__93(_architecture 4 0 93 (_assignment (_simple)(_target(13(_index 29(_index 30))))(_sensitivity(10(_index 31(_index 32)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 91 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 92 (_scalar (_to (i 1)(c 33)))))
			(_subprogram
			)
		)
	)
	(_generate t1 0 120 (_for ~INTEGER~range~1~to~k~136 )
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k~136 0 120 (_architecture )))
			(_process
				(line__121(_architecture 6 0 121 (_assignment (_simple)(_target(3(_index 34)))(_sensitivity(10(_index 35(_index 36)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 1))))))
		(_type (_internal c_array 0 71 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 41))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
		(_type (_internal s_array 0 72 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 43))))))
		(_type (_internal ~std_logic_vector{k~downto~1}~133 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 1))))))
		(_type (_internal pl_array 0 73 (_array ~std_logic_vector{k~downto~1}~133 ((_to (i 0)(c 45))))))
		(_signal (_internal c_arr c_array 0 74 (_architecture (_uni ))))
		(_signal (_internal a_arr c_array 0 75 (_architecture (_uni ))))
		(_signal (_internal x_arr c_array 0 76 (_architecture (_uni ))))
		(_signal (_internal pl_arr pl_array 0 77 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~135 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~135 0 78 (_architecture (_uni ))))
		(_signal (_internal x_bus ~std_logic_vector{k~downto~0}~135 0 79 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 80 (_architecture (_uni ))))
		(_signal (_internal s_bus c_array 0 81 (_architecture (_uni ))))
		(_signal (_internal y_bus c_array 0 82 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 83 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 91 (_scalar (_to (i 0)(c 47)))))
		(_type (_internal ~INTEGER~range~1~to~k~136 0 120 (_scalar (_to (i 1)(c 48)))))
		(_process
			(line__86(_architecture 0 0 86 (_assignment (_simple)(_target(10(0))))))
			(line__87(_architecture 1 0 87 (_assignment (_simple)(_target(4(0))))))
			(line__88(_architecture 2 0 88 (_assignment (_simple)(_alias((a_arr(0))(a)))(_target(5(0)))(_sensitivity(0)))))
			(line__89(_architecture 3 0 89 (_assignment (_simple)(_alias((x_arr(0))(x)))(_target(6(0)))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . PipelineComboArrayMultiplier 49 -1
	)
)
I 000069 55 6650          1266990799045 PipelineComboArrayMultiplier
(_unit VHDL (pipelinecomboarraymultiplier 0 28 (pipelinecomboarraymultiplier 0 40 ))
	(_version v41)
	(_time 1266990799046 2010.02.24 00:53:19)
	(_source (\./src/PipelineComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266912828220)
	)
	(_component
		(dffcomboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
				(_port (_internal amout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
			)
		)
		(dflipflop
			(_object
				(_port (_internal D ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 91 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 92 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 0 94 (_component dffcomboarraymulcell )
				(_port
					((sin)(sin_bus(_index 7(_index 8))))
					((cin)(c_arr(_index 9(_index 10))))
					((am)(a_arr(_index 11(_index 12))))
					((xn)(x_bus(_index 13)))
					((CLK)(CLK))
					((amout)(a_arr(_index 14(_index 15))))
					((cout)(c_arr(_index 16(_index 17))))
					((sout)(s_arr(_index 18(_index 19))))
				)
				(_use (_entity . dffcomboarraymulcell)
				)
			)
			(_generate X1 0 106 (_if 20)
				(_instantiation F1 0 107 (_component dflipflop )
					(_port
						((D)(x_arr(_index 21(_index 22))))
						((CLK)(CLK))
						((Q)(x_arr(_index 23(_index 24))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_generate X2 0 113 (_if 25)
				(_object
					(_process
						(line__114(_architecture 5 0 114 (_assignment (_simple)(_target(9(_index 26)))(_sensitivity(6(_index 27(_index 28)))))))
					)
					(_subprogram
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 92 (_architecture )))
				(_process
					(line__93(_architecture 4 0 93 (_assignment (_simple)(_target(13(_index 29(_index 30))))(_sensitivity(10(_index 31(_index 32)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 91 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 92 (_scalar (_to (i 1)(c 33)))))
			(_subprogram
			)
		)
	)
	(_generate t1 0 120 (_for ~INTEGER~range~1~to~k~136 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~136 0 120 (_architecture )))
			(_process
				(line__121(_architecture 6 0 121 (_assignment (_simple)(_target(3(_index 34)))(_sensitivity(10(_index 35(_index 36)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 1))))))
		(_type (_internal c_array 0 71 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 41))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
		(_type (_internal s_array 0 72 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 43))))))
		(_type (_internal ~std_logic_vector{k~downto~1}~133 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 1))))))
		(_type (_internal pl_array 0 73 (_array ~std_logic_vector{k~downto~1}~133 ((_to (i 0)(c 45))))))
		(_signal (_internal c_arr c_array 0 74 (_architecture (_uni ))))
		(_signal (_internal a_arr c_array 0 75 (_architecture (_uni ))))
		(_signal (_internal x_arr c_array 0 76 (_architecture (_uni ))))
		(_signal (_internal pl_arr pl_array 0 77 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~135 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~135 0 78 (_architecture (_uni ))))
		(_signal (_internal x_bus ~std_logic_vector{k~downto~0}~135 0 79 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 80 (_architecture (_uni ))))
		(_signal (_internal s_bus c_array 0 81 (_architecture (_uni ))))
		(_signal (_internal y_bus c_array 0 82 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 83 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 91 (_scalar (_to (i 0)(c 47)))))
		(_type (_internal ~INTEGER~range~1~to~k~136 0 120 (_scalar (_to (i 1)(c 48)))))
		(_process
			(line__86(_architecture 0 0 86 (_assignment (_simple)(_target(10(0))))))
			(line__87(_architecture 1 0 87 (_assignment (_simple)(_target(4(0))))))
			(line__88(_architecture 2 0 88 (_assignment (_simple)(_alias((a_arr(0))(a)))(_target(5(0)))(_sensitivity(0)))))
			(line__89(_architecture 3 0 89 (_assignment (_simple)(_alias((x_arr(0))(x)))(_target(6(0)))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . PipelineComboArrayMultiplier 49 -1
	)
)
I 000056 55 3700          1266991163983 TB_ARCHITECTURE
(_unit VHDL (pipelinecomboarraymultiplier_tb 0 27 (tb_architecture 0 33 ))
	(_version v41)
	(_time 1266991163984 2010.02.24 00:59:23)
	(_source (\./src/TestBench/pipelinecomboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1266984676366)
	)
	(_component
		(pipelinecomboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 (_code 2))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 40 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 57 (_component pipelinecomboarraymultiplier )
		(_generic
			((k)(_code 6))
		)
		(_port
			((a)(a))
			((x)(x))
			((CLK)(CLK))
			((p)(p))
		)
		(_use (_entity . pipelinecomboarraymultiplier)
			(_generic
				((k)(_code 7))
			)
			(_port
				((a)(a))
				((x)(x))
				((CLK)(CLK))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \5\ (_entity ((i 5)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 46 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 47 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ((i 2))))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 50 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~138 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 1))))))
		(_variable (_internal v ~std_logic_vector{k~downto~1}~138 0 79 (_process 1 (_code 11))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1310 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 1))))))
		(_variable (_internal w ~std_logic_vector{k~downto~1}~1310 0 80 (_process 1 (_code 13))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1312 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 1))))))
		(_variable (_internal z ~std_logic_vector{k~downto~1}~1312 0 81 (_process 1 (_code 15))))
		(_variable (_internal cnt ~extSTD.STANDARD.INTEGER 0 82 (_process 1 ((i 1)))))
		(_process
			(clock(_architecture 0 0 70 (_process (_wait_for)(_target(2))(_read(2)))))
			(testing(_architecture 1 0 76 (_process (_simple)(_target(0)(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . TB_ARCHITECTURE 16 -1
	)
)
I 000061 55 552 0 testbench_for_pipelinecomboarraymultiplier
(_configuration VHDL (testbench_for_pipelinecomboarraymultiplier 0 101 (pipelinecomboarraymultiplier_tb))
	(_version v41)
	(_time 1266991164153 2010.02.24 00:59:24)
	(_source (\./src/TestBench/pipelinecomboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . pipelinecomboarraymultiplier pipelinecomboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((CLK)(CLK))
					((p)(p))
				)
			)
		)
	)
)
I 000069 55 6901          1266991487405 PipelineComboArrayMultiplier
(_unit VHDL (pipelinecomboarraymultiplier 0 28 (pipelinecomboarraymultiplier 0 40 ))
	(_version v41)
	(_time 1266991487417 2010.02.24 01:04:47)
	(_source (\./src/PipelineComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266912828220)
	)
	(_component
		(dffcomboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
				(_port (_internal amout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
			)
		)
		(dflipflop
			(_object
				(_port (_internal D ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 91 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 92 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 0 94 (_component dffcomboarraymulcell )
				(_port
					((sin)(sin_bus(_index 8(_index 9))))
					((cin)(c_arr(_index 10(_index 11))))
					((am)(a_arr(_index 12(_index 13))))
					((xn)(x_bus(_index 14)))
					((CLK)(CLK))
					((amout)(a_arr(_index 15(_index 16))))
					((cout)(c_arr(_index 17(_index 18))))
					((sout)(s_arr(_index 19(_index 20))))
				)
				(_use (_entity . dffcomboarraymulcell)
				)
			)
			(_generate X1 0 106 (_if 21)
				(_instantiation F1 0 107 (_component dflipflop )
					(_port
						((D)(x_arr(_index 22(_index 23))))
						((CLK)(CLK))
						((Q)(x_arr(_index 24(_index 25))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_generate X3 0 114 (_if 26)
				(_object
					(_process
						(line__115(_architecture 5 0 115 (_assignment (_simple)(_target(6(_index 27(_index 28))))(_sensitivity(6(_index 29(_index 30)))))))
					)
					(_subprogram
					)
				)
			)
			(_generate X2 0 118 (_if 31)
				(_object
					(_process
						(line__119(_architecture 6 0 119 (_assignment (_simple)(_target(9(_index 32)))(_sensitivity(6(_index 33(_index 34)))))))
					)
					(_subprogram
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 92 (_architecture )))
				(_process
					(line__93(_architecture 4 0 93 (_assignment (_simple)(_target(13(_index 35(_index 36))))(_sensitivity(10(_index 37(_index 38)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 91 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 92 (_scalar (_to (i 1)(c 39)))))
			(_subprogram
			)
		)
	)
	(_generate t1 0 125 (_for ~INTEGER~range~1~to~k~136 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~136 0 125 (_architecture )))
			(_process
				(line__126(_architecture 7 0 126 (_assignment (_simple)(_target(3(_index 40)))(_sensitivity(10(_index 41(_index 42)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 1))))))
		(_type (_internal c_array 0 71 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 47))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
		(_type (_internal s_array 0 72 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 49))))))
		(_type (_internal ~std_logic_vector{k~downto~1}~133 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 1))))))
		(_type (_internal pl_array 0 73 (_array ~std_logic_vector{k~downto~1}~133 ((_to (i 0)(c 51))))))
		(_signal (_internal c_arr c_array 0 74 (_architecture (_uni ))))
		(_signal (_internal a_arr c_array 0 75 (_architecture (_uni ))))
		(_signal (_internal x_arr c_array 0 76 (_architecture (_uni ))))
		(_signal (_internal pl_arr pl_array 0 77 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~135 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~135 0 78 (_architecture (_uni ))))
		(_signal (_internal x_bus ~std_logic_vector{k~downto~0}~135 0 79 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 80 (_architecture (_uni ))))
		(_signal (_internal s_bus c_array 0 81 (_architecture (_uni ))))
		(_signal (_internal y_bus c_array 0 82 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 83 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 91 (_scalar (_to (i 0)(c 53)))))
		(_type (_internal ~INTEGER~range~1~to~k~136 0 125 (_scalar (_to (i 1)(c 54)))))
		(_process
			(line__86(_architecture 0 0 86 (_assignment (_simple)(_target(10(0))))))
			(line__87(_architecture 1 0 87 (_assignment (_simple)(_target(4(0))))))
			(line__88(_architecture 2 0 88 (_assignment (_simple)(_alias((a_arr(0))(a)))(_target(5(0)))(_sensitivity(0)))))
			(line__89(_architecture 3 0 89 (_assignment (_simple)(_alias((x_arr(0))(x)))(_target(6(0)))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . PipelineComboArrayMultiplier 55 -1
	)
)
I 000056 55 3781          1266991628295 TB_ARCHITECTURE
(_unit VHDL (pipelinecomboarraymultiplier_tb 0 27 (tb_architecture 0 33 ))
	(_version v41)
	(_time 1266991628296 2010.02.24 01:07:08)
	(_source (\./src/TestBench/pipelinecomboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1266984676366)
	)
	(_component
		(pipelinecomboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 (_code 2))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 40 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 57 (_component pipelinecomboarraymultiplier )
		(_generic
			((k)(_code 6))
		)
		(_port
			((a)(a))
			((x)(x))
			((CLK)(CLK))
			((p)(p))
		)
		(_use (_entity . pipelinecomboarraymultiplier)
			(_generic
				((k)(_code 7))
			)
			(_port
				((a)(a))
				((x)(x))
				((CLK)(CLK))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \5\ (_entity ((i 5)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 46 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 47 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ((i 2))))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 50 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 1))))))
		(_variable (_internal v ~std_logic_vector{k~downto~1}~138 0 77 (_process 1 (_code 11))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 1))))))
		(_variable (_internal w ~std_logic_vector{k~downto~1}~1310 0 78 (_process 1 (_code 13))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1312 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 1))))))
		(_variable (_internal z ~std_logic_vector{k~downto~1}~1312 0 81 (_process 1 (_code 15))))
		(_variable (_internal cnt ~extSTD.STANDARD.INTEGER 0 82 (_process 1 ((i 1)))))
		(_process
			(clock(_architecture 0 0 70 (_process (_wait_for)(_target(2))(_read(2)))))
			(testing(_architecture 1 0 76 (_process (_simple)(_target(0)(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 16 -1
	)
)
I 000061 55 551 0 testbench_for_pipelinecomboarraymultiplier
(_configuration VHDL (testbench_for_pipelinecomboarraymultiplier 0 99 (pipelinecomboarraymultiplier_tb))
	(_version v41)
	(_time 1266991628434 2010.02.24 01:07:08)
	(_source (\./src/TestBench/pipelinecomboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . pipelinecomboarraymultiplier pipelinecomboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((CLK)(CLK))
					((p)(p))
				)
			)
		)
	)
)
V 000056 55 3781          1266991819233 TB_ARCHITECTURE
(_unit VHDL (pipelinecomboarraymultiplier_tb 0 27 (tb_architecture 0 33 ))
	(_version v41)
	(_time 1266991819245 2010.02.24 01:10:19)
	(_source (\./src/TestBench/pipelinecomboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1266984676366)
	)
	(_component
		(pipelinecomboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 (_code 2))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 40 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 57 (_component pipelinecomboarraymultiplier )
		(_generic
			((k)(_code 6))
		)
		(_port
			((a)(a))
			((x)(x))
			((CLK)(CLK))
			((p)(p))
		)
		(_use (_entity . pipelinecomboarraymultiplier)
			(_generic
				((k)(_code 7))
			)
			(_port
				((a)(a))
				((x)(x))
				((CLK)(CLK))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \5\ (_entity ((i 5)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 46 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 47 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ((i 2))))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 50 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 1))))))
		(_variable (_internal v ~std_logic_vector{k~downto~1}~138 0 77 (_process 1 (_code 11))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 1))))))
		(_variable (_internal w ~std_logic_vector{k~downto~1}~1310 0 78 (_process 1 (_code 13))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1312 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 1))))))
		(_variable (_internal z ~std_logic_vector{k~downto~1}~1312 0 81 (_process 1 (_code 15))))
		(_variable (_internal cnt ~extSTD.STANDARD.INTEGER 0 82 (_process 1 ((i 1)))))
		(_process
			(clock(_architecture 0 0 70 (_process (_wait_for)(_target(2))(_read(2)))))
			(testing(_architecture 1 0 76 (_process (_simple)(_target(0)(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 16 -1
	)
)
I 000061 55 551 0 testbench_for_pipelinecomboarraymultiplier
(_configuration VHDL (testbench_for_pipelinecomboarraymultiplier 0 99 (pipelinecomboarraymultiplier_tb))
	(_version v41)
	(_time 1266991819371 2010.02.24 01:10:19)
	(_source (\./src/TestBench/pipelinecomboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . pipelinecomboarraymultiplier pipelinecomboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((CLK)(CLK))
					((p)(p))
				)
			)
		)
	)
)
I 000069 55 6901          1266992672514 PipelineComboArrayMultiplier
(_unit VHDL (pipelinecomboarraymultiplier 0 28 (pipelinecomboarraymultiplier 0 40 ))
	(_version v41)
	(_time 1266992672515 2010.02.24 01:24:32)
	(_source (\./src/PipelineComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266912828220)
	)
	(_component
		(dffcomboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
				(_port (_internal amout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
			)
		)
		(dflipflop
			(_object
				(_port (_internal D ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 91 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 92 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 0 94 (_component dffcomboarraymulcell )
				(_port
					((sin)(sin_bus(_index 8(_index 9))))
					((cin)(c_arr(_index 10(_index 11))))
					((am)(a_arr(_index 12(_index 13))))
					((xn)(x_bus(_index 14)))
					((CLK)(CLK))
					((amout)(a_arr(_index 15(_index 16))))
					((cout)(c_arr(_index 17(_index 18))))
					((sout)(s_arr(_index 19(_index 20))))
				)
				(_use (_entity . dffcomboarraymulcell)
				)
			)
			(_generate X1 0 106 (_if 21)
				(_instantiation F1 0 107 (_component dflipflop )
					(_port
						((D)(x_arr(_index 22(_index 23))))
						((CLK)(CLK))
						((Q)(x_arr(_index 24(_index 25))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_generate X3 0 114 (_if 26)
				(_object
					(_process
						(line__115(_architecture 5 0 115 (_assignment (_simple)(_target(6(_index 27(_index 28))))(_sensitivity(6(_index 29(_index 30)))))))
					)
					(_subprogram
					)
				)
			)
			(_generate X2 0 118 (_if 31)
				(_object
					(_process
						(line__119(_architecture 6 0 119 (_assignment (_simple)(_target(9(_index 32)))(_sensitivity(6(_index 33(_index 34)))))))
					)
					(_subprogram
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 0 92 (_architecture )))
				(_process
					(line__93(_architecture 4 0 93 (_assignment (_simple)(_target(13(_index 35(_index 36))))(_sensitivity(10(_index 37(_index 38)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 91 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 0 92 (_scalar (_to (i 1)(c 39)))))
			(_subprogram
			)
		)
	)
	(_generate t1 0 125 (_for ~INTEGER~range~1~to~k~136 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~136 0 125 (_architecture )))
			(_process
				(line__126(_architecture 7 0 126 (_assignment (_simple)(_target(3(_index 40)))(_sensitivity(10(_index 41(_index 42)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 1))))))
		(_type (_internal c_array 0 71 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 47))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
		(_type (_internal s_array 0 72 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 49))))))
		(_type (_internal ~std_logic_vector{k~downto~1}~133 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 1))))))
		(_type (_internal pl_array 0 73 (_array ~std_logic_vector{k~downto~1}~133 ((_to (i 0)(c 51))))))
		(_signal (_internal c_arr c_array 0 74 (_architecture (_uni ))))
		(_signal (_internal a_arr c_array 0 75 (_architecture (_uni ))))
		(_signal (_internal x_arr c_array 0 76 (_architecture (_uni ))))
		(_signal (_internal pl_arr pl_array 0 77 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~135 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~135 0 78 (_architecture (_uni ))))
		(_signal (_internal x_bus ~std_logic_vector{k~downto~0}~135 0 79 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 80 (_architecture (_uni ))))
		(_signal (_internal s_bus c_array 0 81 (_architecture (_uni ))))
		(_signal (_internal y_bus c_array 0 82 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 83 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 91 (_scalar (_to (i 0)(c 53)))))
		(_type (_internal ~INTEGER~range~1~to~k~136 0 125 (_scalar (_to (i 1)(c 54)))))
		(_process
			(line__86(_architecture 0 0 86 (_assignment (_simple)(_target(10(0))))))
			(line__87(_architecture 1 0 87 (_assignment (_simple)(_target(4(0))))))
			(line__88(_architecture 2 0 88 (_assignment (_simple)(_alias((a_arr(0))(a)))(_target(5(0)))(_sensitivity(0)))))
			(line__89(_architecture 3 0 89 (_assignment (_simple)(_alias((x_arr(0))(x)))(_target(6(0)))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . PipelineComboArrayMultiplier 55 -1
	)
)
I 000069 55 7996          1266993448451 PipelineComboArrayMultiplier
(_unit VHDL (pipelinecomboarraymultiplier 0 28 (pipelinecomboarraymultiplier 0 40 ))
	(_version v41)
	(_time 1266993448452 2010.02.24 01:37:28)
	(_source (\./src/PipelineComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266912828220)
	)
	(_component
		(dffcomboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
				(_port (_internal amout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
			)
		)
		(dflipflop
			(_object
				(_port (_internal D ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 92 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 93 (_for ~INTEGER~range~1~to~k~138 )
			(_instantiation C1 0 95 (_component dffcomboarraymulcell )
				(_port
					((sin)(sin_bus(_index 8(_index 9))))
					((cin)(c_arr(_index 10(_index 11))))
					((am)(a_arr(_index 12(_index 13))))
					((xn)(x_bus(_index 14)))
					((CLK)(CLK))
					((amout)(a_arr(_index 15(_index 16))))
					((cout)(c_arr(_index 17(_index 18))))
					((sout)(s_arr(_index 19(_index 20))))
				)
				(_use (_entity . dffcomboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~138 0 93 (_architecture )))
				(_process
					(line__94(_architecture 4 0 94 (_assignment (_simple)(_target(13(_index 21(_index 22))))(_sensitivity(10(_index 23(_index 24)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 92 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~138 0 93 (_scalar (_to (i 1)(c 25)))))
			(_subprogram
			)
		)
	)
	(_generate lx1 0 109 (_for ~INTEGER~range~1~to~k-1~13 )
		(_generate lx2 0 110 (_for ~INTEGER~range~1~to~k-1~139 )
			(_generate x1 0 111 (_if 26)
				(_object
					(_process
						(line__112(_architecture 5 0 112 (_assignment (_simple)(_target(6(_index 27(_index 28))))(_sensitivity(6(_index 29(_index 30)))))))
					)
					(_subprogram
					)
				)
			)
			(_generate x2 0 114 (_if 31)
				(_instantiation F1 0 115 (_component dflipflop )
					(_port
						((D)(x_arr(_index 32(_index 33))))
						((CLK)(CLK))
						((Q)(x_arr(_index 34(_index 35))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k-1~139 0 110 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k-1~13 0 109 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k-1~139 0 110 (_scalar (_to (i 1)(c 36)))))
			(_subprogram
			)
		)
	)
	(_generate lx3 0 123 (_for ~INTEGER~range~0~to~k-1~1310 )
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~1310 0 123 (_architecture )))
			(_process
				(line__124(_architecture 6 0 124 (_assignment (_simple)(_target(9(_index 37)))(_sensitivity(6(_index 38(_index 39)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate t1 0 128 (_for ~INTEGER~range~1~to~k~1311 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~1311 0 128 (_architecture )))
			(_process
				(line__129(_architecture 7 0 129 (_assignment (_simple)(_target(3(_index 40)))(_sensitivity(10(_index 41(_index 42)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 1))))))
		(_type (_internal c_array 0 71 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 47))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
		(_type (_internal s_array 0 72 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 49))))))
		(_type (_internal ~std_logic_vector{k~downto~1}~133 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 1))))))
		(_type (_internal x_array 0 73 (_array ~std_logic_vector{k~downto~1}~133 ((_to (i 1)(c 51))))))
		(_type (_internal ~std_logic_vector{k~downto~1}~135 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 1))))))
		(_type (_internal pl_array 0 74 (_array ~std_logic_vector{k~downto~1}~135 ((_to (i 0)(c 53))))))
		(_signal (_internal c_arr c_array 0 75 (_architecture (_uni ))))
		(_signal (_internal a_arr c_array 0 76 (_architecture (_uni ))))
		(_signal (_internal x_arr x_array 0 77 (_architecture (_uni ))))
		(_signal (_internal pl_arr pl_array 0 78 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~137 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~137 0 79 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
		(_signal (_internal x_bus ~std_logic_vector{k-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 81 (_architecture (_uni ))))
		(_signal (_internal s_bus c_array 0 82 (_architecture (_uni ))))
		(_signal (_internal y_bus c_array 0 83 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 84 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 92 (_scalar (_to (i 0)(c 56)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 109 (_scalar (_to (i 1)(c 57)))))
		(_type (_internal ~INTEGER~range~0~to~k-1~1310 0 123 (_scalar (_to (i 0)(c 58)))))
		(_type (_internal ~INTEGER~range~1~to~k~1311 0 128 (_scalar (_to (i 1)(c 59)))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(10(0))))))
			(line__88(_architecture 1 0 88 (_assignment (_simple)(_target(4(0))))))
			(line__89(_architecture 2 0 89 (_assignment (_simple)(_alias((a_arr(0))(a)))(_target(5(0)))(_sensitivity(0)))))
			(line__90(_architecture 3 0 90 (_assignment (_simple)(_alias((x_arr(1))(x)))(_target(6(1)))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . PipelineComboArrayMultiplier 60 -1
	)
)
I 000069 55 9202          1267044389308 PipelineComboArrayMultiplier
(_unit VHDL (pipelinecomboarraymultiplier 0 28 (pipelinecomboarraymultiplier 0 40 ))
	(_version v41)
	(_time 1267044389322 2010.02.24 15:46:29)
	(_source (\./src/PipelineComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266912828220)
	)
	(_component
		(dffcomboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
				(_port (_internal amout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
			)
		)
		(dflipflop
			(_object
				(_port (_internal D ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 92 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 93 (_for ~INTEGER~range~1~to~k~138 )
			(_instantiation C1 0 95 (_component dffcomboarraymulcell )
				(_port
					((sin)(sin_bus(_index 10(_index 11))))
					((cin)(c_arr(_index 12(_index 13))))
					((am)(a_arr(_index 14(_index 15))))
					((xn)(x_bus(_index 16)))
					((CLK)(CLK))
					((amout)(a_arr(_index 17(_index 18))))
					((cout)(c_arr(_index 19(_index 20))))
					((sout)(s_arr(_index 21(_index 22))))
				)
				(_use (_entity . dffcomboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~138 0 93 (_architecture )))
				(_process
					(line__94(_architecture 4 0 94 (_assignment (_simple)(_target(13(_index 23(_index 24))))(_sensitivity(10(_index 25(_index 26)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 92 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~138 0 93 (_scalar (_to (i 1)(c 27)))))
			(_subprogram
			)
		)
	)
	(_generate lx1 0 109 (_for ~INTEGER~range~1~to~k~139 )
		(_generate lx2 0 110 (_for ~INTEGER~range~1~to~k~1310 )
			(_generate x1 0 111 (_if 28)
				(_object
					(_process
						(line__112(_architecture 5 0 112 (_assignment (_simple)(_target(6(_index 29(_index 30))))(_sensitivity(6(_index 31(_index 32)))))))
					)
					(_subprogram
					)
				)
			)
			(_generate x2 0 114 (_if 33)
				(_instantiation F1 0 115 (_component dflipflop )
					(_port
						((D)(x_arr(_index 34(_index 35))))
						((CLK)(CLK))
						((Q)(x_arr(_index 36(_index 37))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~1310 0 110 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~139 0 109 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~1310 0 110 (_scalar (_to (i 1)(c 38)))))
			(_subprogram
			)
		)
	)
	(_generate lx3 0 123 (_for ~INTEGER~range~0~to~k-1~1311 )
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~1311 0 123 (_architecture )))
			(_process
				(line__124(_architecture 6 0 124 (_assignment (_simple)(_target(9(_index 39)))(_sensitivity(6(_index 40(_index 41)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 128 (_for ~INTEGER~range~1~to~k*2-1~1312 )
		(_generate G5 0 129 (_for ~INTEGER~range~1~to~k~1313 )
			(_generate P1 0 130 (_if 42)
				(_instantiation F1 0 131 (_component dflipflop )
					(_port
						((D)(pl_arr(_index 43(_index 44))))
						((CLK)(CLK))
						((Q)(pl_arr(_index 45(_index 46))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_generate P3 0 137 (_if 47)
				(_object
					(_process
						(line__138(_architecture 7 0 138 (_assignment (_simple)(_target(7(_index 48(_index 49))))(_sensitivity(7(_index 50(_index 51)))))))
					)
					(_subprogram
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~1313 0 129 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k*2-1~1312 0 128 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~1313 0 129 (_scalar (_to (i 1)(c 52)))))
			(_subprogram
			)
		)
	)
	(_generate G5 0 142 (_for ~INTEGER~range~1~to~k~1314 )
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k~1314 0 142 (_architecture )))
			(_process
				(line__143(_architecture 8 0 143 (_assignment (_simple)(_target(7(_index 53(_index 54))))(_sensitivity(10(_index 55(_index 56)))))))
				(line__144(_architecture 9 0 144 (_assignment (_simple)(_target(3(_index 57)))(_sensitivity(7(_index 58(_index 59)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 62 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 1))))))
		(_type (_internal c_array 0 71 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 64))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 65 )(i 0))))))
		(_type (_internal s_array 0 72 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 66))))))
		(_type (_internal ~std_logic_vector{k~downto~1}~133 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 67 )(i 1))))))
		(_type (_internal x_array 0 73 (_array ~std_logic_vector{k~downto~1}~133 ((_to (i 1)(c 68))))))
		(_type (_internal ~std_logic_vector{k~downto~1}~135 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 69 )(i 1))))))
		(_type (_internal pl_array 0 74 (_array ~std_logic_vector{k~downto~1}~135 ((_to (i 1)(c 70))))))
		(_signal (_internal c_arr c_array 0 75 (_architecture (_uni ))))
		(_signal (_internal a_arr c_array 0 76 (_architecture (_uni ))))
		(_signal (_internal x_arr x_array 0 77 (_architecture (_uni ))))
		(_signal (_internal pl_arr pl_array 0 78 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~137 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 71 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~137 0 79 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 72 )(i 0))))))
		(_signal (_internal x_bus ~std_logic_vector{k-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 81 (_architecture (_uni ))))
		(_signal (_internal s_bus c_array 0 82 (_architecture (_uni ))))
		(_signal (_internal y_bus c_array 0 83 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 84 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 92 (_scalar (_to (i 0)(c 73)))))
		(_type (_internal ~INTEGER~range~1~to~k~139 0 109 (_scalar (_to (i 1)(c 74)))))
		(_type (_internal ~INTEGER~range~0~to~k-1~1311 0 123 (_scalar (_to (i 0)(c 75)))))
		(_type (_internal ~INTEGER~range~1~to~k*2-1~1312 0 128 (_scalar (_to (i 1)(c 76)))))
		(_type (_internal ~INTEGER~range~1~to~k~1314 0 142 (_scalar (_to (i 1)(c 77)))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(10(0))))))
			(line__88(_architecture 1 0 88 (_assignment (_simple)(_target(4(0))))))
			(line__89(_architecture 2 0 89 (_assignment (_simple)(_alias((a_arr(0))(a)))(_target(5(0)))(_sensitivity(0)))))
			(line__90(_architecture 3 0 90 (_assignment (_simple)(_alias((x_arr(1))(x)))(_target(6(1)))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . PipelineComboArrayMultiplier 78 -1
	)
)
I 000069 55 9202          1267044916136 PipelineComboArrayMultiplier
(_unit VHDL (pipelinecomboarraymultiplier 0 28 (pipelinecomboarraymultiplier 0 40 ))
	(_version v41)
	(_time 1267044916150 2010.02.24 15:55:16)
	(_source (\./src/PipelineComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266912828220)
	)
	(_component
		(dffcomboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
				(_port (_internal amout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
			)
		)
		(dflipflop
			(_object
				(_port (_internal D ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 92 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 93 (_for ~INTEGER~range~1~to~k~138 )
			(_instantiation C1 0 95 (_component dffcomboarraymulcell )
				(_port
					((sin)(sin_bus(_index 10(_index 11))))
					((cin)(c_arr(_index 12(_index 13))))
					((am)(a_arr(_index 14(_index 15))))
					((xn)(x_bus(_index 16)))
					((CLK)(CLK))
					((amout)(a_arr(_index 17(_index 18))))
					((cout)(c_arr(_index 19(_index 20))))
					((sout)(s_arr(_index 21(_index 22))))
				)
				(_use (_entity . dffcomboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~138 0 93 (_architecture )))
				(_process
					(line__94(_architecture 4 0 94 (_assignment (_simple)(_target(13(_index 23(_index 24))))(_sensitivity(10(_index 25(_index 26)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 92 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~138 0 93 (_scalar (_to (i 1)(c 27)))))
			(_subprogram
			)
		)
	)
	(_generate lx1 0 109 (_for ~INTEGER~range~1~to~k~139 )
		(_generate lx2 0 110 (_for ~INTEGER~range~1~to~k~1310 )
			(_generate x1 0 111 (_if 28)
				(_object
					(_process
						(line__112(_architecture 5 0 112 (_assignment (_simple)(_target(6(_index 29(_index 30))))(_sensitivity(6(_index 31(_index 32)))))))
					)
					(_subprogram
					)
				)
			)
			(_generate x2 0 114 (_if 33)
				(_instantiation F1 0 115 (_component dflipflop )
					(_port
						((D)(x_arr(_index 34(_index 35))))
						((CLK)(CLK))
						((Q)(x_arr(_index 36(_index 37))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~1310 0 110 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~139 0 109 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~1310 0 110 (_scalar (_to (i 1)(c 38)))))
			(_subprogram
			)
		)
	)
	(_generate lx3 0 123 (_for ~INTEGER~range~0~to~k-1~1311 )
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~1311 0 123 (_architecture )))
			(_process
				(line__124(_architecture 6 0 124 (_assignment (_simple)(_target(9(_index 39)))(_sensitivity(6(_index 40(_index 41)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 128 (_for ~INTEGER~range~1~to~k*2-1~1312 )
		(_generate G5 0 129 (_for ~INTEGER~range~1~to~k~1313 )
			(_generate P1 0 130 (_if 42)
				(_instantiation F1 0 131 (_component dflipflop )
					(_port
						((D)(pl_arr(_index 43(_index 44))))
						((CLK)(CLK))
						((Q)(pl_arr(_index 45(_index 46))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_generate P3 0 137 (_if 47)
				(_object
					(_process
						(line__138(_architecture 7 0 138 (_assignment (_simple)(_target(7(_index 48(_index 49))))(_sensitivity(7(_index 50(_index 51)))))))
					)
					(_subprogram
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~1313 0 129 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k*2-1~1312 0 128 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~1313 0 129 (_scalar (_to (i 1)(c 52)))))
			(_subprogram
			)
		)
	)
	(_generate G5 0 142 (_for ~INTEGER~range~1~to~k~1314 )
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k~1314 0 142 (_architecture )))
			(_process
				(line__143(_architecture 8 0 143 (_assignment (_simple)(_target(7(_index 53(_index 54))))(_sensitivity(10(_index 55(_index 56)))))))
				(line__144(_architecture 9 0 144 (_assignment (_simple)(_target(3(_index 57)))(_sensitivity(7(_index 58(_index 59)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 62 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 1))))))
		(_type (_internal c_array 0 71 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 64))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 65 )(i 0))))))
		(_type (_internal s_array 0 72 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 66))))))
		(_type (_internal ~std_logic_vector{k~downto~1}~133 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 67 )(i 1))))))
		(_type (_internal x_array 0 73 (_array ~std_logic_vector{k~downto~1}~133 ((_to (i 1)(c 68))))))
		(_type (_internal ~std_logic_vector{k~downto~1}~135 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 69 )(i 1))))))
		(_type (_internal pl_array 0 74 (_array ~std_logic_vector{k~downto~1}~135 ((_to (i 1)(c 70))))))
		(_signal (_internal c_arr c_array 0 75 (_architecture (_uni ))))
		(_signal (_internal a_arr c_array 0 76 (_architecture (_uni ))))
		(_signal (_internal x_arr x_array 0 77 (_architecture (_uni ))))
		(_signal (_internal pl_arr pl_array 0 78 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~137 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 71 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~137 0 79 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 72 )(i 0))))))
		(_signal (_internal x_bus ~std_logic_vector{k-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 81 (_architecture (_uni ))))
		(_signal (_internal s_bus c_array 0 82 (_architecture (_uni ))))
		(_signal (_internal y_bus c_array 0 83 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 84 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 92 (_scalar (_to (i 0)(c 73)))))
		(_type (_internal ~INTEGER~range~1~to~k~139 0 109 (_scalar (_to (i 1)(c 74)))))
		(_type (_internal ~INTEGER~range~0~to~k-1~1311 0 123 (_scalar (_to (i 0)(c 75)))))
		(_type (_internal ~INTEGER~range~1~to~k*2-1~1312 0 128 (_scalar (_to (i 1)(c 76)))))
		(_type (_internal ~INTEGER~range~1~to~k~1314 0 142 (_scalar (_to (i 1)(c 77)))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(10(0))))))
			(line__88(_architecture 1 0 88 (_assignment (_simple)(_target(4(0))))))
			(line__89(_architecture 2 0 89 (_assignment (_simple)(_alias((a_arr(0))(a)))(_target(5(0)))(_sensitivity(0)))))
			(line__90(_architecture 3 0 90 (_assignment (_simple)(_alias((x_arr(1))(x)))(_target(6(1)))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . PipelineComboArrayMultiplier 78 -1
	)
)
I 000069 55 12252         1267046167823 PipelineComboArrayMultiplier
(_unit VHDL (pipelinecomboarraymultiplier 0 28 (pipelinecomboarraymultiplier 0 40 ))
	(_version v41)
	(_time 1267046167838 2010.02.24 16:16:07)
	(_source (\./src/PipelineComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266912828220)
	)
	(_component
		(dffcomboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
				(_port (_internal amout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
			)
		)
		(dflipflop
			(_object
				(_port (_internal D ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
			)
		)
		(dffcomboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 93 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 94 (_for ~INTEGER~range~1~to~k~139 )
			(_instantiation C1 0 96 (_component dffcomboarraymulcell )
				(_port
					((sin)(sin_bus(_index 15(_index 16))))
					((cin)(c_arr(_index 17(_index 18))))
					((am)(a_arr(_index 19(_index 20))))
					((xn)(x_bus(_index 21)))
					((CLK)(CLK))
					((amout)(a_arr(_index 22(_index 23))))
					((cout)(c_arr(_index 24(_index 25))))
					((sout)(s_arr(_index 26(_index 27))))
				)
				(_use (_entity . dffcomboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~139 0 94 (_architecture )))
				(_process
					(line__95(_architecture 4 0 95 (_assignment (_simple)(_target(13(_index 28(_index 29))))(_sensitivity(10(_index 30(_index 31)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 93 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~139 0 94 (_scalar (_to (i 1)(c 32)))))
			(_subprogram
			)
		)
	)
	(_generate lx1 0 110 (_for ~INTEGER~range~1~to~k~1310 )
		(_generate lx2 0 111 (_for ~INTEGER~range~1~to~k~1311 )
			(_generate x1 0 112 (_if 33)
				(_object
					(_process
						(line__113(_architecture 5 0 113 (_assignment (_simple)(_target(6(_index 34(_index 35))))(_sensitivity(6(_index 36(_index 37)))))))
					)
					(_subprogram
					)
				)
			)
			(_generate x2 0 115 (_if 38)
				(_instantiation F1 0 116 (_component dflipflop )
					(_port
						((D)(x_arr(_index 39(_index 40))))
						((CLK)(CLK))
						((Q)(x_arr(_index 41(_index 42))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~1311 0 111 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~1310 0 110 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~1311 0 111 (_scalar (_to (i 1)(c 43)))))
			(_subprogram
			)
		)
	)
	(_generate lx3 0 124 (_for ~INTEGER~range~0~to~k-1~1312 )
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~1312 0 124 (_architecture )))
			(_process
				(line__125(_architecture 6 0 125 (_assignment (_simple)(_target(9(_index 44)))(_sensitivity(6(_index 45(_index 46)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 129 (_for ~INTEGER~range~1~to~k*2-1~1313 )
		(_generate G5 0 130 (_for ~INTEGER~range~1~to~k~1314 )
			(_generate P1 0 131 (_if 47)
				(_instantiation F1 0 132 (_component dflipflop )
					(_port
						((D)(pl_arr(_index 48(_index 49))))
						((CLK)(CLK))
						((Q)(pl_arr(_index 50(_index 51))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_generate P3 0 138 (_if 52)
				(_object
					(_process
						(line__139(_architecture 7 0 139 (_assignment (_simple)(_target(7(_index 53(_index 54))))(_sensitivity(7(_index 55(_index 56)))))))
					)
					(_subprogram
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~1314 0 130 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k*2-1~1313 0 129 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~1314 0 130 (_scalar (_to (i 1)(c 57)))))
			(_subprogram
			)
		)
	)
	(_generate G5 0 143 (_for ~INTEGER~range~1~to~k~1315 )
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k~1315 0 143 (_architecture )))
			(_process
				(line__144(_architecture 8 0 144 (_assignment (_simple)(_target(7(_index 58(_index 59))))(_sensitivity(10(_index 60(_index 61)))))))
				(line__145(_architecture 9 0 145 (_assignment (_simple)(_target(3(_index 62)))(_sensitivity(7(_index 63(_index 64)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate N1 0 151 (_for ~INTEGER~range~1~to~k-1~13 )
		(_generate N2 0 152 (_for ~INTEGER~range~1~to~k-1~1316 )
			(_generate N3 0 153 (_if 65)
				(_object
					(_process
						(line__154(_architecture 11 0 154 (_assignment (_simple)(_target(11(_index 66(_index 67))))(_sensitivity(10(_index 68(_index 69)))))))
						(line__155(_architecture 12 0 155 (_assignment (_simple)(_target(12(_index 70(_index 71))))(_sensitivity(4(_index 72(_index 73)))))))
					)
					(_subprogram
					)
				)
			)
			(_generate N4 0 157 (_if 74)
				(_instantiation NC4 0 158 (_component dffcomboarraymulcellnon )
					(_port
						((x)(ph_arr(_index 75(_index 76))))
						((y)(yh_arr(_index 77(_index 78))))
						((cin)(c_bus(_index 79)))
						((CLK)(CLK))
						((cout)(c_bus(_index 80)))
						((s)(ph_arr(_index 81(_index 82))))
					)
					(_use (_entity . dffcomboarraymulcellnon)
					)
				)
			)
			(_generate N5 0 167 (_if 83)
				(_instantiation NF5 0 168 (_component dflipflop )
					(_port
						((D)(ph_arr(_index 84(_index 85))))
						((CLK)(CLK))
						((Q)(ph_arr(_index 86(_index 87))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k-1~1316 0 152 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k-1~13 0 151 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k-1~1316 0 152 (_scalar (_to (i 1)(c 88)))))
			(_subprogram
			)
		)
	)
	(_generate PH 0 176 (_for ~INTEGER~range~1~to~k-1~1317 )
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~1317 0 176 (_architecture )))
			(_process
				(line__177(_architecture 13 0 177 (_assignment (_simple)(_target(3(_index 89)))(_sensitivity(11(_index 90(_index 91)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 92 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 93 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 94 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 95 )(i 1))))))
		(_type (_internal c_array 0 71 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 96))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 97 )(i 0))))))
		(_type (_internal s_array 0 72 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 98))))))
		(_type (_internal ~std_logic_vector{k~downto~1}~133 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 99 )(i 1))))))
		(_type (_internal x_array 0 73 (_array ~std_logic_vector{k~downto~1}~133 ((_to (i 1)(c 100))))))
		(_type (_internal ~std_logic_vector{k~downto~1}~135 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 101 )(i 1))))))
		(_type (_internal pl_array 0 74 (_array ~std_logic_vector{k~downto~1}~135 ((_to (i 1)(c 102))))))
		(_type (_internal ~std_logic_vector{k-1~downto~1}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 103 )(i 1))))))
		(_type (_internal ph_array 0 75 (_array ~std_logic_vector{k-1~downto~1}~13 ((_to (i 1)(c 104))))))
		(_signal (_internal c_arr c_array 0 76 (_architecture (_uni ))))
		(_signal (_internal a_arr c_array 0 77 (_architecture (_uni ))))
		(_signal (_internal x_arr x_array 0 78 (_architecture (_uni ))))
		(_signal (_internal pl_arr pl_array 0 79 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 105 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~138 0 80 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 106 )(i 0))))))
		(_signal (_internal x_bus ~std_logic_vector{k-1~downto~0}~13 0 81 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 82 (_architecture (_uni ))))
		(_signal (_internal ph_arr ph_array 0 83 (_architecture (_uni ))))
		(_signal (_internal yh_arr ph_array 0 84 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 85 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 93 (_scalar (_to (i 0)(c 107)))))
		(_type (_internal ~INTEGER~range~1~to~k~1310 0 110 (_scalar (_to (i 1)(c 108)))))
		(_type (_internal ~INTEGER~range~0~to~k-1~1312 0 124 (_scalar (_to (i 0)(c 109)))))
		(_type (_internal ~INTEGER~range~1~to~k*2-1~1313 0 129 (_scalar (_to (i 1)(c 110)))))
		(_type (_internal ~INTEGER~range~1~to~k~1315 0 143 (_scalar (_to (i 1)(c 111)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 151 (_scalar (_to (i 1)(c 112)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~1317 0 176 (_scalar (_to (i 1)(c 113)))))
		(_process
			(line__88(_architecture 0 0 88 (_assignment (_simple)(_target(10(0))))))
			(line__89(_architecture 1 0 89 (_assignment (_simple)(_target(4(0))))))
			(line__90(_architecture 2 0 90 (_assignment (_simple)(_alias((a_arr(0))(a)))(_target(5(0)))(_sensitivity(0)))))
			(line__91(_architecture 3 0 91 (_assignment (_simple)(_alias((x_arr(1))(x)))(_target(6(1)))(_sensitivity(1)))))
			(line__150(_architecture 10 0 150 (_assignment (_simple)(_target(8(0))))))
			(line__179(_architecture 14 0 179 (_assignment (_simple)(_target(3(_index 114)))(_sensitivity(8(_index 115))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . PipelineComboArrayMultiplier 116 -1
	)
)
I 000069 55 12430         1267136999334 PipelineComboArrayMultiplier
(_unit VHDL (pipelinecomboarraymultiplier 0 28 (pipelinecomboarraymultiplier 0 40 ))
	(_version v41)
	(_time 1267136999335 2010.02.25 17:29:59)
	(_source (\./src/PipelineComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266912828220)
	)
	(_component
		(dffcomboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
				(_port (_internal amout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
			)
		)
		(dflipflop
			(_object
				(_port (_internal D ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
			)
		)
		(dffcomboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 93 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 94 (_for ~INTEGER~range~1~to~k~139 )
			(_instantiation C1 0 96 (_component dffcomboarraymulcell )
				(_port
					((sin)(sin_bus(_index 15(_index 16))))
					((cin)(c_arr(_index 17(_index 18))))
					((am)(a_arr(_index 19(_index 20))))
					((xn)(x_bus(_index 21)))
					((CLK)(CLK))
					((amout)(a_arr(_index 22(_index 23))))
					((cout)(c_arr(_index 24(_index 25))))
					((sout)(s_arr(_index 26(_index 27))))
				)
				(_use (_entity . dffcomboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~139 0 94 (_architecture )))
				(_process
					(line__95(_architecture 4 0 95 (_assignment (_simple)(_target(13(_index 28(_index 29))))(_sensitivity(10(_index 30(_index 31)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 93 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~139 0 94 (_scalar (_to (i 1)(c 32)))))
			(_subprogram
			)
		)
	)
	(_generate lx1 0 110 (_for ~INTEGER~range~1~to~k~1310 )
		(_generate lx2 0 111 (_for ~INTEGER~range~1~to~k~1311 )
			(_generate x1 0 112 (_if 33)
				(_object
					(_process
						(line__113(_architecture 5 0 113 (_assignment (_simple)(_target(6(_index 34(_index 35))))(_sensitivity(6(_index 36(_index 37)))))))
					)
					(_subprogram
					)
				)
			)
			(_generate x2 0 115 (_if 38)
				(_instantiation F1 0 116 (_component dflipflop )
					(_port
						((D)(x_arr(_index 39(_index 40))))
						((CLK)(CLK))
						((Q)(x_arr(_index 41(_index 42))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~1311 0 111 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~1310 0 110 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~1311 0 111 (_scalar (_to (i 1)(c 43)))))
			(_subprogram
			)
		)
	)
	(_generate lx3 0 124 (_for ~INTEGER~range~0~to~k-1~1312 )
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~1312 0 124 (_architecture )))
			(_process
				(line__125(_architecture 6 0 125 (_assignment (_simple)(_target(9(_index 44)))(_sensitivity(6(_index 45(_index 46)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 129 (_for ~INTEGER~range~1~to~k*2-1~1313 )
		(_generate G5 0 130 (_for ~INTEGER~range~1~to~k~1314 )
			(_generate P1 0 131 (_if 47)
				(_instantiation F1 0 132 (_component dflipflop )
					(_port
						((D)(pl_arr(_index 48(_index 49))))
						((CLK)(CLK))
						((Q)(pl_arr(_index 50(_index 51))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_generate P3 0 138 (_if 52)
				(_object
					(_process
						(line__139(_architecture 7 0 139 (_assignment (_simple)(_target(7(_index 53(_index 54))))(_sensitivity(7(_index 55(_index 56)))))))
					)
					(_subprogram
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~1314 0 130 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k*2-1~1313 0 129 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~1314 0 130 (_scalar (_to (i 1)(c 57)))))
			(_subprogram
			)
		)
	)
	(_generate G5 0 143 (_for ~INTEGER~range~1~to~k~1315 )
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k~1315 0 143 (_architecture )))
			(_process
				(line__144(_architecture 8 0 144 (_assignment (_simple)(_target(7(_index 58(_index 59))))(_sensitivity(10(_index 60(_index 61)))))))
				(line__145(_architecture 9 0 145 (_assignment (_simple)(_target(3(_index 62)))(_sensitivity(7(_index 63(_index 64)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate N3 0 150 (_for ~INTEGER~range~1~to~k-1~13 )
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~13 0 150 (_architecture )))
			(_process
				(line__151(_architecture 10 0 151 (_assignment (_simple)(_target(11(_index 65(_index 66))))(_sensitivity(10(_index 67(_index 68)))))))
				(line__152(_architecture 11 0 152 (_assignment (_simple)(_target(12(_index 69(_index 70))))(_sensitivity(4(_index 71(_index 72)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate N1 0 156 (_for ~INTEGER~range~1~to~k-1~1316 )
		(_generate N2 0 157 (_for ~INTEGER~range~1~to~k-1~1317 )
			(_generate N4 0 162 (_if 73)
				(_instantiation NC4 0 163 (_component dffcomboarraymulcellnon )
					(_port
						((x)(ph_arr(_index 74(_index 75))))
						((y)(yh_arr(_index 76(_index 77))))
						((cin)(c_bus(_index 78)))
						((CLK)(CLK))
						((cout)(c_bus(_index 79)))
						((s)(ph_arr(_index 80(_index 81))))
					)
					(_use (_entity . dffcomboarraymulcellnon)
					)
				)
			)
			(_generate N5 0 172 (_if 82)
				(_instantiation NF5 0 173 (_component dflipflop )
					(_port
						((D)(ph_arr(_index 83(_index 84))))
						((CLK)(CLK))
						((Q)(ph_arr(_index 85(_index 86))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k-1~1317 0 157 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k-1~1316 0 156 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k-1~1317 0 157 (_scalar (_to (i 1)(c 87)))))
			(_subprogram
			)
		)
	)
	(_generate PH 0 181 (_for ~INTEGER~range~1~to~k-1~1318 )
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~1318 0 181 (_architecture )))
			(_process
				(line__182(_architecture 13 0 182 (_assignment (_simple)(_target(3(_index 88)))(_sensitivity(11(_index 89(_index 90)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 91 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 92 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 93 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 94 )(i 1))))))
		(_type (_internal c_array 0 71 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 95))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 96 )(i 0))))))
		(_type (_internal s_array 0 72 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 97))))))
		(_type (_internal ~std_logic_vector{k~downto~1}~133 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 98 )(i 1))))))
		(_type (_internal x_array 0 73 (_array ~std_logic_vector{k~downto~1}~133 ((_to (i 1)(c 99))))))
		(_type (_internal ~std_logic_vector{k~downto~1}~135 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 100 )(i 1))))))
		(_type (_internal pl_array 0 74 (_array ~std_logic_vector{k~downto~1}~135 ((_to (i 1)(c 101))))))
		(_type (_internal ~std_logic_vector{k-1~downto~1}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 102 )(i 1))))))
		(_type (_internal ph_array 0 75 (_array ~std_logic_vector{k-1~downto~1}~13 ((_to (i 1)(c 103))))))
		(_signal (_internal c_arr c_array 0 76 (_architecture (_uni ))))
		(_signal (_internal a_arr c_array 0 77 (_architecture (_uni ))))
		(_signal (_internal x_arr x_array 0 78 (_architecture (_uni ))))
		(_signal (_internal pl_arr pl_array 0 79 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 104 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~138 0 80 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 105 )(i 0))))))
		(_signal (_internal x_bus ~std_logic_vector{k-1~downto~0}~13 0 81 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 82 (_architecture (_uni ))))
		(_signal (_internal ph_arr ph_array 0 83 (_architecture (_uni ))))
		(_signal (_internal yh_arr ph_array 0 84 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 85 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 93 (_scalar (_to (i 0)(c 106)))))
		(_type (_internal ~INTEGER~range~1~to~k~1310 0 110 (_scalar (_to (i 1)(c 107)))))
		(_type (_internal ~INTEGER~range~0~to~k-1~1312 0 124 (_scalar (_to (i 0)(c 108)))))
		(_type (_internal ~INTEGER~range~1~to~k*2-1~1313 0 129 (_scalar (_to (i 1)(c 109)))))
		(_type (_internal ~INTEGER~range~1~to~k~1315 0 143 (_scalar (_to (i 1)(c 110)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 150 (_scalar (_to (i 1)(c 111)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~1316 0 156 (_scalar (_to (i 1)(c 112)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~1318 0 181 (_scalar (_to (i 1)(c 113)))))
		(_process
			(line__88(_architecture 0 0 88 (_assignment (_simple)(_target(10(0))))))
			(line__89(_architecture 1 0 89 (_assignment (_simple)(_target(4(0))))))
			(line__90(_architecture 2 0 90 (_assignment (_simple)(_alias((a_arr(0))(a)))(_target(5(0)))(_sensitivity(0)))))
			(line__91(_architecture 3 0 91 (_assignment (_simple)(_alias((x_arr(1))(x)))(_target(6(1)))(_sensitivity(1)))))
			(line__155(_architecture 12 0 155 (_assignment (_simple)(_target(8(0))))))
			(line__184(_architecture 14 0 184 (_assignment (_simple)(_target(3(_index 114)))(_sensitivity(8(_index 115))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . PipelineComboArrayMultiplier 116 -1
	)
)
I 000069 55 12665         1267137414474 PipelineComboArrayMultiplier
(_unit VHDL (pipelinecomboarraymultiplier 0 28 (pipelinecomboarraymultiplier 0 40 ))
	(_version v41)
	(_time 1267137414475 2010.02.25 17:36:54)
	(_source (\./src/PipelineComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266912828220)
	)
	(_component
		(dffcomboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
				(_port (_internal amout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
			)
		)
		(dflipflop
			(_object
				(_port (_internal D ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
			)
		)
		(dffcomboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 93 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 94 (_for ~INTEGER~range~1~to~k~139 )
			(_instantiation C1 0 96 (_component dffcomboarraymulcell )
				(_port
					((sin)(sin_bus(_index 15(_index 16))))
					((cin)(c_arr(_index 17(_index 18))))
					((am)(a_arr(_index 19(_index 20))))
					((xn)(x_bus(_index 21)))
					((CLK)(CLK))
					((amout)(a_arr(_index 22(_index 23))))
					((cout)(c_arr(_index 24(_index 25))))
					((sout)(s_arr(_index 26(_index 27))))
				)
				(_use (_entity . dffcomboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~139 0 94 (_architecture )))
				(_process
					(line__95(_architecture 4 0 95 (_assignment (_simple)(_target(13(_index 28(_index 29))))(_sensitivity(10(_index 30(_index 31)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 93 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~139 0 94 (_scalar (_to (i 1)(c 32)))))
			(_subprogram
			)
		)
	)
	(_generate lx1 0 110 (_for ~INTEGER~range~1~to~k~1310 )
		(_generate lx2 0 111 (_for ~INTEGER~range~1~to~k~1311 )
			(_generate x1 0 112 (_if 33)
				(_object
					(_process
						(line__113(_architecture 5 0 113 (_assignment (_simple)(_target(6(_index 34(_index 35))))(_sensitivity(6(_index 36(_index 37)))))))
					)
					(_subprogram
					)
				)
			)
			(_generate x2 0 115 (_if 38)
				(_instantiation F1 0 116 (_component dflipflop )
					(_port
						((D)(x_arr(_index 39(_index 40))))
						((CLK)(CLK))
						((Q)(x_arr(_index 41(_index 42))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~1311 0 111 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~1310 0 110 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~1311 0 111 (_scalar (_to (i 1)(c 43)))))
			(_subprogram
			)
		)
	)
	(_generate lx3 0 124 (_for ~INTEGER~range~0~to~k-1~1312 )
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~1312 0 124 (_architecture )))
			(_process
				(line__125(_architecture 6 0 125 (_assignment (_simple)(_target(9(_index 44)))(_sensitivity(6(_index 45(_index 46)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 129 (_for ~INTEGER~range~1~to~k*2-1~1313 )
		(_generate G5 0 130 (_for ~INTEGER~range~1~to~k~1314 )
			(_generate P1 0 131 (_if 47)
				(_instantiation F1 0 132 (_component dflipflop )
					(_port
						((D)(pl_arr(_index 48(_index 49))))
						((CLK)(CLK))
						((Q)(pl_arr(_index 50(_index 51))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_generate P3 0 138 (_if 52)
				(_object
					(_process
						(line__139(_architecture 7 0 139 (_assignment (_simple)(_target(7(_index 53(_index 54))))(_sensitivity(7(_index 55(_index 56)))))))
					)
					(_subprogram
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~1314 0 130 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k*2-1~1313 0 129 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~1314 0 130 (_scalar (_to (i 1)(c 57)))))
			(_subprogram
			)
		)
	)
	(_generate G5 0 143 (_for ~INTEGER~range~1~to~k~1315 )
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k~1315 0 143 (_architecture )))
			(_process
				(line__144(_architecture 8 0 144 (_assignment (_simple)(_target(7(_index 58(_index 59))))(_sensitivity(10(_index 60(_index 61)))))))
				(line__145(_architecture 9 0 145 (_assignment (_simple)(_target(3(_index 62)))(_sensitivity(7(_index 63(_index 64)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate N3 0 150 (_for ~INTEGER~range~1~to~k-1~13 )
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~13 0 150 (_architecture )))
			(_process
				(line__151(_architecture 10 0 151 (_assignment (_simple)(_target(11(_index 65(_index 66))))(_sensitivity(10(_index 67(_index 68)))))))
				(line__152(_architecture 11 0 152 (_assignment (_simple)(_target(12(_index 69(_index 70))))(_sensitivity(4(_index 71(_index 72)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate N1 0 156 (_for ~INTEGER~range~1~to~k-1~1316 )
		(_generate N2 0 157 (_for ~INTEGER~range~1~to~k-1~1317 )
			(_generate N4 0 162 (_if 73)
				(_instantiation NC4 0 163 (_component dffcomboarraymulcellnon )
					(_port
						((x)(ph_arr(_index 74(_index 75))))
						((y)(yh_arr(_index 76(_index 77))))
						((cin)(c_bus(_index 78)))
						((CLK)(CLK))
						((cout)(c_bus(_index 79)))
						((s)(ph_arr(_index 80(_index 81))))
					)
					(_use (_entity . dffcomboarraymulcellnon)
					)
				)
			)
			(_generate N5 0 172 (_if 82)
				(_instantiation NF5 0 173 (_component dflipflop )
					(_port
						((D)(ph_arr(_index 83(_index 84))))
						((CLK)(CLK))
						((Q)(ph_arr(_index 85(_index 86))))
					)
					(_use (_entity . dflipflop)
					)
				)
				(_instantiation NF6 0 178 (_component dflipflop )
					(_port
						((D)(yh_arr(_index 87(_index 88))))
						((CLK)(CLK))
						((Q)(yh_arr(_index 89(_index 90))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k-1~1317 0 157 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k-1~1316 0 156 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k-1~1317 0 157 (_scalar (_to (i 1)(c 91)))))
			(_subprogram
			)
		)
	)
	(_generate PH 0 187 (_for ~INTEGER~range~1~to~k-1~1318 )
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~1318 0 187 (_architecture )))
			(_process
				(line__188(_architecture 13 0 188 (_assignment (_simple)(_target(3(_index 92)))(_sensitivity(11(_index 93(_index 94)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 95 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 96 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 97 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 98 )(i 1))))))
		(_type (_internal c_array 0 71 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 99))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 100 )(i 0))))))
		(_type (_internal s_array 0 72 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 101))))))
		(_type (_internal ~std_logic_vector{k~downto~1}~133 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 102 )(i 1))))))
		(_type (_internal x_array 0 73 (_array ~std_logic_vector{k~downto~1}~133 ((_to (i 1)(c 103))))))
		(_type (_internal ~std_logic_vector{k~downto~1}~135 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 104 )(i 1))))))
		(_type (_internal pl_array 0 74 (_array ~std_logic_vector{k~downto~1}~135 ((_to (i 1)(c 105))))))
		(_type (_internal ~std_logic_vector{k-1~downto~1}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 106 )(i 1))))))
		(_type (_internal ph_array 0 75 (_array ~std_logic_vector{k-1~downto~1}~13 ((_to (i 1)(c 107))))))
		(_signal (_internal c_arr c_array 0 76 (_architecture (_uni ))))
		(_signal (_internal a_arr c_array 0 77 (_architecture (_uni ))))
		(_signal (_internal x_arr x_array 0 78 (_architecture (_uni ))))
		(_signal (_internal pl_arr pl_array 0 79 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 108 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~138 0 80 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 109 )(i 0))))))
		(_signal (_internal x_bus ~std_logic_vector{k-1~downto~0}~13 0 81 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 82 (_architecture (_uni ))))
		(_signal (_internal ph_arr ph_array 0 83 (_architecture (_uni ))))
		(_signal (_internal yh_arr ph_array 0 84 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 85 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 93 (_scalar (_to (i 0)(c 110)))))
		(_type (_internal ~INTEGER~range~1~to~k~1310 0 110 (_scalar (_to (i 1)(c 111)))))
		(_type (_internal ~INTEGER~range~0~to~k-1~1312 0 124 (_scalar (_to (i 0)(c 112)))))
		(_type (_internal ~INTEGER~range~1~to~k*2-1~1313 0 129 (_scalar (_to (i 1)(c 113)))))
		(_type (_internal ~INTEGER~range~1~to~k~1315 0 143 (_scalar (_to (i 1)(c 114)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 150 (_scalar (_to (i 1)(c 115)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~1316 0 156 (_scalar (_to (i 1)(c 116)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~1318 0 187 (_scalar (_to (i 1)(c 117)))))
		(_process
			(line__88(_architecture 0 0 88 (_assignment (_simple)(_target(10(0))))))
			(line__89(_architecture 1 0 89 (_assignment (_simple)(_target(4(0))))))
			(line__90(_architecture 2 0 90 (_assignment (_simple)(_alias((a_arr(0))(a)))(_target(5(0)))(_sensitivity(0)))))
			(line__91(_architecture 3 0 91 (_assignment (_simple)(_alias((x_arr(1))(x)))(_target(6(1)))(_sensitivity(1)))))
			(line__155(_architecture 12 0 155 (_assignment (_simple)(_target(8(0))))))
			(line__190(_architecture 14 0 190 (_assignment (_simple)(_target(3(_index 118)))(_sensitivity(8(_index 119))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . PipelineComboArrayMultiplier 120 -1
	)
)
I 000069 55 12665         1267137519240 PipelineComboArrayMultiplier
(_unit VHDL (pipelinecomboarraymultiplier 0 28 (pipelinecomboarraymultiplier 0 40 ))
	(_version v41)
	(_time 1267137519241 2010.02.25 17:38:39)
	(_source (\./src/PipelineComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266912828220)
	)
	(_component
		(dffcomboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
				(_port (_internal amout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
			)
		)
		(dflipflop
			(_object
				(_port (_internal D ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
			)
		)
		(dffcomboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 93 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 94 (_for ~INTEGER~range~1~to~k~139 )
			(_instantiation C1 0 96 (_component dffcomboarraymulcell )
				(_port
					((sin)(sin_bus(_index 15(_index 16))))
					((cin)(c_arr(_index 17(_index 18))))
					((am)(a_arr(_index 19(_index 20))))
					((xn)(x_bus(_index 21)))
					((CLK)(CLK))
					((amout)(a_arr(_index 22(_index 23))))
					((cout)(c_arr(_index 24(_index 25))))
					((sout)(s_arr(_index 26(_index 27))))
				)
				(_use (_entity . dffcomboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~139 0 94 (_architecture )))
				(_process
					(line__95(_architecture 4 0 95 (_assignment (_simple)(_target(13(_index 28(_index 29))))(_sensitivity(10(_index 30(_index 31)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 93 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~139 0 94 (_scalar (_to (i 1)(c 32)))))
			(_subprogram
			)
		)
	)
	(_generate lx1 0 110 (_for ~INTEGER~range~1~to~k~1310 )
		(_generate lx2 0 111 (_for ~INTEGER~range~1~to~k~1311 )
			(_generate x1 0 112 (_if 33)
				(_object
					(_process
						(line__113(_architecture 5 0 113 (_assignment (_simple)(_target(6(_index 34(_index 35))))(_sensitivity(6(_index 36(_index 37)))))))
					)
					(_subprogram
					)
				)
			)
			(_generate x2 0 115 (_if 38)
				(_instantiation F1 0 116 (_component dflipflop )
					(_port
						((D)(x_arr(_index 39(_index 40))))
						((CLK)(CLK))
						((Q)(x_arr(_index 41(_index 42))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~1311 0 111 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~1310 0 110 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~1311 0 111 (_scalar (_to (i 1)(c 43)))))
			(_subprogram
			)
		)
	)
	(_generate lx3 0 124 (_for ~INTEGER~range~0~to~k-1~1312 )
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~1312 0 124 (_architecture )))
			(_process
				(line__125(_architecture 6 0 125 (_assignment (_simple)(_target(9(_index 44)))(_sensitivity(6(_index 45(_index 46)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 129 (_for ~INTEGER~range~1~to~k*2-1~1313 )
		(_generate G5 0 130 (_for ~INTEGER~range~1~to~k~1314 )
			(_generate P1 0 131 (_if 47)
				(_instantiation F1 0 132 (_component dflipflop )
					(_port
						((D)(pl_arr(_index 48(_index 49))))
						((CLK)(CLK))
						((Q)(pl_arr(_index 50(_index 51))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_generate P3 0 138 (_if 52)
				(_object
					(_process
						(line__139(_architecture 7 0 139 (_assignment (_simple)(_target(7(_index 53(_index 54))))(_sensitivity(7(_index 55(_index 56)))))))
					)
					(_subprogram
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~1314 0 130 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k*2-1~1313 0 129 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~1314 0 130 (_scalar (_to (i 1)(c 57)))))
			(_subprogram
			)
		)
	)
	(_generate G5 0 143 (_for ~INTEGER~range~1~to~k~1315 )
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k~1315 0 143 (_architecture )))
			(_process
				(line__144(_architecture 8 0 144 (_assignment (_simple)(_target(7(_index 58(_index 59))))(_sensitivity(10(_index 60(_index 61)))))))
				(line__145(_architecture 9 0 145 (_assignment (_simple)(_target(3(_index 62)))(_sensitivity(7(_index 63(_index 64)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate N3 0 150 (_for ~INTEGER~range~1~to~k-1~13 )
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~13 0 150 (_architecture )))
			(_process
				(line__151(_architecture 10 0 151 (_assignment (_simple)(_target(11(_index 65(_index 66))))(_sensitivity(10(_index 67(_index 68)))))))
				(line__152(_architecture 11 0 152 (_assignment (_simple)(_target(12(_index 69(_index 70))))(_sensitivity(4(_index 71(_index 72)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate N1 0 156 (_for ~INTEGER~range~1~to~k-1~1316 )
		(_generate N2 0 157 (_for ~INTEGER~range~1~to~k-1~1317 )
			(_generate N4 0 162 (_if 73)
				(_instantiation NC4 0 163 (_component dffcomboarraymulcellnon )
					(_port
						((x)(ph_arr(_index 74(_index 75))))
						((y)(yh_arr(_index 76(_index 77))))
						((cin)(c_bus(_index 78)))
						((CLK)(CLK))
						((cout)(c_bus(_index 79)))
						((s)(ph_arr(_index 80(_index 81))))
					)
					(_use (_entity . dffcomboarraymulcellnon)
					)
				)
			)
			(_generate N5 0 172 (_if 82)
				(_instantiation NF5 0 173 (_component dflipflop )
					(_port
						((D)(ph_arr(_index 83(_index 84))))
						((CLK)(CLK))
						((Q)(ph_arr(_index 85(_index 86))))
					)
					(_use (_entity . dflipflop)
					)
				)
				(_instantiation NF6 0 178 (_component dflipflop )
					(_port
						((D)(yh_arr(_index 87(_index 88))))
						((CLK)(CLK))
						((Q)(yh_arr(_index 89(_index 90))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k-1~1317 0 157 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k-1~1316 0 156 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k-1~1317 0 157 (_scalar (_to (i 1)(c 91)))))
			(_subprogram
			)
		)
	)
	(_generate PH 0 187 (_for ~INTEGER~range~1~to~k-1~1318 )
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~1318 0 187 (_architecture )))
			(_process
				(line__188(_architecture 13 0 188 (_assignment (_simple)(_target(3(_index 92)))(_sensitivity(11(_index 93(_index 94)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 95 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 96 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 97 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 98 )(i 1))))))
		(_type (_internal c_array 0 71 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 99))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 100 )(i 0))))))
		(_type (_internal s_array 0 72 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 101))))))
		(_type (_internal ~std_logic_vector{k~downto~1}~133 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 102 )(i 1))))))
		(_type (_internal x_array 0 73 (_array ~std_logic_vector{k~downto~1}~133 ((_to (i 1)(c 103))))))
		(_type (_internal ~std_logic_vector{k~downto~1}~135 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 104 )(i 1))))))
		(_type (_internal pl_array 0 74 (_array ~std_logic_vector{k~downto~1}~135 ((_to (i 1)(c 105))))))
		(_type (_internal ~std_logic_vector{k-1~downto~1}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 106 )(i 1))))))
		(_type (_internal ph_array 0 75 (_array ~std_logic_vector{k-1~downto~1}~13 ((_to (i 1)(c 107))))))
		(_signal (_internal c_arr c_array 0 76 (_architecture (_uni ))))
		(_signal (_internal a_arr c_array 0 77 (_architecture (_uni ))))
		(_signal (_internal x_arr x_array 0 78 (_architecture (_uni ))))
		(_signal (_internal pl_arr pl_array 0 79 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 108 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~138 0 80 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 109 )(i 0))))))
		(_signal (_internal x_bus ~std_logic_vector{k-1~downto~0}~13 0 81 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 82 (_architecture (_uni ))))
		(_signal (_internal ph_arr ph_array 0 83 (_architecture (_uni ))))
		(_signal (_internal yh_arr ph_array 0 84 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 85 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 93 (_scalar (_to (i 0)(c 110)))))
		(_type (_internal ~INTEGER~range~1~to~k~1310 0 110 (_scalar (_to (i 1)(c 111)))))
		(_type (_internal ~INTEGER~range~0~to~k-1~1312 0 124 (_scalar (_to (i 0)(c 112)))))
		(_type (_internal ~INTEGER~range~1~to~k*2-1~1313 0 129 (_scalar (_to (i 1)(c 113)))))
		(_type (_internal ~INTEGER~range~1~to~k~1315 0 143 (_scalar (_to (i 1)(c 114)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 150 (_scalar (_to (i 1)(c 115)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~1316 0 156 (_scalar (_to (i 1)(c 116)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~1318 0 187 (_scalar (_to (i 1)(c 117)))))
		(_process
			(line__88(_architecture 0 0 88 (_assignment (_simple)(_target(10(0))))))
			(line__89(_architecture 1 0 89 (_assignment (_simple)(_target(4(0))))))
			(line__90(_architecture 2 0 90 (_assignment (_simple)(_alias((a_arr(0))(a)))(_target(5(0)))(_sensitivity(0)))))
			(line__91(_architecture 3 0 91 (_assignment (_simple)(_alias((x_arr(1))(x)))(_target(6(1)))(_sensitivity(1)))))
			(line__155(_architecture 12 0 155 (_assignment (_simple)(_target(8(0))))))
			(line__190(_architecture 14 0 190 (_assignment (_simple)(_target(3(_index 118)))(_sensitivity(8(_index 119))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . PipelineComboArrayMultiplier 120 -1
	)
)
I 000069 55 12665         1267137586161 PipelineComboArrayMultiplier
(_unit VHDL (pipelinecomboarraymultiplier 0 28 (pipelinecomboarraymultiplier 0 40 ))
	(_version v41)
	(_time 1267137586162 2010.02.25 17:39:46)
	(_source (\./src/PipelineComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266912828220)
	)
	(_component
		(dffcomboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
				(_port (_internal amout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
			)
		)
		(dflipflop
			(_object
				(_port (_internal D ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
			)
		)
		(dffcomboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 93 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 94 (_for ~INTEGER~range~1~to~k~139 )
			(_instantiation C1 0 96 (_component dffcomboarraymulcell )
				(_port
					((sin)(sin_bus(_index 15(_index 16))))
					((cin)(c_arr(_index 17(_index 18))))
					((am)(a_arr(_index 19(_index 20))))
					((xn)(x_bus(_index 21)))
					((CLK)(CLK))
					((amout)(a_arr(_index 22(_index 23))))
					((cout)(c_arr(_index 24(_index 25))))
					((sout)(s_arr(_index 26(_index 27))))
				)
				(_use (_entity . dffcomboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~139 0 94 (_architecture )))
				(_process
					(line__95(_architecture 4 0 95 (_assignment (_simple)(_target(13(_index 28(_index 29))))(_sensitivity(10(_index 30(_index 31)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 93 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~139 0 94 (_scalar (_to (i 1)(c 32)))))
			(_subprogram
			)
		)
	)
	(_generate lx1 0 110 (_for ~INTEGER~range~1~to~k~1310 )
		(_generate lx2 0 111 (_for ~INTEGER~range~1~to~k~1311 )
			(_generate x1 0 112 (_if 33)
				(_object
					(_process
						(line__113(_architecture 5 0 113 (_assignment (_simple)(_target(6(_index 34(_index 35))))(_sensitivity(6(_index 36(_index 37)))))))
					)
					(_subprogram
					)
				)
			)
			(_generate x2 0 115 (_if 38)
				(_instantiation F1 0 116 (_component dflipflop )
					(_port
						((D)(x_arr(_index 39(_index 40))))
						((CLK)(CLK))
						((Q)(x_arr(_index 41(_index 42))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~1311 0 111 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~1310 0 110 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~1311 0 111 (_scalar (_to (i 1)(c 43)))))
			(_subprogram
			)
		)
	)
	(_generate lx3 0 124 (_for ~INTEGER~range~0~to~k-1~1312 )
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~1312 0 124 (_architecture )))
			(_process
				(line__125(_architecture 6 0 125 (_assignment (_simple)(_target(9(_index 44)))(_sensitivity(6(_index 45(_index 46)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 129 (_for ~INTEGER~range~1~to~k*2-1~1313 )
		(_generate G5 0 130 (_for ~INTEGER~range~1~to~k~1314 )
			(_generate P1 0 131 (_if 47)
				(_instantiation F1 0 132 (_component dflipflop )
					(_port
						((D)(pl_arr(_index 48(_index 49))))
						((CLK)(CLK))
						((Q)(pl_arr(_index 50(_index 51))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_generate P3 0 138 (_if 52)
				(_object
					(_process
						(line__139(_architecture 7 0 139 (_assignment (_simple)(_target(7(_index 53(_index 54))))(_sensitivity(7(_index 55(_index 56)))))))
					)
					(_subprogram
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~1314 0 130 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k*2-1~1313 0 129 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~1314 0 130 (_scalar (_to (i 1)(c 57)))))
			(_subprogram
			)
		)
	)
	(_generate G5 0 143 (_for ~INTEGER~range~1~to~k~1315 )
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k~1315 0 143 (_architecture )))
			(_process
				(line__144(_architecture 8 0 144 (_assignment (_simple)(_target(7(_index 58(_index 59))))(_sensitivity(10(_index 60(_index 61)))))))
				(line__145(_architecture 9 0 145 (_assignment (_simple)(_target(3(_index 62)))(_sensitivity(7(_index 63(_index 64)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate N3 0 150 (_for ~INTEGER~range~1~to~k-1~13 )
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~13 0 150 (_architecture )))
			(_process
				(line__151(_architecture 10 0 151 (_assignment (_simple)(_target(11(_index 65(_index 66))))(_sensitivity(10(_index 67(_index 68)))))))
				(line__152(_architecture 11 0 152 (_assignment (_simple)(_target(12(_index 69(_index 70))))(_sensitivity(4(_index 71(_index 72)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate N1 0 156 (_for ~INTEGER~range~1~to~k-1~1316 )
		(_generate N2 0 157 (_for ~INTEGER~range~1~to~k-1~1317 )
			(_generate N4 0 162 (_if 73)
				(_instantiation NC4 0 163 (_component dffcomboarraymulcellnon )
					(_port
						((x)(ph_arr(_index 74(_index 75))))
						((y)(yh_arr(_index 76(_index 77))))
						((cin)(c_bus(_index 78)))
						((CLK)(CLK))
						((cout)(c_bus(_index 79)))
						((s)(ph_arr(_index 80(_index 81))))
					)
					(_use (_entity . dffcomboarraymulcellnon)
					)
				)
			)
			(_generate N5 0 172 (_if 82)
				(_instantiation NF5 0 173 (_component dflipflop )
					(_port
						((D)(ph_arr(_index 83(_index 84))))
						((CLK)(CLK))
						((Q)(ph_arr(_index 85(_index 86))))
					)
					(_use (_entity . dflipflop)
					)
				)
				(_instantiation NF6 0 178 (_component dflipflop )
					(_port
						((D)(yh_arr(_index 87(_index 88))))
						((CLK)(CLK))
						((Q)(yh_arr(_index 89(_index 90))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k-1~1317 0 157 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k-1~1316 0 156 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k-1~1317 0 157 (_scalar (_to (i 1)(c 91)))))
			(_subprogram
			)
		)
	)
	(_generate PH 0 187 (_for ~INTEGER~range~1~to~k-1~1318 )
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~1318 0 187 (_architecture )))
			(_process
				(line__188(_architecture 13 0 188 (_assignment (_simple)(_target(3(_index 92)))(_sensitivity(11(_index 93(_index 94)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 95 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 96 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 97 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 98 )(i 1))))))
		(_type (_internal c_array 0 71 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 99))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 100 )(i 0))))))
		(_type (_internal s_array 0 72 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 101))))))
		(_type (_internal ~std_logic_vector{k~downto~1}~133 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 102 )(i 1))))))
		(_type (_internal x_array 0 73 (_array ~std_logic_vector{k~downto~1}~133 ((_to (i 1)(c 103))))))
		(_type (_internal ~std_logic_vector{k~downto~1}~135 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 104 )(i 1))))))
		(_type (_internal pl_array 0 74 (_array ~std_logic_vector{k~downto~1}~135 ((_to (i 1)(c 105))))))
		(_type (_internal ~std_logic_vector{k-1~downto~1}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 106 )(i 1))))))
		(_type (_internal ph_array 0 75 (_array ~std_logic_vector{k-1~downto~1}~13 ((_to (i 1)(c 107))))))
		(_signal (_internal c_arr c_array 0 76 (_architecture (_uni ))))
		(_signal (_internal a_arr c_array 0 77 (_architecture (_uni ))))
		(_signal (_internal x_arr x_array 0 78 (_architecture (_uni ))))
		(_signal (_internal pl_arr pl_array 0 79 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 108 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~138 0 80 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 109 )(i 0))))))
		(_signal (_internal x_bus ~std_logic_vector{k-1~downto~0}~13 0 81 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 82 (_architecture (_uni ))))
		(_signal (_internal ph_arr ph_array 0 83 (_architecture (_uni ))))
		(_signal (_internal yh_arr ph_array 0 84 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 85 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 93 (_scalar (_to (i 0)(c 110)))))
		(_type (_internal ~INTEGER~range~1~to~k~1310 0 110 (_scalar (_to (i 1)(c 111)))))
		(_type (_internal ~INTEGER~range~0~to~k-1~1312 0 124 (_scalar (_to (i 0)(c 112)))))
		(_type (_internal ~INTEGER~range~1~to~k*2-1~1313 0 129 (_scalar (_to (i 1)(c 113)))))
		(_type (_internal ~INTEGER~range~1~to~k~1315 0 143 (_scalar (_to (i 1)(c 114)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 150 (_scalar (_to (i 1)(c 115)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~1316 0 156 (_scalar (_to (i 1)(c 116)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~1318 0 187 (_scalar (_to (i 1)(c 117)))))
		(_process
			(line__88(_architecture 0 0 88 (_assignment (_simple)(_target(10(0))))))
			(line__89(_architecture 1 0 89 (_assignment (_simple)(_target(4(0))))))
			(line__90(_architecture 2 0 90 (_assignment (_simple)(_alias((a_arr(0))(a)))(_target(5(0)))(_sensitivity(0)))))
			(line__91(_architecture 3 0 91 (_assignment (_simple)(_alias((x_arr(1))(x)))(_target(6(1)))(_sensitivity(1)))))
			(line__155(_architecture 12 0 155 (_assignment (_simple)(_target(8(0))))))
			(line__190(_architecture 14 0 190 (_assignment (_simple)(_target(3(_index 118)))(_sensitivity(8(_index 119))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . PipelineComboArrayMultiplier 120 -1
	)
)
I 000056 55 3781          1267137787755 TB_ARCHITECTURE
(_unit VHDL (pipelinecomboarraymultiplier_tb 0 27 (tb_architecture 0 33 ))
	(_version v41)
	(_time 1267137787756 2010.02.25 17:43:07)
	(_source (\./src/TestBench/pipelinecomboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267137787724)
	)
	(_component
		(pipelinecomboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 (_code 2))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 40 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 57 (_component pipelinecomboarraymultiplier )
		(_generic
			((k)(_code 6))
		)
		(_port
			((a)(a))
			((x)(x))
			((CLK)(CLK))
			((p)(p))
		)
		(_use (_entity . pipelinecomboarraymultiplier)
			(_generic
				((k)(_code 7))
			)
			(_port
				((a)(a))
				((x)(x))
				((CLK)(CLK))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 46 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 47 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ((i 2))))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 50 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 1))))))
		(_variable (_internal v ~std_logic_vector{k~downto~1}~138 0 77 (_process 1 (_code 11))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 1))))))
		(_variable (_internal w ~std_logic_vector{k~downto~1}~1310 0 78 (_process 1 (_code 13))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1312 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 1))))))
		(_variable (_internal z ~std_logic_vector{k~downto~1}~1312 0 81 (_process 1 (_code 15))))
		(_variable (_internal cnt ~extSTD.STANDARD.INTEGER 0 82 (_process 1 ((i 1)))))
		(_process
			(clock(_architecture 0 0 70 (_process (_wait_for)(_target(2))(_read(2)))))
			(testing(_architecture 1 0 76 (_process (_simple)(_target(0)(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 16 -1
	)
)
I 000061 55 551 0 testbench_for_pipelinecomboarraymultiplier
(_configuration VHDL (testbench_for_pipelinecomboarraymultiplier 0 99 (pipelinecomboarraymultiplier_tb))
	(_version v41)
	(_time 1267137788162 2010.02.25 17:43:08)
	(_source (\./src/TestBench/pipelinecomboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . pipelinecomboarraymultiplier pipelinecomboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((CLK)(CLK))
					((p)(p))
				)
			)
		)
	)
)
I 000058 55 2016          1267141620653 ComboArrayMulCell
(_unit VHDL (comboarraymulcell 0 28 (comboarraymulcell 1 41 ))
	(_version v41)
	(_time 1267141620654 2010.02.25 18:47:00)
	(_source (\./../../ece448lab3/multiplier/src/comboarraymulcell.vhd\(\./src/comboarraymulcell.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266813431577)
	)
	(_component
		(fulladder
			(_object
				(_port (_internal i0 ~extieee.std_logic_1164.std_logic 1 44 (_entity (_in ))))
				(_port (_internal i1 ~extieee.std_logic_1164.std_logic 1 45 (_entity (_in ))))
				(_port (_internal ci ~extieee.std_logic_1164.std_logic 1 46 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 1 47 (_entity (_out ))))
				(_port (_internal co ~extieee.std_logic_1164.std_logic 1 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation l1 1 55 (_component fulladder )
		(_port
			((i0)(sin))
			((i1)(AmAndXn))
			((ci)(cin))
			((s)(sout))
			((co)(cout))
		)
		(_use (_entity . fulladder)
		)
	)
	(_object
		(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal am ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
		(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
		(_signal (_internal AmAndXn ~extieee.std_logic_1164.std_logic 1 51 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 1 53 (_assignment (_simple)(_target(6))(_sensitivity(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
	(_model . ComboArrayMulCell 1 -1
	)
)
I 000061 55 1683          1267141621262 ComboArrayMulCellNoN
(_unit VHDL (comboarraymulcellnon 0 28 (comboarraymulcellnon 1 40 ))
	(_version v41)
	(_time 1267141621263 2010.02.25 18:47:01)
	(_source (\./../../ece448lab3/multiplier/src/comboarraymulcellnon.vhd\(\./src/comboarraymulcellnon.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266813431952)
	)
	(_component
		(fulladder
			(_object
				(_port (_internal i0 ~extieee.std_logic_1164.std_logic 1 43 (_entity (_in ))))
				(_port (_internal i1 ~extieee.std_logic_1164.std_logic 1 44 (_entity (_in ))))
				(_port (_internal ci ~extieee.std_logic_1164.std_logic 1 45 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 1 46 (_entity (_out ))))
				(_port (_internal co ~extieee.std_logic_1164.std_logic 1 47 (_entity (_out ))))
			)
		)
	)
	(_instantiation l1 1 51 (_component fulladder )
		(_port
			((i0)(x))
			((i1)(y))
			((ci)(cin))
			((s)(s))
			((co)(cout))
		)
		(_use (_entity . fulladder)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
		(_port (_internal s ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
)
I 000061 55 5878          1267141621387 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 1 39 ))
	(_version v41)
	(_time 1267141621402 2010.02.25 18:47:01)
	(_source (\./../../ECE448Lab3/Multiplier/src/ComboArrayMultiplier.vhd\(\./src/comboarraymultiplier.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266836057409)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 1 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 1 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 1 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 1 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 1 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 1 48 (_entity (_out ))))
			)
		)
		(comboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 1 53 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 1 54 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 1 55 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 1 56 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 1 57 (_entity (_out ))))
			)
		)
	)
	(_generate G1 1 137 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 1 138 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 1 140 (_component comboarraymulcell )
				(_port
					((sin)(sin_bus(_index 6(_index 7))))
					((am)(a(_index 8)))
					((cin)(c_arr(_index 9(_index 10))))
					((xn)(x(_index 11)))
					((sout)(s_arr(_index 12(_index 13))))
					((cout)(c_arr(_index 14(_index 15))))
				)
				(_use (_entity . comboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 1 138 (_architecture )))
				(_process
					(line__139(_architecture 2 1 139 (_assignment (_simple)(_target(6(_index 16(_index 17))))(_sensitivity(5(_index 18(_index 19)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 1 137 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 1 138 (_scalar (_to (i 1)(c 20)))))
			(_subprogram
			)
		)
	)
	(_generate G3 1 151 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 1 151 (_architecture )))
			(_process
				(line__152(_architecture 3 1 152 (_assignment (_simple)(_target(2(_index 21)))(_sensitivity(5(_index 22(_index 23)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 1 156 (_for ~INTEGER~range~1~to~k-1~13 )
		(_instantiation C2 1 157 (_component comboarraymulcellnon )
			(_port
				((x)(s_arr(_index 24(_index 25))))
				((y)(c_bus(_index 26)))
				((cin)(c_arr(_index 27(_index 28))))
				((cout)(c_bus(_index 29)))
				((s)(p(_index 30)))
			)
			(_use (_entity . comboarraymulcellnon)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~13 1 156 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 1 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 1))))))
		(_type (_internal c_array 1 62 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 35))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 1 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
		(_type (_internal s_array 1 63 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 37))))))
		(_signal (_internal c_arr c_array 1 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~133 1 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~133 1 65 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 1 66 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 1 67 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 1 137 (_scalar (_to (i 0)(c 39)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 1 151 (_scalar (_to (i 1)(c 40)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 1 156 (_scalar (_to (i 1)(c 41)))))
		(_process
			(line__134(_architecture 0 1 134 (_assignment (_simple)(_target(5(0))))))
			(line__135(_architecture 1 1 135 (_assignment (_simple)(_target(3(0))))))
			(line__155(_architecture 4 1 155 (_assignment (_simple)(_target(4(0))))))
			(line__165(_architecture 5 1 165 (_assignment (_simple)(_target(2(_index 42)))(_sensitivity(4(_index 43))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 44 -1
	)
)
I 000056 55 1894          1267141622106 ComboMultiplier
(_unit VHDL (combomultiplier 0 29 (combomultiplier 1 40 ))
	(_version v41)
	(_time 1267141622107 2010.02.25 18:47:02)
	(_source (\./../../ece448lab3/multiplier/src/combomultiplier.vhd\(\./src/combomultiplier.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_entity
		(_time 1266813432202)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal A ~std_logic_vector{k-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal B ~std_logic_vector{k-1~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_port (_internal Z ~std_logic_vector{k*2-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k*2-1~downto~0}~13 1 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_signal (_internal temp ~std_logic_vector{k*2-1~downto~0}~13 1 41 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 1 43 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboMultiplier 5 -1
	)
)
I 000061 55 3093          1267141622575 DFFComboArrayMulCell
(_unit VHDL (dffcomboarraymulcell 0 28 (dffcomboarraymulcell 0 43 ))
	(_version v41)
	(_time 1267141622576 2010.02.25 18:47:02)
	(_source (\./src/DFFComboArrayMulCell.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266908879376)
	)
	(_component
		(fulladder
			(_object
				(_port (_internal i0 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal i1 ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
				(_port (_internal ci ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
				(_port (_internal co ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
			)
		)
		(dflipflop
			(_object
				(_port (_internal D ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
			)
		)
	)
	(_instantiation l1 0 66 (_component fulladder )
		(_port
			((i0)(sin))
			((i1)(AmAndXn))
			((ci)(cin))
			((s)(SumDin))
			((co)(CarryDin))
		)
		(_use (_entity . fulladder)
		)
	)
	(_instantiation l2 0 74 (_component dflipflop )
		(_port
			((D)(SumDin))
			((CLK)(CLK))
			((Q)(sout))
		)
		(_use (_entity . dflipflop)
		)
	)
	(_instantiation l3 0 80 (_component dflipflop )
		(_port
			((D)(CarryDin))
			((CLK)(CLK))
			((Q)(cout))
		)
		(_use (_entity . dflipflop)
		)
	)
	(_instantiation l4 0 86 (_component dflipflop )
		(_port
			((D)(am))
			((CLK)(CLK))
			((Q)(amout))
		)
		(_use (_entity . dflipflop)
		)
	)
	(_object
		(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal am ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal amout ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
		(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
		(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_signal (_internal AmAndXn ~extieee.std_logic_1164.std_logic 0 60 (_architecture (_uni ))))
		(_signal (_internal SumDin ~extieee.std_logic_1164.std_logic 0 61 (_architecture (_uni ))))
		(_signal (_internal CarryDin ~extieee.std_logic_1164.std_logic 0 62 (_architecture (_uni ))))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(8))(_sensitivity(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
	(_model . DFFComboArrayMulCell 1 -1
	)
)
I 000064 55 2515          1267141623028 DFFComboArrayMulCellNoN
(_unit VHDL (dffcomboarraymulcellnon 0 28 (dffcomboarraymulcellnon 0 41 ))
	(_version v41)
	(_time 1267141623029 2010.02.25 18:47:03)
	(_source (\./src/DFFComboArrayMulCellNoN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266909350236)
	)
	(_component
		(fulladder
			(_object
				(_port (_internal i0 ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal i1 ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal ci ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal co ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
		(dflipflop
			(_object
				(_port (_internal D ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
			)
		)
	)
	(_instantiation l1 0 62 (_component fulladder )
		(_port
			((i0)(x))
			((i1)(y))
			((ci)(cin))
			((s)(SumDin))
			((co)(CarryDin))
		)
		(_use (_entity . fulladder)
		)
	)
	(_instantiation l2 0 70 (_component dflipflop )
		(_port
			((D)(SumDin))
			((CLK)(CLK))
			((Q)(s))
		)
		(_use (_entity . dflipflop)
		)
	)
	(_instantiation l3 0 76 (_component dflipflop )
		(_port
			((D)(CarryDin))
			((CLK)(CLK))
			((Q)(cout))
		)
		(_use (_entity . dflipflop)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
		(_port (_internal s ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
		(_signal (_internal SumDin ~extieee.std_logic_1164.std_logic 0 58 (_architecture (_uni ))))
		(_signal (_internal CarryDin ~extieee.std_logic_1164.std_logic 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
)
I 000050 55 908           1267141623184 DFlipFlop
(_unit VHDL (dflipflop 0 28 (dflipflop 0 38 ))
	(_version v41)
	(_time 1267141623199 2010.02.25 18:47:03)
	(_source (\./src/DFlipFlop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266907100705)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
	(_model . DFlipFlop 1 -1
	)
)
I 000050 55 1223          1267141623637 FullAdder
(_unit VHDL (fulladder 0 28 (fulladder 0 40 ))
	(_version v41)
	(_time 1267141623638 2010.02.25 18:47:03)
	(_source (\./../../ece448lab3/multiplier/src/fulladder.vhd\(\./src/fulladder.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266813432327)
	)
	(_object
		(_port (_internal i0 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal i1 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal ci ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
		(_port (_internal co ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 1 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__45(_architecture 1 1 45 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
	(_model . FullAdder 2 -1
	)
)
I 000069 55 12665         1267141624402 PipelineComboArrayMultiplier
(_unit VHDL (pipelinecomboarraymultiplier 0 28 (pipelinecomboarraymultiplier 0 40 ))
	(_version v41)
	(_time 1267141624403 2010.02.25 18:47:04)
	(_source (\./src/PipelineComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266912828220)
	)
	(_component
		(dffcomboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
				(_port (_internal amout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
			)
		)
		(dflipflop
			(_object
				(_port (_internal D ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
			)
		)
		(dffcomboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 93 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 94 (_for ~INTEGER~range~1~to~k~139 )
			(_instantiation C1 0 96 (_component dffcomboarraymulcell )
				(_port
					((sin)(sin_bus(_index 15(_index 16))))
					((cin)(c_arr(_index 17(_index 18))))
					((am)(a_arr(_index 19(_index 20))))
					((xn)(x_bus(_index 21)))
					((CLK)(CLK))
					((amout)(a_arr(_index 22(_index 23))))
					((cout)(c_arr(_index 24(_index 25))))
					((sout)(s_arr(_index 26(_index 27))))
				)
				(_use (_entity . dffcomboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~139 0 94 (_architecture )))
				(_process
					(line__95(_architecture 4 0 95 (_assignment (_simple)(_target(13(_index 28(_index 29))))(_sensitivity(10(_index 30(_index 31)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 93 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~139 0 94 (_scalar (_to (i 1)(c 32)))))
			(_subprogram
			)
		)
	)
	(_generate lx1 0 110 (_for ~INTEGER~range~1~to~k~1310 )
		(_generate lx2 0 111 (_for ~INTEGER~range~1~to~k~1311 )
			(_generate x1 0 112 (_if 33)
				(_object
					(_process
						(line__113(_architecture 5 0 113 (_assignment (_simple)(_target(6(_index 34(_index 35))))(_sensitivity(6(_index 36(_index 37)))))))
					)
					(_subprogram
					)
				)
			)
			(_generate x2 0 115 (_if 38)
				(_instantiation F1 0 116 (_component dflipflop )
					(_port
						((D)(x_arr(_index 39(_index 40))))
						((CLK)(CLK))
						((Q)(x_arr(_index 41(_index 42))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~1311 0 111 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~1310 0 110 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~1311 0 111 (_scalar (_to (i 1)(c 43)))))
			(_subprogram
			)
		)
	)
	(_generate lx3 0 124 (_for ~INTEGER~range~0~to~k-1~1312 )
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~1312 0 124 (_architecture )))
			(_process
				(line__125(_architecture 6 0 125 (_assignment (_simple)(_target(9(_index 44)))(_sensitivity(6(_index 45(_index 46)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 129 (_for ~INTEGER~range~1~to~k*2-1~1313 )
		(_generate G5 0 130 (_for ~INTEGER~range~1~to~k~1314 )
			(_generate P1 0 131 (_if 47)
				(_instantiation F1 0 132 (_component dflipflop )
					(_port
						((D)(pl_arr(_index 48(_index 49))))
						((CLK)(CLK))
						((Q)(pl_arr(_index 50(_index 51))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_generate P3 0 138 (_if 52)
				(_object
					(_process
						(line__139(_architecture 7 0 139 (_assignment (_simple)(_target(7(_index 53(_index 54))))(_sensitivity(7(_index 55(_index 56)))))))
					)
					(_subprogram
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~1314 0 130 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k*2-1~1313 0 129 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~1314 0 130 (_scalar (_to (i 1)(c 57)))))
			(_subprogram
			)
		)
	)
	(_generate G5 0 143 (_for ~INTEGER~range~1~to~k~1315 )
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k~1315 0 143 (_architecture )))
			(_process
				(line__144(_architecture 8 0 144 (_assignment (_simple)(_target(7(_index 58(_index 59))))(_sensitivity(10(_index 60(_index 61)))))))
				(line__145(_architecture 9 0 145 (_assignment (_simple)(_target(3(_index 62)))(_sensitivity(7(_index 63(_index 64)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate N3 0 150 (_for ~INTEGER~range~1~to~k-1~13 )
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~13 0 150 (_architecture )))
			(_process
				(line__151(_architecture 10 0 151 (_assignment (_simple)(_target(11(_index 65(_index 66))))(_sensitivity(10(_index 67(_index 68)))))))
				(line__152(_architecture 11 0 152 (_assignment (_simple)(_target(12(_index 69(_index 70))))(_sensitivity(4(_index 71(_index 72)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate N1 0 156 (_for ~INTEGER~range~1~to~k-1~1316 )
		(_generate N2 0 157 (_for ~INTEGER~range~1~to~k-1~1317 )
			(_generate N4 0 162 (_if 73)
				(_instantiation NC4 0 163 (_component dffcomboarraymulcellnon )
					(_port
						((x)(ph_arr(_index 74(_index 75))))
						((y)(yh_arr(_index 76(_index 77))))
						((cin)(c_bus(_index 78)))
						((CLK)(CLK))
						((cout)(c_bus(_index 79)))
						((s)(ph_arr(_index 80(_index 81))))
					)
					(_use (_entity . dffcomboarraymulcellnon)
					)
				)
			)
			(_generate N5 0 172 (_if 82)
				(_instantiation NF5 0 173 (_component dflipflop )
					(_port
						((D)(ph_arr(_index 83(_index 84))))
						((CLK)(CLK))
						((Q)(ph_arr(_index 85(_index 86))))
					)
					(_use (_entity . dflipflop)
					)
				)
				(_instantiation NF6 0 178 (_component dflipflop )
					(_port
						((D)(yh_arr(_index 87(_index 88))))
						((CLK)(CLK))
						((Q)(yh_arr(_index 89(_index 90))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k-1~1317 0 157 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k-1~1316 0 156 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k-1~1317 0 157 (_scalar (_to (i 1)(c 91)))))
			(_subprogram
			)
		)
	)
	(_generate PH 0 187 (_for ~INTEGER~range~1~to~k-1~1318 )
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~1318 0 187 (_architecture )))
			(_process
				(line__188(_architecture 13 0 188 (_assignment (_simple)(_target(3(_index 92)))(_sensitivity(11(_index 93(_index 94)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 95 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 96 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 97 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 98 )(i 1))))))
		(_type (_internal c_array 0 71 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 99))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 100 )(i 0))))))
		(_type (_internal s_array 0 72 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 101))))))
		(_type (_internal ~std_logic_vector{k~downto~1}~133 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 102 )(i 1))))))
		(_type (_internal x_array 0 73 (_array ~std_logic_vector{k~downto~1}~133 ((_to (i 1)(c 103))))))
		(_type (_internal ~std_logic_vector{k~downto~1}~135 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 104 )(i 1))))))
		(_type (_internal pl_array 0 74 (_array ~std_logic_vector{k~downto~1}~135 ((_to (i 1)(c 105))))))
		(_type (_internal ~std_logic_vector{k-1~downto~1}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 106 )(i 1))))))
		(_type (_internal ph_array 0 75 (_array ~std_logic_vector{k-1~downto~1}~13 ((_to (i 1)(c 107))))))
		(_signal (_internal c_arr c_array 0 76 (_architecture (_uni ))))
		(_signal (_internal a_arr c_array 0 77 (_architecture (_uni ))))
		(_signal (_internal x_arr x_array 0 78 (_architecture (_uni ))))
		(_signal (_internal pl_arr pl_array 0 79 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 108 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~138 0 80 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 109 )(i 0))))))
		(_signal (_internal x_bus ~std_logic_vector{k-1~downto~0}~13 0 81 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 82 (_architecture (_uni ))))
		(_signal (_internal ph_arr ph_array 0 83 (_architecture (_uni ))))
		(_signal (_internal yh_arr ph_array 0 84 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 85 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 93 (_scalar (_to (i 0)(c 110)))))
		(_type (_internal ~INTEGER~range~1~to~k~1310 0 110 (_scalar (_to (i 1)(c 111)))))
		(_type (_internal ~INTEGER~range~0~to~k-1~1312 0 124 (_scalar (_to (i 0)(c 112)))))
		(_type (_internal ~INTEGER~range~1~to~k*2-1~1313 0 129 (_scalar (_to (i 1)(c 113)))))
		(_type (_internal ~INTEGER~range~1~to~k~1315 0 143 (_scalar (_to (i 1)(c 114)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 150 (_scalar (_to (i 1)(c 115)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~1316 0 156 (_scalar (_to (i 1)(c 116)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~1318 0 187 (_scalar (_to (i 1)(c 117)))))
		(_process
			(line__88(_architecture 0 0 88 (_assignment (_simple)(_target(10(0))))))
			(line__89(_architecture 1 0 89 (_assignment (_simple)(_target(4(0))))))
			(line__90(_architecture 2 0 90 (_assignment (_simple)(_alias((a_arr(0))(a)))(_target(5(0)))(_sensitivity(0)))))
			(line__91(_architecture 3 0 91 (_assignment (_simple)(_alias((x_arr(1))(x)))(_target(6(1)))(_sensitivity(1)))))
			(line__155(_architecture 12 0 155 (_assignment (_simple)(_target(8(0))))))
			(line__190(_architecture 14 0 190 (_assignment (_simple)(_target(3(_index 118)))(_sensitivity(8(_index 119))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . PipelineComboArrayMultiplier 120 -1
	)
)
V 000058 55 2016          1267141682902 ComboArrayMulCell
(_unit VHDL (comboarraymulcell 0 28 (comboarraymulcell 1 41 ))
	(_version v41)
	(_time 1267141682917 2010.02.25 18:48:02)
	(_source (\./../../ece448lab3/multiplier/src/comboarraymulcell.vhd\(\./src/comboarraymulcell.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266813431577)
	)
	(_component
		(fulladder
			(_object
				(_port (_internal i0 ~extieee.std_logic_1164.std_logic 1 44 (_entity (_in ))))
				(_port (_internal i1 ~extieee.std_logic_1164.std_logic 1 45 (_entity (_in ))))
				(_port (_internal ci ~extieee.std_logic_1164.std_logic 1 46 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 1 47 (_entity (_out ))))
				(_port (_internal co ~extieee.std_logic_1164.std_logic 1 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation l1 1 55 (_component fulladder )
		(_port
			((i0)(sin))
			((i1)(AmAndXn))
			((ci)(cin))
			((s)(sout))
			((co)(cout))
		)
		(_use (_entity . fulladder)
		)
	)
	(_object
		(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal am ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
		(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
		(_signal (_internal AmAndXn ~extieee.std_logic_1164.std_logic 1 51 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 1 53 (_assignment (_simple)(_target(6))(_sensitivity(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
	(_model . ComboArrayMulCell 1 -1
	)
)
V 000061 55 1683          1267141683434 ComboArrayMulCellNoN
(_unit VHDL (comboarraymulcellnon 0 28 (comboarraymulcellnon 0 40 ))
	(_version v41)
	(_time 1267141683449 2010.02.25 18:48:03)
	(_source (\./../../ece448lab3/multiplier/src/comboarraymulcellnon.vhd\(\./src/comboarraymulcellnon.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266813431952)
	)
	(_component
		(fulladder
			(_object
				(_port (_internal i0 ~extieee.std_logic_1164.std_logic 1 43 (_entity (_in ))))
				(_port (_internal i1 ~extieee.std_logic_1164.std_logic 1 44 (_entity (_in ))))
				(_port (_internal ci ~extieee.std_logic_1164.std_logic 1 45 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 1 46 (_entity (_out ))))
				(_port (_internal co ~extieee.std_logic_1164.std_logic 1 47 (_entity (_out ))))
			)
		)
	)
	(_instantiation l1 1 51 (_component fulladder )
		(_port
			((i0)(x))
			((i1)(y))
			((ci)(cin))
			((s)(s))
			((co)(cout))
		)
		(_use (_entity . fulladder)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
		(_port (_internal s ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
)
I 000061 55 5878          1267141683512 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 0 39 ))
	(_version v41)
	(_time 1267141683513 2010.02.25 18:48:03)
	(_source (\./../../ECE448Lab3/Multiplier/src/ComboArrayMultiplier.vhd\(\./src/comboarraymultiplier.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266836057409)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 1 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 1 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 1 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 1 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 1 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 1 48 (_entity (_out ))))
			)
		)
		(comboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 1 53 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 1 54 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 1 55 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 1 56 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 1 57 (_entity (_out ))))
			)
		)
	)
	(_generate G1 1 137 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 1 138 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 1 140 (_component comboarraymulcell )
				(_port
					((sin)(sin_bus(_index 6(_index 7))))
					((am)(a(_index 8)))
					((cin)(c_arr(_index 9(_index 10))))
					((xn)(x(_index 11)))
					((sout)(s_arr(_index 12(_index 13))))
					((cout)(c_arr(_index 14(_index 15))))
				)
				(_use (_entity . comboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 1 138 (_architecture )))
				(_process
					(line__139(_architecture 2 1 139 (_assignment (_simple)(_target(6(_index 16(_index 17))))(_sensitivity(5(_index 18(_index 19)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 1 137 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 1 138 (_scalar (_to (i 1)(c 20)))))
			(_subprogram
			)
		)
	)
	(_generate G3 1 151 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 1 151 (_architecture )))
			(_process
				(line__152(_architecture 3 1 152 (_assignment (_simple)(_target(2(_index 21)))(_sensitivity(5(_index 22(_index 23)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 1 156 (_for ~INTEGER~range~1~to~k-1~13 )
		(_instantiation C2 1 157 (_component comboarraymulcellnon )
			(_port
				((x)(s_arr(_index 24(_index 25))))
				((y)(c_bus(_index 26)))
				((cin)(c_arr(_index 27(_index 28))))
				((cout)(c_bus(_index 29)))
				((s)(p(_index 30)))
			)
			(_use (_entity . comboarraymulcellnon)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~13 1 156 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 1 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 1))))))
		(_type (_internal c_array 1 62 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 35))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 1 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
		(_type (_internal s_array 1 63 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 37))))))
		(_signal (_internal c_arr c_array 1 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~133 1 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~133 1 65 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 1 66 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 1 67 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 1 137 (_scalar (_to (i 0)(c 39)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 1 151 (_scalar (_to (i 1)(c 40)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 1 156 (_scalar (_to (i 1)(c 41)))))
		(_process
			(line__134(_architecture 0 1 134 (_assignment (_simple)(_target(5(0))))))
			(line__135(_architecture 1 1 135 (_assignment (_simple)(_target(3(0))))))
			(line__155(_architecture 4 1 155 (_assignment (_simple)(_target(4(0))))))
			(line__165(_architecture 5 1 165 (_assignment (_simple)(_target(2(_index 42)))(_sensitivity(4(_index 43))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 44 -1
	)
)
V 000056 55 1894          1267141683949 ComboMultiplier
(_unit VHDL (combomultiplier 0 29 (combomultiplier 0 40 ))
	(_version v41)
	(_time 1267141683950 2010.02.25 18:48:03)
	(_source (\./../../ece448lab3/multiplier/src/combomultiplier.vhd\(\./src/combomultiplier.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_entity
		(_time 1266813432202)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal A ~std_logic_vector{k-1~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal B ~std_logic_vector{k-1~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_port (_internal Z ~std_logic_vector{k*2-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k*2-1~downto~0}~13 1 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_signal (_internal temp ~std_logic_vector{k*2-1~downto~0}~13 1 41 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 1 43 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboMultiplier 5 -1
	)
)
V 000061 55 3093          1267141684262 DFFComboArrayMulCell
(_unit VHDL (dffcomboarraymulcell 0 28 (dffcomboarraymulcell 0 43 ))
	(_version v41)
	(_time 1267141684263 2010.02.25 18:48:04)
	(_source (\./src/DFFComboArrayMulCell.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266908879376)
	)
	(_component
		(fulladder
			(_object
				(_port (_internal i0 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal i1 ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
				(_port (_internal ci ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
				(_port (_internal co ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
			)
		)
		(dflipflop
			(_object
				(_port (_internal D ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
			)
		)
	)
	(_instantiation l1 0 66 (_component fulladder )
		(_port
			((i0)(sin))
			((i1)(AmAndXn))
			((ci)(cin))
			((s)(SumDin))
			((co)(CarryDin))
		)
		(_use (_entity . fulladder)
		)
	)
	(_instantiation l2 0 74 (_component dflipflop )
		(_port
			((D)(SumDin))
			((CLK)(CLK))
			((Q)(sout))
		)
		(_use (_entity . dflipflop)
		)
	)
	(_instantiation l3 0 80 (_component dflipflop )
		(_port
			((D)(CarryDin))
			((CLK)(CLK))
			((Q)(cout))
		)
		(_use (_entity . dflipflop)
		)
	)
	(_instantiation l4 0 86 (_component dflipflop )
		(_port
			((D)(am))
			((CLK)(CLK))
			((Q)(amout))
		)
		(_use (_entity . dflipflop)
		)
	)
	(_object
		(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal am ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal amout ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
		(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
		(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_signal (_internal AmAndXn ~extieee.std_logic_1164.std_logic 0 60 (_architecture (_uni ))))
		(_signal (_internal SumDin ~extieee.std_logic_1164.std_logic 0 61 (_architecture (_uni ))))
		(_signal (_internal CarryDin ~extieee.std_logic_1164.std_logic 0 62 (_architecture (_uni ))))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(8))(_sensitivity(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
	(_model . DFFComboArrayMulCell 1 -1
	)
)
V 000064 55 2515          1267141684497 DFFComboArrayMulCellNoN
(_unit VHDL (dffcomboarraymulcellnon 0 28 (dffcomboarraymulcellnon 0 41 ))
	(_version v41)
	(_time 1267141684498 2010.02.25 18:48:04)
	(_source (\./src/DFFComboArrayMulCellNoN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266909350236)
	)
	(_component
		(fulladder
			(_object
				(_port (_internal i0 ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal i1 ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal ci ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_port (_internal co ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
			)
		)
		(dflipflop
			(_object
				(_port (_internal D ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
			)
		)
	)
	(_instantiation l1 0 62 (_component fulladder )
		(_port
			((i0)(x))
			((i1)(y))
			((ci)(cin))
			((s)(SumDin))
			((co)(CarryDin))
		)
		(_use (_entity . fulladder)
		)
	)
	(_instantiation l2 0 70 (_component dflipflop )
		(_port
			((D)(SumDin))
			((CLK)(CLK))
			((Q)(s))
		)
		(_use (_entity . dflipflop)
		)
	)
	(_instantiation l3 0 76 (_component dflipflop )
		(_port
			((D)(CarryDin))
			((CLK)(CLK))
			((Q)(cout))
		)
		(_use (_entity . dflipflop)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
		(_port (_internal s ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
		(_signal (_internal SumDin ~extieee.std_logic_1164.std_logic 0 58 (_architecture (_uni ))))
		(_signal (_internal CarryDin ~extieee.std_logic_1164.std_logic 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
)
V 000050 55 908           1267141684590 DFlipFlop
(_unit VHDL (dflipflop 0 28 (dflipflop 0 38 ))
	(_version v41)
	(_time 1267141684591 2010.02.25 18:48:04)
	(_source (\./src/DFlipFlop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266907100705)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
	(_model . DFlipFlop 1 -1
	)
)
V 000050 55 1223          1267141684997 FullAdder
(_unit VHDL (fulladder 0 28 (fulladder 0 40 ))
	(_version v41)
	(_time 1267141684998 2010.02.25 18:48:04)
	(_source (\./../../ece448lab3/multiplier/src/fulladder.vhd\(\./src/fulladder.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266813432327)
	)
	(_object
		(_port (_internal i0 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal i1 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal ci ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
		(_port (_internal co ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 1 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
			(line__45(_architecture 1 1 45 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
	(_model . FullAdder 2 -1
	)
)
V 000069 55 12665         1267141685418 PipelineComboArrayMultiplier
(_unit VHDL (pipelinecomboarraymultiplier 0 28 (pipelinecomboarraymultiplier 0 40 ))
	(_version v41)
	(_time 1267141685419 2010.02.25 18:48:05)
	(_source (\./src/PipelineComboArrayMultiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266912828220)
	)
	(_component
		(dffcomboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
				(_port (_internal amout ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
			)
		)
		(dflipflop
			(_object
				(_port (_internal D ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
			)
		)
		(dffcomboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
			)
		)
	)
	(_generate G1 0 93 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 0 94 (_for ~INTEGER~range~1~to~k~139 )
			(_instantiation C1 0 96 (_component dffcomboarraymulcell )
				(_port
					((sin)(sin_bus(_index 15(_index 16))))
					((cin)(c_arr(_index 17(_index 18))))
					((am)(a_arr(_index 19(_index 20))))
					((xn)(x_bus(_index 21)))
					((CLK)(CLK))
					((amout)(a_arr(_index 22(_index 23))))
					((cout)(c_arr(_index 24(_index 25))))
					((sout)(s_arr(_index 26(_index 27))))
				)
				(_use (_entity . dffcomboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~139 0 94 (_architecture )))
				(_process
					(line__95(_architecture 4 0 95 (_assignment (_simple)(_target(13(_index 28(_index 29))))(_sensitivity(10(_index 30(_index 31)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 0 93 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~139 0 94 (_scalar (_to (i 1)(c 32)))))
			(_subprogram
			)
		)
	)
	(_generate lx1 0 110 (_for ~INTEGER~range~1~to~k~1310 )
		(_generate lx2 0 111 (_for ~INTEGER~range~1~to~k~1311 )
			(_generate x1 0 112 (_if 33)
				(_object
					(_process
						(line__113(_architecture 5 0 113 (_assignment (_simple)(_target(6(_index 34(_index 35))))(_sensitivity(6(_index 36(_index 37)))))))
					)
					(_subprogram
					)
				)
			)
			(_generate x2 0 115 (_if 38)
				(_instantiation F1 0 116 (_component dflipflop )
					(_port
						((D)(x_arr(_index 39(_index 40))))
						((CLK)(CLK))
						((Q)(x_arr(_index 41(_index 42))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~1311 0 111 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~1310 0 110 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~1311 0 111 (_scalar (_to (i 1)(c 43)))))
			(_subprogram
			)
		)
	)
	(_generate lx3 0 124 (_for ~INTEGER~range~0~to~k-1~1312 )
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~1312 0 124 (_architecture )))
			(_process
				(line__125(_architecture 6 0 125 (_assignment (_simple)(_target(9(_index 44)))(_sensitivity(6(_index 45(_index 46)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 0 129 (_for ~INTEGER~range~1~to~k*2-1~1313 )
		(_generate G5 0 130 (_for ~INTEGER~range~1~to~k~1314 )
			(_generate P1 0 131 (_if 47)
				(_instantiation F1 0 132 (_component dflipflop )
					(_port
						((D)(pl_arr(_index 48(_index 49))))
						((CLK)(CLK))
						((Q)(pl_arr(_index 50(_index 51))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_generate P3 0 138 (_if 52)
				(_object
					(_process
						(line__139(_architecture 7 0 139 (_assignment (_simple)(_target(7(_index 53(_index 54))))(_sensitivity(7(_index 55(_index 56)))))))
					)
					(_subprogram
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~1314 0 130 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k*2-1~1313 0 129 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~1314 0 130 (_scalar (_to (i 1)(c 57)))))
			(_subprogram
			)
		)
	)
	(_generate G5 0 143 (_for ~INTEGER~range~1~to~k~1315 )
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k~1315 0 143 (_architecture )))
			(_process
				(line__144(_architecture 8 0 144 (_assignment (_simple)(_target(7(_index 58(_index 59))))(_sensitivity(10(_index 60(_index 61)))))))
				(line__145(_architecture 9 0 145 (_assignment (_simple)(_target(3(_index 62)))(_sensitivity(7(_index 63(_index 64)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate N3 0 150 (_for ~INTEGER~range~1~to~k-1~13 )
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~13 0 150 (_architecture )))
			(_process
				(line__151(_architecture 10 0 151 (_assignment (_simple)(_target(11(_index 65(_index 66))))(_sensitivity(10(_index 67(_index 68)))))))
				(line__152(_architecture 11 0 152 (_assignment (_simple)(_target(12(_index 69(_index 70))))(_sensitivity(4(_index 71(_index 72)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate N1 0 156 (_for ~INTEGER~range~1~to~k-1~1316 )
		(_generate N2 0 157 (_for ~INTEGER~range~1~to~k-1~1317 )
			(_generate N4 0 162 (_if 73)
				(_instantiation NC4 0 163 (_component dffcomboarraymulcellnon )
					(_port
						((x)(ph_arr(_index 74(_index 75))))
						((y)(yh_arr(_index 76(_index 77))))
						((cin)(c_bus(_index 78)))
						((CLK)(CLK))
						((cout)(c_bus(_index 79)))
						((s)(ph_arr(_index 80(_index 81))))
					)
					(_use (_entity . dffcomboarraymulcellnon)
					)
				)
			)
			(_generate N5 0 172 (_if 82)
				(_instantiation NF5 0 173 (_component dflipflop )
					(_port
						((D)(ph_arr(_index 83(_index 84))))
						((CLK)(CLK))
						((Q)(ph_arr(_index 85(_index 86))))
					)
					(_use (_entity . dflipflop)
					)
				)
				(_instantiation NF6 0 178 (_component dflipflop )
					(_port
						((D)(yh_arr(_index 87(_index 88))))
						((CLK)(CLK))
						((Q)(yh_arr(_index 89(_index 90))))
					)
					(_use (_entity . dflipflop)
					)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k-1~1317 0 157 (_architecture )))
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k-1~1316 0 156 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k-1~1317 0 157 (_scalar (_to (i 1)(c 91)))))
			(_subprogram
			)
		)
	)
	(_generate PH 0 187 (_for ~INTEGER~range~1~to~k-1~1318 )
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~1318 0 187 (_architecture )))
			(_process
				(line__188(_architecture 13 0 188 (_assignment (_simple)(_target(3(_index 92)))(_sensitivity(11(_index 93(_index 94)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 95 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 96 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 97 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 98 )(i 1))))))
		(_type (_internal c_array 0 71 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 99))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 100 )(i 0))))))
		(_type (_internal s_array 0 72 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 101))))))
		(_type (_internal ~std_logic_vector{k~downto~1}~133 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 102 )(i 1))))))
		(_type (_internal x_array 0 73 (_array ~std_logic_vector{k~downto~1}~133 ((_to (i 1)(c 103))))))
		(_type (_internal ~std_logic_vector{k~downto~1}~135 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 104 )(i 1))))))
		(_type (_internal pl_array 0 74 (_array ~std_logic_vector{k~downto~1}~135 ((_to (i 1)(c 105))))))
		(_type (_internal ~std_logic_vector{k-1~downto~1}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 106 )(i 1))))))
		(_type (_internal ph_array 0 75 (_array ~std_logic_vector{k-1~downto~1}~13 ((_to (i 1)(c 107))))))
		(_signal (_internal c_arr c_array 0 76 (_architecture (_uni ))))
		(_signal (_internal a_arr c_array 0 77 (_architecture (_uni ))))
		(_signal (_internal x_arr x_array 0 78 (_architecture (_uni ))))
		(_signal (_internal pl_arr pl_array 0 79 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 108 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~138 0 80 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 109 )(i 0))))))
		(_signal (_internal x_bus ~std_logic_vector{k-1~downto~0}~13 0 81 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 0 82 (_architecture (_uni ))))
		(_signal (_internal ph_arr ph_array 0 83 (_architecture (_uni ))))
		(_signal (_internal yh_arr ph_array 0 84 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 0 85 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 0 93 (_scalar (_to (i 0)(c 110)))))
		(_type (_internal ~INTEGER~range~1~to~k~1310 0 110 (_scalar (_to (i 1)(c 111)))))
		(_type (_internal ~INTEGER~range~0~to~k-1~1312 0 124 (_scalar (_to (i 0)(c 112)))))
		(_type (_internal ~INTEGER~range~1~to~k*2-1~1313 0 129 (_scalar (_to (i 1)(c 113)))))
		(_type (_internal ~INTEGER~range~1~to~k~1315 0 143 (_scalar (_to (i 1)(c 114)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 0 150 (_scalar (_to (i 1)(c 115)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~1316 0 156 (_scalar (_to (i 1)(c 116)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~1318 0 187 (_scalar (_to (i 1)(c 117)))))
		(_process
			(line__88(_architecture 0 0 88 (_assignment (_simple)(_target(10(0))))))
			(line__89(_architecture 1 0 89 (_assignment (_simple)(_target(4(0))))))
			(line__90(_architecture 2 0 90 (_assignment (_simple)(_alias((a_arr(0))(a)))(_target(5(0)))(_sensitivity(0)))))
			(line__91(_architecture 3 0 91 (_assignment (_simple)(_alias((x_arr(1))(x)))(_target(6(1)))(_sensitivity(1)))))
			(line__155(_architecture 12 0 155 (_assignment (_simple)(_target(8(0))))))
			(line__190(_architecture 14 0 190 (_assignment (_simple)(_target(3(_index 118)))(_sensitivity(8(_index 119))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . PipelineComboArrayMultiplier 120 -1
	)
)
V 000056 55 2375          1267141686012 TB_ARCHITECTURE
(_unit VHDL (comboarraymulcell_tb 0 26 (tb_architecture 0 29 ))
	(_version v41)
	(_time 1267141686013 2010.02.25 18:48:06)
	(_source (\./src/TestBench/comboarraymulcell_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266815995202)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 55 (_component comboarraymulcell )
		(_port
			((sin)(sin))
			((am)(am))
			((cin)(cin))
			((xn)(xn))
			((sout)(sout))
			((cout)(cout))
		)
		(_use (_entity . comboarraymulcell)
		)
	)
	(_object
		(_signal (_internal sin ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
		(_signal (_internal am ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
		(_signal (_internal cin ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
		(_signal (_internal xn ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ))))
		(_signal (_internal sout ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
		(_signal (_internal cout ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_alias((sin)(_string \"1"\)))(_target(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((am)(_string \"1"\)))(_target(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((xn)(_string \"1"\)))(_target(3)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((cin)(_string \"1"\)))(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
	(_model . TB_ARCHITECTURE 4 -1
	)
)
V 000050 55 394 0 testbench_for_comboarraymulcell
(_configuration VHDL (testbench_for_comboarraymulcell 0 73 (comboarraymulcell_tb))
	(_version v41)
	(_time 1267141686684 2010.02.25 18:48:06)
	(_source (\./src/testbench/comboarraymulcell_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymulcell comboarraymulcell
			)
		)
	)
)
V 000056 55 3427          1267141686809 TB_ARCHITECTURE
(_unit VHDL (comboarraymultiplier_tb 0 27 (tb_architecture 0 33 ))
	(_version v41)
	(_time 1267141686810 2010.02.25 18:48:06)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1266899048775)
	)
	(_component
		(comboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 (_code 1))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 40 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 41 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 55 (_component comboarraymultiplier )
		(_generic
			((k)(_code 5))
		)
		(_port
			((a)(a))
			((x)(x))
			((p)(p))
		)
		(_use (_entity . comboarraymultiplier)
			(_generic
				((k)(_code 6))
			)
			(_port
				((a)(a))
				((x)(x))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 45 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 46 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 48 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~138 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
		(_variable (_internal v ~std_logic_vector{k~downto~1}~138 0 68 (_process 0 (_code 10))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 1))))))
		(_variable (_internal w ~std_logic_vector{k~downto~1}~1310 0 69 (_process 0 (_code 12))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1312 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 1))))))
		(_variable (_internal z ~std_logic_vector{k~downto~1}~1312 0 70 (_process 0 (_code 14))))
		(_variable (_internal cnt ~extSTD.STANDARD.INTEGER 0 71 (_process 0 ((i 0)))))
		(_process
			(testing(_architecture 0 0 67 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 15 -1
	)
)
I 000053 55 492 0 testbench_for_comboarraymultiplier
(_configuration VHDL (testbench_for_comboarraymultiplier 0 86 (comboarraymultiplier_tb))
	(_version v41)
	(_time 1267141687231 2010.02.25 18:48:07)
	(_source (\./src/testbench/comboarraymultiplier_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymultiplier comboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((p)(p))
				)
			)
		)
	)
)
V 000056 55 2737          1267141687403 TB_ARCHITECTURE
(_unit VHDL (combomultiplier_tb 0 7 (tb_architecture 0 13 ))
	(_version v41)
	(_time 1267141687417 2010.02.25 18:48:07)
	(_source (\./src/testbench/combomultiplier_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267141687372)
	)
	(_component
		(combomultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 4)))))
				(_type (_internal ~std_logic_vector{k-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
				(_port (_internal A ~std_logic_vector{k-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k-1~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
				(_port (_internal B ~std_logic_vector{k-1~downto~0}~132 0 22 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal Z ~std_logic_vector{k*2-1~downto~0}~13 0 23 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component combomultiplier )
		(_generic
			((k)((i 4)))
		)
		(_port
			((A)(A))
			((B)(B))
			((Z)(Z))
		)
		(_use (_entity . combomultiplier)
			(_generic
				((k)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Z)(Z))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 10 \4\ (_entity ((i 4)))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_architecture ((i 4)))))
		(_type (_internal ~std_logic_vector{k-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_signal (_internal A ~std_logic_vector{k-1~downto~0}~134 0 27 (_architecture (_uni ))))
		(_signal (_internal B ~std_logic_vector{k-1~downto~0}~134 0 28 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2-1~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_signal (_internal Z ~std_logic_vector{k*2-1~downto~0}~136 0 30 (_architecture (_uni ))))
		(_process
			(testing(_architecture 0 0 49 (_process (_simple)(_target(0)(1))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_static
		(33751554 )
		(33686274 )
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
V 000048 55 474 0 testbench_for_combomultiplier
(_configuration VHDL (testbench_for_combomultiplier 0 57 (combomultiplier_tb))
	(_version v41)
	(_time 1267141687793 2010.02.25 18:48:07)
	(_source (\./src/testbench/combomultiplier_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . combomultiplier combomultiplier
				(_port
					((A)(A))
					((B)(B))
					((Z)(Z))
				)
			)
		)
	)
)
V 000056 55 3781          1267141687903 TB_ARCHITECTURE
(_unit VHDL (pipelinecomboarraymultiplier_tb 0 27 (tb_architecture 0 33 ))
	(_version v41)
	(_time 1267141687904 2010.02.25 18:48:07)
	(_source (\./src/TestBench/pipelinecomboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267137787723)
	)
	(_component
		(pipelinecomboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 (_code 2))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 40 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 57 (_component pipelinecomboarraymultiplier )
		(_generic
			((k)(_code 6))
		)
		(_port
			((a)(a))
			((x)(x))
			((CLK)(CLK))
			((p)(p))
		)
		(_use (_entity . pipelinecomboarraymultiplier)
			(_generic
				((k)(_code 7))
			)
			(_port
				((a)(a))
				((x)(x))
				((CLK)(CLK))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 46 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 47 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ((i 2))))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 50 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 1))))))
		(_variable (_internal v ~std_logic_vector{k~downto~1}~138 0 77 (_process 1 (_code 11))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 1))))))
		(_variable (_internal w ~std_logic_vector{k~downto~1}~1310 0 78 (_process 1 (_code 13))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1312 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 1))))))
		(_variable (_internal z ~std_logic_vector{k~downto~1}~1312 0 81 (_process 1 (_code 15))))
		(_variable (_internal cnt ~extSTD.STANDARD.INTEGER 0 82 (_process 1 ((i 1)))))
		(_process
			(clock(_architecture 0 0 70 (_process (_wait_for)(_target(2))(_read(2)))))
			(testing(_architecture 1 0 76 (_process (_simple)(_target(0)(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 16 -1
	)
)
I 000061 55 551 0 testbench_for_pipelinecomboarraymultiplier
(_configuration VHDL (testbench_for_pipelinecomboarraymultiplier 0 99 (pipelinecomboarraymultiplier_tb))
	(_version v41)
	(_time 1267141688262 2010.02.25 18:48:08)
	(_source (\./src/testbench/pipelinecomboarraymultiplier_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . pipelinecomboarraymultiplier pipelinecomboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((CLK)(CLK))
					((p)(p))
				)
			)
		)
	)
)
I 000056 55 3427          1267142579809 TB_ARCHITECTURE
(_unit VHDL (comboarraymultiplier_tb 0 27 (tb_architecture 0 33 ))
	(_version v41)
	(_time 1267142579824 2010.02.25 19:02:59)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267142579793)
	)
	(_component
		(comboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 (_code 1))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 40 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 41 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 55 (_component comboarraymultiplier )
		(_generic
			((k)(_code 5))
		)
		(_port
			((a)(a))
			((x)(x))
			((p)(p))
		)
		(_use (_entity . comboarraymultiplier)
			(_generic
				((k)(_code 6))
			)
			(_port
				((a)(a))
				((x)(x))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \5\ (_entity ((i 5)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 45 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 46 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 48 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~138 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
		(_variable (_internal v ~std_logic_vector{k~downto~1}~138 0 68 (_process 0 (_code 10))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 1))))))
		(_variable (_internal w ~std_logic_vector{k~downto~1}~1310 0 69 (_process 0 (_code 12))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1312 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 1))))))
		(_variable (_internal z ~std_logic_vector{k~downto~1}~1312 0 70 (_process 0 (_code 14))))
		(_variable (_internal cnt ~extSTD.STANDARD.INTEGER 0 71 (_process 0 ((i 0)))))
		(_process
			(testing(_architecture 0 0 67 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 15 -1
	)
)
I 000053 55 492 0 testbench_for_comboarraymultiplier
(_configuration VHDL (testbench_for_comboarraymultiplier 0 86 (comboarraymultiplier_tb))
	(_version v41)
	(_time 1267142580746 2010.02.25 19:03:00)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymultiplier comboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((p)(p))
				)
			)
		)
	)
)
V 000056 55 3427          1267142699391 TB_ARCHITECTURE
(_unit VHDL (comboarraymultiplier_tb 0 27 (tb_architecture 0 33 ))
	(_version v41)
	(_time 1267142699392 2010.02.25 19:04:59)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267142579792)
	)
	(_component
		(comboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 (_code 1))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 40 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 41 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 55 (_component comboarraymultiplier )
		(_generic
			((k)(_code 5))
		)
		(_port
			((a)(a))
			((x)(x))
			((p)(p))
		)
		(_use (_entity . comboarraymultiplier)
			(_generic
				((k)(_code 6))
			)
			(_port
				((a)(a))
				((x)(x))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \5\ (_entity ((i 5)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 45 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 46 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 48 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~138 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
		(_variable (_internal v ~std_logic_vector{k~downto~1}~138 0 68 (_process 0 (_code 10))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 1))))))
		(_variable (_internal w ~std_logic_vector{k~downto~1}~1310 0 69 (_process 0 (_code 12))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1312 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 1))))))
		(_variable (_internal z ~std_logic_vector{k~downto~1}~1312 0 70 (_process 0 (_code 14))))
		(_variable (_internal cnt ~extSTD.STANDARD.INTEGER 0 71 (_process 0 ((i 0)))))
		(_process
			(testing(_architecture 0 0 67 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 15 -1
	)
)
V 000053 55 492 0 testbench_for_comboarraymultiplier
(_configuration VHDL (testbench_for_comboarraymultiplier 0 86 (comboarraymultiplier_tb))
	(_version v41)
	(_time 1267142699688 2010.02.25 19:04:59)
	(_source (\./src/TestBench/comboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . comboarraymultiplier comboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((p)(p))
				)
			)
		)
	)
)
V 000056 55 3781          1267142813887 TB_ARCHITECTURE
(_unit VHDL (pipelinecomboarraymultiplier_tb 0 27 (tb_architecture 0 33 ))
	(_version v41)
	(_time 1267142813888 2010.02.25 19:06:53)
	(_source (\./src/TestBench/pipelinecomboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267142813810)
	)
	(_component
		(pipelinecomboarraymultiplier
			(_object
				(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 37 (_entity -1 (_code 2))))
				(_type (_internal ~std_logic_vector{k~downto~1}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 1))))))
				(_port (_internal a ~std_logic_vector{k~downto~1}~13 0 39 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k~downto~1}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
				(_port (_internal x ~std_logic_vector{k~downto~1}~132 0 40 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{k*2~downto~1}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
				(_port (_internal p ~std_logic_vector{k*2~downto~1}~13 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 57 (_component pipelinecomboarraymultiplier )
		(_generic
			((k)(_code 6))
		)
		(_port
			((a)(a))
			((x)(x))
			((CLK)(CLK))
			((p)(p))
		)
		(_use (_entity . pipelinecomboarraymultiplier)
			(_generic
				((k)(_code 7))
			)
			(_port
				((a)(a))
				((x)(x))
				((CLK)(CLK))
				((p)(p))
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 30 \5\ (_entity ((i 5)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
		(_signal (_internal a ~std_logic_vector{k~downto~1}~134 0 46 (_architecture (_uni ))))
		(_signal (_internal x ~std_logic_vector{k~downto~1}~134 0 47 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ((i 2))))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~136 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
		(_signal (_internal p ~std_logic_vector{k*2~downto~1}~136 0 50 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~138 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 1))))))
		(_variable (_internal v ~std_logic_vector{k~downto~1}~138 0 77 (_process 1 (_code 11))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 1))))))
		(_variable (_internal w ~std_logic_vector{k~downto~1}~1310 0 78 (_process 1 (_code 13))))
		(_type (_internal ~std_logic_vector{k~downto~1}~1312 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 1))))))
		(_variable (_internal z ~std_logic_vector{k~downto~1}~1312 0 81 (_process 1 (_code 15))))
		(_variable (_internal cnt ~extSTD.STANDARD.INTEGER 0 82 (_process 1 ((i 1)))))
		(_process
			(clock(_architecture 0 0 70 (_process (_wait_for)(_target(2))(_read(2)))))
			(testing(_architecture 1 0 76 (_process (_simple)(_target(0)(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 16 -1
	)
)
V 000061 55 551 0 testbench_for_pipelinecomboarraymultiplier
(_configuration VHDL (testbench_for_pipelinecomboarraymultiplier 0 99 (pipelinecomboarraymultiplier_tb))
	(_version v41)
	(_time 1267142814466 2010.02.25 19:06:54)
	(_source (\./src/TestBench/pipelinecomboarraymultiplier_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . pipelinecomboarraymultiplier pipelinecomboarraymultiplier
				(_port
					((a)(a))
					((x)(x))
					((CLK)(CLK))
					((p)(p))
				)
			)
		)
	)
)
V 000061 55 5854          1267205483234 ComboArrayMultiplier
(_unit VHDL (comboarraymultiplier 0 28 (comboarraymultiplier 1 39 ))
	(_version v41)
	(_time 1267205483235 2010.02.26 12:31:23)
	(_source (\./../../ECE448Lab3/Multiplier/src/ComboArrayMultiplier.vhd\(\./src/ComboArrayMultiplier.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1266836057409)
	)
	(_component
		(comboarraymulcell
			(_object
				(_port (_internal sin ~extieee.std_logic_1164.std_logic 1 43 (_entity (_in ))))
				(_port (_internal am ~extieee.std_logic_1164.std_logic 1 44 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 1 45 (_entity (_in ))))
				(_port (_internal xn ~extieee.std_logic_1164.std_logic 1 46 (_entity (_in ))))
				(_port (_internal sout ~extieee.std_logic_1164.std_logic 1 47 (_entity (_out ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 1 48 (_entity (_out ))))
			)
		)
		(comboarraymulcellnon
			(_object
				(_port (_internal x ~extieee.std_logic_1164.std_logic 1 53 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.std_logic 1 54 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.std_logic 1 55 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.std_logic 1 56 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.std_logic 1 57 (_entity (_out ))))
			)
		)
	)
	(_generate G1 1 73 (_for ~INTEGER~range~0~to~k-1~13 )
		(_generate G2 1 74 (_for ~INTEGER~range~1~to~k~13 )
			(_instantiation C1 1 76 (_component comboarraymulcell )
				(_port
					((sin)(sin_bus(_index 6(_index 7))))
					((am)(a(_index 8)))
					((cin)(c_arr(_index 9(_index 10))))
					((xn)(x(_index 11)))
					((sout)(s_arr(_index 12(_index 13))))
					((cout)(c_arr(_index 14(_index 15))))
				)
				(_use (_entity . comboarraymulcell)
				)
			)
			(_object
				(_constant (_internal col ~INTEGER~range~1~to~k~13 1 74 (_architecture )))
				(_process
					(line__75(_architecture 2 1 75 (_assignment (_simple)(_target(6(_index 16(_index 17))))(_sensitivity(5(_index 18(_index 19)))))))
				)
				(_subprogram
				)
			)
		)
		(_object
			(_constant (_internal row ~INTEGER~range~0~to~k-1~13 1 73 (_architecture )))
			(_type (_internal ~INTEGER~range~1~to~k~13 1 74 (_scalar (_to (i 1)(c 20)))))
			(_subprogram
			)
		)
	)
	(_generate G3 1 87 (_for ~INTEGER~range~1~to~k~134 )
		(_object
			(_constant (_internal row ~INTEGER~range~1~to~k~134 1 87 (_architecture )))
			(_process
				(line__88(_architecture 3 1 88 (_assignment (_simple)(_target(2(_index 21)))(_sensitivity(5(_index 22(_index 23)))))))
			)
			(_subprogram
			)
		)
	)
	(_generate G4 1 92 (_for ~INTEGER~range~1~to~k-1~13 )
		(_instantiation C2 1 93 (_component comboarraymulcellnon )
			(_port
				((x)(s_arr(_index 24(_index 25))))
				((y)(c_bus(_index 26)))
				((cin)(c_arr(_index 27(_index 28))))
				((cout)(c_bus(_index 29)))
				((s)(p(_index 30)))
			)
			(_use (_entity . comboarraymulcellnon)
			)
		)
		(_object
			(_constant (_internal col ~INTEGER~range~1~to~k-1~13 1 92 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal k ~extSTD.STANDARD.INTEGER 0 29 \4\ (_entity ((i 4)))))
		(_type (_internal ~std_logic_vector{k~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 1))))))
		(_port (_internal a ~std_logic_vector{k~downto~1}~12 0 31 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 1))))))
		(_port (_internal x ~std_logic_vector{k~downto~1}~122 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{k*2~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 1))))))
		(_port (_internal p ~std_logic_vector{k*2~downto~1}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{k~downto~1}~13 1 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 1))))))
		(_type (_internal c_array 1 62 (_array ~std_logic_vector{k~downto~1}~13 ((_to (i 0)(c 35))))))
		(_type (_internal ~std_logic_vector{k~downto~0}~13 1 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
		(_type (_internal s_array 1 63 (_array ~std_logic_vector{k~downto~0}~13 ((_to (i 0)(c 37))))))
		(_signal (_internal c_arr c_array 1 64 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{k~downto~0}~133 1 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
		(_signal (_internal c_bus ~std_logic_vector{k~downto~0}~133 1 65 (_architecture (_uni ))))
		(_signal (_internal s_arr s_array 1 66 (_architecture (_uni ))))
		(_signal (_internal sin_bus s_array 1 67 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~k-1~13 1 73 (_scalar (_to (i 0)(c 39)))))
		(_type (_internal ~INTEGER~range~1~to~k~134 1 87 (_scalar (_to (i 1)(c 40)))))
		(_type (_internal ~INTEGER~range~1~to~k-1~13 1 92 (_scalar (_to (i 1)(c 41)))))
		(_process
			(line__70(_architecture 0 1 70 (_assignment (_simple)(_target(5(0))))))
			(line__71(_architecture 1 1 71 (_assignment (_simple)(_target(3(0))))))
			(line__91(_architecture 4 1 91 (_assignment (_simple)(_target(4(0))))))
			(line__101(_architecture 5 1 101 (_assignment (_simple)(_target(2(_index 42)))(_sensitivity(4(_index 43))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ComboArrayMultiplier 44 -1
	)
)
