

================================================================
== Vitis HLS Report for 'float64_div_Pipeline_VITIS_LOOP_602_1'
================================================================
* Date:           Tue Jun 18 22:36:00 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        dfsin_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.724 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_602_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     286|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      63|    -|
|Register             |        -|     -|      261|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      261|     349|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |rem0_1_fu_148_p2      |         +|   0|  0|  71|          64|          64|
    |z1_fu_124_p2          |         +|   0|  0|  71|          64|          64|
    |zSig_4_fu_118_p2      |         +|   0|  0|  71|          64|           2|
    |icmp_ln150_fu_129_p2  |      icmp|   0|  0|  71|          64|          64|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 286|         257|         196|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_rem0    |   9|          2|   64|        128|
    |rem0_5_fu_44             |   9|          2|   64|        128|
    |rem1_4_fu_40             |   9|          2|   64|        128|
    |zSig_fu_36               |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  259|        518|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |icmp_ln150_reg_202       |   1|   0|    1|          0|
    |rem0_5_fu_44             |  64|   0|   64|          0|
    |rem0_reg_194             |  64|   0|   64|          0|
    |rem1_4_fu_40             |  64|   0|   64|          0|
    |zSig_fu_36               |  64|   0|   64|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 261|   0|  261|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  float64_div_Pipeline_VITIS_LOOP_602_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  float64_div_Pipeline_VITIS_LOOP_602_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  float64_div_Pipeline_VITIS_LOOP_602_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  float64_div_Pipeline_VITIS_LOOP_602_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  float64_div_Pipeline_VITIS_LOOP_602_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  float64_div_Pipeline_VITIS_LOOP_602_1|  return value|
|rem0_4             |   in|   64|     ap_none|                                 rem0_4|        scalar|
|rem1_3             |   in|   64|     ap_none|                                 rem1_3|        scalar|
|zSig_3             |   in|   64|     ap_none|                                 zSig_3|        scalar|
|bSig_9             |   in|   64|     ap_none|                                 bSig_9|        scalar|
|rem1_4_out         |  out|   64|      ap_vld|                             rem1_4_out|       pointer|
|rem1_4_out_ap_vld  |  out|    1|      ap_vld|                             rem1_4_out|       pointer|
|zSig_out           |  out|   64|      ap_vld|                               zSig_out|       pointer|
|zSig_out_ap_vld    |  out|    1|      ap_vld|                               zSig_out|       pointer|
+-------------------+-----+-----+------------+---------------------------------------+--------------+

