#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Feb 28 10:19:35 2019
# Process ID: 25349
# Current directory: /home/phoenix8899/ECE
# Command line: vivado
# Log file: /home/phoenix8899/ECE/vivado.log
# Journal file: /home/phoenix8899/ECE/vivado.jou
#-----------------------------------------------------------
start_gui
create_project TrigWavegem /home/phoenix8899/ECE/Spring2019/ECE3700/TrigWavegem -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
file mkdir /home/phoenix8899/ECE/Spring2019/ECE3700/TrigWavegem/TrigWavegem.srcs/sources_1/new
close [ open /home/phoenix8899/ECE/Spring2019/ECE3700/TrigWavegem/TrigWavegem.srcs/sources_1/new/wavegen_cordic.v w ]
add_files /home/phoenix8899/ECE/Spring2019/ECE3700/TrigWavegem/TrigWavegem.srcs/sources_1/new/wavegen_cordic.v
close [ open /home/phoenix8899/ECE/Spring2019/ECE3700/TrigWavegem/TrigWavegem.srcs/sources_1/new/wavegen_cordic_simple.v w ]
add_files /home/phoenix8899/ECE/Spring2019/ECE3700/TrigWavegem/TrigWavegem.srcs/sources_1/new/wavegen_cordic_simple.v
close [ open /home/phoenix8899/ECE/Spring2019/ECE3700/TrigWavegem/TrigWavegem.srcs/sources_1/new/wavegen_lut.v w ]
add_files /home/phoenix8899/ECE/Spring2019/ECE3700/TrigWavegem/TrigWavegem.srcs/sources_1/new/wavegen_lut.v
import_files -fileset constrs_1 -force -norecurse /home/phoenix8899/ECE/Spring2019/ECE3700/Basys3_Master.xdc
update_compile_order -fileset sources_1
open_project /home/phoenix8899/ECE/Spring2019/ECE3700/ClockDivider/ClockDivider.xpr
update_compile_order -fileset sources_1
close_project
open_project /home/phoenix8899/ECE/Spring2019/ECE3700/UARTcoms/UARTcoms.xpr
update_compile_order -fileset sources_1
close_project
update_compile_order -fileset sources_1
