- ğŸ‘‹ Hi, Iâ€™m Sean Perry
- ğŸ‘€ Iâ€™m interested in compilers (c++, COBOL, llvm)
- ğŸŒ± Iâ€™m currently learning ...
- ğŸ’ï¸ Iâ€™m looking to collaborate on ...
- ğŸ“« How to reach me ...

<!---
s66perry/s66perry is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
### ğŸ“• Latest LLVM Discourse Posts

<!-- DISCOURSE-LLVM:START -->
- [Why are ordered reductions enabled by default on ARM and RISCV, but not on other targets?](https://discourse.llvm.org/t/why-are-ordered-reductions-enabled-by-default-on-arm-and-riscv-but-not-on-other-targets/89146#post_4)
- [RFC: aligning member names between vector and memref load/store ops](https://discourse.llvm.org/t/rfc-aligning-member-names-between-vector-and-memref-load-store-ops/89175#post_3)
- [Test for sys::getHostCPUFeatures&lpar;&rpar;](https://discourse.llvm.org/t/test-for-sys-gethostcpufeatures/89130#post_11)
- [Why are ordered reductions enabled by default on ARM and RISCV, but not on other targets?](https://discourse.llvm.org/t/why-are-ordered-reductions-enabled-by-default-on-arm-and-riscv-but-not-on-other-targets/89146#post_3)
- [RFC: aligning member names between vector and memref load/store ops](https://discourse.llvm.org/t/rfc-aligning-member-names-between-vector-and-memref-load-store-ops/89175#post_2)
<!-- DISCOURSE-LLVM:END -->
