<!doctype html>
<html>
<head>
<title>DDRC_URGENT (DDR_QOS_CTRL) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddr_qos_ctrl.html")>DDR_QOS_CTRL Module</a> &gt; DDRC_URGENT (DDR_QOS_CTRL) Register</p><h1>DDRC_URGENT (DDR_QOS_CTRL) Register</h1>
<h2>DDRC_URGENT (DDR_QOS_CTRL) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>DDRC_URGENT</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000510</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD090510 (DDR_QOS_CTRL)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>DDRC URGENT Sideband signal control register</td></tr>
</table>
<p></p>
<h2>DDRC_URGENT (DDR_QOS_CTRL) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:14</td><td class="tooltip grayback">raz<span class="tooltiptext">Read as zero</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved for future use</td></tr>
<tr valign=top><td>ARURGENT_5</td><td class="center">13</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Sideband signal to indicate a DDRC Port 5 read queue urgent transaction. When asserted, if DDRC.rd_port_urgent_en register is set, causes the port arbiter to switch immediately to read.</td></tr>
<tr valign=top><td>AWURGENT_5</td><td class="center">12</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Sideband signal to indicate a DDRC Port 5 write urgent transaction. When asserted, if DDRC.wr_port_urgent_en register is set, causes the port arbiter to switch immediately to write.</td></tr>
<tr valign=top><td>ARURGENT_4</td><td class="center">11</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Sideband signal to indicate a DDRC Port 4 read queue urgent transaction. When asserted, if DDRC.rd_port_urgent_en register is set, causes the port arbiter to switch immediately to read.</td></tr>
<tr valign=top><td>AWURGENT_4</td><td class="center">10</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Sideband signal to indicate a DDRC Port 4 write urgent transaction. When asserted, if wr_port_urgent_en register is set, causes the port arbiter to switch immediately to write.</td></tr>
<tr valign=top><td>ARURGENT_3</td><td class="center"> 9</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Sideband signal to indicate a DDRC Port 3 read queue urgent transaction. When asserted, if DDRC.rd_port_urgent_en register is set, causes the port arbiter to switch immediately to read.</td></tr>
<tr valign=top><td>AWURGENT_3</td><td class="center"> 8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Sideband signal to indicate a DDRC Port 3 write urgent transaction. When asserted, if DDRC.wr_port_urgent_en register is set, causes the port arbiter to switch immediately to write.</td></tr>
<tr valign=top><td>ARURGENTR_2</td><td class="center"> 7</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Sideband signal to indicate a DDRC Port 2 read red queue urgent transaction. When asserted, if DDRC.rd_port_urgent_en register is set, causes the port arbiter to switch immediately to read.</td></tr>
<tr valign=top><td>ARURGENTB_2</td><td class="center"> 6</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Sideband signal to indicate a DDRC Port 2 read blue queue urgent transaction. When asserted, if DDRC.rd_port_urgent_en register is set, causes the port arbiter to switch immediately to read.</td></tr>
<tr valign=top><td>AWURGENT_2</td><td class="center"> 5</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Sideband signal to indicate a DDRC Port 2 write urgent transaction. When asserted, if DDRC.wr_port_urgent_en register is set, causes the port arbiter to switch immediately to write.</td></tr>
<tr valign=top><td>ARURGENTR_1</td><td class="center"> 4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Sideband signal to indicate a DDRC Port 1 read red queue urgent transaction. When asserted, if DDRC.rd_port_urgent_en register is set, causes the port arbiter to switch immediately to read.</td></tr>
<tr valign=top><td>ARURGENTB_1</td><td class="center"> 3</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Sideband signal to indicate a DDRC Port 1 read blue queue urgent transaction. When asserted, if DDRC.rd_port_urgent_en register is set, causes the port arbiter to switch immediately to read.</td></tr>
<tr valign=top><td>AWURGENT_1</td><td class="center"> 2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Sideband signal to indicate a DDRC Port 1 write urgent transaction. When asserted, if DDRC.wr_port_urgent_en register is set, causes the port arbiter to switch immediately to write.</td></tr>
<tr valign=top><td>ARURGENT_0</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Sideband signal to indicate a DDRC Port 0 read queue urgent transaction. When asserted, if DDRC.rd_port_urgent_en register is set, causes the port arbiter to switch immediately to read.</td></tr>
<tr valign=top><td>AWURGENT_0</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Sideband signal to indicate a DDRC Port 0 write urgent transaction. When asserted, if DDRC.wr_port_urgent_en register is set, causes the port arbiter to switch immediately to write.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>