read -sv run_verilog_mid/adder_32b_11_76_61bc88eb8cf0af43d757cd9fca281d7d.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_11_76_61bc88eb8cf0af43d757cd9fca281d7d_yosys.v
