//DESIGN CODE
module decoder2to4(
    input a,b,
    output y0,y1,y2,y3
    );
and(y0,a,b);
and(y1,!a,b);
and(y2,a,!b);
and(y3,!a,!b);;    
endmodule



//TEST BENCH
module decoder2to4_tb;
reg a,b;
wire y0,y1,y2,y3;
decoder2to4 uut(.a(a),.b(b),.y0(y0),.y1(y1),.y2(y2),.y3(y3));
initial begin
a=0;b=0;#100;
a=0;b=1;#100;
a=1;b=0;#100;
a=1;b=1;#100;
end
endmodule