<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6707264 - Sequential burst mode activation circuit - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Sequential burst mode activation circuit"><meta name="DC.contributor" content="Yung-Lin Lin" scheme="inventor"><meta name="DC.contributor" content="Yu-Cheng Chang" scheme="inventor"><meta name="DC.contributor" content="Bingwei Yao" scheme="inventor"><meta name="DC.contributor" content="2Micro International Limited" scheme="assignee"><meta name="DC.date" content="2002-11-19" scheme="dateSubmitted"><meta name="DC.description" content="A sequential burst mode regulation system to deliver power to a plurality of loads. In the exemplary embodiments, the system of the present invention generates a plurality of phased pulse width modulated signals from a single pulse width modulated signal, where each of the phased signals regulates power to a respective load. Exemplary circuitry includes a PWM signal generator, and a phase delay array that receives a PWM signal and generates a plurality of phased PWM signals which are used to regulate power to respective loads. A frequency selector circuit can be provided that sets the frequency of the PWM signal using a fixed or variable frequency reference signal."><meta name="DC.date" content="2004-3-16" scheme="issued"><meta name="DC.relation" content="US:4464606" scheme="references"><meta name="DC.relation" content="US:4535399" scheme="references"><meta name="DC.relation" content="US:4541041" scheme="references"><meta name="DC.relation" content="US:4672528" scheme="references"><meta name="DC.relation" content="US:4727469" scheme="references"><meta name="DC.relation" content="US:4794506" scheme="references"><meta name="DC.relation" content="US:4814962" scheme="references"><meta name="DC.relation" content="US:4833584" scheme="references"><meta name="DC.relation" content="US:4855888" scheme="references"><meta name="DC.relation" content="US:4860189" scheme="references"><meta name="DC.relation" content="US:4864483" scheme="references"><meta name="DC.relation" content="US:4912622" scheme="references"><meta name="DC.relation" content="US:4935857" scheme="references"><meta name="DC.relation" content="US:4952849" scheme="references"><meta name="DC.relation" content="US:4953068" scheme="references"><meta name="DC.relation" content="US:4992919" scheme="references"><meta name="DC.relation" content="US:5017800" scheme="references"><meta name="DC.relation" content="US:5027263" scheme="references"><meta name="DC.relation" content="US:5027264" scheme="references"><meta name="DC.relation" content="US:5105127" scheme="references"><meta name="DC.relation" content="US:5113334" scheme="references"><meta name="DC.relation" content="US:5132888" scheme="references"><meta name="DC.relation" content="US:5132889" scheme="references"><meta name="DC.relation" content="US:5157592" scheme="references"><meta name="DC.relation" content="US:5198969" scheme="references"><meta name="DC.relation" content="US:5208740" scheme="references"><meta name="DC.relation" content="US:5231563" scheme="references"><meta name="DC.relation" content="US:5235501" scheme="references"><meta name="DC.relation" content="US:5268830" scheme="references"><meta name="DC.relation" content="US:5285372" scheme="references"><meta name="DC.relation" content="US:5291382" scheme="references"><meta name="DC.relation" content="US:5305191" scheme="references"><meta name="DC.relation" content="US:5363020" scheme="references"><meta name="DC.relation" content="US:5384516" scheme="references"><meta name="DC.relation" content="US:5394064" scheme="references"><meta name="DC.relation" content="US:5402329" scheme="references"><meta name="DC.relation" content="US:5412557" scheme="references"><meta name="DC.relation" content="US:5418703" scheme="references"><meta name="DC.relation" content="US:5420779" scheme="references"><meta name="DC.relation" content="US:5422546" scheme="references"><meta name="DC.relation" content="US:5430632" scheme="references"><meta name="DC.relation" content="US:5430641" scheme="references"><meta name="DC.relation" content="US:5448155" scheme="references"><meta name="DC.relation" content="US:5448467" scheme="references"><meta name="DC.relation" content="US:5481160" scheme="references"><meta name="DC.relation" content="US:5510974" scheme="references"><meta name="DC.relation" content="US:5514921" scheme="references"><meta name="DC.relation" content="US:5546300" scheme="references"><meta name="DC.relation" content="US:5559395" scheme="references"><meta name="DC.relation" content="US:5559688" scheme="references"><meta name="DC.relation" content="US:5583402" scheme="references"><meta name="DC.relation" content="US:5615093" scheme="references"><meta name="DC.relation" content="US:5619402" scheme="references"><meta name="DC.relation" content="US:5638260" scheme="references"><meta name="DC.relation" content="US:5646836" scheme="references"><meta name="DC.relation" content="US:5669238" scheme="references"><meta name="DC.relation" content="US:5684683" scheme="references"><meta name="DC.relation" content="US:5694007" scheme="references"><meta name="DC.relation" content="US:5712533" scheme="references"><meta name="DC.relation" content="US:5715155" scheme="references"><meta name="DC.relation" content="US:5719474" scheme="references"><meta name="DC.relation" content="US:5731652" scheme="references"><meta name="DC.relation" content="US:5736842" scheme="references"><meta name="DC.relation" content="US:5742495" scheme="references"><meta name="DC.relation" content="US:5742496" scheme="references"><meta name="DC.relation" content="US:5744915" scheme="references"><meta name="DC.relation" content="US:5748457" scheme="references"><meta name="DC.relation" content="US:5764494" scheme="references"><meta name="DC.relation" content="US:5774346" scheme="references"><meta name="DC.relation" content="US:5781418" scheme="references"><meta name="DC.relation" content="US:5781419" scheme="references"><meta name="DC.relation" content="US:5784266" scheme="references"><meta name="DC.relation" content="US:5796598" scheme="references"><meta name="DC.relation" content="US:5818172" scheme="references"><meta name="DC.relation" content="US:5834889" scheme="references"><meta name="DC.relation" content="US:5844378" scheme="references"><meta name="DC.relation" content="US:5844540" scheme="references"><meta name="DC.relation" content="US:5854617" scheme="references"><meta name="DC.relation" content="US:5856916" scheme="references"><meta name="DC.relation" content="US:5875103" scheme="references"><meta name="DC.relation" content="US:5880940" scheme="references"><meta name="DC.relation" content="US:5886477" scheme="references"><meta name="DC.relation" content="US:5886884" scheme="references"><meta name="DC.relation" content="US:5894412" scheme="references"><meta name="DC.relation" content="US:5900700" scheme="references"><meta name="DC.relation" content="US:5910709" scheme="references"><meta name="DC.relation" content="US:5917722" scheme="references"><meta name="DC.relation" content="US:5923129" scheme="references"><meta name="DC.relation" content="US:5930121" scheme="references"><meta name="DC.relation" content="US:5932976" scheme="references"><meta name="DC.relation" content="US:5939830" scheme="references"><meta name="DC.relation" content="US:5946200" scheme="references"><meta name="DC.relation" content="US:6011360" scheme="references"><meta name="DC.relation" content="US:6114814" scheme="references"><meta name="DC.relation" content="US:6259615" scheme="references"><meta name="DC.relation" content="US:6316881" scheme="references"><meta name="DC.relation" content="US:6469453" scheme="references"><meta name="citation_reference" content="&quot;A Comparative Study of a Class of Full Bridge Zero-Voltage-Switched PWM Converters&quot;, by W. Chen et al., 1995 IEEE, pp. 893-899."><meta name="citation_reference" content="&quot;A Frequency/PWM Controlled Converter with Two Independently Regulated Outputs&quot;, by R.A. Fisher et al., HFPC, May 1989, pp. 459-471."><meta name="citation_reference" content="&quot;A New and Improved Control Technique Greatly Simplifies the Design of ZVS Resonant Inverters and DC/DC Power Supplies&quot;, Mehmet K. Nalbant, 1995 IEEE, pp. 694-701."><meta name="citation_reference" content="&quot;An Introduction to the Principles and Features of Resonant Power Conversion&quot;, Steve Freeland, from Recent Developments in Resonant Power Conversions, Intertec Communications, Inc., 1998, pp. 20-43."><meta name="citation_reference" content="&quot;Feasible Characteristic Evaluations of Resonant Tank PWM Inverter-Linked DD-DC HIgh-Power Converters for Medical-Use High-Voltage Application&quot;, by H. Takano et al., 1995 IEEE, pp. 913-919."><meta name="citation_reference" content="&quot;Fixed-Frequency, Resonant-Switched Pulse Width Modulation with Phase-Shifted Control&quot;, by Bob Mammano and Jeff Putsch, Power Supply Design Seminar, Unitrode, 1991, pp. 5-1 to 5-7."><meta name="citation_reference" content="&quot;High Density Power-Hybrid Design of a Half-Bridge Multi-Resonant Converter&quot;, by Richard Farrington, et al., HFPC-Virginia Polytechnic Institute, May 1990, pp. 26-33."><meta name="citation_reference" content="&quot;Optimum ZVS Full-Bridge DC/DC Converter with PWM Phase-Shift Control; Analysis, Design Considerations, and Experimental Results&quot;, by Richard Red I et al., 1994 IEEE. pp. 159-165."><meta name="citation_reference" content="&quot;Resonant Mode Converter Topologies&quot;, by Bob Mammano, from Power Supply Design Seminar, Unitrode, 1991, pp. P3-1 to P3-12."><meta name="citation_reference" content="&quot;Small-Signal Analysis of the Zero-Voltage Switched Full-Bridge PWM Converter&quot;, V. Vlatkovic et al., HFPC-Virginia Polytechnic Institute, May 1990, pp. 262-272."><meta name="citation_reference" content="&quot;The New UC3879 Phase-Shifted PWM Controller Simplifies the Design of Zero Voltage Transition Full-Bridge Converters&quot;, by Laszlo Balogh, Unitrode, Application Note, 1995, pp. 1-8."><meta name="citation_reference" content="&quot;Zero-Voltage Switching Resonant Power Conversion&quot;, by Bill Andreyeak, from Power Supply Design Seminar, Unitrode, 1991, pp. A2-1 to A2-24; and A2-1A to A2-3A."><meta name="citation_reference" content="&quot;Zero-Voltage Switching Technique in DC/DC Converters&quot;, Kwang-Hwa Lie and Fred C. Lee, from Recent Developments in Resonant Power Conversion, Intertec Communications, Inc., 1988, pp. 211-223."><meta name="citation_reference" content="Phase Shifted, Zero Voltage Transition Design Considerations and the UC3875 PWM Controller, by Bill Andreyeak, Unitrode, Application Note, May 1997, pp. 1-14."><meta name="citation_reference" content="Switching Power Supply Design, Abraham I. Pressman, McGraw-Hill, 1991, pp. 93-104; 471-492."><meta name="citation_patent_number" content="US:6707264"><meta name="citation_patent_application_number" content="US:10/299,206"><link rel="canonical" href="http://www.google.com/patents/US6707264"/><meta property="og:url" content="http://www.google.com/patents/US6707264"/><meta name="title" content="Patent US6707264 - Sequential burst mode activation circuit"/><meta name="description" content="A sequential burst mode regulation system to deliver power to a plurality of loads. In the exemplary embodiments, the system of the present invention generates a plurality of phased pulse width modulated signals from a single pulse width modulated signal, where each of the phased signals regulates power to a respective load. Exemplary circuitry includes a PWM signal generator, and a phase delay array that receives a PWM signal and generates a plurality of phased PWM signals which are used to regulate power to respective loads. A frequency selector circuit can be provided that sets the frequency of the PWM signal using a fixed or variable frequency reference signal."/><meta property="og:title" content="Patent US6707264 - Sequential burst mode activation circuit"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("6ZntU_yoFMr-oQTK5YCACg"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("JPN"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("6ZntU_yoFMr-oQTK5YCACg"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("JPN"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6707264?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6707264"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=EIVlBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6707264&amp;usg=AFQjCNGhk5gSFEikfEYDeYit1ekvTV7TFQ" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6707264.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6707264.pdf"></a><a class="appbar-application-grant-link" data-label="Application" href="/patents/US20030071586"></a><a class="appbar-application-grant-link" data-selected="true" data-label="Grant" href="/patents/US6707264"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6707264" style="display:none"><span itemprop="description">A sequential burst mode regulation system to deliver power to a plurality of loads. In the exemplary embodiments, the system of the present invention generates a plurality of phased pulse width modulated signals from a single pulse width modulated signal, where each of the phased signals regulates power...</span><span itemprop="url">http://www.google.com/patents/US6707264?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6707264 - Sequential burst mode activation circuit</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6707264 - Sequential burst mode activation circuit" title="Patent US6707264 - Sequential burst mode activation circuit"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6707264 B2</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 10/299,206</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Mar 16, 2004</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Nov 19, 2002</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Jan 9, 2001</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/CN1223239C">CN1223239C</a>, </span><span class="patent-bibdata-value"><a href="/patents/CN1456027A">CN1456027A</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6501234">US6501234</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7477024">US7477024</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7847491">US7847491</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20020125863">US20020125863</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20030071586">US20030071586</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20040183469">US20040183469</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20090218954">US20090218954</a>, </span><span class="patent-bibdata-value"><a href="/patents/WO2002056643A1">WO2002056643A1</a>, </span><span class="patent-bibdata-value"><a href="/patents/WO2002056643A9">WO2002056643A9</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">10299206, </span><span class="patent-bibdata-value">299206, </span><span class="patent-bibdata-value">US 6707264 B2, </span><span class="patent-bibdata-value">US 6707264B2, </span><span class="patent-bibdata-value">US-B2-6707264, </span><span class="patent-bibdata-value">US6707264 B2, </span><span class="patent-bibdata-value">US6707264B2</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Yung-Lin+Lin%22">Yung-Lin Lin</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Yu-Cheng+Chang%22">Yu-Cheng Chang</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Bingwei+Yao%22">Bingwei Yao</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%222Micro+International+Limited%22">2Micro International Limited</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6707264.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6707264.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6707264.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (97),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (15),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (26),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (14),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (8)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=EIVlBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6707264&usg=AFQjCNEPhXSV9YS-ckJ7fw2xv1QrjOnj8w">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=EIVlBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6707264&usg=AFQjCNFjy3dLhzfopZ2lxKky69JwO29_yA">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=EIVlBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6707264B2%26KC%3DB2%26FT%3DD&usg=AFQjCNH0uv3z_ZJwyU6D_9npvrou2ylj9w">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT55242909" lang="EN" load-source="patent-office">Sequential burst mode activation circuit</invention-title></span><br><span class="patent-number">US 6707264 B2</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA50638179" lang="EN" load-source="patent-office"> <div class="abstract">A sequential burst mode regulation system to deliver power to a plurality of loads. In the exemplary embodiments, the system of the present invention generates a plurality of phased pulse width modulated signals from a single pulse width modulated signal, where each of the phased signals regulates power to a respective load. Exemplary circuitry includes a PWM signal generator, and a phase delay array that receives a PWM signal and generates a plurality of phased PWM signals which are used to regulate power to respective loads. A frequency selector circuit can be provided that sets the frequency of the PWM signal using a fixed or variable frequency reference signal.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(17)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6707264B2/US06707264-20040316-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6707264B2/US06707264-20040316-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6707264B2/US06707264-20040316-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6707264B2/US06707264-20040316-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6707264B2/US06707264-20040316-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6707264B2/US06707264-20040316-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6707264B2/US06707264-20040316-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6707264B2/US06707264-20040316-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6707264B2/US06707264-20040316-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6707264B2/US06707264-20040316-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6707264B2/US06707264-20040316-D00005.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6707264B2/US06707264-20040316-D00005.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6707264B2/US06707264-20040316-D00006.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6707264B2/US06707264-20040316-D00006.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6707264B2/US06707264-20040316-D00007.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6707264B2/US06707264-20040316-D00007.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6707264B2/US06707264-20040316-D00008.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6707264B2/US06707264-20040316-D00008.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6707264B2/US06707264-20040316-D00009.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6707264B2/US06707264-20040316-D00009.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6707264B2/US06707264-20040316-D00010.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6707264B2/US06707264-20040316-D00010.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6707264B2/US06707264-20040316-D00011.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6707264B2/US06707264-20040316-D00011.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6707264B2/US06707264-20040316-D00012.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6707264B2/US06707264-20040316-D00012.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6707264B2/US06707264-20040316-D00013.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6707264B2/US06707264-20040316-D00013.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6707264B2/US06707264-20040316-D00014.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6707264B2/US06707264-20040316-D00014.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6707264B2/US06707264-20040316-D00015.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6707264B2/US06707264-20040316-D00015.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6707264B2/US06707264-20040316-D00016.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6707264B2/US06707264-20040316-D00016.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(22)</span></span></div><div class="patent-text"><div mxw-id="PCLM8641505" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is: </claim-statement> <div class="claim"> <div num="1" id="US-6707264-B2-CLM-00001" class="claim">
      <div class="claim-text">1. A phased load regulation system comprising a phased delay array adapted to generate a plurality of phase-shifted burst mode signals, wherein each said phase shifted burst mode signal regulating power to a respective load.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" id="US-6707264-B2-CLM-00002" class="claim">
      <div class="claim-text">2. A phased load regulation system as claimed in <claim-ref idref="US-6707264-B2-CLM-00001">claim 1</claim-ref>, further comprising a modulator generating a PWM signal, said phased delay array receiving said PWM signal and wherein power delivered to each respective load determined by the pulse width of said PWM signal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" id="US-6707264-B2-CLM-00003" class="claim">
      <div class="claim-text">3. A phased load regulation system as claimed in <claim-ref idref="US-6707264-B2-CLM-00001">claim 1</claim-ref>, further comprising a frequency selector receiving a reference signal and generating a frequency selection signal based on said reference signal, wherein said phased delay array receiving said frequency selection signal and setting the frequency of said phase-shifted burst mode signals based on said frequency selection signal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" id="US-6707264-B2-CLM-00004" class="claim">
      <div class="claim-text">4. A phased load regulation system as claimed in <claim-ref idref="US-6707264-B2-CLM-00002">claim 2</claim-ref>, wherein said modulator further comprising a variable selector for setting the pulse width of said PWM signal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" id="US-6707264-B2-CLM-00005" class="claim">
      <div class="claim-text">5. A phased load regulation system as claimed in <claim-ref idref="US-6707264-B2-CLM-00001">claim 1</claim-ref>, wherein each said load comprises a CCFL.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" id="US-6707264-B2-CLM-00006" class="claim">
      <div class="claim-text">6. A phased load regulation system as claimed in <claim-ref idref="US-6707264-B2-CLM-00001">claim 1</claim-ref>, further comprising phase array driver circuits receiving said plurality of phase-shifted burst mode signals and generating at least one power regulating signal for each respective load.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" id="US-6707264-B2-CLM-00007" class="claim">
      <div class="claim-text">7. A Phased load regulation system as claimed in <claim-ref idref="US-6707264-B2-CLM-00006">claim 6</claim-ref>, further comprising a half bridge inverter circuit receiving said at least one power regulating signals and generating an AC signal based thereon to power said load.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" id="US-6707264-B2-CLM-00008" class="claim">
      <div class="claim-text">8. A phased load regulation system as claimed in <claim-ref idref="US-6707264-B2-CLM-00006">claim 6</claim-ref>, further comprising a full bridge inverter circuit receiving said at least one power regulating signals and generating an AC signal based thereon to power said load.</div>
    </div>
    </div> <div class="claim"> <div num="9" id="US-6707264-B2-CLM-00009" class="claim">
      <div class="claim-text">9. A computer system comprising an LCD panel, a plurality of cold cathode fluorescent lamps lighting said LCD panel, and a lamp driving system comprising a phased delay array adapted to generate a plurality of phase-shifted burst mode signals, wherein each said phase shifted burst mode signal regulating power to each of said plurality of said cold cathode fluorescent lamps.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" id="US-6707264-B2-CLM-00010" class="claim">
      <div class="claim-text">10. A computer system as claimed in claims <b>9</b>, further comprising a modulator generating a PWM signal, said phased delay array receiving said PWM signal and wherein power delivered to each respective cold cathode fluorescent lamp determined by the pulse width of said PWM signal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="11" id="US-6707264-B2-CLM-00011" class="claim">
      <div class="claim-text">11. A computer system as claimed in <claim-ref idref="US-6707264-B2-CLM-00009">claim 9</claim-ref>, further comprising a frequency selector receiving a reference signal and generating a frequency selection signal based on said reference signal, wherein said phased delay array receiving said frequency selection signal and setting the frequency of said phase-shifted burst mode signals based on said frequency selection signal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="12" id="US-6707264-B2-CLM-00012" class="claim">
      <div class="claim-text">12. A computer system as claimed in <claim-ref idref="US-6707264-B2-CLM-00010">claim 10</claim-ref>, wherein said modulator further comprising a variable selector for setting the pulse width of said PWM signal, thereby setting the brightness of each said cold cathode fluorescent lamp.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="13" id="US-6707264-B2-CLM-00013" class="claim">
      <div class="claim-text">13. A computer system as claimed in <claim-ref idref="US-6707264-B2-CLM-00009">claim 9</claim-ref>, further comprising phase array driver circuits receiving said plurality of phase-shifted burst mode signals and generating at least one power regulating signal for each respective load.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="14" id="US-6707264-B2-CLM-00014" class="claim">
      <div class="claim-text">14. A computer system as claimed in <claim-ref idref="US-6707264-B2-CLM-00013">claim 13</claim-ref>, further comprising a half bridge inverter circuit receiving said at least one power regulating signal and generating an AC signal based thereon to power said load.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="15" id="US-6707264-B2-CLM-00015" class="claim">
      <div class="claim-text">15. A computer system as claimed in <claim-ref idref="US-6707264-B2-CLM-00013">claim 13</claim-ref>, further comprising a frill bridge inverter circuit receiving said at least one power regulating signal and generating an AC signal based thereon to power said load.</div>
    </div>
    </div> <div class="claim"> <div num="16" id="US-6707264-B2-CLM-00016" class="claim">
      <div class="claim-text">16. An LCD panel comprising a plurality of cold cathode fluorescent lamps lighting said LCD panel, and a lamp driving system comprising a phased delay array adapted to generate a plurality of phase-shifted burst mode signals, wherein each said phase shifted burst mode signal regulating power to each of said plurality of said cold cathode fluorescent lamps.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="17" id="US-6707264-B2-CLM-00017" class="claim">
      <div class="claim-text">17. An LCD panel as claimed in <claim-ref idref="US-6707264-B2-CLM-00016">claim 16</claim-ref>, further comprising a modulator generating a PWM signal, said phased delay array receiving said PWM signal and wherein power delivered to each respective cold cathode fluorescent Lamp determined by the pulse width of said PWM signal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="18" id="US-6707264-B2-CLM-00018" class="claim">
      <div class="claim-text">18. An LCD panel as claimed in <claim-ref idref="US-6707264-B2-CLM-00016">claim 16</claim-ref>, further comprising a frequency selector receiving a reference signal and generating a frequency selection signal based on said reference signal, wherein said phased delay array receiving said frequency selection signal and setting the frequency of said phase-shifted burst mode signals based on said frequency selection signal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="19" id="US-6707264-B2-CLM-00019" class="claim">
      <div class="claim-text">19. An LCD panel as claimed in <claim-ref idref="US-6707264-B2-CLM-00017">claim 17</claim-ref>, wherein said modulator further comprising a variable selector for setting the pulse width of said PWM signal, thereby setting the brightness of each said cold cathode fluorescent lamp.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="20" id="US-6707264-B2-CLM-00020" class="claim">
      <div class="claim-text">20. An LCD panel as claimed in <claim-ref idref="US-6707264-B2-CLM-00016">claim 16</claim-ref>, further comprising phase array driver circuits receiving said plurality of phase-shifted burst mode signals and generating at least one power regulating signal for each respective load.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="21" id="US-6707264-B2-CLM-00021" class="claim">
      <div class="claim-text">21. An LCD panel as claimed in <claim-ref idref="US-6707264-B2-CLM-00020">claim 20</claim-ref>, further comprising a half bridge inverter circuit receiving at least one said power regulating signal and generating an AC signal based thereon to power said load.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="22" id="US-6707264-B2-CLM-00022" class="claim">
      <div class="claim-text">22. An LCD panel as claimed in <claim-ref idref="US-6707264-B2-CLM-00020">claim 20</claim-ref>, further comprising a full bridge inverter circuit receiving said at least one power regulating signal and generating an AC signal based thereon to power said load.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES54149225" lang="EN" load-source="patent-office" class="description">
    <p>This is a continuation of, and claims priority to, application Ser. No. 09/757,265, filed Jan. 9, 2000 now U.S. Pat. No 6,501,234, which is hereby incorporated by reference.</p>
    <heading>BACKGROUND OF THE INVENTION</heading> <p>1. Field of the Invention</p>
    <p>The present invention relates to a sequential burst mode activation circuit. More particularly, the present invention provides a circuit topology for improving the consistency of performance in the activation and intensity variation of multiple loads. The present invention has general utility wherever multiple loads are employed for intensity variation. Further, the present invention has specific utility where multiple fluorescent lamps, especially multiple cold cathode fluorescent lamps (CCFLs), are employed, for example, in television and computer screens, and in backlights for LCDs (Liquid Crystal Displays).</p>
    <p>2. Description of Related Art</p>
    <p>Various lighting and dimming circuits and techniques for lighting or dimming lamps or varying intensities of loads are known. One method of dimming a fluorescent lamp, especially as used in a backlight of a liquid crystal display (LCD), is known as a voltage controlled dimming system. The voltage controlled dimming system includes current control and current feedback control. According to the voltage control dimming system, dimming is performed by varying an input voltage to an inverter so as to adjust an output voltage from the inverter (i.e., an application voltage to the fluorescent tube). As the fluorescent tube emits light using discharging energy, when the application voltage to the fluorescent tube is too low, the discharging becomes unstable. For this reason, a large dimming range cannot be achieved by the voltage control dimming system, and the possible dimming ratio is only around 2:1, the dimming ratio being indicative of the dimming range of the lamp system.</p>
    <p>Another technique for dimming a fluorescent lamp is the “burst mode” dimming system in which an alternating signal that is supplying power to the lamp is cut with a notch of variable width so as to reduce the power applied to the lamp and thereby provide the desired dimming. The smaller the widths of AC power provided to the lamp, the lower the luminance at which the lamp operates. A common device for providing the ability to vary the width of the pulses are commercially-available pulse-width modulators (“PWM”).</p>
    <p>In burst mode dimming, dimming is performed by periodically flashing the light source with a varying time ratio between the light-on duration and light-out duration. Therefore, this system, as opposed to the aforementioned voltage controlled dimming method, offers a large dimming ratio, potentially greater than 100:1, thereby allowing for large variations in luminosity.</p>
    <p>U.S. Pat. No. 5,844,540 provides lighting/dimming circuitry for the back light control function in an LCD (Liquid Crystal Display). A “PWM dimmer driving circuit” modulates the magnitude of current to be supplied through an inverter to a fluorescent tube on the back surface of a liquid crystal panel. One goal of this circuitry is to prevent inconsistency of lighting, or occurrence of flicker, between the back light, or fluorescent tube, and the LCD; the other goal is to reduce sound noise. The PWM and inverter circuitry modulates the light source driving means so as to have the ability to periodically flash the light source with varying time ratios between the light on and light off durations, thereby creating different average intensities of light. The light-on duration is determined by a ‘pulse count circuit’ which provides an input for the PWM circuitry; this pulse count circuit counts the number of pulses of the LCD panel horizontal synchronizing signal, and provides for an on-duration that allows for the back light to synchronize it's lighting signal with that of the LCD. Further, the lighting/on-off frequency of the light source is a division of the horizontal driving frequency of the LCD panel's horizontal synchronizing signal, thereby allowing both LCD panel's display and the back light to be in phase with each other. This topology provides a “burst-mode” dimming system but only for a single fluorescent lamp. It further advocates synchronization of backlight lighting with that of the LCD in order to prevent inconsistency of lighting between the LCD and backlight. Note that fluorescent lamps, especially cold cathode fluorescent lamps, are high in impedance when initially powered up. If multiple CCFLs (cold cathode fluorescent lamps) were utilized, synchronization of all lamps with one light source would result in current ripples; these current ripples retard inverter performance and cause flicker. This is because, where multiple CCFLs are synchronized, a power supply needs to provide enough power to turn on all CCFLs concurrently. The instant power delivered from the power supply causes the supply voltage to drop due to its limited dynamic response. Therefore, the use of PWM signals, i.e. “burst-mode” dimming, is not, by itself, effective in providing a solution to flicker/noise in multiple lamp configurations.</p>
    <p>One technique used to compensate for flicker or noise in the burst-mode dimming of multiple CCFLs is to place a capacitor in series with the power supply to absorb power surges that cause the current ripples. A drawback of this technique is that, when the lamps turn off in each burst mode cycle, the power supply line, which has an intrinsic inductance, continues to carry current which charges the capacitor, yielding an increase in output voltage.</p>
    <p>Prior art teachings with the activation with multiple loads, where the loads are not fluorescent lamps, do not address the flicker or noise problem presented by the activation of multiple lamps.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>Accordingly, the present invention solves the drawbacks of the prior art by providing a sequential burst mode activation circuit for multiple loads by generating a phase shift between multiple burst-mode signals. The burst mode signals are used to regulate power delivered to loads, where each load is regulated by a separate phase-shifted burst signal such that at least two loads do not turn on synchronously. The circuit of the present invention overcomes prior art regulation circuits by eliminating instantaneous high current ripples and noise created by multiple loads turning on simultaneously.</p>
    <p>The present invention provides a sequential burst mode activation circuit comprising a variable power regulator, comprising a pulse modulator generating a pulse signal having a pulse width; a frequency selector generating a frequency selection signal; and a phase delay array receiving said pulse signal and said frequency selection signal, and generating a plurality of phased burst signals, wherein at least two of said phased burst signals have different start times</p>
    <p>In method form, the present invention provides a method for generating phase shifted burst mode signals, comprising the steps of generating a pulse signal having a pulse width, generating a frequency selection signal, generating a plurality of phased burst signals having a frequency of said frequency selection signal and pulse width of said pulse signal, and delaying at least one of the phased burst signals to have a different start time than at least one other of the phased burst signals.</p>
    <p>The present invention also provides a phased burst mode dimming system, comprising: a pulse width modulator generating a pulse width modulated signal; a variable selector for selecting the width of said pulse width modulated signal; and a phase delay array receiving said pulse modulated signal and said frequency selection signal, and generating a plurality of phased burst signals by generating a phase delay between at least two said pulse width modulated signals.</p>
    <p>In one exemplary embodiment, power is regulated to a plurality of loads using the plurality of phased burst signals. Additionally, a constant or variable phase delays is generated between each phased burst mode signal. In an exemplary system, the present invention provides a sequential burst mode dimming circuit for multiple lamps. In particular, the exemplary system provides a sequential burst mode dimming circuit for a plurality of cold cathode fluorescent lamps (CCFLs). Customer or software inputs vary the pulse width of a PWM signal, thereby determining the power to be delivered to the lamps. A reference signal is doubled to select the frequency of the PWM signal. This selected frequency determines the frequency at which lamps turn on and off. Using a counter and a clock, multiple phased burst signals are generated from the above burst signal for the plurality of CCFL's. Each phased burst signal is shifted by a constant phase shift such that at least two lamps receive burst signals that are out of phase. Therefore, sequential burst-mode activation of each lamp is generated. Finally, in the exemplary system, a plurality of phase array drivers, each of which uses feedback from a corresponding lamp in combination with a corresponding phased burst signal, delivers power to and regulates the intensities of a corresponding plurality of lamps.</p>
    <p>Another exemplary system of the present invention includes a frequency selector that generates a frequency selection signal for a backlight load which follows, as reference, a conventional screen updating frequency of a cathode ray tube (CRT) in a television set. In yet another exemplary system, a phase delay array generates a plurality of phased burst signals, such that no two phased burst signals have different start times. In an example of such an embodiment, a phase delay array generates a constant or variable phase delay so that each of the phased burst signals is delayed by such a phase delay from another of the phased burst signals.</p>
    <p>It will be appreciated by those skilled in the art that although the following Detailed Description will proceed with reference being made to exemplary systems and methods of use, the present invention is not intended to be limited to these exemplary systems and methods of use. Rather, the present invention is of broad scope and is intended to be limited as only set forth in the accompanying claims.</p>
    <p>Other features and advantages of the present invention will become apparent as the following Detailed Description proceeds, and upon reference to the Drawings, wherein like numerals depict like parts, and wherein:</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>FIG. 1 is a top-level block diagram of an exemplary sequential burst mode signal generation system of the present invention;</p>
    <p>FIG. 2 is a more detailed block diagram of the exemplary sequential burst mode signal generation system of the present invention;</p>
    <p>FIG. 3 is a signal representation of the pulse width modulator of the exemplary sequential burst mode signal generation system of the present invention;</p>
    <p>FIG. 4 is a signal representation of the phase delay array of the exemplary sequential burst mode signal generation system of the present invention;</p>
    <p>FIGS. <b>5</b>(<i>a</i>) and <b>5</b>(<i>b</i>) are charts of ‘select’ signal inputs to circuitry reflecting the resulting number of loads;</p>
    <p>FIG. 6 provides a summary of the signals discussed in FIG. <b>1</b> through FIG. 5;</p>
    <p>FIG. 7 is an exemplary IC implementation of the sequential burst mode generation system of the present invention;</p>
    <p>FIG. 8 is a top level diagram of phase array drivers of the present invention;</p>
    <p>FIG. 9 is a circuit example showing how a phase array driver generates a power regulating signal in the present invention;</p>
    <p>FIG. 9<i>a </i>is a signal diagram of the load current;</p>
    <p>FIG. 10 is a timing diagram showing how a phase array driver generates a power regulating signal in the present invention;</p>
    <p>FIG. 11 is a power regulating signal generated by an exemplary phase array driver of the present invention;</p>
    <p>FIG. 12 is an exemplary IC implementation of a phase array driver IC in the present invention;</p>
    <p>FIG. 13 is a circuit example showing how a phase array driver generates a voltage clamping signal in an exemplary IC of the present invention;</p>
    <p>FIGS. <b>14</b>(<i>a</i>) and <b>14</b>(<i>b</i>) provide circuit examples of half-bridge and full-bridge (H-bridge) topologies respectively;</p>
    <p>FIG. 15 provides a signal generation example showing the generation of cross switch signals in a full-bridge topology.</p>
    <heading>DETAILED DESCRIPTION OF THE EXEMPLARY EMBODIMENTS</heading> <p>The following description will reference a burst mode regulating circuit for a plurality of cold cathode fluorescent lamps (CCFLs). CCFLs are arranged, for example, in large panels for displays. Typically, large CCFL panels each utilize a minimum of 6 lamps, and the present invention will describe a burst mode activation circuit with 6 or more CCFls. Of course, the present invention is not to be limited by a minimum number of loads, nor is it to be limited to CCFLs or any particular type of loads.</p>
    <p>FIG. 1 is a top-level block diagram of an exemplary sequential burst mode signal generation system <b>10</b> of the present invention. As a general overview, the sequential burst mode signal generation system <b>10</b> operates to generate phase-shifted burst mode signals <b>50</b> and sends these burst mode signals to drivers <b>100</b> to provide time-delayed regulation of power to a plurality of loads <b>18</b>. “Burst mode”, as used herein and as is understood in the art, generally means regulation of power to a load using a PWM signal to modulate the power delivered to the load based on the pulse width of the PWM signal. System <b>10</b> generally includes modulator <b>12</b> generating a pulse modulated signal <b>36</b>, frequency selector <b>14</b> generating a frequency selection signal <b>40</b> for setting the frequency of the pulse modulated signal, and phase delay array <b>16</b> generating multiple phase-shifted burst signals <b>50</b>. Advantageously, by independently regulating a plurality of loads <b>18</b> with a plurality of phase-shifted burst signals <b>50</b>, thereby substituting the need for a single high power input with the adequacy of multiple low power inputs, the system <b>10</b> of the present invention resolves the aforementioned problems with conventional multiple load power regulation circuit.</p>
    <p>FIG. 2 is a more detailed block diagram of the system <b>10</b> of the present invention. Pulse modulator <b>12</b> generates a PWM (pulse width modulated) signal <b>36</b> having a pulse width L, whose duty cycle (i.e. pulse width) determines power delivered to a load <b>18</b>. The frequency selector <b>14</b> selects the frequency of the PWM signal <b>36</b>, based on an independent reference signal <b>38</b> of period, T. In an exemplary embodiment, for reasons that will become apparent below, frequency selector <b>14</b> comprises a multiplier to multiply the frequency of the reference signal <b>38</b> (of period, T) by a factor of k, and generate a multiple signal <b>40</b> (of period, T/k), where the multiple signal <b>40</b> is used to set the frequency of the PWM signal <b>36</b>. For example, where the system <b>10</b> is utilized to regulate multiple CCFLs, a synchronizing signal, or Vsync, may be used as the reference signal <b>38</b>. In an example where CCFLs are utilized in television, video, or LCD screens, Vsync <b>38</b> is an available video signal used to update the on-screen display. The use of Vsync may be desirable since if an arbitrary reference signal is selected independently of screen updating frequency then a “beat” may occur. A “beat” is understood by one skilled in the art to manifest itself in the following manner. A video display is transmitted across a television monitor by a cathode ray tube (CRT). The CRT, upon completing transmission of a display, returns to a starting position and proceeds to transmit the next display. The displays are refreshed at a frequency defined by Vsync. In the duration between the completion of one display transmission and the initiation of the next, no information is broadcast and the television screen is kept dark. If light is introduced in this duration, the transition of the CRT to its starting position may reveal visual lines superposing different displays. This is known in the art as ‘beat.’ If the frequency of burst mode regulation of lamps were not to follow Vsync frequency, light would be introduced during the aforementioned duration, thereby allowing for beats. Further, the screen updating frequency is multiplied because if a CCFL frequency is equal to and not a multiple of the screen updating frequency, the concurrent intensities of light may result in flicker. Thus, Vsync is a desired reference signal for the above exemplary applications.</p>
    <p>In the exemplary embodiment where the reference signal <b>38</b> is multiplied to generate the multiple signal <b>40</b>, it should be noted that when period T/k (k is the multiplier of signal <b>38</b>) of the multiple signal <b>40</b> is greater than L of signal <b>36</b>, that is, when period T of signal <b>38</b> is greater than k*L, each burst signal <b>50</b> will comprise distinct pulses. If the period T is equal to or less than k*L, then each burst signal <b>50</b> would be a high DC signal (i.e., each burst signal <b>50</b> would represent a full power setting). This is discussed further below. In the example in FIG. 2, frequency selector <b>14</b> doubles the frequency (i.e., k=2) of independent reference signal Vsync <b>38</b>, thereby generating a frequency selection signal <b>40</b> having period of T/2. Both signal <b>36</b> and <b>40</b> are input into phase delay array <b>16</b> to generate a plurality of phased burst signals <b>50</b>, as described below.</p>
    <p>Phase delay array <b>16</b> includes phase delay generator <b>52</b> to determine a phase delay value, D, between successive phased burst signals, <b>50</b> <sub>1</sub>, <b>50</b> <sub>2</sub>, . . . <b>50</b> <sub>n</sub>; load selection circuitry to determine the number of loads n; and circuitry <b>54</b> to generate multiple phase-delayed pulse width modulated signals <b>50</b> <sub>n</sub>. Each of these components is described in detail below.</p>
    <p>Referring briefly to FIGS. <b>5</b>(<i>a</i>) and <b>5</b>(<i>b</i>), depicted are charts of ‘select’ signal inputs to selection circuitry <b>58</b>. These inputs are used to quantify the number n of loads <b>18</b> coupled to circuit <b>10</b> of the present invention. Note that n also quantifies the number of phased burst signals <b>50</b>. In an exemplary embodiment, selection circuitry <b>58</b> operates as a state machine to generate an appropriate signal to the phase delay generator <b>52</b> based on the binary value of input “select” signals. FIG. <b>5</b>(<i>a</i>) illustrates “select” signal generation of an exemplary embodiment, where a minimum of 6 CCFLs are utilized. This table includes two inputs: Sel0 and Sel1, each generating a binary value indicative of the number of CCFLs. In this table, 6 CCFLs are represented by Sel0=0 and Sel1=0. Further CCFLs (added by increments of two) are defined in this table. The table of FIG. 5 (<i>b</i>) generalizes the above example of FIG. <b>5</b>(<i>a</i>) to include less than a minimum of 6 and more than a maximum of 12 CCFLs. Generally, more select signal inputs <b>58</b> allow for a greater number of loads <b>18</b> to be utilized, i.e. a larger n. In this example, an additional select input is provided: Sel2, permitting additional loads to be defined. For reasons that will become apparent below, in the example using CCFLs as loads, it is desirable to define an even number of lamps in the circuit. Of course, those skilled in the art will recognize that the tables of FIGS. <b>5</b>(<i>a</i>) and <b>5</b>(<i>b</i>) and the selection circuitry <b>58</b> could be adapted to define any number of loads.</p>
    <p>FIG. 3 provides a signal representation of the pulse width modulator <b>12</b>. Pulse width modulator <b>12</b> generates a pulse width modulated signal <b>36</b> whose pulse width, L, is set by variable selector <b>24</b>. Variable selector <b>24</b> is provided to permit variable power (i.e. dimming) to be delivered to the load by changing the pulse width, L, of the PWM signal. Variable selector <b>24</b> varies the value of a DC signal <b>30</b> proportional to a desired dim setting. In an exemplary embodiment, the variable selector <b>24</b> comprises a dim selector <b>26</b> and a polarity selector <b>28</b>. The dim selector <b>26</b> determines the desired dim setting by increasing or decreasing a DC signal <b>30</b>. The polarity selector <b>28</b> is discussed further below. Oscillator <b>22</b> generates a triangular waveform <b>34</b> of predetermined frequency as an input to the pulse width modulator <b>12</b>. The DC signal <b>30</b> is superimposed upon the triangular waveform <b>34</b>. In one exemplary embodiment, illustrated in FIG. 3, a section, defined by the intersections of the DC voltage <b>30</b> with each of the rise, <b>25</b> <i>a</i>, and fall, <b>25</b> <i>b</i>, of each triangular wave <b>34</b>, determines the leading and falling edges of each pulse, and thereby the pulse width, L, of a pulse width modulated signal <b>36</b>. In this embodiment, a higher value of DC signal <b>30</b> generates a smaller pulse width, L and a lower value of DC signal <b>30</b> generates a larger pulse width, L. In an alternative embodiment, a section defined by each falling edge, <b>25</b> <i>b</i>, and the next rising edge, <b>25</b> <i>c</i>, is used to generate the pulse width, L. In this alternative embodiment, a higher value of DC signal <b>30</b> generates a larger pulse width, L, and a lower value of DC signal <b>30</b> generates a smaller pulse width, L. The polarity selector <b>28</b> determines which section of the intersections of the DC signal <b>30</b> and triangular waveform <b>34</b> is used to generate the pulse width, L. Thereby, the pulse width modulator <b>12</b> generates a PWM signal <b>36</b> of pulse width, L, determined by the user selection <b>24</b>.</p>
    <p>FIG. 4 is a detailed block diagram and signal representation of phase delay array <b>16</b>. Phase delay array <b>16</b> determines a phase delay value, D, and generates phased burst signals <b>50</b>, as a function of L, T/2 and the number n. Phase delay array <b>16</b> receives as inputs a clock signal <b>15</b>, PWM signal <b>36</b> having pulse width L, select signal inputs <b>58</b>, and a reference signal <b>40</b> of doubled frequency, i.e., having a period of T/2. Preferably, the value of D is determined such that the phase shift between each phased burst signal <b>50</b> is constant, i.e. D is constant. Further, the phase delay D repeats itself between the last phased burst signal and the first, i.e., where there are n phased burst signals <b>50</b>, each pulse, p, of phased burst signal n, <b>50</b> <sub>n</sub>, is preferably leading by phase shift, D, from the next pulse, p+1, of phased burst signal <b>1</b>, <b>50</b> <sub>1</sub>. To accommodate this in the preferred embodiment, phase delay D equals (T/2)/n where T is the period of reference signal <b>38</b>, T/2 is the period of signal <b>40</b>, n is the number of phased burst signals <b>50</b>, and the frequency of each phased signal <b>50</b> is equal to the frequency of signal <b>40</b>. Those skilled in the art will recognize that, alternatively, the present invention may include variable phase delays such that the phase delay value is not constant but that some or all of the loads <b>18</b> still turn on at different times. Such alternative embodiments are included in the scope of the present invention.</p>
    <p>In an exemplary embodiment, circuitry <b>54</b> includes a counter <b>56</b> with a clock input <b>15</b> to generate n phased burst signals <b>50</b> given the aforementioned inputs. Specifically, a counter <b>56</b> may be implemented with a series of toggling flip-flops wherein a clock pulse at a time of t triggers the first pulse of a first phased burst signal <b>50</b> <sub>1</sub>, while a clock pulse at a time of t+D triggers the first pulse, p, of a second phased burst signal <b>50</b> <sub>2</sub>. Likewise, the clock pulse at a time of t+2D triggers the first pulse of a third phased burst signal <b>50</b> <sub>3 </sub>and a clock pulse at a time of t+(n−1)*D triggers the first pulse of an nth phased burst signal <b>50</b> <sub>n</sub>. Thereupon, the clock pulse at t+(n)*D, triggers the second pulse of the first phased burst signal <b>50</b> <sub>1</sub>. Since the period of each signal is T/2 where T is the period of the independent signal <b>38</b>, it follows that [(t+nD)−t] equals T/2. In other words, n*D equals T/2, or D equals (T/2)/n.</p>
    <p>Further, each phased burst signal <b>50</b> has pulse width, L. To accommodate this, the first pulse of an mth phased burst signal <b>50</b> <sub>m</sub>, where l m n, is generated by sampling the clock signals starting at clock signal, t+(m−1)D, for a duration dictated by variable pulse width L. Subsequent phased burst signals <b>50</b> follow the same paradigm. Therefore, the first pulse of the first phased burst signal <b>50</b> may be generated from clock pulses, t, t+1, t+2, . . . , t+(L−1), such that L clock pulses account compose the pulse width L of each phased burst signal pulse, p. As noted earlier, to generate distinct pulses for each phased burst signal <b>50</b>, L should be less than T/2. That is, if L is not less than T/2, each phased burst signal <b>50</b> will be a DC signal with no distinguishable pulses.</p>
    <p>FIG. 6 summarizes signals discussed in FIGS. 1-5 above for an exemplary embodiment. Signal <b>34</b> is the triangular waveform generated by the oscillator <b>22</b> (FIG. <b>3</b>). DC signal <b>30</b> is superimposed onto signal <b>34</b>, and shifted up or down, i.e., increased or decreased, to produce a desired dimming. The intersections of signal <b>34</b> with DC signal <b>30</b> determine the rising and falling edge of each pulse of the pulse width modulated signal <b>36</b>, thereby determining the pulse width, L, of each pulse of the pulse width modulated signal <b>36</b>. Signal <b>36</b> follows the frequency of signal <b>34</b>. The pulse width, L, of signal <b>36</b> is utilized to generate phased burst signals <b>50</b> (i.e., <b>50</b> <sub>1 </sub>to <b>50</b> <sub>n</sub>), while the frequency of signal <b>36</b> is not. The frequency of phased burst signals <b>50</b> is determined by an independent reference signal, Vsync <b>38</b>, of period T. Vsync <b>38</b> is doubled to generate signal <b>40</b> of period T/2, i.e., frequency 2/T. The phased burst signals <b>50</b> are timed by this frequency, 2/T. The number of phased burst signals <b>50</b> is determined by an input as to the number of loads to be utilized. In the example, six (6) loads are utilized. Therefore, six (6) phased burst signals <b>50</b> are displayed, where each phased burst signal, for e.g., <b>50</b> <sub>2</sub>, lags the previous phased burst signal, for e.g., <b>50</b> <sub>1 </sub>by (T/2)/6=T/12.</p>
    <p>FIG. 7 is an exemplary IC (integrated circuit) implementation <b>60</b> of the sequential burst mode signal generation system <b>10</b> of the present invention. The IC <b>60</b> comprises a PWM generator <b>12</b>, Vsync detector &amp; phase shift detector <b>13</b>, frequency multiplier <b>14</b>, and a phase delay array <b>16</b>. Components <b>12</b>, <b>14</b> and <b>16</b> are described above with reference to FIGS. 1-5. The exemplary IC <b>60</b> also includes a clock <b>15</b>, an oscillator <b>22</b> to generate the triangular waveform <b>34</b>, buffers <b>19</b> to amplify the current driving capacity of phased burst signals, and under voltage lockout protection circuitry <b>2</b>.</p>
    <p>The PWM generator <b>12</b> receives DIM, polarity, LCT, and a clock (100 KHz Generator) signal as inputs. The PWM generator <b>12</b> generates a PWM signal <b>36</b> as discussed above. Further, as described above, the pulse width of the PWM signal generated by generator <b>12</b> is selected using the DIM and polarity inputs. LCT of the exemplary IC <b>60</b> is the oscillator <b>22</b> input generating the aforementioned triangular waveform of predetermined frequency. The clock <b>15</b> is used to measure time increments such that the variable pulse width may be counted.</p>
    <p>The Vsync detector &amp; phase shift detector <b>13</b> receives as inputs, Vsync <b>38</b>, Sel1, Sel0, and a clock <b>15</b>. Vsync <b>38</b> is an independent reference signal as discussed above. The Vsync detector &amp; phase shift detector <b>13</b> detects the presence of an independent reference signal, Vsync <b>38</b>, and calculates a phase delay value, D, as described above. In the exemplary IC, if Vsync <b>38</b> is not detected, detector <b>13</b> utilizes the frequency of the oscillator <b>22</b> to generate a reference signal <b>38</b>. When detector <b>13</b> detects a Vsync signal <b>38</b>, the detector <b>13</b> abandons the oscillator frequency and adopts the Vsync frequency for signal <b>38</b>. Detector <b>13</b> outputs the phase delay value, D, as well the independent reference signal, <b>38</b>. Signal <b>38</b> along with a clock <b>15</b> is fed into a frequency doubler <b>14</b>, wherein the frequency of Vsync is doubled to generate the burst frequency.</p>
    <p>In the exemplary IC, the inputs of phase delay array <b>16</b> include PWM signal <b>36</b> from PWM generator <b>12</b>, a burst frequency value from frequency doubler <b>14</b> and a clock <b>15</b>. As described above, the phase delay array <b>16</b> utilizes a counter to generate multiple phase delayed burst signals, wherein each phased burst signal operates to regulate power to a load <b>18</b>. Each phased burst signal is driven through a buffer <b>19</b> to amplify its current driving capacity, and then through a respective phase array driver <b>100</b>. This is discussed further below.</p>
    <p>The protection circuitry <b>2</b> is used to sense the voltage level of a power source (Vcc). When Vcc, shown at pin <b>26</b> in FIG. 6, increases from low to high, the protection circuit <b>2</b> resets the entire IC such that the IC is functionally at an initial status. When Vcc goes low, the protection circuit <b>2</b> shuts down the IC to prevent possible damage to the IC.</p>
    <p>FIG. 8 shows a top-level diagram of exemplary phase array drivers <b>100</b>. In an exemplary configuration, each phase array driver, Driver 1, Driver 2, . . . , Driver n/2, receives two phased burst signals as inputs, and outputs power to two respective loads. The regulation of power to each load is independent of the regulation of power to the other loads. Therefore, alternative configurations allow for each phase array driver <b>100</b> to regulate any number of loads totaling more or less than as depicted in the figures. In an exemplary system, each phase array driver <b>100</b> receives two phased burst signals <b>50</b> which are 180° out of phase and generates two power regulating signals <b>51</b> which are 180° out of phase. Phase array drivers <b>100</b> translate each variable pulse width L into a duration for which a respective load stays on in each cycle. Therefore, the greater the pulse width of a phased burst signal, the greater the power delivered to the respective load during each cycle. Also each load turns on and off at the burst frequency defined by the respective phased burst signal <b>50</b>. Since driver <b>100</b> receives complementary signals in the exemplary system, the number of phased burst signals <b>50</b> is even for this embodiment.</p>
    <p>FIG. 9 provides an exemplary circuit <b>200</b> demonstrating the generation of a load current controlling signal, ICMP, in a phase array driver <b>100</b>. FIG. 10 is an accompanying timing diagram to FIG. <b>9</b>. FIGS. 9 &amp; 10 are considered together in the following discussion. Also, references are made to FIGS. 1-5.</p>
    <p>Circuit <b>200</b> comprises an error amplifier <b>120</b> generating the current controlling signal, ICMP, a sense resistor Rsense <b>138</b> coupled in series to a load <b>18</b>, a switch <b>134</b> for coupling circuit <b>200</b> to the phase delay array <b>16</b>, and a feedback capacitor CFB <b>139</b>. Additionally, an exemplary circuit <b>200</b> includes an RC low-pass filter <b>136</b> for filtering noise, and utilizes a transformer <b>160</b> to apply the current controlling signal, ICMP, to the load <b>18</b>. The above components are discussed further below.</p>
    <p>Generally circuit <b>200</b> receives a feedback signal, VIFB, and generates the current controlling signal, ICMP, during two modes of operation. The first mode is soft start and the second mode is burst mode. In soft start mode, the load <b>18</b> is powered up from an off state to an operationally on state during a warm up period, utilizing an external soft start controller (not shown). The soft start controller is discussed further below. In burst mode, the duty cycle of the aforementioned phased burst signal <b>50</b> (PWM) is utilized to regulate load current, IL, during the operationally on state of the load <b>18</b>. That is, in an exemplary embodiment, IL will be proportional to [L/(T/K)]*ILmax, where L is the pulse width of signal <b>50</b>, T/k is the period of signal <b>50</b>, and ILmax is the load current when the load is fully powered on. In this manner, a load <b>18</b> is dimmed during burst mode. This is discussed further below. Note that soft start mode sequentially precedes burst mode. The current controlling signal, ICMP, regulates load current, IL, during burst mode, but not during soft start. During soft start, ICMP is monitored to determine when to toggle modes from soft start to burst mode. This is explained further below.</p>
    <p>In both modes, the error amplifier <b>120</b> compares the feedback signal, VIFB, with a reference signal, ADJ, and generates the controlling signal, ICMP. In an exemplary embodiment, error amplifier <b>120</b> is a negative feedback operational amplifier. ADJ is a predetermined constant reference voltage representing the operational current of the load <b>18</b>. This is discussed further below. ICMP varies to increase or decrease VIFB to equal ADJ. That is, if VIFB is less than ADJ, then the error amplifier <b>120</b> increases ICMP. Conversely, if VIFB is greater than ADJ, then the error amplifier <b>120</b> decreases ICMP. If VIFB=ADJ, ICMP is a constant to maintain VIFB at ADJ. The operations of exemplary circuit <b>200</b> during soft start mode and during burst mode are discussed in that order and in greater detail below.</p>
    <p>As stated above, in soft start mode, the load <b>18</b> is powered up from an off state to an operationally on state. Circuit <b>200</b> generates the controlling signal, ICMP, based on the load current, IL, but not based on the respective phased burst signal, PWM <b>50</b>. That is, during soft start, circuit <b>200</b> is decoupled from phase delay array <b>16</b> by switch <b>134</b>. This is discussed further below. The following discussion proceeds with reference to ILrms and ILrms (spec). ILrms refers to the root mean square of the load current, IL at any given moment. ILrms (spec), as used herein, is the manufacturer's load specifications when the load <b>18</b> is operating at full power.</p>
    <p>In soft start mode, the feedback signal, VIFB is a function of load current IL. IL is generally a sinusoidal waveform. Following Ohm's Law, VIFB is proportional to Rsense*IL. VIFB approximately equals 0.45*Rsense*ILrms and is derived as follows. <maths> <math> <mrow> <mrow> <mrow> <mrow> <mrow> <mi>I</mi> <mo></mo> <mstyle> <mtext> </mtext> </mstyle> <mo></mo> <mi>L</mi> <mo></mo> <mstyle> <mtext> </mtext> </mstyle> <mo></mo> <mi>r</mi> <mo></mo> <mstyle> <mtext> </mtext> </mstyle> <mo></mo> <mi>m</mi> <mo></mo> <mstyle> <mtext> </mtext> </mstyle> <mo></mo> <mi>s</mi> </mrow> <mo>=</mo> <mrow> <msqrt> <mrow> <mo>[</mo> <mrow> <msubsup> <mo>∫</mo> <mn>1</mn> <mrow> <mn>1</mn> <mo>+</mo> <mrow> <mi>T</mi> <mo></mo> <mstyle> <mtext> </mtext> </mstyle> <mo></mo> <mi>L</mi> </mrow> </mrow> </msubsup> <mo></mo> <msup> <mrow> <mo>(</mo> <mrow> <mi>ILpeak</mi> <mo>*</mo> <mrow> <mi>Sin</mi> <mo></mo> <mrow> <mo>(</mo> <mi>t</mi> <mo>)</mo> </mrow> </mrow> </mrow> <mo>)</mo> </mrow> <mn>2</mn> </msup> </mrow> </mrow> </msqrt> <mo></mo> <mrow> <mo></mo> <mi>t</mi> </mrow> </mrow> </mrow> <mo>]</mo> </mrow> <mo>/</mo> <msub> <mi>T</mi> <mi>L</mi> </msub> </mrow> <mo>=</mo> <mrow> <mi>ILpeak</mi> <mo>/</mo> <msqrt> <mn>2</mn> </msqrt> </mrow> </mrow> </math> <div class="patent-image small-patent-image"> <a href="//patentimages.storage.googleapis.com/US6707264B2/US06707264-20040316-M00001.png"> <img id="EMI-M00001" file="US06707264-20040316-M00001.TIF" img-content="math" img-format="tif" alt="Figure US06707264-20040316-M00001" src="//patentimages.storage.googleapis.com/US6707264B2/US06707264-20040316-M00001.png" class="patent-full-image"> </a> </div> <attachments> <attachment idref="MATHEMATICA-00001" attachment-type="nb" file="US06707264-20040316-M00001.NB"> </attachment> </attachments> </maths> </p>
    <p>where T<sub>L </sub>is the period of the sinusoid, t<sub>1 </sub>and t+T<sub>L </sub>respectively define the start and end points of one period of the sinusoid, and ILpeak is the peak load current. Diodes <b>137</b> filter out the negative portions of IL, thereby generating a waveform, IL(+), an example of which is illustrated by signal <b>400</b> in FIG. 9<i>a</i>, which depicts the half-rectified current waveform delivered to the load. With the phased burst signal, PWM <b>50</b>, decoupled from circuit <b>200</b>, VIFB is effectively the voltage across Rsense. That is, <maths> <math> <mrow> <mtable> <mtr> <mtd> <mrow> <mrow> <mi>V</mi> <mo></mo> <mstyle> <mtext> </mtext> </mstyle> <mo></mo> <mi>I</mi> <mo></mo> <mstyle> <mtext> </mtext> </mstyle> <mo></mo> <mi>F</mi> <mo></mo> <mstyle> <mtext> </mtext> </mstyle> <mo></mo> <mi>B</mi> </mrow> <mo>=</mo> <mrow> <mrow> <mo>[</mo> <mrow> <msubsup> <mo>∫</mo> <mn>1</mn> <mrow> <mn>1</mn> <mo>+</mo> <mrow> <mi>T</mi> <mo></mo> <mstyle> <mtext> </mtext> </mstyle> <mo></mo> <mi>L</mi> </mrow> </mrow> </msubsup> <mo></mo> <mrow> <mi>Rsense</mi> <mo>*</mo> <mrow> <mi>IL</mi> <mo></mo> <mrow> <mo>(</mo> <mo>+</mo> <mo>)</mo> </mrow> </mrow> <mo></mo> <mrow> <mo></mo> <mi>t</mi> </mrow> </mrow> </mrow> <mo>]</mo> </mrow> <mo>/</mo> <msub> <mi>T</mi> <mi>L</mi> </msub> </mrow> </mrow> </mtd> </mtr> <mtr> <mtd> <mrow> <mo>=</mo> <mrow> <mrow> <mo>(</mo> <mrow> <mi>lLpeak</mi> <mo>*</mo> <mi>Rsense</mi> </mrow> <mo>)</mo> </mrow> <mo>/</mo> <mi>π</mi> </mrow> </mrow> </mtd> </mtr> </mtable> <mo></mo> </mrow> </math> <div class="patent-image small-patent-image"> <a href="//patentimages.storage.googleapis.com/US6707264B2/US06707264-20040316-M00002.png"> <img id="EMI-M00002" file="US06707264-20040316-M00002.TIF" img-content="math" img-format="tif" alt="Figure US06707264-20040316-M00002" src="//patentimages.storage.googleapis.com/US6707264B2/US06707264-20040316-M00002.png" class="patent-full-image"> </a> </div> <attachments> <attachment idref="MATHEMATICA-00002" attachment-type="nb" file="US06707264-20040316-M00002.NB"> </attachment> </attachments> </maths> </p>
    <p>Since ILrms=ILpeak/{square root over (2)},</p>
    <p>
      <maths> <formula-text> <i>VIFB</i>=({square root over (2)}/π)*<i>ILrms*Rsense≈</i>0.45*<i>ILrms*Rsense </i> </formula-text> </maths> </p>
    <p>The present invention is not to be limited by this method of determining feedback, VIFB. In the exemplary embodiment, in both soft start and burst modes, the constant reference voltage, ADJ, equals 0.45*ILrms(spec)*Rsense, where ILrms(spec) is generally a constant defined by the load's operational specifications as described above. Therefore, when the load <b>18</b> is at full power, i.e., on, as per operational specifications, VIFB will equal ADJ. Since the load <b>18</b> is turned on from an off state, at the initiation of soft start mode, IL is effectively zero. Consequently, VIFB is effectively zero, i.e. less than ADJ. Therefore, ICMP is high. As IL is increased by the soft start controller (not shown), VIFB increases, thereby reducing the difference between VIFB and ADJ. Consequently, ICMP decreases. When VIFB=ADJ, the load <b>18</b> is operationally on as described above, and ICMP carries the energy to regulate the load <b>18</b> at its operational current. Therefore, the warm up stage defined by the soft start mode concludes when the energy provided by the soft start controller (not shown) has increased to match that provided by ICMP. At this time, the soft start controller (not shown) ceases control, and ICMP regulates load current. Burst mode begins.</p>
    <p>In burst mode, circuit <b>200</b> generates the controlling signal, ICMP, based on both the load current, IL, and PWM signal <b>50</b>. Therefore, VIFB no longer adheres solely to the equation, VIFB=(0.45)*Rsense*ILrms. Instead, the above equation is supplemented by a factor determined by the presence of PWM signal <b>50</b>. Consequently, in burst mode, ICMP follows the PWM signal <b>50</b> and drives the load <b>18</b>. This is described further below.</p>
    <p>Switch <b>134</b> couples circuit <b>200</b> to phase delay array <b>16</b> during burst mode. In an exemplary system, switch <b>134</b> is a PNP transistor <b>134</b> with a reference power source, REF, at its source (or emitter) and the respective phased burst mode signal (PWM) <b>50</b> at its gate (or base). The reference power of REF may be derived via a voltage divider circuit (not shown) dividing, for example, an exemplary IC source voltage, VCC (not shown). When triggered by PWM <b>50</b>, switch <b>134</b> couples its drain (or collector) to the REF at its source, transmitting a signal, PWM_<b>52</b>, to circuit <b>200</b>. In the preferred embodiment, the switch <b>134</b> is triggered by a low signal at its gate, and therefore, PWM_<b>52</b> is complimentary to PWM <b>50</b>. When PWM <b>50</b> is high, transistor <b>134</b> is off, and PWM_<b>52</b> is isolated from PNP <b>134</b>; that is, no burst mode information is transmitted to circuit <b>200</b>, and VIFB follows the equation, 0.45*ILrms*Rsense, in an exemplary embodiment. When PWM <b>50</b> is low, transistor <b>134</b> is on, and PWM_<b>52</b> is high. Rlimit <b>135</b> translates PWM_<b>52</b> current into voltage. This voltage is added to VIFB. Rlimit is chosen such that the voltage added into VIFB effects ICMP to vary load current from an operationally on state to an off state. This is discussed further below.</p>
    <p>The PWM signal <b>50</b> is introduced and PWM_<b>52</b> generated as described above. When PWM <b>50</b> goes low, PWM_<b>52</b> goes high, and therefore, VIFB exceeds ADJ. To decrease VIFB and match VIFB to ADJ, ICMP goes low. Since ICMP drives the load <b>18</b>, the load <b>18</b> effectively turns off. One skilled in the art will recognize that the load <b>18</b> being off does not require current or voltage to the load <b>18</b> to be zero; current or voltage may continue to charge the load <b>18</b> minimally when it is off. Then, when PWM <b>50</b> goes high, PWM_<b>52</b> is decoupled from the reference voltage, REF. VIFB returns to the equation VIFB=0.45*ILrms*Rsense in the exemplary embodiment. Since the load is effectively off, ILrms approximates zero. ICMP goes high to build VIFB to approximate ADJ. Consequently, load current, IL, goes high, and the load <b>18</b> turns on. The result, as seen from FIG. 10, is that load current, IL, follows the respective phased burst signal, PWM <b>50</b>. However, that load current IL also lags the respective burst signal, PWM <b>50</b>.</p>
    <p>FIG. 11 displays oscilloscope signal readouts of PWM_<b>52</b>, ICMP and load current IL during burst mode operation of an exemplary system of the present invention. PWM_<b>52</b> is timed with the respective phased burst signal, PWM <b>50</b>; that is, no significant delay exists between high-to-low or low-to-high transitions of PWM <b>50</b> and the respective low-to-high or high-to-low transitions of PWM_<b>52</b>. Because the error amplifier <b>120</b> has finite charge and discharge current, it takes time to charge or discharge CFB <b>139</b> when VIFB goes higher or lower than ADJ, respectively. Consequently, as seen in FIG. 11, ICMP lags PWM_<b>52</b>. Since ICMP drives the load <b>18</b> during burst mode operation, load current, IL, likewise lags PWM_<b>52</b>.</p>
    <p>FIG. 12 provides an exemplary IC implementation <b>300</b> of a phase array driver <b>100</b>. IC <b>300</b> comprises a break-before-make circuit <b>130</b> with a half-bridge switching topology. This is discussed further below. In alternative IC implementations, switching topologies such as “full bridge,” “forward,” or “push-pull,” can be used without departing from the scope of the present invention. Continuing references to FIG. 9 are included to explain some operational aspects of IC <b>300</b>. Exemplary IC <b>300</b> receives two phased burst signals (PWM signals) <b>50</b> which are 180 degrees out of phase with each other. Exemplary IC <b>300</b> utilizes these phased burst signals <b>50</b> to drive two respective loads whose signals are 180 degrees out of phase with each other. Thus, those skilled in the art will recognize duplication of certain components (e.g., selectors <b>122</b>, <b>124</b> and <b>126</b>) to drive two individual loads. Of course, IC <b>300</b> is only an example, and may be readily configured to drive three or more loads (or a single load). At the outset, description will be made to selectors <b>122</b>, <b>124</b> and <b>126</b> which may be constructed from generic comparator circuitry and/or custom circuitry to accomplish the signal detection, as set forth below.</p>
    <p>Exemplary IC <b>300</b> comprises an error amplifier <b>121</b> for voltage sensing, an error amplifier <b>120</b> for current sensing, a current or voltage feedback selector <b>122</b>, a burst mode or soft start selector <b>124</b>, and a minimum voltage selector <b>126</b>. Selectors <b>122</b>, <b>124</b>, and <b>126</b> may be of the same structure, comprising 1 comparator and 2 transmission gates, and may be implemented with multiplexers.</p>
    <p>As described above, each error amplifier <b>120</b> generates a current controlling signal, ICMP (shown at pin <b>4</b> in the exemplary IC <b>300</b>) by comparing ADJ with feedback, VIFB (shown at pin <b>3</b> in the exemplary IC <b>300</b>), determined by load current, IL, in soft start mode, and by both IL and phased burst signal, PWM <b>50</b>, in burst mode.</p>
    <p>Likewise, FIG. 13 provides an exemplary circuit <b>350</b> showing an error amplifier <b>121</b> for generating a voltage controlling signal, VCMP (at pin <b>5</b> in the exemplary IC), by comparing a reference voltage (e.g., 2V) with a voltage feedback signal, VFB (at pin <b>6</b> in the exemplary IC <b>300</b>) determined by load voltage. In an exemplary embodiment, when the load is initially powered on, power delivered to the load by the soft start controller (at input <b>132</b>), heretofore referred to as SST, is low. That is, the load voltage, V<sub>X</sub>, on the secondary side of transformer <b>160</b> is low. Consequently, VFB is low. Since the difference between VFB and the reference signal (e.g., 2V) is greater than the threshold of comparison, error amplifier <b>121</b> generates a high VCMP signal. The relationship between VFB and load voltage is discussed further below. As SST increases, VFB increases and approaches the reference voltage (e.g., 2V), and VCMP decreases. When VFB matches the reference voltage (e.g., 2V), VCMP is chosen instead of SST to drive load voltage, effectively clamping the load voltage at a predetermined value such that VFB matches the reference voltage (e.g., 2V). Circuitry <b>360</b> illustrates the relationship between VFB, and the actual load voltage, V<sub>X</sub>, provided at the secondary side of the transformer, in the exemplary circuit <b>350</b>:</p>
    <p>
      <maths> <formula-text> <i>VFB=V</i> <sub>X</sub> <i>*C</i>1/(<i>C</i>1<i>+C</i>2) </formula-text> </maths> </p>
    <p>Therefore, C1 and C2 are chosen such that VFB, the voltage feedback signal, reflects a desired factor of load voltage, V<sub>X</sub>. For example, if C2=1000*C1, then, VFB=V<sub>X</sub>/1000, that is, VFB is a representation of load voltage which is {fraction (1/1000)}<sup>th </sup>of load voltage, V<sub>X</sub>. In this example, if the reference voltage is 2 Volts, then, the load voltage is clamped at 2000 Volts. Further, analogous to half-wave rectifier diodes <b>137</b> of FIG. 9, diodes <b>365</b> generate a half wave rectified voltage signal. Ry and Cy are peak voltage detectors to detect the peak voltage of the rectified waveform.</p>
    <p>The current or voltage feedback selector <b>122</b> (I_or_V Feedback), selects either the voltage controlling signal, VCMP, or current controlling signal, ICMP, as the signal to drive the load during burst mode operation. In an exemplary IC <b>300</b>, selector <b>122</b> chooses VCMP if load voltage exceeds the aforementioned predetermined value while load current is less than the operational current (i.e., VIFB&lt;ADJ). Otherwise, selector <b>122</b> selects ICMP. Selector <b>122</b> may utilize alternative comparisons to determine the selection of a controlling signal, for example, selector <b>122</b> could be configured to compare ADJ and VIFB to determine if the load has reached operational or predetermined full power. The following discussion proceeds with reference to a controlling signal, CMP, which may either be ICMP or VCMP as described above.</p>
    <p>In the exemplary IC <b>300</b>, selector <b>122</b> is coupled to the burst mode or soft start selector <b>124</b> (CMP_OR_SST). Selector <b>124</b> of the exemplary IC <b>300</b> determines which of the aforementioned two modes of operation apply, i.e., soft start or burst mode, and toggles from soft start to burst mode when appropriate, as follows. Selector <b>124</b> compares CMP and SST (the load power controlling energy generated by the soft start controller) to determine which mode applies and to generate a signal, CMPR, which is either the soft start signal, SST, in soft start mode, or the controlling signal, CMP, in burst mode. Since, as described above, burst mode is triggered once the load <b>18</b> has reached an operationally on state, CMPR is SST prior to SST equaling CMP, and CMPR is CMP once SST equals or exceeds CMP. The soft start controller which provides for the soft start signal (SST) is implemented, for example, by using a capacitor (not shown) externally coupled to pin <b>13</b>, <b>132</b>, whose charging rate determines the rate at which the load is powered up. In this example, SST voltage equals Is/(C*T) where I<sub>s </sub>is the current supplied by power source <b>133</b> and C is the capacitance of the external capacitor (not shown). The capacitance of the external capacitor (not shown) may be varied to vary the rate at which load current, IL, is increased during soft start mode. Although soft start mode ends and burst mode begins when CMP matches SST, and CMP regulates power to the load during burst mode, SST continues to increase to VCC.</p>
    <p>Selector <b>124</b> is coupled to a minimum voltage selector, CMPR_or_MIN <b>126</b>, in the exemplary IC <b>300</b>. The output of selector is herein referred to as RESCOMP. Selector <b>126</b> ensures that a predetermined minimum power is delivered to the load, even when the load is in an “off” state. That is, when power delivered to the load is less than a predetermined minimum value, RESCOMP is a minimum voltage, for example, 740 mV. If the load voltage is above the predetermined minimum voltage, then RESCOMP is CMPR (i.e., either CMP or SST as described above).</p>
    <p>Consequently, in burst mode, whenever PWM <b>50</b> goes low and the load turns off as described above, a predetermined minimum voltage is maintained across the load. The desirability of maintaining a minimum voltage across the load is explained below with reference to a CCFL (Cold Cathode Fluorescent Lamp) as an exemplary load.</p>
    <p>A CCFL is of high impedance when off. Thus, a large voltage is needed to initially induce current through the lamp, that is, to turn on the lamp. In the exemplary IC <b>300</b>, a large voltage is applied to the CCFL, by the secondary side of transformer <b>160</b>, to turn on the lamp. Once current has been induced through the lamp, the impedance is decreased, and consequently, voltage may be decreased to operational levels. The predetermined minimum power is maintained across the load thereafter to avoid having to repeat the application of a large voltage to turn on the lamp.</p>
    <p>When a predetermined minimum voltage is selected by selector <b>126</b>, ramp <b>128</b> functions as a pulse width modulator (PWM) and generates a PWM signal with pulse width determinative of power to the load. The functionality of ramp <b>128</b> is analogous to that of pulse width modulator <b>12</b> discussed in relation to FIG. <b>3</b>. With reference to this analogy, the DC voltage utilized by the ramp <b>128</b> for the generation of the PWM signal is the predetermined minimum voltage. The predetermined minimum voltage, in intersection with the triangular signal <b>34</b> discussed in relation with FIG. 3, generates a PWM pulse width that is minimally adequate to maintain a signal. Effectively, ramp <b>128</b> utilizes the predetermined minimum voltage supplied by selector <b>126</b>, to leave the load minimally powered on when the load is off, during each burst cycle. Where the load voltage is in excess of the predetermined minimum, the power signal determined by aforementioned burst signal PWM <b>50</b> is utilized.</p>
    <p>Break-before-make circuit <b>130</b> utilizes the appropriate signals described above to turn a transformer <b>160</b> on and off. Note that, alternatively, any suitable switch may be used for this purpose. The exemplary IC <b>300</b> includes two switches used in a half-bridge topology, i.e., as a general-purpose DC/AC converter, the outputs of the break-before-make circuit <b>130</b>, NDRI and PDRI, turn on or off an NMOSFET and PMOSFET respectively, thereby switching a transformer <b>160</b> to ground or to VCC (power supply) respectively. Significantly, the break-before-make circuit ensures that the NMOSFET and PMOSFET each turn on exclusively as to the other. That is, the NMOSFET and PMOSFET generate a pair of non-overlapped signals. In an alternative embodiment, four switches are used in a full bridge (H-bridge) topology to switch the transformer <b>160</b> to ground or to VCC. The switches convert the DC rail voltage (VCC) to an AC signal which is supplied to the primary side of the transformer, as is well known to those skilled in the art.</p>
    <p>FIGS. <b>14</b>(<i>a</i>) and <b>14</b>(<i>b</i>) are circuit examples of conventional DC/AC converter topologies using half bridge and full bridge switching schemes, respectively. The half bridge topology exemplified by FIG. <b>14</b>(<i>a</i>) is provided in the exemplary IC <b>300</b> and described above. An alternative embodiment utilizes a full bridge (H-bridge) topology exemplified by FIG. <b>14</b>(<i>b</i>). The full bridge topology typically utilizes two NMOSFET and PMOSFET pairs generating two pairs of non-overlapped signals. This is described below with reference to FIG. <b>15</b>. The transformer <b>160</b> is turned on or off by alternating the conduction of pairs of crossed switches, A and D (AD), and B and D (BD), respectively. The break-before-make circuit <b>130</b> ensures that AD and BC are not on at the same.</p>
    <p>FIG. 15 provides a signal generation example showing the generation of crossed switch signals (i.e., AD and BC signals) in a full-bridge topology of an exemplary embodiment of the present invention. As discussed in reference to FIG. 3, oscillator <b>22</b> generates the triangular signal <b>34</b>. Signal <b>34</b> is inverted to generate signal <b>34</b>′. RESCOMP is the output of selector <b>126</b>. That is, RESCOMP is one of ICMP, VCMP, SST, or MIN (e.g., 740 mV). Therefore, RESCOMP is variable. A reference signal, CLK, is utilized to independently toggle switches A and B. In an exemplary embodiment, CLK has a 50% duty cycle and follows signal <b>34</b>. A second reference signal, PS_CLK, is utilized to independently toggle switches C and D. In the exemplary embodiment, PS_CLK is a CLK signal phased by an adjustable delay, D<sub>clk</sub>. RESCOMP determines D<sub>clk</sub>. This is discussed as follows. The positive and negative edge of each pulse of PS_CLK are generated by the respective intersection of the rise of signal <b>34</b> and RESCOMP and the respective intersection of rise of signal <b>34</b>′ and RESCOMP. Therefore, when RESCOMP increases, as, for example, when the respective phased burst signal <b>50</b> goes high during burst mode, the phase delay, D<sub>clk</sub>, between CLK and PS_CLK increases. The on times of switching pairs, AD and BC, are determined by the overlaps of CLK and PS_CLK. Therefore, when D<sub>clk </sub>increases, the on times of AD and BC increase, thereby causing more power to be delivered to the respective load. Note, however, that the present invention is not limited by any particular driver architecture, and therefore, not limited to half-bridge or full-bridge topologies.</p>
    <p>Returning to IC <b>300</b> of FIG. 12, in the exemplary embodiment, where voltage supplied to the transformer <b>160</b> exceeds the source voltage to the IC <b>300</b>, the break-before-make circuit <b>130</b> utilizes “High Voltage Level Shifting”. “High voltage level shifting” is explained by the following example. VCC is 5 volts. That is, PMOSFET gate control signal levels vary from ground (0 volts) to VCC (5 volts). If 15 volts are fed into the transformer <b>160</b>, the break-before-make circuit <b>130</b> provides a DC voltage shift of 10 volts to the PDRI output, thereby allowing for the PMOSFET gate control signal to reach 15 volts (10 volts via DC high voltage level shifting +5 volts VCC).</p>
    <p>Exemplary IC <b>300</b> further includes protection circuitry <b>140</b>. In this IC <b>300</b>, circuitry <b>140</b> is an under voltage lock out circuit (UVLO). At the end of soft start mode, if the voltage delivered to the transformer <b>160</b> does not decrease, or if load current, IL, does not reach the specified full operational level, circuitry <b>140</b> shuts down IC <b>300</b>. Primarily, circuitry <b>140</b> senses load current and shuts down IC <b>300</b> during burst mode operation if VIFB is lower than ADJ while maximum power is being delivered to the load. Note that when VIFB is lower than ADJ, error amplifier <b>120</b> increases output power to the load as discussed above. Therefore, circuitry <b>140</b> shuts down the IC upon the above condition in order to prevent damage to components from excessive power delivery. Also, protection circuitry <b>140</b> is disabled during the soft start duration described above.</p>
    <p>Thus, it is evident that there has been provided a sequential burst mode regulating circuit that satisfies the aims and objectives stated herein. Those skilled in the art will recognize numerous modifications that can be made to the present invention, and all such modifications are deemed within the spirit and scope of the present invention, only as may be limited by the appended claims.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4464606">US4464606</a></td><td class="patent-data-table-td patent-date-value">Oct 7, 1982</td><td class="patent-data-table-td patent-date-value">Aug 7, 1984</td><td class="patent-data-table-td ">Armstrong World Industries, Inc.</td><td class="patent-data-table-td ">Pulse width modulated dimming arrangement for fluorescent lamps</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4535399">US4535399</a></td><td class="patent-data-table-td patent-date-value">Jun 3, 1983</td><td class="patent-data-table-td patent-date-value">Aug 13, 1985</td><td class="patent-data-table-td ">National Semiconductor Corporation</td><td class="patent-data-table-td ">Regulated switched power circuit with resonant load</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4541041">US4541041</a></td><td class="patent-data-table-td patent-date-value">Aug 22, 1983</td><td class="patent-data-table-td patent-date-value">Sep 10, 1985</td><td class="patent-data-table-td ">General Electric Company</td><td class="patent-data-table-td ">Full load to no-load control for a voltage fed resonant inverter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4672528">US4672528</a></td><td class="patent-data-table-td patent-date-value">May 27, 1986</td><td class="patent-data-table-td patent-date-value">Jun 9, 1987</td><td class="patent-data-table-td ">General Electric Company</td><td class="patent-data-table-td ">Resonant inverter with improved control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4727469">US4727469</a></td><td class="patent-data-table-td patent-date-value">Mar 23, 1987</td><td class="patent-data-table-td patent-date-value">Feb 23, 1988</td><td class="patent-data-table-td ">Reliance Comm/Tec Corporation</td><td class="patent-data-table-td ">Control for a series resonant power converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4794506">US4794506</a></td><td class="patent-data-table-td patent-date-value">Mar 9, 1987</td><td class="patent-data-table-td patent-date-value">Dec 27, 1988</td><td class="patent-data-table-td ">Hitachi Medical Corporation</td><td class="patent-data-table-td ">Resonant DC-DC converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4814962">US4814962</a></td><td class="patent-data-table-td patent-date-value">May 27, 1988</td><td class="patent-data-table-td patent-date-value">Mar 21, 1989</td><td class="patent-data-table-td ">American Telephone And Telegraph Company, At&amp;T Bell Laboratories</td><td class="patent-data-table-td ">Zero voltage switching half bridge resonant converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4833584">US4833584</a></td><td class="patent-data-table-td patent-date-value">Oct 16, 1987</td><td class="patent-data-table-td patent-date-value">May 23, 1989</td><td class="patent-data-table-td ">Wisconsin Alumni Research Foundation</td><td class="patent-data-table-td ">Quasi-resonant current mode static power conversion method and apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4855888">US4855888</a></td><td class="patent-data-table-td patent-date-value">Oct 19, 1988</td><td class="patent-data-table-td patent-date-value">Aug 8, 1989</td><td class="patent-data-table-td ">Unisys Corporation</td><td class="patent-data-table-td ">Constant frequency resonant power converter with zero voltage switching</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4860189">US4860189</a></td><td class="patent-data-table-td patent-date-value">Mar 21, 1988</td><td class="patent-data-table-td patent-date-value">Aug 22, 1989</td><td class="patent-data-table-td ">International Business Machines Corp.</td><td class="patent-data-table-td ">Full bridge power converter circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4864483">US4864483</a></td><td class="patent-data-table-td patent-date-value">Apr 6, 1988</td><td class="patent-data-table-td patent-date-value">Sep 5, 1989</td><td class="patent-data-table-td ">Wisconsin Alumni Research Foundation</td><td class="patent-data-table-td ">Static power conversion method and apparatus having essentially zero switching losses and clamped voltage levels</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4912622">US4912622</a></td><td class="patent-data-table-td patent-date-value">Mar 7, 1988</td><td class="patent-data-table-td patent-date-value">Mar 27, 1990</td><td class="patent-data-table-td ">General Electric Company</td><td class="patent-data-table-td ">Gate driver for a full-bridge lossless switching device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4935857">US4935857</a></td><td class="patent-data-table-td patent-date-value">Aug 22, 1989</td><td class="patent-data-table-td patent-date-value">Jun 19, 1990</td><td class="patent-data-table-td ">Sundstrand Corporation</td><td class="patent-data-table-td ">Transistor conduction-angle control for a series-parallel resonant converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4952849">US4952849</a></td><td class="patent-data-table-td patent-date-value">Jul 15, 1988</td><td class="patent-data-table-td patent-date-value">Aug 28, 1990</td><td class="patent-data-table-td ">North American Philips Corporation</td><td class="patent-data-table-td ">Fluorescent lamp controllers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4953068">US4953068</a></td><td class="patent-data-table-td patent-date-value">Nov 8, 1989</td><td class="patent-data-table-td patent-date-value">Aug 28, 1990</td><td class="patent-data-table-td ">Unisys Corporation</td><td class="patent-data-table-td ">Full bridge power converter with multiple zero voltage resonant transition switching</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4992919">US4992919</a></td><td class="patent-data-table-td patent-date-value">Dec 29, 1989</td><td class="patent-data-table-td patent-date-value">Feb 12, 1991</td><td class="patent-data-table-td ">Lee Chu Quon</td><td class="patent-data-table-td ">Parallel resonant converter with zero voltage switching</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5017800">US5017800</a></td><td class="patent-data-table-td patent-date-value">Sep 29, 1989</td><td class="patent-data-table-td patent-date-value">May 21, 1991</td><td class="patent-data-table-td ">Wisconsin Alumni Research Foundation</td><td class="patent-data-table-td ">AC to DC to AC power conversion apparatus with few active switches and input and output control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5027263">US5027263</a></td><td class="patent-data-table-td patent-date-value">Mar 14, 1989</td><td class="patent-data-table-td patent-date-value">Jun 25, 1991</td><td class="patent-data-table-td ">Kyushu University</td><td class="patent-data-table-td ">Switching power source means</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5027264">US5027264</a></td><td class="patent-data-table-td patent-date-value">Sep 29, 1989</td><td class="patent-data-table-td patent-date-value">Jun 25, 1991</td><td class="patent-data-table-td ">Wisconsin Alumni Research Foundation</td><td class="patent-data-table-td ">Power conversion apparatus for DC/DC conversion using dual active bridges</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5105127">US5105127</a></td><td class="patent-data-table-td patent-date-value">Jun 21, 1990</td><td class="patent-data-table-td patent-date-value">Apr 14, 1992</td><td class="patent-data-table-td ">Thomson-Csf</td><td class="patent-data-table-td ">Dimming method and device for fluorescent lamps used for backlighting of liquid crystal screens</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5113334">US5113334</a></td><td class="patent-data-table-td patent-date-value">Oct 28, 1988</td><td class="patent-data-table-td patent-date-value">May 12, 1992</td><td class="patent-data-table-td ">Rifala Pty. Ltd.</td><td class="patent-data-table-td ">High efficiency converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5132888">US5132888</a></td><td class="patent-data-table-td patent-date-value">Jan 7, 1991</td><td class="patent-data-table-td patent-date-value">Jul 21, 1992</td><td class="patent-data-table-td ">Unisys Corporation</td><td class="patent-data-table-td ">Interleaved bridge converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5132889">US5132889</a></td><td class="patent-data-table-td patent-date-value">May 15, 1991</td><td class="patent-data-table-td patent-date-value">Jul 21, 1992</td><td class="patent-data-table-td ">Ibm Corporation</td><td class="patent-data-table-td ">Resonant-transition DC-to-DC converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5157592">US5157592</a></td><td class="patent-data-table-td patent-date-value">Oct 15, 1991</td><td class="patent-data-table-td patent-date-value">Oct 20, 1992</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">DC-DC converter with adaptive zero-voltage switching</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5198969">US5198969</a></td><td class="patent-data-table-td patent-date-value">Jan 13, 1992</td><td class="patent-data-table-td patent-date-value">Mar 30, 1993</td><td class="patent-data-table-td ">Design Automation, Inc.</td><td class="patent-data-table-td ">Soft-switching full-bridge dc/dc converting</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5208740">US5208740</a></td><td class="patent-data-table-td patent-date-value">May 30, 1991</td><td class="patent-data-table-td patent-date-value">May 4, 1993</td><td class="patent-data-table-td ">The Texas A &amp; M University System</td><td class="patent-data-table-td ">Inverse dual converter for high-power applications</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5231563">US5231563</a></td><td class="patent-data-table-td patent-date-value">Apr 15, 1992</td><td class="patent-data-table-td patent-date-value">Jul 27, 1993</td><td class="patent-data-table-td ">Itt Corporation</td><td class="patent-data-table-td ">Square wave converter having an improved zero voltage switching operation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5235501">US5235501</a></td><td class="patent-data-table-td patent-date-value">Jul 19, 1991</td><td class="patent-data-table-td patent-date-value">Aug 10, 1993</td><td class="patent-data-table-td ">The University Of Toledo</td><td class="patent-data-table-td ">High efficiency voltage converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5268830">US5268830</a></td><td class="patent-data-table-td patent-date-value">Apr 20, 1992</td><td class="patent-data-table-td patent-date-value">Dec 7, 1993</td><td class="patent-data-table-td ">At&amp;T Bell Laboratories</td><td class="patent-data-table-td ">Drive circuit for power switches of a zero-voltage switching power converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5285372">US5285372</a></td><td class="patent-data-table-td patent-date-value">Oct 23, 1991</td><td class="patent-data-table-td patent-date-value">Feb 8, 1994</td><td class="patent-data-table-td ">Henkel Corporation</td><td class="patent-data-table-td ">Power supply for an ozone generator with a bridge inverter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5291382">US5291382</a></td><td class="patent-data-table-td patent-date-value">Jan 6, 1992</td><td class="patent-data-table-td patent-date-value">Mar 1, 1994</td><td class="patent-data-table-td ">Lambda Electronics Inc.</td><td class="patent-data-table-td ">Pulse width modulated DC/DC converter with reduced ripple current coponent stress and zero voltage switching capability</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5305191">US5305191</a></td><td class="patent-data-table-td patent-date-value">Apr 20, 1992</td><td class="patent-data-table-td patent-date-value">Apr 19, 1994</td><td class="patent-data-table-td ">At&amp;T Bell Laboratories</td><td class="patent-data-table-td ">Drive circuit for zero-voltage switching power converter with controlled power switch turn-on</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5363020">US5363020</a></td><td class="patent-data-table-td patent-date-value">Feb 5, 1993</td><td class="patent-data-table-td patent-date-value">Nov 8, 1994</td><td class="patent-data-table-td ">Systems And Service International, Inc.</td><td class="patent-data-table-td ">Electronic power controller</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5384516">US5384516</a></td><td class="patent-data-table-td patent-date-value">Nov 2, 1992</td><td class="patent-data-table-td patent-date-value">Jan 24, 1995</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Information processing apparatus including a control circuit for controlling a liquid crystal display illumination based on whether illuminatio power is being supplied from an AC power source or from a battery</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5394064">US5394064</a></td><td class="patent-data-table-td patent-date-value">Oct 15, 1993</td><td class="patent-data-table-td patent-date-value">Feb 28, 1995</td><td class="patent-data-table-td ">Micro-Technology Inc.-Wisconsin</td><td class="patent-data-table-td ">Electronic ballast circuit for fluorescent lamps</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5402329">US5402329</a></td><td class="patent-data-table-td patent-date-value">Dec 9, 1992</td><td class="patent-data-table-td patent-date-value">Mar 28, 1995</td><td class="patent-data-table-td ">Ernest H. Wittenbreder, Jr.</td><td class="patent-data-table-td ">Zero voltage switching pulse width modulated power converters</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5412557">US5412557</a></td><td class="patent-data-table-td patent-date-value">Oct 14, 1992</td><td class="patent-data-table-td patent-date-value">May 2, 1995</td><td class="patent-data-table-td ">Electronic Power Conditioning, Inc.</td><td class="patent-data-table-td ">For exchanging energy between first and second circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5418703">US5418703</a></td><td class="patent-data-table-td patent-date-value">Aug 31, 1993</td><td class="patent-data-table-td patent-date-value">May 23, 1995</td><td class="patent-data-table-td ">International Business Machines Corp.</td><td class="patent-data-table-td ">DC-DC converter with reset control for enhanced zero-volt switching</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5420779">US5420779</a></td><td class="patent-data-table-td patent-date-value">Mar 4, 1993</td><td class="patent-data-table-td patent-date-value">May 30, 1995</td><td class="patent-data-table-td ">Dell Usa, L.P.</td><td class="patent-data-table-td ">Inverter current load detection and disable circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5422546">US5422546</a></td><td class="patent-data-table-td patent-date-value">Jul 8, 1993</td><td class="patent-data-table-td patent-date-value">Jun 6, 1995</td><td class="patent-data-table-td ">Nilssen; Ole K.</td><td class="patent-data-table-td ">Dimmable parallel-resonant electric ballast</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5430632">US5430632</a></td><td class="patent-data-table-td patent-date-value">Jun 8, 1994</td><td class="patent-data-table-td patent-date-value">Jul 4, 1995</td><td class="patent-data-table-td ">Powerpaq Industries Inc.</td><td class="patent-data-table-td ">Self-oscillating DC to DC converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5430641">US5430641</a></td><td class="patent-data-table-td patent-date-value">Feb 7, 1994</td><td class="patent-data-table-td patent-date-value">Jul 4, 1995</td><td class="patent-data-table-td ">Dell Usa, L.P.</td><td class="patent-data-table-td ">DC-AC inverter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5448155">US5448155</a></td><td class="patent-data-table-td patent-date-value">Nov 28, 1994</td><td class="patent-data-table-td patent-date-value">Sep 5, 1995</td><td class="patent-data-table-td ">International Power Devices, Inc.</td><td class="patent-data-table-td ">For supplying power to an external circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5448467">US5448467</a></td><td class="patent-data-table-td patent-date-value">Apr 13, 1993</td><td class="patent-data-table-td patent-date-value">Sep 5, 1995</td><td class="patent-data-table-td ">Ferreira; Jan A.</td><td class="patent-data-table-td ">Electrical power converter circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5481160">US5481160</a></td><td class="patent-data-table-td patent-date-value">Oct 28, 1994</td><td class="patent-data-table-td patent-date-value">Jan 2, 1996</td><td class="patent-data-table-td ">Nilssen; Ole K.</td><td class="patent-data-table-td ">Electronic ballast with FET bridge inverter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5510974">US5510974</a></td><td class="patent-data-table-td patent-date-value">Dec 28, 1993</td><td class="patent-data-table-td patent-date-value">Apr 23, 1996</td><td class="patent-data-table-td ">Philips Electronics North America Corporation</td><td class="patent-data-table-td ">High frequency push-pull converter with input power factor correction</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5514921">US5514921</a></td><td class="patent-data-table-td patent-date-value">Jun 27, 1994</td><td class="patent-data-table-td patent-date-value">May 7, 1996</td><td class="patent-data-table-td ">General Electric Company</td><td class="patent-data-table-td ">For a switching converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5546300">US5546300</a></td><td class="patent-data-table-td patent-date-value">Aug 16, 1994</td><td class="patent-data-table-td patent-date-value">Aug 13, 1996</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Zero voltage switching controller of resonance mode converter and electronic ballast using the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5559395">US5559395</a></td><td class="patent-data-table-td patent-date-value">Mar 31, 1995</td><td class="patent-data-table-td patent-date-value">Sep 24, 1996</td><td class="patent-data-table-td ">Philips Electronics North America Corporation</td><td class="patent-data-table-td ">Electronic ballast with interface circuitry for phase angle dimming control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5559688">US5559688</a></td><td class="patent-data-table-td patent-date-value">Feb 15, 1994</td><td class="patent-data-table-td patent-date-value">Sep 24, 1996</td><td class="patent-data-table-td ">1,005,539 Ontario Inc.</td><td class="patent-data-table-td ">For interposition between an ac power source and a dc load</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5583402">US5583402</a></td><td class="patent-data-table-td patent-date-value">Jan 31, 1994</td><td class="patent-data-table-td patent-date-value">Dec 10, 1996</td><td class="patent-data-table-td ">Magnetek, Inc.</td><td class="patent-data-table-td ">Symmetry control circuit and method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5615093">US5615093</a></td><td class="patent-data-table-td patent-date-value">Aug 5, 1994</td><td class="patent-data-table-td patent-date-value">Mar 25, 1997</td><td class="patent-data-table-td ">Linfinity Microelectronics</td><td class="patent-data-table-td ">For converting an input power signal to an output power signal</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5619402">US5619402</a></td><td class="patent-data-table-td patent-date-value">Apr 16, 1996</td><td class="patent-data-table-td patent-date-value">Apr 8, 1997</td><td class="patent-data-table-td ">O2 Micro, Inc.</td><td class="patent-data-table-td ">Higher-efficiency cold-cathode fluorescent lamp power supply</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5638260">US5638260</a></td><td class="patent-data-table-td patent-date-value">May 19, 1995</td><td class="patent-data-table-td patent-date-value">Jun 10, 1997</td><td class="patent-data-table-td ">Electronic Measurements, Inc.</td><td class="patent-data-table-td ">For converting an input dc voltage to an output dc voltage</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5646836">US5646836</a></td><td class="patent-data-table-td patent-date-value">Apr 10, 1996</td><td class="patent-data-table-td patent-date-value">Jul 8, 1997</td><td class="patent-data-table-td ">Alcatel Converters</td><td class="patent-data-table-td ">Switch mode power supply using a saturable inductor to provide a pulsed current source</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5669238">US5669238</a></td><td class="patent-data-table-td patent-date-value">Mar 26, 1996</td><td class="patent-data-table-td patent-date-value">Sep 23, 1997</td><td class="patent-data-table-td ">Phillips Petroleum Company</td><td class="patent-data-table-td ">Gas purification in natural gas recovery process</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5684683">US5684683</a></td><td class="patent-data-table-td patent-date-value">Feb 9, 1996</td><td class="patent-data-table-td patent-date-value">Nov 4, 1997</td><td class="patent-data-table-td ">Wisconsin Alumni Research Foundation</td><td class="patent-data-table-td ">DC-to-DC power conversion with high current output</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5694007">US5694007</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 19, 1995</td><td class="patent-data-table-td patent-date-value">Dec 2, 1997</td><td class="patent-data-table-td ">Systems And Services International, Inc.</td><td class="patent-data-table-td ">Discharge lamp lighting system for avoiding high in-rush current</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5712533">US5712533</a></td><td class="patent-data-table-td patent-date-value">May 18, 1995</td><td class="patent-data-table-td patent-date-value">Jan 27, 1998</td><td class="patent-data-table-td ">Eta Sa Fabriques D&#39;ebauches</td><td class="patent-data-table-td ">Power supply circuit for an electroluminescent lamp</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5715155">US5715155</a></td><td class="patent-data-table-td patent-date-value">Oct 28, 1996</td><td class="patent-data-table-td patent-date-value">Feb 3, 1998</td><td class="patent-data-table-td ">Norax Canada Inc.</td><td class="patent-data-table-td ">Resonant switching power supply circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5719474">US5719474</a></td><td class="patent-data-table-td patent-date-value">Jun 14, 1996</td><td class="patent-data-table-td patent-date-value">Feb 17, 1998</td><td class="patent-data-table-td ">Loral Corporation</td><td class="patent-data-table-td ">Fluorescent lamps with current-mode driver control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5731652">US5731652</a></td><td class="patent-data-table-td patent-date-value">Mar 8, 1996</td><td class="patent-data-table-td patent-date-value">Mar 24, 1998</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">Power source unit employing piezoelectric transformer frequency-controlled and voltage-controlled to operate at a maximum efficiency</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5736842">US5736842</a></td><td class="patent-data-table-td patent-date-value">Jul 11, 1996</td><td class="patent-data-table-td patent-date-value">Apr 7, 1998</td><td class="patent-data-table-td ">Delta Electronics, Inc.</td><td class="patent-data-table-td ">Technique for reducing rectifier reverse-recovery-related losses in high-voltage high power converters</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5742495">US5742495</a></td><td class="patent-data-table-td patent-date-value">Feb 1, 1995</td><td class="patent-data-table-td patent-date-value">Apr 21, 1998</td><td class="patent-data-table-td ">Unisearch Limited</td><td class="patent-data-table-td ">Power converter with soft switching</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5742496">US5742496</a></td><td class="patent-data-table-td patent-date-value">Oct 24, 1996</td><td class="patent-data-table-td patent-date-value">Apr 21, 1998</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">Invertor apparatus for converting a DC voltage to a single-phase AC voltage</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5744915">US5744915</a></td><td class="patent-data-table-td patent-date-value">Mar 23, 1992</td><td class="patent-data-table-td patent-date-value">Apr 28, 1998</td><td class="patent-data-table-td ">Nilssen; Ole K.</td><td class="patent-data-table-td ">Electronic ballast for instant-start lamps</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5748457">US5748457</a></td><td class="patent-data-table-td patent-date-value">Jan 24, 1997</td><td class="patent-data-table-td patent-date-value">May 5, 1998</td><td class="patent-data-table-td ">Poon; Franki Ngai Kit</td><td class="patent-data-table-td ">Family of zero voltage switching DC to DC converters</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5764494">US5764494</a></td><td class="patent-data-table-td patent-date-value">Mar 13, 1997</td><td class="patent-data-table-td patent-date-value">Jun 9, 1998</td><td class="patent-data-table-td ">Lockheed Martin Corporation</td><td class="patent-data-table-td ">Saturable reactor and converter for use thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5774346">US5774346</a></td><td class="patent-data-table-td patent-date-value">Jan 24, 1997</td><td class="patent-data-table-td patent-date-value">Jun 30, 1998</td><td class="patent-data-table-td ">Poon; Franki Ngai Kit</td><td class="patent-data-table-td ">Family of zero voltage switching DC to DC converters with coupled output inductor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5781418">US5781418</a></td><td class="patent-data-table-td patent-date-value">Dec 23, 1996</td><td class="patent-data-table-td patent-date-value">Jul 14, 1998</td><td class="patent-data-table-td ">Philips Electronics North America Corporation</td><td class="patent-data-table-td ">Switching scheme for power supply having a voltage-fed inverter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5781419">US5781419</a></td><td class="patent-data-table-td patent-date-value">Apr 12, 1996</td><td class="patent-data-table-td patent-date-value">Jul 14, 1998</td><td class="patent-data-table-td ">Soft Switching Technologies, Inc.</td><td class="patent-data-table-td ">Soft switching DC-to-DC converter with coupled inductors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5784266">US5784266</a></td><td class="patent-data-table-td patent-date-value">Jun 14, 1996</td><td class="patent-data-table-td patent-date-value">Jul 21, 1998</td><td class="patent-data-table-td ">Virginia Power Technologies, Inc</td><td class="patent-data-table-td ">Single magnetic low loss high frequency converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5796598">US5796598</a></td><td class="patent-data-table-td patent-date-value">Jan 27, 1997</td><td class="patent-data-table-td patent-date-value">Aug 18, 1998</td><td class="patent-data-table-td ">W. Schlafhorst Ag &amp; Co.</td><td class="patent-data-table-td ">Voltage-converting circuit for the power supply of an electrical consumer of high output, particularly a bobbin winding machine</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5818172">US5818172</a></td><td class="patent-data-table-td patent-date-value">Oct 30, 1995</td><td class="patent-data-table-td patent-date-value">Oct 6, 1998</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Lamp control circuit having a brightness condition controller having 2.sup.nrd and 4th current paths</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5834889">US5834889</a></td><td class="patent-data-table-td patent-date-value">Sep 22, 1995</td><td class="patent-data-table-td patent-date-value">Nov 10, 1998</td><td class="patent-data-table-td ">Gl Displays, Inc.</td><td class="patent-data-table-td ">Cold cathode fluorescent display</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5844378">US5844378</a></td><td class="patent-data-table-td patent-date-value">Jan 25, 1995</td><td class="patent-data-table-td patent-date-value">Dec 1, 1998</td><td class="patent-data-table-td ">Micro Linear Corp</td><td class="patent-data-table-td ">High side driver technique for miniature cold cathode fluorescent lamp system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5844540">US5844540</a></td><td class="patent-data-table-td patent-date-value">Dec 29, 1997</td><td class="patent-data-table-td patent-date-value">Dec 1, 1998</td><td class="patent-data-table-td ">Sharp Kabushiki Kaisha</td><td class="patent-data-table-td ">Liquid crystal display with back-light control function</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5854617">US5854617</a></td><td class="patent-data-table-td patent-date-value">May 9, 1996</td><td class="patent-data-table-td patent-date-value">Dec 29, 1998</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Circuit and a method for controlling a backlight of a liquid crystal display in a portable computer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5856916">US5856916</a></td><td class="patent-data-table-td patent-date-value">Apr 21, 1995</td><td class="patent-data-table-td patent-date-value">Jan 5, 1999</td><td class="patent-data-table-td ">Bonnet; Andre</td><td class="patent-data-table-td ">Assembly set including a static converter with controlled switch and control circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5875103">US5875103</a></td><td class="patent-data-table-td patent-date-value">Dec 22, 1995</td><td class="patent-data-table-td patent-date-value">Feb 23, 1999</td><td class="patent-data-table-td ">Electronic Measurements, Inc.</td><td class="patent-data-table-td ">Full range soft-switching DC-DC converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5880940">US5880940</a></td><td class="patent-data-table-td patent-date-value">Feb 21, 1997</td><td class="patent-data-table-td patent-date-value">Mar 9, 1999</td><td class="patent-data-table-td ">Computer Products, Inc.</td><td class="patent-data-table-td ">Low cost high efficiency power converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5886477">US5886477</a></td><td class="patent-data-table-td patent-date-value">May 6, 1998</td><td class="patent-data-table-td patent-date-value">Mar 23, 1999</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">Driver of cold-cathode fluorescent lamp</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5886884">US5886884</a></td><td class="patent-data-table-td patent-date-value">Oct 27, 1997</td><td class="patent-data-table-td patent-date-value">Mar 23, 1999</td><td class="patent-data-table-td ">Korea Electrotechnology Research Institute</td><td class="patent-data-table-td ">Passive ripple filter for zero voltage-zero current switched full-bridge DC/DC converters</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5894412">US5894412</a></td><td class="patent-data-table-td patent-date-value">Oct 17, 1997</td><td class="patent-data-table-td patent-date-value">Apr 13, 1999</td><td class="patent-data-table-td ">Compaq Computer Corp</td><td class="patent-data-table-td ">System with open-loop DC-DC converter stage</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5900700">US5900700</a></td><td class="patent-data-table-td patent-date-value">Nov 21, 1996</td><td class="patent-data-table-td patent-date-value">May 4, 1999</td><td class="patent-data-table-td ">Patent-Treuhand-Gesellschaft Fur Elektrische Gluhlampen Mbh</td><td class="patent-data-table-td ">Process and circuit arrangement for operating cold cathode discharge lamps</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5910709">US5910709</a></td><td class="patent-data-table-td patent-date-value">Jun 6, 1997</td><td class="patent-data-table-td patent-date-value">Jun 8, 1999</td><td class="patent-data-table-td ">General Electric Company</td><td class="patent-data-table-td ">Florescent lamp ballast control for zero -voltage switching operation over wide input voltage range and over voltage protection</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5917722">US5917722</a></td><td class="patent-data-table-td patent-date-value">May 10, 1995</td><td class="patent-data-table-td patent-date-value">Jun 29, 1999</td><td class="patent-data-table-td ">B&amp;W Loudspeakers Ltd.</td><td class="patent-data-table-td ">Inverter circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5923129">US5923129</a></td><td class="patent-data-table-td patent-date-value">Mar 13, 1998</td><td class="patent-data-table-td patent-date-value">Jul 13, 1999</td><td class="patent-data-table-td ">Linfinity Microelectronics</td><td class="patent-data-table-td ">Apparatus and method for starting a fluorescent lamp</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5930121">US5930121</a></td><td class="patent-data-table-td patent-date-value">Mar 13, 1998</td><td class="patent-data-table-td patent-date-value">Jul 27, 1999</td><td class="patent-data-table-td ">Linfinity Microelectronics</td><td class="patent-data-table-td ">Power conversion circuit for driving a fluorescent lamp</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5932976">US5932976</a></td><td class="patent-data-table-td patent-date-value">Jan 14, 1997</td><td class="patent-data-table-td patent-date-value">Aug 3, 1999</td><td class="patent-data-table-td ">Matsushita Electric Works R&amp;D Laboratory, Inc.</td><td class="patent-data-table-td ">Discharge lamp driving</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5939830">US5939830</a></td><td class="patent-data-table-td patent-date-value">Dec 24, 1997</td><td class="patent-data-table-td patent-date-value">Aug 17, 1999</td><td class="patent-data-table-td ">Honeywell Inc.</td><td class="patent-data-table-td ">Method and apparatus for dimming a lamp in a backlight of a liquid crystal display</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5946200">US5946200</a></td><td class="patent-data-table-td patent-date-value">Nov 27, 1996</td><td class="patent-data-table-td patent-date-value">Aug 31, 1999</td><td class="patent-data-table-td ">Korea Electrotechnology Research Institute</td><td class="patent-data-table-td ">Circulating current free type high frequency soft switching pulsewidth modulated full bridge DC/DC converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6011360">US6011360</a></td><td class="patent-data-table-td patent-date-value">Sep 18, 1997</td><td class="patent-data-table-td patent-date-value">Jan 4, 2000</td><td class="patent-data-table-td ">Philips Electronics North America Corporation</td><td class="patent-data-table-td ">High efficiency dimmable cold cathode fluorescent lamp ballast</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6114814">US6114814</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 11, 1998</td><td class="patent-data-table-td patent-date-value">Sep 5, 2000</td><td class="patent-data-table-td ">Monolithic Power Systems, Inc.</td><td class="patent-data-table-td ">Apparatus for controlling a discharge lamp in a backlighted display</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6259615">US6259615</a></td><td class="patent-data-table-td patent-date-value">Nov 9, 1999</td><td class="patent-data-table-td patent-date-value">Jul 10, 2001</td><td class="patent-data-table-td ">O2 Micro International Limited</td><td class="patent-data-table-td ">High-efficiency adaptive DC/AC converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6316881">US6316881</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 17, 2000</td><td class="patent-data-table-td patent-date-value">Nov 13, 2001</td><td class="patent-data-table-td ">Monolithic Power Systems, Inc.</td><td class="patent-data-table-td ">Method and apparatus for controlling a discharge lamp in a backlighted display</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6469453">US6469453</a></td><td class="patent-data-table-td patent-date-value">Feb 28, 2001</td><td class="patent-data-table-td patent-date-value">Oct 22, 2002</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">Backlight for liquid crystal display</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="A+Comparative+Study+of+a+Class+of+Full+Bridge+Zero-Voltage-Switched+PWM+Converters"'>A Comparative Study of a Class of Full Bridge Zero-Voltage-Switched PWM Converters</a>", by W. Chen et al., 1995 IEEE, pp. 893-899.</td></tr><tr><td class="patent-data-table-td ">2</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="A+Frequency%2FPWM+Controlled+Converter+with+Two+Independently+Regulated+Outputs"'>A Frequency/PWM Controlled Converter with Two Independently Regulated Outputs</a>", by R.A. Fisher et al., HFPC, May 1989, pp. 459-471.</td></tr><tr><td class="patent-data-table-td ">3</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="A+New+and+Improved+Control+Technique+Greatly+Simplifies+the+Design+of+ZVS+Resonant+Inverters+and+DC%2FDC+Power+Supplies"'>A New and Improved Control Technique Greatly Simplifies the Design of ZVS Resonant Inverters and DC/DC Power Supplies</a>", Mehmet K. Nalbant, 1995 IEEE, pp. 694-701.</td></tr><tr><td class="patent-data-table-td ">4</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="An+Introduction+to+the+Principles+and+Features+of+Resonant+Power+Conversion"'>An Introduction to the Principles and Features of Resonant Power Conversion</a>", Steve Freeland, from Recent Developments in Resonant Power Conversions, Intertec Communications, Inc., 1998, pp. 20-43.</td></tr><tr><td class="patent-data-table-td ">5</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Feasible+Characteristic+Evaluations+of+Resonant+Tank+PWM+Inverter-Linked+DD-DC+HIgh-Power+Converters+for+Medical-Use+High-Voltage+Application"'>Feasible Characteristic Evaluations of Resonant Tank PWM Inverter-Linked DD-DC HIgh-Power Converters for Medical-Use High-Voltage Application</a>", by H. Takano et al., 1995 IEEE, pp. 913-919.</td></tr><tr><td class="patent-data-table-td ">6</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Fixed-Frequency%2C+Resonant-Switched+Pulse+Width+Modulation+with+Phase-Shifted+Control"'>Fixed-Frequency, Resonant-Switched Pulse Width Modulation with Phase-Shifted Control</a>", by Bob Mammano and Jeff Putsch, Power Supply Design Seminar, Unitrode, 1991, pp. 5-1 to 5-7.</td></tr><tr><td class="patent-data-table-td ">7</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="High+Density+Power-Hybrid+Design+of+a+Half-Bridge+Multi-Resonant+Converter"'>High Density Power-Hybrid Design of a Half-Bridge Multi-Resonant Converter</a>", by Richard Farrington, et al., HFPC-Virginia Polytechnic Institute, May 1990, pp. 26-33.</td></tr><tr><td class="patent-data-table-td ">8</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Optimum+ZVS+Full-Bridge+DC%2FDC+Converter+with+PWM+Phase-Shift+Control%3B+Analysis%2C+Design+Considerations%2C+and+Experimental+Results"'>Optimum ZVS Full-Bridge DC/DC Converter with PWM Phase-Shift Control; Analysis, Design Considerations, and Experimental Results</a>", by Richard Red I et al., 1994 IEEE. pp. 159-165.</td></tr><tr><td class="patent-data-table-td ">9</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Resonant+Mode+Converter+Topologies"'>Resonant Mode Converter Topologies</a>", by Bob Mammano, from Power Supply Design Seminar, Unitrode, 1991, pp. P3-1 to P3-12.</td></tr><tr><td class="patent-data-table-td ">10</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Small-Signal+Analysis+of+the+Zero-Voltage+Switched+Full-Bridge+PWM+Converter"'>Small-Signal Analysis of the Zero-Voltage Switched Full-Bridge PWM Converter</a>", V. Vlatkovic et al., HFPC-Virginia Polytechnic Institute, May 1990, pp. 262-272.</td></tr><tr><td class="patent-data-table-td ">11</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="The+New+UC3879+Phase-Shifted+PWM+Controller+Simplifies+the+Design+of+Zero+Voltage+Transition+Full-Bridge+Converters"'>The New UC3879 Phase-Shifted PWM Controller Simplifies the Design of Zero Voltage Transition Full-Bridge Converters</a>", by Laszlo Balogh, Unitrode, Application Note, 1995, pp. 1-8.</td></tr><tr><td class="patent-data-table-td ">12</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Zero-Voltage+Switching+Resonant+Power+Conversion"'>Zero-Voltage Switching Resonant Power Conversion</a>", by Bill Andreyeak, from Power Supply Design Seminar, Unitrode, 1991, pp. A2-1 to A2-24; and A2-1A to A2-3A.</td></tr><tr><td class="patent-data-table-td ">13</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Zero-Voltage+Switching+Technique+in+DC%2FDC+Converters"'>Zero-Voltage Switching Technique in DC/DC Converters</a>", Kwang-Hwa Lie and Fred C. Lee, from Recent Developments in Resonant Power Conversion, Intertec Communications, Inc., 1988, pp. 211-223.</td></tr><tr><td class="patent-data-table-td ">14</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Phase Shifted, Zero Voltage Transition Design Considerations and the UC3875 PWM Controller, by Bill Andreyeak, Unitrode, Application Note, May 1997, pp. 1-14.</td></tr><tr><td class="patent-data-table-td ">15</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Switching Power Supply Design, Abraham I. Pressman, McGraw-Hill, 1991, pp. 93-104; 471-492.</td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6864643">US6864643</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 24, 2003</td><td class="patent-data-table-td patent-date-value">Mar 8, 2005</td><td class="patent-data-table-td ">Samsung Electro-Mechanics Co., Ltd.</td><td class="patent-data-table-td ">Backlight inverter for liquid crystal display panel of asynchronous pulse width modulation driving type</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6909238">US6909238</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 23, 2003</td><td class="patent-data-table-td patent-date-value">Jun 21, 2005</td><td class="patent-data-table-td ">Huang Shih-Chung</td><td class="patent-data-table-td ">Back-lighted control and protection device for multi-lamp LCD</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6943506">US6943506</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 11, 2003</td><td class="patent-data-table-td patent-date-value">Sep 13, 2005</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Inverter apparatus and liquid crystal display including inverter apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7106009">US7106009</a></td><td class="patent-data-table-td patent-date-value">Nov 16, 2004</td><td class="patent-data-table-td patent-date-value">Sep 12, 2006</td><td class="patent-data-table-td ">Beyond Innovation Technology Co., Ltd.</td><td class="patent-data-table-td ">Duplexing protection apparatus and operation method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7141941">US7141941</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 19, 2004</td><td class="patent-data-table-td patent-date-value">Nov 28, 2006</td><td class="patent-data-table-td ">Intersil Americas Inc.</td><td class="patent-data-table-td ">Staggering switching signals for multiple cold cathode fluorescent lamp backlighting system to reduce electromagnetic interference</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7183722">US7183722</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 14, 2005</td><td class="patent-data-table-td patent-date-value">Feb 27, 2007</td><td class="patent-data-table-td ">Lg. Philips Lcd Co., Ltd.</td><td class="patent-data-table-td ">Apparatus and method of driving lamp of liquid crystal display device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7200017">US7200017</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 13, 2004</td><td class="patent-data-table-td patent-date-value">Apr 3, 2007</td><td class="patent-data-table-td ">O2Micro International Limited</td><td class="patent-data-table-td ">Controller and driving method for supplying energy to display device circuitry</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7212045">US7212045</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 25, 2005</td><td class="patent-data-table-td patent-date-value">May 1, 2007</td><td class="patent-data-table-td ">Logan Technology Corp.</td><td class="patent-data-table-td ">Double frequency signal generator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7265497">US7265497</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 13, 2005</td><td class="patent-data-table-td patent-date-value">Sep 4, 2007</td><td class="patent-data-table-td ">Monolithic Power Systems, Inc.</td><td class="patent-data-table-td ">Methods and protection schemes for driving discharge lamps in large panel applications</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7312589">US7312589</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 25, 2006</td><td class="patent-data-table-td patent-date-value">Dec 25, 2007</td><td class="patent-data-table-td ">Holtek Semiconductor</td><td class="patent-data-table-td ">Driver control circuit and method for cold cathode fluorescent lamp</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7321200">US7321200</a></td><td class="patent-data-table-td patent-date-value">Sep 30, 2005</td><td class="patent-data-table-td patent-date-value">Jan 22, 2008</td><td class="patent-data-table-td ">Microsemi Corporation</td><td class="patent-data-table-td ">Square wave drive system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7321207">US7321207</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 23, 2005</td><td class="patent-data-table-td patent-date-value">Jan 22, 2008</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Inverter apparatus and liquid crystal display including inverter apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7336039">US7336039</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 30, 2005</td><td class="patent-data-table-td patent-date-value">Feb 26, 2008</td><td class="patent-data-table-td ">Hon Hai Precision Industry Co., Ltd.</td><td class="patent-data-table-td ">Driving device for discharge lamps</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7358687">US7358687</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 29, 2005</td><td class="patent-data-table-td patent-date-value">Apr 15, 2008</td><td class="patent-data-table-td ">Lg.Philips Lcd Co., Ltd.</td><td class="patent-data-table-td ">Method for driving backlight unit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7397195">US7397195</a></td><td class="patent-data-table-td patent-date-value">Nov 17, 2005</td><td class="patent-data-table-td patent-date-value">Jul 8, 2008</td><td class="patent-data-table-td ">Beyond Innovation Technology Co., Ltd.</td><td class="patent-data-table-td ">Apparatus of light source and adjustable control circuit for LEDs</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7477024">US7477024</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 16, 2004</td><td class="patent-data-table-td patent-date-value">Jan 13, 2009</td><td class="patent-data-table-td ">O2Micro International Limited</td><td class="patent-data-table-td ">Sequential burst mode activation circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7579787">US7579787</a></td><td class="patent-data-table-td patent-date-value">Aug 21, 2007</td><td class="patent-data-table-td patent-date-value">Aug 25, 2009</td><td class="patent-data-table-td ">Monolithic Power Systems, Inc.</td><td class="patent-data-table-td ">Methods and protection schemes for driving discharge lamps in large panel applications</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7605545">US7605545</a></td><td class="patent-data-table-td patent-date-value">Sep 18, 2006</td><td class="patent-data-table-td patent-date-value">Oct 20, 2009</td><td class="patent-data-table-td ">Himax Technologies Limited</td><td class="patent-data-table-td ">Control system for multiple fluorescent lamps</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8013830">US8013830</a></td><td class="patent-data-table-td patent-date-value">May 31, 2006</td><td class="patent-data-table-td patent-date-value">Sep 6, 2011</td><td class="patent-data-table-td ">Au Optronics Corp.</td><td class="patent-data-table-td ">Liquid crystal display and driving method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8063570">US8063570</a></td><td class="patent-data-table-td patent-date-value">Jul 1, 2008</td><td class="patent-data-table-td patent-date-value">Nov 22, 2011</td><td class="patent-data-table-td ">Monolithic Power Systems, Inc.</td><td class="patent-data-table-td ">Simple protection circuit and adaptive frequency sweeping method for CCFL inverter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8111016">US8111016</a></td><td class="patent-data-table-td patent-date-value">Jul 1, 2009</td><td class="patent-data-table-td patent-date-value">Feb 7, 2012</td><td class="patent-data-table-td ">Himax Technologies Limited</td><td class="patent-data-table-td ">Control system for multiple fluorescent lamps</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8258714">US8258714</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 27, 2010</td><td class="patent-data-table-td patent-date-value">Sep 4, 2012</td><td class="patent-data-table-td ">Richtek Technology Corporation, R.O.C.</td><td class="patent-data-table-td ">LED controller with phase-shift dimming function and LED phase-shift dimming circuit and method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8487219">US8487219</a></td><td class="patent-data-table-td patent-date-value">May 31, 2010</td><td class="patent-data-table-td patent-date-value">Jul 16, 2013</td><td class="patent-data-table-td ">Hewlett-Packard Development Company, L.P.</td><td class="patent-data-table-td ">Ink drying apparatus, methods to control ink drying apparatus, and power control apparatus to control ink drying elements</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8648789">US8648789</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 7, 2006</td><td class="patent-data-table-td patent-date-value">Feb 11, 2014</td><td class="patent-data-table-td ">Nxp, B.V.</td><td class="patent-data-table-td ">Control device for controlling the output of one or more full-bridges</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20100277408">US20100277408</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 7, 2006</td><td class="patent-data-table-td patent-date-value">Nov 4, 2010</td><td class="patent-data-table-td ">Nxp B.V.</td><td class="patent-data-table-td ">Control device for controlling the output of one or more full-bridges</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20100301764">US20100301764</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 27, 2010</td><td class="patent-data-table-td patent-date-value">Dec 2, 2010</td><td class="patent-data-table-td ">Richtek Technology Corporation, R.O.C</td><td class="patent-data-table-td ">LED Controller with Phase-Shift Dimming Function and LED Phase-Shift Dimming Circuit and Method Thereof</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=EIVlBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc315/defs315.htm&usg=AFQjCNEfG85kxEAQW9_GBNZuquAnLkb8jw#C315S307000">315/307</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=EIVlBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc315/defs315.htm&usg=AFQjCNEfG85kxEAQW9_GBNZuquAnLkb8jw#C315S20900R">315/209.00R</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=EIVlBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc315/defs315.htm&usg=AFQjCNEfG85kxEAQW9_GBNZuquAnLkb8jw#C315S098000">315/98</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=EIVlBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H05B0041392000">H05B41/392</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=EIVlBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H02M0001000000">H02M1/00</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=EIVlBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H02J0001140000">H02J1/14</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=EIVlBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H02M0001360000">H02M1/36</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=EIVlBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H02M2001/008">H02M2001/008</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=EIVlBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H05B41/3927">H05B41/3927</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=EIVlBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H02J1/14">H02J1/14</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=EIVlBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H02M1/36">H02M1/36</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H02J1/14</span>, <span class="nested-value">H02M1/36</span>, <span class="nested-value">H05B41/392D8</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Sep 16, 2011</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 7, 2010</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CLAIMS 6, 13 AND 20 ARE CANCELLED. CLAIMS 1-5, 7-12, 14-19, 21 AND 22 ARE DETERMINED TO BE PATENTABLE AS AMENDED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 24, 2007</td><td class="patent-data-table-td ">REMI</td><td class="patent-data-table-td ">Maintenance fee reminder mailed</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 15, 2007</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 21, 2007</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20070711</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 16, 2007</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20060818</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 9, 2007</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20060818</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 22, 2005</td><td class="patent-data-table-td ">CC</td><td class="patent-data-table-td ">Certificate of correction</td><td class="patent-data-table-td "></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U15f6tud09sKFIfDZYIF69s_m7jkg\u0026id=EIVlBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U17Q8jJgZ_ZdVpHCVWZMSAJDV0Oaw\u0026id=EIVlBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U29eoyiAcjrKED1zsPpUAHpkkaJGQ","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Sequential_burst_mode_activation_circuit.pdf?id=EIVlBAABERAJ\u0026output=pdf\u0026sig=ACfU3U3XRjDVHFMuOp9rUXlh0AUpR_EC7A"},"sample_url":"http://www.google.com/patents/reader?id=EIVlBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>