{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": [],
      "collapsed_sections": [
        "d3c5W0Etu9X-",
        "gTffFkrhu_DD",
        "SLXYRy9pvI7I",
        "HxcXQYQrvPF_",
        "AxBwFjSWv_yl",
        "XBnltsUGwGOX",
        "i4LNR6PKwL2-",
        "r7b7DBHzw2Kd",
        "KbheToFLyaaf",
        "gSS5O4Tgva3x"
      ],
      "authorship_tag": "ABX9TyNAkcppAkoAP63wI1nsW1oQ",
      "include_colab_link": true
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "cells": [
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "view-in-github",
        "colab_type": "text"
      },
      "source": [
        "<a href=\"https://colab.research.google.com/github/HafizAQ/RAG-LLM/blob/main/Enhanced_VLSI_Assertion_Generation_Conforming_to_High_Level_Specifications_and_Reducing_LLM_Hallucinations_with_RAG.ipynb\" target=\"_parent\"><img src=\"https://colab.research.google.com/assets/colab-badge.svg\" alt=\"Open In Colab\"/></a>"
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "#1) Reuired Libraries & API Configurations"
      ],
      "metadata": {
        "id": "1wdsQrwVtCv8"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "#Required libraries/ packages\n",
        "!pip install openai\n",
        "!pip install langchain_openai\n",
        "!pip install --upgrade --quiet langchain-text-splitters tiktoken #split by tokens tiktoken is created by openai for chunking\n",
        "!pip install langchain_chroma\n",
        "!pip install langchain\n",
        "!pip install TextLoader\n",
        "!pip install langchain_experimental"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "collapsed": true,
        "id": "Nj3RZvXNuDuQ",
        "outputId": "bc7edadc-8c03-4a6a-efaa-d8b223d306b7"
      },
      "execution_count": 1,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Collecting openai\n",
            "  Downloading openai-1.44.1-py3-none-any.whl.metadata (22 kB)\n",
            "Requirement already satisfied: anyio<5,>=3.5.0 in /usr/local/lib/python3.10/dist-packages (from openai) (3.7.1)\n",
            "Requirement already satisfied: distro<2,>=1.7.0 in /usr/lib/python3/dist-packages (from openai) (1.7.0)\n",
            "Collecting httpx<1,>=0.23.0 (from openai)\n",
            "  Downloading httpx-0.27.2-py3-none-any.whl.metadata (7.1 kB)\n",
            "Collecting jiter<1,>=0.4.0 (from openai)\n",
            "  Downloading jiter-0.5.0-cp310-cp310-manylinux_2_17_x86_64.manylinux2014_x86_64.whl.metadata (3.6 kB)\n",
            "Requirement already satisfied: pydantic<3,>=1.9.0 in /usr/local/lib/python3.10/dist-packages (from openai) (2.8.2)\n",
            "Requirement already satisfied: sniffio in /usr/local/lib/python3.10/dist-packages (from openai) (1.3.1)\n",
            "Requirement already satisfied: tqdm>4 in /usr/local/lib/python3.10/dist-packages (from openai) (4.66.5)\n",
            "Requirement already satisfied: typing-extensions<5,>=4.11 in /usr/local/lib/python3.10/dist-packages (from openai) (4.12.2)\n",
            "Requirement already satisfied: idna>=2.8 in /usr/local/lib/python3.10/dist-packages (from anyio<5,>=3.5.0->openai) (3.8)\n",
            "Requirement already satisfied: exceptiongroup in /usr/local/lib/python3.10/dist-packages (from anyio<5,>=3.5.0->openai) (1.2.2)\n",
            "Requirement already satisfied: certifi in /usr/local/lib/python3.10/dist-packages (from httpx<1,>=0.23.0->openai) (2024.8.30)\n",
            "Collecting httpcore==1.* (from httpx<1,>=0.23.0->openai)\n",
            "  Downloading httpcore-1.0.5-py3-none-any.whl.metadata (20 kB)\n",
            "Collecting h11<0.15,>=0.13 (from httpcore==1.*->httpx<1,>=0.23.0->openai)\n",
            "  Downloading h11-0.14.0-py3-none-any.whl.metadata (8.2 kB)\n",
            "Requirement already satisfied: annotated-types>=0.4.0 in /usr/local/lib/python3.10/dist-packages (from pydantic<3,>=1.9.0->openai) (0.7.0)\n",
            "Requirement already satisfied: pydantic-core==2.20.1 in /usr/local/lib/python3.10/dist-packages (from pydantic<3,>=1.9.0->openai) (2.20.1)\n",
            "Downloading openai-1.44.1-py3-none-any.whl (373 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m373.5/373.5 kB\u001b[0m \u001b[31m11.9 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading httpx-0.27.2-py3-none-any.whl (76 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m76.4/76.4 kB\u001b[0m \u001b[31m6.2 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading httpcore-1.0.5-py3-none-any.whl (77 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m77.9/77.9 kB\u001b[0m \u001b[31m5.8 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading jiter-0.5.0-cp310-cp310-manylinux_2_17_x86_64.manylinux2014_x86_64.whl (318 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m318.9/318.9 kB\u001b[0m \u001b[31m22.5 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading h11-0.14.0-py3-none-any.whl (58 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m58.3/58.3 kB\u001b[0m \u001b[31m4.9 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hInstalling collected packages: jiter, h11, httpcore, httpx, openai\n",
            "Successfully installed h11-0.14.0 httpcore-1.0.5 httpx-0.27.2 jiter-0.5.0 openai-1.44.1\n",
            "Collecting langchain_openai\n",
            "  Downloading langchain_openai-0.1.23-py3-none-any.whl.metadata (2.6 kB)\n",
            "Collecting langchain-core<0.3.0,>=0.2.35 (from langchain_openai)\n",
            "  Downloading langchain_core-0.2.38-py3-none-any.whl.metadata (6.2 kB)\n",
            "Requirement already satisfied: openai<2.0.0,>=1.40.0 in /usr/local/lib/python3.10/dist-packages (from langchain_openai) (1.44.1)\n",
            "Collecting tiktoken<1,>=0.7 (from langchain_openai)\n",
            "  Downloading tiktoken-0.7.0-cp310-cp310-manylinux_2_17_x86_64.manylinux2014_x86_64.whl.metadata (6.6 kB)\n",
            "Requirement already satisfied: PyYAML>=5.3 in /usr/local/lib/python3.10/dist-packages (from langchain-core<0.3.0,>=0.2.35->langchain_openai) (6.0.2)\n",
            "Collecting jsonpatch<2.0,>=1.33 (from langchain-core<0.3.0,>=0.2.35->langchain_openai)\n",
            "  Downloading jsonpatch-1.33-py2.py3-none-any.whl.metadata (3.0 kB)\n",
            "Collecting langsmith<0.2.0,>=0.1.75 (from langchain-core<0.3.0,>=0.2.35->langchain_openai)\n",
            "  Downloading langsmith-0.1.117-py3-none-any.whl.metadata (13 kB)\n",
            "Requirement already satisfied: packaging<25,>=23.2 in /usr/local/lib/python3.10/dist-packages (from langchain-core<0.3.0,>=0.2.35->langchain_openai) (24.1)\n",
            "Requirement already satisfied: pydantic<3,>=1 in /usr/local/lib/python3.10/dist-packages (from langchain-core<0.3.0,>=0.2.35->langchain_openai) (2.8.2)\n",
            "Collecting tenacity!=8.4.0,<9.0.0,>=8.1.0 (from langchain-core<0.3.0,>=0.2.35->langchain_openai)\n",
            "  Downloading tenacity-8.5.0-py3-none-any.whl.metadata (1.2 kB)\n",
            "Requirement already satisfied: typing-extensions>=4.7 in /usr/local/lib/python3.10/dist-packages (from langchain-core<0.3.0,>=0.2.35->langchain_openai) (4.12.2)\n",
            "Requirement already satisfied: anyio<5,>=3.5.0 in /usr/local/lib/python3.10/dist-packages (from openai<2.0.0,>=1.40.0->langchain_openai) (3.7.1)\n",
            "Requirement already satisfied: distro<2,>=1.7.0 in /usr/lib/python3/dist-packages (from openai<2.0.0,>=1.40.0->langchain_openai) (1.7.0)\n",
            "Requirement already satisfied: httpx<1,>=0.23.0 in /usr/local/lib/python3.10/dist-packages (from openai<2.0.0,>=1.40.0->langchain_openai) (0.27.2)\n",
            "Requirement already satisfied: jiter<1,>=0.4.0 in /usr/local/lib/python3.10/dist-packages (from openai<2.0.0,>=1.40.0->langchain_openai) (0.5.0)\n",
            "Requirement already satisfied: sniffio in /usr/local/lib/python3.10/dist-packages (from openai<2.0.0,>=1.40.0->langchain_openai) (1.3.1)\n",
            "Requirement already satisfied: tqdm>4 in /usr/local/lib/python3.10/dist-packages (from openai<2.0.0,>=1.40.0->langchain_openai) (4.66.5)\n",
            "Requirement already satisfied: regex>=2022.1.18 in /usr/local/lib/python3.10/dist-packages (from tiktoken<1,>=0.7->langchain_openai) (2024.5.15)\n",
            "Requirement already satisfied: requests>=2.26.0 in /usr/local/lib/python3.10/dist-packages (from tiktoken<1,>=0.7->langchain_openai) (2.32.3)\n",
            "Requirement already satisfied: idna>=2.8 in /usr/local/lib/python3.10/dist-packages (from anyio<5,>=3.5.0->openai<2.0.0,>=1.40.0->langchain_openai) (3.8)\n",
            "Requirement already satisfied: exceptiongroup in /usr/local/lib/python3.10/dist-packages (from anyio<5,>=3.5.0->openai<2.0.0,>=1.40.0->langchain_openai) (1.2.2)\n",
            "Requirement already satisfied: certifi in /usr/local/lib/python3.10/dist-packages (from httpx<1,>=0.23.0->openai<2.0.0,>=1.40.0->langchain_openai) (2024.8.30)\n",
            "Requirement already satisfied: httpcore==1.* in /usr/local/lib/python3.10/dist-packages (from httpx<1,>=0.23.0->openai<2.0.0,>=1.40.0->langchain_openai) (1.0.5)\n",
            "Requirement already satisfied: h11<0.15,>=0.13 in /usr/local/lib/python3.10/dist-packages (from httpcore==1.*->httpx<1,>=0.23.0->openai<2.0.0,>=1.40.0->langchain_openai) (0.14.0)\n",
            "Collecting jsonpointer>=1.9 (from jsonpatch<2.0,>=1.33->langchain-core<0.3.0,>=0.2.35->langchain_openai)\n",
            "  Downloading jsonpointer-3.0.0-py2.py3-none-any.whl.metadata (2.3 kB)\n",
            "Collecting orjson<4.0.0,>=3.9.14 (from langsmith<0.2.0,>=0.1.75->langchain-core<0.3.0,>=0.2.35->langchain_openai)\n",
            "  Downloading orjson-3.10.7-cp310-cp310-manylinux_2_17_x86_64.manylinux2014_x86_64.whl.metadata (50 kB)\n",
            "\u001b[2K     \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m50.4/50.4 kB\u001b[0m \u001b[31m3.5 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hRequirement already satisfied: annotated-types>=0.4.0 in /usr/local/lib/python3.10/dist-packages (from pydantic<3,>=1->langchain-core<0.3.0,>=0.2.35->langchain_openai) (0.7.0)\n",
            "Requirement already satisfied: pydantic-core==2.20.1 in /usr/local/lib/python3.10/dist-packages (from pydantic<3,>=1->langchain-core<0.3.0,>=0.2.35->langchain_openai) (2.20.1)\n",
            "Requirement already satisfied: charset-normalizer<4,>=2 in /usr/local/lib/python3.10/dist-packages (from requests>=2.26.0->tiktoken<1,>=0.7->langchain_openai) (3.3.2)\n",
            "Requirement already satisfied: urllib3<3,>=1.21.1 in /usr/local/lib/python3.10/dist-packages (from requests>=2.26.0->tiktoken<1,>=0.7->langchain_openai) (2.0.7)\n",
            "Downloading langchain_openai-0.1.23-py3-none-any.whl (51 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m52.0/52.0 kB\u001b[0m \u001b[31m3.9 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading langchain_core-0.2.38-py3-none-any.whl (396 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m396.4/396.4 kB\u001b[0m \u001b[31m20.6 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading tiktoken-0.7.0-cp310-cp310-manylinux_2_17_x86_64.manylinux2014_x86_64.whl (1.1 MB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m1.1/1.1 MB\u001b[0m \u001b[31m47.9 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading jsonpatch-1.33-py2.py3-none-any.whl (12 kB)\n",
            "Downloading langsmith-0.1.117-py3-none-any.whl (290 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m290.5/290.5 kB\u001b[0m \u001b[31m21.4 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading tenacity-8.5.0-py3-none-any.whl (28 kB)\n",
            "Downloading jsonpointer-3.0.0-py2.py3-none-any.whl (7.6 kB)\n",
            "Downloading orjson-3.10.7-cp310-cp310-manylinux_2_17_x86_64.manylinux2014_x86_64.whl (141 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m141.9/141.9 kB\u001b[0m \u001b[31m11.3 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hInstalling collected packages: tenacity, orjson, jsonpointer, tiktoken, jsonpatch, langsmith, langchain-core, langchain_openai\n",
            "  Attempting uninstall: tenacity\n",
            "    Found existing installation: tenacity 9.0.0\n",
            "    Uninstalling tenacity-9.0.0:\n",
            "      Successfully uninstalled tenacity-9.0.0\n",
            "Successfully installed jsonpatch-1.33 jsonpointer-3.0.0 langchain-core-0.2.38 langchain_openai-0.1.23 langsmith-0.1.117 orjson-3.10.7 tenacity-8.5.0 tiktoken-0.7.0\n",
            "Collecting langchain_chroma\n",
            "  Downloading langchain_chroma-0.1.3-py3-none-any.whl.metadata (1.5 kB)\n",
            "Collecting chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0 (from langchain_chroma)\n",
            "  Downloading chromadb-0.5.3-py3-none-any.whl.metadata (6.8 kB)\n",
            "Collecting fastapi<1,>=0.95.2 (from langchain_chroma)\n",
            "  Downloading fastapi-0.114.0-py3-none-any.whl.metadata (27 kB)\n",
            "Requirement already satisfied: langchain-core<0.3,>=0.1.40 in /usr/local/lib/python3.10/dist-packages (from langchain_chroma) (0.2.38)\n",
            "Requirement already satisfied: numpy<2,>=1 in /usr/local/lib/python3.10/dist-packages (from langchain_chroma) (1.26.4)\n",
            "Requirement already satisfied: build>=1.0.3 in /usr/local/lib/python3.10/dist-packages (from chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (1.2.1)\n",
            "Requirement already satisfied: requests>=2.28 in /usr/local/lib/python3.10/dist-packages (from chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (2.32.3)\n",
            "Requirement already satisfied: pydantic>=1.9 in /usr/local/lib/python3.10/dist-packages (from chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (2.8.2)\n",
            "Collecting chroma-hnswlib==0.7.3 (from chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma)\n",
            "  Downloading chroma_hnswlib-0.7.3-cp310-cp310-manylinux_2_17_x86_64.manylinux2014_x86_64.whl.metadata (252 bytes)\n",
            "Collecting uvicorn>=0.18.3 (from uvicorn[standard]>=0.18.3->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma)\n",
            "  Downloading uvicorn-0.30.6-py3-none-any.whl.metadata (6.6 kB)\n",
            "Collecting posthog>=2.4.0 (from chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma)\n",
            "  Downloading posthog-3.6.5-py2.py3-none-any.whl.metadata (2.0 kB)\n",
            "Requirement already satisfied: typing-extensions>=4.5.0 in /usr/local/lib/python3.10/dist-packages (from chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (4.12.2)\n",
            "Collecting onnxruntime>=1.14.1 (from chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma)\n",
            "  Downloading onnxruntime-1.19.2-cp310-cp310-manylinux_2_27_x86_64.manylinux_2_28_x86_64.whl.metadata (4.5 kB)\n",
            "Collecting opentelemetry-api>=1.2.0 (from chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma)\n",
            "  Downloading opentelemetry_api-1.27.0-py3-none-any.whl.metadata (1.4 kB)\n",
            "Collecting opentelemetry-exporter-otlp-proto-grpc>=1.2.0 (from chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma)\n",
            "  Downloading opentelemetry_exporter_otlp_proto_grpc-1.27.0-py3-none-any.whl.metadata (2.3 kB)\n",
            "Collecting opentelemetry-instrumentation-fastapi>=0.41b0 (from chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma)\n",
            "  Downloading opentelemetry_instrumentation_fastapi-0.48b0-py3-none-any.whl.metadata (2.1 kB)\n",
            "Collecting opentelemetry-sdk>=1.2.0 (from chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma)\n",
            "  Downloading opentelemetry_sdk-1.27.0-py3-none-any.whl.metadata (1.5 kB)\n",
            "Requirement already satisfied: tokenizers>=0.13.2 in /usr/local/lib/python3.10/dist-packages (from chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (0.19.1)\n",
            "Collecting pypika>=0.48.9 (from chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma)\n",
            "  Downloading PyPika-0.48.9.tar.gz (67 kB)\n",
            "\u001b[2K     \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m67.3/67.3 kB\u001b[0m \u001b[31m4.6 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25h  Installing build dependencies ... \u001b[?25l\u001b[?25hdone\n",
            "  Getting requirements to build wheel ... \u001b[?25l\u001b[?25hdone\n",
            "  Preparing metadata (pyproject.toml) ... \u001b[?25l\u001b[?25hdone\n",
            "Requirement already satisfied: tqdm>=4.65.0 in /usr/local/lib/python3.10/dist-packages (from chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (4.66.5)\n",
            "Collecting overrides>=7.3.1 (from chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma)\n",
            "  Downloading overrides-7.7.0-py3-none-any.whl.metadata (5.8 kB)\n",
            "Requirement already satisfied: importlib-resources in /usr/local/lib/python3.10/dist-packages (from chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (6.4.4)\n",
            "Requirement already satisfied: grpcio>=1.58.0 in /usr/local/lib/python3.10/dist-packages (from chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (1.64.1)\n",
            "Collecting bcrypt>=4.0.1 (from chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma)\n",
            "  Downloading bcrypt-4.2.0-cp39-abi3-manylinux_2_28_x86_64.whl.metadata (9.6 kB)\n",
            "Requirement already satisfied: typer>=0.9.0 in /usr/local/lib/python3.10/dist-packages (from chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (0.12.5)\n",
            "Collecting kubernetes>=28.1.0 (from chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma)\n",
            "  Downloading kubernetes-30.1.0-py2.py3-none-any.whl.metadata (1.5 kB)\n",
            "Requirement already satisfied: tenacity>=8.2.3 in /usr/local/lib/python3.10/dist-packages (from chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (8.5.0)\n",
            "Requirement already satisfied: PyYAML>=6.0.0 in /usr/local/lib/python3.10/dist-packages (from chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (6.0.2)\n",
            "Collecting mmh3>=4.0.1 (from chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma)\n",
            "  Downloading mmh3-4.1.0-cp310-cp310-manylinux_2_5_x86_64.manylinux1_x86_64.manylinux_2_17_x86_64.manylinux2014_x86_64.whl.metadata (13 kB)\n",
            "Requirement already satisfied: orjson>=3.9.12 in /usr/local/lib/python3.10/dist-packages (from chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (3.10.7)\n",
            "Requirement already satisfied: httpx>=0.27.0 in /usr/local/lib/python3.10/dist-packages (from chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (0.27.2)\n",
            "Collecting starlette<0.39.0,>=0.37.2 (from fastapi<1,>=0.95.2->langchain_chroma)\n",
            "  Downloading starlette-0.38.5-py3-none-any.whl.metadata (6.0 kB)\n",
            "Requirement already satisfied: jsonpatch<2.0,>=1.33 in /usr/local/lib/python3.10/dist-packages (from langchain-core<0.3,>=0.1.40->langchain_chroma) (1.33)\n",
            "Requirement already satisfied: langsmith<0.2.0,>=0.1.75 in /usr/local/lib/python3.10/dist-packages (from langchain-core<0.3,>=0.1.40->langchain_chroma) (0.1.117)\n",
            "Requirement already satisfied: packaging<25,>=23.2 in /usr/local/lib/python3.10/dist-packages (from langchain-core<0.3,>=0.1.40->langchain_chroma) (24.1)\n",
            "Requirement already satisfied: pyproject_hooks in /usr/local/lib/python3.10/dist-packages (from build>=1.0.3->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (1.1.0)\n",
            "Requirement already satisfied: tomli>=1.1.0 in /usr/local/lib/python3.10/dist-packages (from build>=1.0.3->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (2.0.1)\n",
            "Requirement already satisfied: anyio in /usr/local/lib/python3.10/dist-packages (from httpx>=0.27.0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (3.7.1)\n",
            "Requirement already satisfied: certifi in /usr/local/lib/python3.10/dist-packages (from httpx>=0.27.0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (2024.8.30)\n",
            "Requirement already satisfied: httpcore==1.* in /usr/local/lib/python3.10/dist-packages (from httpx>=0.27.0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (1.0.5)\n",
            "Requirement already satisfied: idna in /usr/local/lib/python3.10/dist-packages (from httpx>=0.27.0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (3.8)\n",
            "Requirement already satisfied: sniffio in /usr/local/lib/python3.10/dist-packages (from httpx>=0.27.0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (1.3.1)\n",
            "Requirement already satisfied: h11<0.15,>=0.13 in /usr/local/lib/python3.10/dist-packages (from httpcore==1.*->httpx>=0.27.0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (0.14.0)\n",
            "Requirement already satisfied: jsonpointer>=1.9 in /usr/local/lib/python3.10/dist-packages (from jsonpatch<2.0,>=1.33->langchain-core<0.3,>=0.1.40->langchain_chroma) (3.0.0)\n",
            "Requirement already satisfied: six>=1.9.0 in /usr/local/lib/python3.10/dist-packages (from kubernetes>=28.1.0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (1.16.0)\n",
            "Requirement already satisfied: python-dateutil>=2.5.3 in /usr/local/lib/python3.10/dist-packages (from kubernetes>=28.1.0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (2.8.2)\n",
            "Requirement already satisfied: google-auth>=1.0.1 in /usr/local/lib/python3.10/dist-packages (from kubernetes>=28.1.0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (2.27.0)\n",
            "Requirement already satisfied: websocket-client!=0.40.0,!=0.41.*,!=0.42.*,>=0.32.0 in /usr/local/lib/python3.10/dist-packages (from kubernetes>=28.1.0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (1.8.0)\n",
            "Requirement already satisfied: requests-oauthlib in /usr/local/lib/python3.10/dist-packages (from kubernetes>=28.1.0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (1.3.1)\n",
            "Requirement already satisfied: oauthlib>=3.2.2 in /usr/local/lib/python3.10/dist-packages (from kubernetes>=28.1.0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (3.2.2)\n",
            "Requirement already satisfied: urllib3>=1.24.2 in /usr/local/lib/python3.10/dist-packages (from kubernetes>=28.1.0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (2.0.7)\n",
            "Collecting coloredlogs (from onnxruntime>=1.14.1->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma)\n",
            "  Downloading coloredlogs-15.0.1-py2.py3-none-any.whl.metadata (12 kB)\n",
            "Requirement already satisfied: flatbuffers in /usr/local/lib/python3.10/dist-packages (from onnxruntime>=1.14.1->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (24.3.25)\n",
            "Requirement already satisfied: protobuf in /usr/local/lib/python3.10/dist-packages (from onnxruntime>=1.14.1->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (3.20.3)\n",
            "Requirement already satisfied: sympy in /usr/local/lib/python3.10/dist-packages (from onnxruntime>=1.14.1->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (1.13.2)\n",
            "Collecting deprecated>=1.2.6 (from opentelemetry-api>=1.2.0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma)\n",
            "  Downloading Deprecated-1.2.14-py2.py3-none-any.whl.metadata (5.4 kB)\n",
            "Requirement already satisfied: importlib-metadata<=8.4.0,>=6.0 in /usr/local/lib/python3.10/dist-packages (from opentelemetry-api>=1.2.0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (8.4.0)\n",
            "Requirement already satisfied: googleapis-common-protos~=1.52 in /usr/local/lib/python3.10/dist-packages (from opentelemetry-exporter-otlp-proto-grpc>=1.2.0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (1.65.0)\n",
            "Collecting opentelemetry-exporter-otlp-proto-common==1.27.0 (from opentelemetry-exporter-otlp-proto-grpc>=1.2.0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma)\n",
            "  Downloading opentelemetry_exporter_otlp_proto_common-1.27.0-py3-none-any.whl.metadata (1.8 kB)\n",
            "Collecting opentelemetry-proto==1.27.0 (from opentelemetry-exporter-otlp-proto-grpc>=1.2.0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma)\n",
            "  Downloading opentelemetry_proto-1.27.0-py3-none-any.whl.metadata (2.3 kB)\n",
            "Collecting opentelemetry-instrumentation-asgi==0.48b0 (from opentelemetry-instrumentation-fastapi>=0.41b0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma)\n",
            "  Downloading opentelemetry_instrumentation_asgi-0.48b0-py3-none-any.whl.metadata (2.0 kB)\n",
            "Collecting opentelemetry-instrumentation==0.48b0 (from opentelemetry-instrumentation-fastapi>=0.41b0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma)\n",
            "  Downloading opentelemetry_instrumentation-0.48b0-py3-none-any.whl.metadata (6.1 kB)\n",
            "Collecting opentelemetry-semantic-conventions==0.48b0 (from opentelemetry-instrumentation-fastapi>=0.41b0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma)\n",
            "  Downloading opentelemetry_semantic_conventions-0.48b0-py3-none-any.whl.metadata (2.4 kB)\n",
            "Collecting opentelemetry-util-http==0.48b0 (from opentelemetry-instrumentation-fastapi>=0.41b0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma)\n",
            "  Downloading opentelemetry_util_http-0.48b0-py3-none-any.whl.metadata (2.5 kB)\n",
            "Requirement already satisfied: setuptools>=16.0 in /usr/local/lib/python3.10/dist-packages (from opentelemetry-instrumentation==0.48b0->opentelemetry-instrumentation-fastapi>=0.41b0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (71.0.4)\n",
            "Requirement already satisfied: wrapt<2.0.0,>=1.0.0 in /usr/local/lib/python3.10/dist-packages (from opentelemetry-instrumentation==0.48b0->opentelemetry-instrumentation-fastapi>=0.41b0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (1.16.0)\n",
            "Collecting asgiref~=3.0 (from opentelemetry-instrumentation-asgi==0.48b0->opentelemetry-instrumentation-fastapi>=0.41b0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma)\n",
            "  Downloading asgiref-3.8.1-py3-none-any.whl.metadata (9.3 kB)\n",
            "Collecting monotonic>=1.5 (from posthog>=2.4.0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma)\n",
            "  Downloading monotonic-1.6-py2.py3-none-any.whl.metadata (1.5 kB)\n",
            "Collecting backoff>=1.10.0 (from posthog>=2.4.0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma)\n",
            "  Downloading backoff-2.2.1-py3-none-any.whl.metadata (14 kB)\n",
            "Requirement already satisfied: annotated-types>=0.4.0 in /usr/local/lib/python3.10/dist-packages (from pydantic>=1.9->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (0.7.0)\n",
            "Requirement already satisfied: pydantic-core==2.20.1 in /usr/local/lib/python3.10/dist-packages (from pydantic>=1.9->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (2.20.1)\n",
            "Requirement already satisfied: charset-normalizer<4,>=2 in /usr/local/lib/python3.10/dist-packages (from requests>=2.28->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (3.3.2)\n",
            "Requirement already satisfied: huggingface-hub<1.0,>=0.16.4 in /usr/local/lib/python3.10/dist-packages (from tokenizers>=0.13.2->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (0.24.6)\n",
            "Requirement already satisfied: click>=8.0.0 in /usr/local/lib/python3.10/dist-packages (from typer>=0.9.0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (8.1.7)\n",
            "Requirement already satisfied: shellingham>=1.3.0 in /usr/local/lib/python3.10/dist-packages (from typer>=0.9.0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (1.5.4)\n",
            "Requirement already satisfied: rich>=10.11.0 in /usr/local/lib/python3.10/dist-packages (from typer>=0.9.0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (13.8.0)\n",
            "Collecting httptools>=0.5.0 (from uvicorn[standard]>=0.18.3->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma)\n",
            "  Downloading httptools-0.6.1-cp310-cp310-manylinux_2_5_x86_64.manylinux1_x86_64.manylinux_2_17_x86_64.manylinux2014_x86_64.whl.metadata (3.6 kB)\n",
            "Collecting python-dotenv>=0.13 (from uvicorn[standard]>=0.18.3->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma)\n",
            "  Downloading python_dotenv-1.0.1-py3-none-any.whl.metadata (23 kB)\n",
            "Collecting uvloop!=0.15.0,!=0.15.1,>=0.14.0 (from uvicorn[standard]>=0.18.3->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma)\n",
            "  Downloading uvloop-0.20.0-cp310-cp310-manylinux_2_17_x86_64.manylinux2014_x86_64.whl.metadata (4.9 kB)\n",
            "Collecting watchfiles>=0.13 (from uvicorn[standard]>=0.18.3->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma)\n",
            "  Downloading watchfiles-0.24.0-cp310-cp310-manylinux_2_17_x86_64.manylinux2014_x86_64.whl.metadata (4.9 kB)\n",
            "Collecting websockets>=10.4 (from uvicorn[standard]>=0.18.3->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma)\n",
            "  Downloading websockets-13.0.1-cp310-cp310-manylinux_2_5_x86_64.manylinux1_x86_64.manylinux_2_17_x86_64.manylinux2014_x86_64.whl.metadata (6.7 kB)\n",
            "Requirement already satisfied: exceptiongroup in /usr/local/lib/python3.10/dist-packages (from anyio->httpx>=0.27.0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (1.2.2)\n",
            "Requirement already satisfied: cachetools<6.0,>=2.0.0 in /usr/local/lib/python3.10/dist-packages (from google-auth>=1.0.1->kubernetes>=28.1.0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (5.5.0)\n",
            "Requirement already satisfied: pyasn1-modules>=0.2.1 in /usr/local/lib/python3.10/dist-packages (from google-auth>=1.0.1->kubernetes>=28.1.0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (0.4.0)\n",
            "Requirement already satisfied: rsa<5,>=3.1.4 in /usr/local/lib/python3.10/dist-packages (from google-auth>=1.0.1->kubernetes>=28.1.0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (4.9)\n",
            "Requirement already satisfied: filelock in /usr/local/lib/python3.10/dist-packages (from huggingface-hub<1.0,>=0.16.4->tokenizers>=0.13.2->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (3.15.4)\n",
            "Requirement already satisfied: fsspec>=2023.5.0 in /usr/local/lib/python3.10/dist-packages (from huggingface-hub<1.0,>=0.16.4->tokenizers>=0.13.2->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (2024.6.1)\n",
            "Requirement already satisfied: zipp>=0.5 in /usr/local/lib/python3.10/dist-packages (from importlib-metadata<=8.4.0,>=6.0->opentelemetry-api>=1.2.0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (3.20.1)\n",
            "Requirement already satisfied: markdown-it-py>=2.2.0 in /usr/local/lib/python3.10/dist-packages (from rich>=10.11.0->typer>=0.9.0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (3.0.0)\n",
            "Requirement already satisfied: pygments<3.0.0,>=2.13.0 in /usr/local/lib/python3.10/dist-packages (from rich>=10.11.0->typer>=0.9.0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (2.16.1)\n",
            "Collecting humanfriendly>=9.1 (from coloredlogs->onnxruntime>=1.14.1->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma)\n",
            "  Downloading humanfriendly-10.0-py2.py3-none-any.whl.metadata (9.2 kB)\n",
            "Requirement already satisfied: mpmath<1.4,>=1.1.0 in /usr/local/lib/python3.10/dist-packages (from sympy->onnxruntime>=1.14.1->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (1.3.0)\n",
            "Requirement already satisfied: mdurl~=0.1 in /usr/local/lib/python3.10/dist-packages (from markdown-it-py>=2.2.0->rich>=10.11.0->typer>=0.9.0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (0.1.2)\n",
            "Requirement already satisfied: pyasn1<0.7.0,>=0.4.6 in /usr/local/lib/python3.10/dist-packages (from pyasn1-modules>=0.2.1->google-auth>=1.0.1->kubernetes>=28.1.0->chromadb!=0.5.4,!=0.5.5,<0.6.0,>=0.4.0->langchain_chroma) (0.6.0)\n",
            "Downloading langchain_chroma-0.1.3-py3-none-any.whl (10 kB)\n",
            "Downloading chromadb-0.5.3-py3-none-any.whl (559 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m559.5/559.5 kB\u001b[0m \u001b[31m18.4 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading chroma_hnswlib-0.7.3-cp310-cp310-manylinux_2_17_x86_64.manylinux2014_x86_64.whl (2.4 MB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m2.4/2.4 MB\u001b[0m \u001b[31m41.5 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading fastapi-0.114.0-py3-none-any.whl (94 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m94.0/94.0 kB\u001b[0m \u001b[31m7.0 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading bcrypt-4.2.0-cp39-abi3-manylinux_2_28_x86_64.whl (273 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m273.8/273.8 kB\u001b[0m \u001b[31m15.5 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading kubernetes-30.1.0-py2.py3-none-any.whl (1.7 MB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m1.7/1.7 MB\u001b[0m \u001b[31m50.7 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading mmh3-4.1.0-cp310-cp310-manylinux_2_5_x86_64.manylinux1_x86_64.manylinux_2_17_x86_64.manylinux2014_x86_64.whl (67 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m67.6/67.6 kB\u001b[0m \u001b[31m5.0 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading onnxruntime-1.19.2-cp310-cp310-manylinux_2_27_x86_64.manylinux_2_28_x86_64.whl (13.2 MB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m13.2/13.2 MB\u001b[0m \u001b[31m39.9 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading opentelemetry_api-1.27.0-py3-none-any.whl (63 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m64.0/64.0 kB\u001b[0m \u001b[31m5.2 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading opentelemetry_exporter_otlp_proto_grpc-1.27.0-py3-none-any.whl (18 kB)\n",
            "Downloading opentelemetry_exporter_otlp_proto_common-1.27.0-py3-none-any.whl (17 kB)\n",
            "Downloading opentelemetry_proto-1.27.0-py3-none-any.whl (52 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m52.5/52.5 kB\u001b[0m \u001b[31m3.6 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading opentelemetry_instrumentation_fastapi-0.48b0-py3-none-any.whl (11 kB)\n",
            "Downloading opentelemetry_instrumentation-0.48b0-py3-none-any.whl (29 kB)\n",
            "Downloading opentelemetry_instrumentation_asgi-0.48b0-py3-none-any.whl (15 kB)\n",
            "Downloading opentelemetry_semantic_conventions-0.48b0-py3-none-any.whl (149 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m149.7/149.7 kB\u001b[0m \u001b[31m10.9 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading opentelemetry_util_http-0.48b0-py3-none-any.whl (6.9 kB)\n",
            "Downloading opentelemetry_sdk-1.27.0-py3-none-any.whl (110 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m110.5/110.5 kB\u001b[0m \u001b[31m6.7 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading overrides-7.7.0-py3-none-any.whl (17 kB)\n",
            "Downloading posthog-3.6.5-py2.py3-none-any.whl (54 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m54.2/54.2 kB\u001b[0m \u001b[31m4.7 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading starlette-0.38.5-py3-none-any.whl (71 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m71.4/71.4 kB\u001b[0m \u001b[31m5.6 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading uvicorn-0.30.6-py3-none-any.whl (62 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m62.8/62.8 kB\u001b[0m \u001b[31m5.0 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading backoff-2.2.1-py3-none-any.whl (15 kB)\n",
            "Downloading Deprecated-1.2.14-py2.py3-none-any.whl (9.6 kB)\n",
            "Downloading httptools-0.6.1-cp310-cp310-manylinux_2_5_x86_64.manylinux1_x86_64.manylinux_2_17_x86_64.manylinux2014_x86_64.whl (341 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m341.4/341.4 kB\u001b[0m \u001b[31m22.9 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading monotonic-1.6-py2.py3-none-any.whl (8.2 kB)\n",
            "Downloading python_dotenv-1.0.1-py3-none-any.whl (19 kB)\n",
            "Downloading uvloop-0.20.0-cp310-cp310-manylinux_2_17_x86_64.manylinux2014_x86_64.whl (3.4 MB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m3.4/3.4 MB\u001b[0m \u001b[31m68.2 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading watchfiles-0.24.0-cp310-cp310-manylinux_2_17_x86_64.manylinux2014_x86_64.whl (425 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m425.7/425.7 kB\u001b[0m \u001b[31m29.2 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading websockets-13.0.1-cp310-cp310-manylinux_2_5_x86_64.manylinux1_x86_64.manylinux_2_17_x86_64.manylinux2014_x86_64.whl (157 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m157.3/157.3 kB\u001b[0m \u001b[31m13.4 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading coloredlogs-15.0.1-py2.py3-none-any.whl (46 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m46.0/46.0 kB\u001b[0m \u001b[31m3.5 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading asgiref-3.8.1-py3-none-any.whl (23 kB)\n",
            "Downloading humanfriendly-10.0-py2.py3-none-any.whl (86 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m86.8/86.8 kB\u001b[0m \u001b[31m7.1 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hBuilding wheels for collected packages: pypika\n",
            "  Building wheel for pypika (pyproject.toml) ... \u001b[?25l\u001b[?25hdone\n",
            "  Created wheel for pypika: filename=PyPika-0.48.9-py2.py3-none-any.whl size=53726 sha256=40641f7b1ee799d9a74d4c2cd2ee78b034f679bca8ad17a2c624d5fc3634cf17\n",
            "  Stored in directory: /root/.cache/pip/wheels/e1/26/51/d0bffb3d2fd82256676d7ad3003faea3bd6dddc9577af665f4\n",
            "Successfully built pypika\n",
            "Installing collected packages: pypika, monotonic, mmh3, websockets, uvloop, uvicorn, python-dotenv, overrides, opentelemetry-util-http, opentelemetry-proto, humanfriendly, httptools, deprecated, chroma-hnswlib, bcrypt, backoff, asgiref, watchfiles, starlette, posthog, opentelemetry-exporter-otlp-proto-common, opentelemetry-api, coloredlogs, opentelemetry-semantic-conventions, opentelemetry-instrumentation, onnxruntime, kubernetes, fastapi, opentelemetry-sdk, opentelemetry-instrumentation-asgi, opentelemetry-instrumentation-fastapi, opentelemetry-exporter-otlp-proto-grpc, chromadb, langchain_chroma\n",
            "Successfully installed asgiref-3.8.1 backoff-2.2.1 bcrypt-4.2.0 chroma-hnswlib-0.7.3 chromadb-0.5.3 coloredlogs-15.0.1 deprecated-1.2.14 fastapi-0.114.0 httptools-0.6.1 humanfriendly-10.0 kubernetes-30.1.0 langchain_chroma-0.1.3 mmh3-4.1.0 monotonic-1.6 onnxruntime-1.19.2 opentelemetry-api-1.27.0 opentelemetry-exporter-otlp-proto-common-1.27.0 opentelemetry-exporter-otlp-proto-grpc-1.27.0 opentelemetry-instrumentation-0.48b0 opentelemetry-instrumentation-asgi-0.48b0 opentelemetry-instrumentation-fastapi-0.48b0 opentelemetry-proto-1.27.0 opentelemetry-sdk-1.27.0 opentelemetry-semantic-conventions-0.48b0 opentelemetry-util-http-0.48b0 overrides-7.7.0 posthog-3.6.5 pypika-0.48.9 python-dotenv-1.0.1 starlette-0.38.5 uvicorn-0.30.6 uvloop-0.20.0 watchfiles-0.24.0 websockets-13.0.1\n",
            "Collecting langchain\n",
            "  Downloading langchain-0.2.16-py3-none-any.whl.metadata (7.1 kB)\n",
            "Requirement already satisfied: PyYAML>=5.3 in /usr/local/lib/python3.10/dist-packages (from langchain) (6.0.2)\n",
            "Requirement already satisfied: SQLAlchemy<3,>=1.4 in /usr/local/lib/python3.10/dist-packages (from langchain) (2.0.32)\n",
            "Requirement already satisfied: aiohttp<4.0.0,>=3.8.3 in /usr/local/lib/python3.10/dist-packages (from langchain) (3.10.5)\n",
            "Requirement already satisfied: async-timeout<5.0.0,>=4.0.0 in /usr/local/lib/python3.10/dist-packages (from langchain) (4.0.3)\n",
            "Requirement already satisfied: langchain-core<0.3.0,>=0.2.38 in /usr/local/lib/python3.10/dist-packages (from langchain) (0.2.38)\n",
            "Requirement already satisfied: langchain-text-splitters<0.3.0,>=0.2.0 in /usr/local/lib/python3.10/dist-packages (from langchain) (0.2.4)\n",
            "Requirement already satisfied: langsmith<0.2.0,>=0.1.17 in /usr/local/lib/python3.10/dist-packages (from langchain) (0.1.117)\n",
            "Requirement already satisfied: numpy<2,>=1 in /usr/local/lib/python3.10/dist-packages (from langchain) (1.26.4)\n",
            "Requirement already satisfied: pydantic<3,>=1 in /usr/local/lib/python3.10/dist-packages (from langchain) (2.8.2)\n",
            "Requirement already satisfied: requests<3,>=2 in /usr/local/lib/python3.10/dist-packages (from langchain) (2.32.3)\n",
            "Requirement already satisfied: tenacity!=8.4.0,<9.0.0,>=8.1.0 in /usr/local/lib/python3.10/dist-packages (from langchain) (8.5.0)\n",
            "Requirement already satisfied: aiohappyeyeballs>=2.3.0 in /usr/local/lib/python3.10/dist-packages (from aiohttp<4.0.0,>=3.8.3->langchain) (2.4.0)\n",
            "Requirement already satisfied: aiosignal>=1.1.2 in /usr/local/lib/python3.10/dist-packages (from aiohttp<4.0.0,>=3.8.3->langchain) (1.3.1)\n",
            "Requirement already satisfied: attrs>=17.3.0 in /usr/local/lib/python3.10/dist-packages (from aiohttp<4.0.0,>=3.8.3->langchain) (24.2.0)\n",
            "Requirement already satisfied: frozenlist>=1.1.1 in /usr/local/lib/python3.10/dist-packages (from aiohttp<4.0.0,>=3.8.3->langchain) (1.4.1)\n",
            "Requirement already satisfied: multidict<7.0,>=4.5 in /usr/local/lib/python3.10/dist-packages (from aiohttp<4.0.0,>=3.8.3->langchain) (6.0.5)\n",
            "Requirement already satisfied: yarl<2.0,>=1.0 in /usr/local/lib/python3.10/dist-packages (from aiohttp<4.0.0,>=3.8.3->langchain) (1.9.4)\n",
            "Requirement already satisfied: jsonpatch<2.0,>=1.33 in /usr/local/lib/python3.10/dist-packages (from langchain-core<0.3.0,>=0.2.38->langchain) (1.33)\n",
            "Requirement already satisfied: packaging<25,>=23.2 in /usr/local/lib/python3.10/dist-packages (from langchain-core<0.3.0,>=0.2.38->langchain) (24.1)\n",
            "Requirement already satisfied: typing-extensions>=4.7 in /usr/local/lib/python3.10/dist-packages (from langchain-core<0.3.0,>=0.2.38->langchain) (4.12.2)\n",
            "Requirement already satisfied: httpx<1,>=0.23.0 in /usr/local/lib/python3.10/dist-packages (from langsmith<0.2.0,>=0.1.17->langchain) (0.27.2)\n",
            "Requirement already satisfied: orjson<4.0.0,>=3.9.14 in /usr/local/lib/python3.10/dist-packages (from langsmith<0.2.0,>=0.1.17->langchain) (3.10.7)\n",
            "Requirement already satisfied: annotated-types>=0.4.0 in /usr/local/lib/python3.10/dist-packages (from pydantic<3,>=1->langchain) (0.7.0)\n",
            "Requirement already satisfied: pydantic-core==2.20.1 in /usr/local/lib/python3.10/dist-packages (from pydantic<3,>=1->langchain) (2.20.1)\n",
            "Requirement already satisfied: charset-normalizer<4,>=2 in /usr/local/lib/python3.10/dist-packages (from requests<3,>=2->langchain) (3.3.2)\n",
            "Requirement already satisfied: idna<4,>=2.5 in /usr/local/lib/python3.10/dist-packages (from requests<3,>=2->langchain) (3.8)\n",
            "Requirement already satisfied: urllib3<3,>=1.21.1 in /usr/local/lib/python3.10/dist-packages (from requests<3,>=2->langchain) (2.0.7)\n",
            "Requirement already satisfied: certifi>=2017.4.17 in /usr/local/lib/python3.10/dist-packages (from requests<3,>=2->langchain) (2024.8.30)\n",
            "Requirement already satisfied: greenlet!=0.4.17 in /usr/local/lib/python3.10/dist-packages (from SQLAlchemy<3,>=1.4->langchain) (3.0.3)\n",
            "Requirement already satisfied: anyio in /usr/local/lib/python3.10/dist-packages (from httpx<1,>=0.23.0->langsmith<0.2.0,>=0.1.17->langchain) (3.7.1)\n",
            "Requirement already satisfied: httpcore==1.* in /usr/local/lib/python3.10/dist-packages (from httpx<1,>=0.23.0->langsmith<0.2.0,>=0.1.17->langchain) (1.0.5)\n",
            "Requirement already satisfied: sniffio in /usr/local/lib/python3.10/dist-packages (from httpx<1,>=0.23.0->langsmith<0.2.0,>=0.1.17->langchain) (1.3.1)\n",
            "Requirement already satisfied: h11<0.15,>=0.13 in /usr/local/lib/python3.10/dist-packages (from httpcore==1.*->httpx<1,>=0.23.0->langsmith<0.2.0,>=0.1.17->langchain) (0.14.0)\n",
            "Requirement already satisfied: jsonpointer>=1.9 in /usr/local/lib/python3.10/dist-packages (from jsonpatch<2.0,>=1.33->langchain-core<0.3.0,>=0.2.38->langchain) (3.0.0)\n",
            "Requirement already satisfied: exceptiongroup in /usr/local/lib/python3.10/dist-packages (from anyio->httpx<1,>=0.23.0->langsmith<0.2.0,>=0.1.17->langchain) (1.2.2)\n",
            "Downloading langchain-0.2.16-py3-none-any.whl (1.0 MB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m1.0/1.0 MB\u001b[0m \u001b[31m15.0 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hInstalling collected packages: langchain\n",
            "Successfully installed langchain-0.2.16\n",
            "Collecting TextLoader\n",
            "  Downloading TextLoader-0.0.9-py3-none-any.whl.metadata (504 bytes)\n",
            "Requirement already satisfied: chardet in /usr/local/lib/python3.10/dist-packages (from TextLoader) (5.2.0)\n",
            "Downloading TextLoader-0.0.9-py3-none-any.whl (12 kB)\n",
            "Installing collected packages: TextLoader\n",
            "Successfully installed TextLoader-0.0.9\n",
            "Collecting langchain_experimental\n",
            "  Downloading langchain_experimental-0.0.65-py3-none-any.whl.metadata (1.7 kB)\n",
            "Collecting langchain-community<0.3.0,>=0.2.16 (from langchain_experimental)\n",
            "  Downloading langchain_community-0.2.16-py3-none-any.whl.metadata (2.7 kB)\n",
            "Requirement already satisfied: langchain-core<0.3.0,>=0.2.38 in /usr/local/lib/python3.10/dist-packages (from langchain_experimental) (0.2.38)\n",
            "Requirement already satisfied: PyYAML>=5.3 in /usr/local/lib/python3.10/dist-packages (from langchain-community<0.3.0,>=0.2.16->langchain_experimental) (6.0.2)\n",
            "Requirement already satisfied: SQLAlchemy<3,>=1.4 in /usr/local/lib/python3.10/dist-packages (from langchain-community<0.3.0,>=0.2.16->langchain_experimental) (2.0.32)\n",
            "Requirement already satisfied: aiohttp<4.0.0,>=3.8.3 in /usr/local/lib/python3.10/dist-packages (from langchain-community<0.3.0,>=0.2.16->langchain_experimental) (3.10.5)\n",
            "Collecting dataclasses-json<0.7,>=0.5.7 (from langchain-community<0.3.0,>=0.2.16->langchain_experimental)\n",
            "  Downloading dataclasses_json-0.6.7-py3-none-any.whl.metadata (25 kB)\n",
            "Requirement already satisfied: langchain<0.3.0,>=0.2.16 in /usr/local/lib/python3.10/dist-packages (from langchain-community<0.3.0,>=0.2.16->langchain_experimental) (0.2.16)\n",
            "Requirement already satisfied: langsmith<0.2.0,>=0.1.0 in /usr/local/lib/python3.10/dist-packages (from langchain-community<0.3.0,>=0.2.16->langchain_experimental) (0.1.117)\n",
            "Requirement already satisfied: numpy<2,>=1 in /usr/local/lib/python3.10/dist-packages (from langchain-community<0.3.0,>=0.2.16->langchain_experimental) (1.26.4)\n",
            "Requirement already satisfied: requests<3,>=2 in /usr/local/lib/python3.10/dist-packages (from langchain-community<0.3.0,>=0.2.16->langchain_experimental) (2.32.3)\n",
            "Requirement already satisfied: tenacity!=8.4.0,<9.0.0,>=8.1.0 in /usr/local/lib/python3.10/dist-packages (from langchain-community<0.3.0,>=0.2.16->langchain_experimental) (8.5.0)\n",
            "Requirement already satisfied: jsonpatch<2.0,>=1.33 in /usr/local/lib/python3.10/dist-packages (from langchain-core<0.3.0,>=0.2.38->langchain_experimental) (1.33)\n",
            "Requirement already satisfied: packaging<25,>=23.2 in /usr/local/lib/python3.10/dist-packages (from langchain-core<0.3.0,>=0.2.38->langchain_experimental) (24.1)\n",
            "Requirement already satisfied: pydantic<3,>=1 in /usr/local/lib/python3.10/dist-packages (from langchain-core<0.3.0,>=0.2.38->langchain_experimental) (2.8.2)\n",
            "Requirement already satisfied: typing-extensions>=4.7 in /usr/local/lib/python3.10/dist-packages (from langchain-core<0.3.0,>=0.2.38->langchain_experimental) (4.12.2)\n",
            "Requirement already satisfied: aiohappyeyeballs>=2.3.0 in /usr/local/lib/python3.10/dist-packages (from aiohttp<4.0.0,>=3.8.3->langchain-community<0.3.0,>=0.2.16->langchain_experimental) (2.4.0)\n",
            "Requirement already satisfied: aiosignal>=1.1.2 in /usr/local/lib/python3.10/dist-packages (from aiohttp<4.0.0,>=3.8.3->langchain-community<0.3.0,>=0.2.16->langchain_experimental) (1.3.1)\n",
            "Requirement already satisfied: attrs>=17.3.0 in /usr/local/lib/python3.10/dist-packages (from aiohttp<4.0.0,>=3.8.3->langchain-community<0.3.0,>=0.2.16->langchain_experimental) (24.2.0)\n",
            "Requirement already satisfied: frozenlist>=1.1.1 in /usr/local/lib/python3.10/dist-packages (from aiohttp<4.0.0,>=3.8.3->langchain-community<0.3.0,>=0.2.16->langchain_experimental) (1.4.1)\n",
            "Requirement already satisfied: multidict<7.0,>=4.5 in /usr/local/lib/python3.10/dist-packages (from aiohttp<4.0.0,>=3.8.3->langchain-community<0.3.0,>=0.2.16->langchain_experimental) (6.0.5)\n",
            "Requirement already satisfied: yarl<2.0,>=1.0 in /usr/local/lib/python3.10/dist-packages (from aiohttp<4.0.0,>=3.8.3->langchain-community<0.3.0,>=0.2.16->langchain_experimental) (1.9.4)\n",
            "Requirement already satisfied: async-timeout<5.0,>=4.0 in /usr/local/lib/python3.10/dist-packages (from aiohttp<4.0.0,>=3.8.3->langchain-community<0.3.0,>=0.2.16->langchain_experimental) (4.0.3)\n",
            "Collecting marshmallow<4.0.0,>=3.18.0 (from dataclasses-json<0.7,>=0.5.7->langchain-community<0.3.0,>=0.2.16->langchain_experimental)\n",
            "  Downloading marshmallow-3.22.0-py3-none-any.whl.metadata (7.2 kB)\n",
            "Collecting typing-inspect<1,>=0.4.0 (from dataclasses-json<0.7,>=0.5.7->langchain-community<0.3.0,>=0.2.16->langchain_experimental)\n",
            "  Downloading typing_inspect-0.9.0-py3-none-any.whl.metadata (1.5 kB)\n",
            "Requirement already satisfied: jsonpointer>=1.9 in /usr/local/lib/python3.10/dist-packages (from jsonpatch<2.0,>=1.33->langchain-core<0.3.0,>=0.2.38->langchain_experimental) (3.0.0)\n",
            "Requirement already satisfied: langchain-text-splitters<0.3.0,>=0.2.0 in /usr/local/lib/python3.10/dist-packages (from langchain<0.3.0,>=0.2.16->langchain-community<0.3.0,>=0.2.16->langchain_experimental) (0.2.4)\n",
            "Requirement already satisfied: httpx<1,>=0.23.0 in /usr/local/lib/python3.10/dist-packages (from langsmith<0.2.0,>=0.1.0->langchain-community<0.3.0,>=0.2.16->langchain_experimental) (0.27.2)\n",
            "Requirement already satisfied: orjson<4.0.0,>=3.9.14 in /usr/local/lib/python3.10/dist-packages (from langsmith<0.2.0,>=0.1.0->langchain-community<0.3.0,>=0.2.16->langchain_experimental) (3.10.7)\n",
            "Requirement already satisfied: annotated-types>=0.4.0 in /usr/local/lib/python3.10/dist-packages (from pydantic<3,>=1->langchain-core<0.3.0,>=0.2.38->langchain_experimental) (0.7.0)\n",
            "Requirement already satisfied: pydantic-core==2.20.1 in /usr/local/lib/python3.10/dist-packages (from pydantic<3,>=1->langchain-core<0.3.0,>=0.2.38->langchain_experimental) (2.20.1)\n",
            "Requirement already satisfied: charset-normalizer<4,>=2 in /usr/local/lib/python3.10/dist-packages (from requests<3,>=2->langchain-community<0.3.0,>=0.2.16->langchain_experimental) (3.3.2)\n",
            "Requirement already satisfied: idna<4,>=2.5 in /usr/local/lib/python3.10/dist-packages (from requests<3,>=2->langchain-community<0.3.0,>=0.2.16->langchain_experimental) (3.8)\n",
            "Requirement already satisfied: urllib3<3,>=1.21.1 in /usr/local/lib/python3.10/dist-packages (from requests<3,>=2->langchain-community<0.3.0,>=0.2.16->langchain_experimental) (2.0.7)\n",
            "Requirement already satisfied: certifi>=2017.4.17 in /usr/local/lib/python3.10/dist-packages (from requests<3,>=2->langchain-community<0.3.0,>=0.2.16->langchain_experimental) (2024.8.30)\n",
            "Requirement already satisfied: greenlet!=0.4.17 in /usr/local/lib/python3.10/dist-packages (from SQLAlchemy<3,>=1.4->langchain-community<0.3.0,>=0.2.16->langchain_experimental) (3.0.3)\n",
            "Requirement already satisfied: anyio in /usr/local/lib/python3.10/dist-packages (from httpx<1,>=0.23.0->langsmith<0.2.0,>=0.1.0->langchain-community<0.3.0,>=0.2.16->langchain_experimental) (3.7.1)\n",
            "Requirement already satisfied: httpcore==1.* in /usr/local/lib/python3.10/dist-packages (from httpx<1,>=0.23.0->langsmith<0.2.0,>=0.1.0->langchain-community<0.3.0,>=0.2.16->langchain_experimental) (1.0.5)\n",
            "Requirement already satisfied: sniffio in /usr/local/lib/python3.10/dist-packages (from httpx<1,>=0.23.0->langsmith<0.2.0,>=0.1.0->langchain-community<0.3.0,>=0.2.16->langchain_experimental) (1.3.1)\n",
            "Requirement already satisfied: h11<0.15,>=0.13 in /usr/local/lib/python3.10/dist-packages (from httpcore==1.*->httpx<1,>=0.23.0->langsmith<0.2.0,>=0.1.0->langchain-community<0.3.0,>=0.2.16->langchain_experimental) (0.14.0)\n",
            "Collecting mypy-extensions>=0.3.0 (from typing-inspect<1,>=0.4.0->dataclasses-json<0.7,>=0.5.7->langchain-community<0.3.0,>=0.2.16->langchain_experimental)\n",
            "  Downloading mypy_extensions-1.0.0-py3-none-any.whl.metadata (1.1 kB)\n",
            "Requirement already satisfied: exceptiongroup in /usr/local/lib/python3.10/dist-packages (from anyio->httpx<1,>=0.23.0->langsmith<0.2.0,>=0.1.0->langchain-community<0.3.0,>=0.2.16->langchain_experimental) (1.2.2)\n",
            "Downloading langchain_experimental-0.0.65-py3-none-any.whl (207 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m207.2/207.2 kB\u001b[0m \u001b[31m8.0 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading langchain_community-0.2.16-py3-none-any.whl (2.3 MB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m2.3/2.3 MB\u001b[0m \u001b[31m59.5 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading dataclasses_json-0.6.7-py3-none-any.whl (28 kB)\n",
            "Downloading marshmallow-3.22.0-py3-none-any.whl (49 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m49.3/49.3 kB\u001b[0m \u001b[31m4.5 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading typing_inspect-0.9.0-py3-none-any.whl (8.8 kB)\n",
            "Downloading mypy_extensions-1.0.0-py3-none-any.whl (4.7 kB)\n",
            "Installing collected packages: mypy-extensions, marshmallow, typing-inspect, dataclasses-json, langchain-community, langchain_experimental\n",
            "Successfully installed dataclasses-json-0.6.7 langchain-community-0.2.16 langchain_experimental-0.0.65 marshmallow-3.22.0 mypy-extensions-1.0.0 typing-inspect-0.9.0\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "#2)LLMs Agents"
      ],
      "metadata": {
        "id": "d3c5W0Etu9X-"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "##### 2.(i) OpenAI: Chat Completion API: inputs commands (system, User) + output respons: llm_call_cc1(sys,usr)"
      ],
      "metadata": {
        "id": "gTffFkrhu_DD"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "#Applying Prompt Engineering via Chat Completion API using economical gpt-3.5-turbo model\n",
        "from openai import OpenAI\n",
        "client = OpenAI(api_key=\"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\")\n",
        "\n",
        "def llm_call_cc1(in_system_insts, in_user_req):\n",
        "  output_txt=\"\"\n",
        "  stream = client.chat.completions.create(\n",
        "    model=\"gpt-3.5-turbo\",\n",
        "    messages=[\n",
        "      {\"role\": \"system\", \"content\": in_system_insts},\n",
        "      {\"role\": \"user\", \"content\": in_user_req}\n",
        "    ],\n",
        "    stream=True,)\n",
        "  for part in stream:\n",
        "     ot=part.choices[0].delta.content or \"\"\n",
        "     output_txt=output_txt+ot\n",
        "  return output_txt"
      ],
      "metadata": {
        "id": "bbCs9ESiuxMj"
      },
      "execution_count": 2,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "##### 2.(ii) Role: Specification Extracter from Chunk: chunk_spec(chunk)"
      ],
      "metadata": {
        "id": "SLXYRy9pvI7I"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "#Instruction for Chat Completion API of GPT\n",
        "\n",
        "def chunk_spec(chunk):\n",
        "  in_system_insts = \"You are an expert VLSI specification analyzer, tasked with extracting signal information for detailed specification text **'{chunk}'** to support SystemVerilog Assertion (SVA) generation. Treat each task as distinct and independent. \\n\\t Task Instructions: \\n\\t\\t Objective: Extract detailed information about each signal from the provided text chunk **'{chunk}'**. Present the information in the following format: \\n\\t\\t [Signal Name]: Name of the signal in the specification **'{chunk}'**.\\n\\t\\t [Signal Description]: Clear description of the signal’s characteristics (e.g., type, width, role in the system).\\n\\t\\t\\t [Signal Functionality]: Explanation of the signal’s function as specified in **'{chunk}'** (e.g., data handling, control behavior).\\n\\t\\t [Interconnection]: Relationship with all other signals in the system. \\n\\t\\t [Additional Information]: Any other related details that would aid in generating SVAs, including keywords or phrases if detailed signal information is lacking.\\n\\t Guidelines: \\n\\t\\t Use only the information explicitly provided in the text chunk **'{chunk}'**.\\n\\t\\t Do not add assumptions or external details beyond what is mentioned in **'{chunk}'**.\\n\\t\\t If **'{chunk}'** lacks detailed information, extract relevant keywords or phrases to assist in SVA generation.\\n\\t Purpose: The extracted signal details should be precise and structured to craft clear and relevant specification sentences, directly supporting the generation of SystemVerilog Assertions (SVA)\"\n",
        "  # in_system_insts = \"System: You are an expert in technical specifications within the hardware VLSI design flow. Approach each task as a distinct and independent request. Your task is to meticulously extract list of information about all the signals in one by one from the provided text chunk **'{chunk}'** in such output formate: \\n[signal name] \\t\\n [Signal description] \\t\\n[Signal Functionality] \\t\\n[Signal Property/constraints] \\t\\n[connection with other Signal] \\t\\n [additional information about signal]. \\n\\nThe signal information should provid aid in crafting detailed specification sentences. These specifications should be instrumental for a subsequent SystemVerilog Assertions (SVA) generator. Adhere to these guidelines: \\n 1.Extract information strictly from the text chunk '**'{chunk}'** provided. \\n 2.Refrain from introducing any additional information or assumptions beyond what is explicitly mentioned in chunk '**'{chunk}'**.\\n 3.In instances where chunk **'{chunk}'** lacks comprehensive details, extract useful keywords or phrases present in chunk **'{chunk}'** to assist in subsequent tasks(SVA generation).\"\n",
        "  # in_system_insts = \"System: You are an expert in technical specifications in hardware VLSI design flow. Treat each task as a new and independent request. Your task is to extract and list all relevant information (may include Signal & Variables, Conditions & Properties and expected behavior of the system) from the given text **'{chunk}'** that could help in defining detailed specification sentences and helpful in giving context to the SVA generator later. Follow these guidelines: 1. Make sure to only use the information provided in the text **'{chunk}'**. 2. Do not add any information or assumptions. 3. If the text **'{chunk}'** does not contain sufficient information, provide useful keywords from the text **'{chunk}'**.' User will provide the text chunk **'{chunk}'** for each request.\"\n",
        "  # in_system_insts = \"System: You are an accurate tool extract all specifications related informations from the given chunk **'chunk'** of text. The specification information must be relevant to the signals, it should be useful for specification engineer and specification analyst. The signal information should be helpful for systemVerilog assertions (SVA); \\n Specification could be one or more sentences which will help to a SystemVerilog Assertion property; \\n Do not provide any extra information, introduction or conclusion, there must be info related to SVA within the chunk **'chunk'** only in the response; \\n Please be specifi1c to the provided information.\"\n",
        "  # This includes identifying as [signal names], [their specific functionalities], and [any relevant conditions], [properties], and [expected behaviors] of\n",
        "\n",
        "  in_user_req = \"Here is the text **'{chunk}'**:\\n'{\"+chunk+\"}'\\n\\nPlease extract and list all relevant signal information for specifications from this text **'{chunk}'**, ensuring the output follows the format provided in the System Role prompt.\"\n",
        "  # in_user_req = \"User Role: \\n Here is the text **'{chunk}'**:\\n\\n'{\"+chunk+\"}'\\n\\nPlease extract and list all relevant signal information for specifications from this text **'{chunk}'**\"\n",
        "  # in_user_req = \"User: \\n Follow the instructions in the System role always. \\n Keep those instructions in context all the time. \\n ... \\n\\n Please generate SystemVerilog assertion (SVA) against the given specification as:\\n **'chunk'**: \\n {\"+chunk+\"}\"\n",
        "  chunk_spec=llm_call_cc1(in_system_insts,in_user_req) #2.(i) GPT model Completion API\n",
        "  return chunk_spec"
      ],
      "metadata": {
        "id": "N66GY26-vIFC"
      },
      "execution_count": 3,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "##### 2.(iii) Role: Signal Mapper: signal_map(hlsf,hdlImp)"
      ],
      "metadata": {
        "id": "HxcXQYQrvPF_"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "#Instruction for Chat Completion API of GPT\n",
        "def signal_map(hlsf,hdlImp):\n",
        "  in_system_insts = \"You are an intelligent signal mapping tool specializing in linking signal specifications to their definitions in HDL (SystemVerilog) code. Your task is to replace signal names in a given specification **'{spec}'** with relevant signal names from the provided HDL code, ensuring accurate mapping for SystemVerilog Assertion (SVA) generation. \\n\\nTask Overview: \\n\\t Input 1: A list of signal specifications from the text chunk labeled **'{spec}'**. \\n\\t Input 2: HDL code labeled as **'hdl'**. \\n\\n Instructions: \\n\\t Replace signal names in **'{spec}'** with relevant signal names from **'hdl'**, ensuring the meaning and context remain consistent for SVA generation.\\n\\t Use only the information explicitly provided in **'{spec}'** and **'hdl'**. Do not add, infer, or assume any additional details. \\n\\t For global signals (e.g., global reset and global clock) in **'{spec}'**, map them to the corresponding global signals from **'hdl'** and present them separately as follows: \\n\\t\\t Global reset in HDL: [HDL global reset signal keyword] \\n\\t\\t Global clock in HDL: [HDL global clock signal keyword] \\n\\t Do not modify or alter any part of the HDL code **'hdl'**. \\n\\t Treat each task independently. Each text chunk **'{spec}'** and HDL file **'hdl'** is unique and should be processed separately.\\n\\n Output: \\n\\t The final output should be a specification list with the signal names correctly mapped to those in the HDL code, optimized for generating SystemVerilog Assertions (SVA).\"\n",
        "  # in_system_insts = \"System Role: You are an intelligent signal name mapping tool that links the given signal specifications to the signal definitions given in HDL (SytemVerilog language) code. Your task is to replace keywords in a given specification list with relevant keywords from the provided HDL code, ensuring alignment for SystemVerilog Assertion (SVA) generation. Additionally, you will intelligently assess where the `$isunknown('signal')` build-in function of SVA is applicable, especially where signal logic is given in unknown bits ‘z. \\n\\t Task Overview: \\n\\t\\t 1. **Input 1:** A list of specifications from the text chunk labelled as **'spec'**. \\n\\t\\t 2. **Input 2:** HDL code provided labelled as **'hdl'**.\\n\\t Instructions:\\n\\t\\t 1. Replace signal names in **'spec'** with relevant signal names from **'hdl'**, ensuring they have similar meaning and context for SVA generation.\\n\\t\\t 2. Use **only** the information provided in **'spec'** and **'hdl'**. Do not infer or assume any additional information.\\n\\t\\t 3. **For global signals** (e.g., global reset and global clock) in **'spec'**, replace them with corresponding global signals from **'hdl'**, and present them separately:\\n\\t\\t\\t - Global reset in HDL: [HDL global reset signal keyword]\\n\\t\\t\\t - Global clock in HDL: [HDL global clock signal keyword] \\n\\t\\t 4. Incorporate `$isunknown('signal')` in cases of unknown bit state of read address, write address, and write data.\\n\\t\\t 5. Do not modify or alter any part of the HDL code **'hdl'**. \\n\\t\\t 6. Treat each task as an independent, and each text chunk **'spec'** and HDL file **'hdl'** as unique. \\n\\n The final output should be a specification list with HDL-relevant signal mappings, optimized for SystemVerilog Assertion (SVA) generation.\"\n",
        "  # in_system_insts = \"You are a signal mapper with expertise in technical specifications and HDL (Hardware Description Language). Your task is to accept two inputs from the user each time: 1. A list of specifications related to information from a text chunk. \\n **'spec'**: \\n 2. HDL code provided in a text file **'hdl'**. You should replace the keywords in the specification (**'spec'**) with the relevant keywords from the HDL code, with similar meaning. The edited specifications should be useful for generating SystemVerilog Asertions (SVAs) in later stages. Follow these guidelines: \\n1. Treat each task as a new and independent request text chunk **'spec'**. \\n2. Only use the information provided in the text chunk **'spec'** and the HDL code **'hdl'**. \\n3. Do not add any information or make assumptions. \\n4. Do not change any part of the HDL code **'hdl'** \\n5. For global signals (global reset and global clk) of text chunk **'spec'** should be replace by globals signals (global reset and global clk) in the HDL **'hdl'**, place them separately in the following format:\\n   - global reset in HDL: [keyword for global reset signal in HDL]\\n   - global clock signal in HDL: [keyword for global clock signal in HDL]\"\n",
        "  # in_system_insts = \"System: You are a professional hardware verification engineer and specification analysit. You have experience in writing systemVerilog assertions from the specification text/ documents(usually given in natural language). \\n Please, every time follow the instructions given below: \\n 1. Write SystemVerilog Assertion against the given specification (**'spec'**) in natural language; \\n 2. **'spec'** could be one or more sentences which will refer to a single SystemVerilog Assertion property and please write only one SystemVerilog Assertion for that; \\n 3. Do not provide any extra information, introduction or conclusion, there must be systemverilog assertion only in the response; \\n 4. Most Importantly, user will provide you design retated text **'design'**, please use its signal notation into your generated systemverilog assertion which will be suitable related to **'spec'**; \\n 5. For your help, user will provide the contextual text (**'specf'**), you will analyz **'specf'** text for writing the SystemVerilog Assertion assertions from **'spec'**; \\n 6. Please struct to the syntax of systemverilog assertion language; \\n 7. Please be specific to the provided information.\"\n",
        "\n",
        "  in_user_req = \"User Role: Here is the list of specifications-related information from the chunk \\n**'spec'**:\\n\\n{\"+hlsf+\"}\\n\\nAnd here is the HDL code \\n**'hdl'**:\\n\\n{\"+hdlImp+\"}\\n\\nPlease replace the keywords in the specification list with the relevant keywords/signal names from the HDL code and provide the edited specifications.\"\n",
        "  # in_user_req = \"User: \\n Follow the instructions in the System role always. \\n Keep those instructions in context all the time. \\n ... \\n\\n Please generate SystemVerilog assertion (SVA) against the given specification as:\\n **'spec'**: \\n {\"+hlsf+\"} \\n Please during assertion generation take symbols notations and other information as given in from design information text **'spec'**: in the follwoing \\n {\"+hdlImp+\"} \\n You can also take help from specification content as well \\n {\"+contentD+\"}\"\n",
        "  hlspecs=llm_call_cc1(in_system_insts,in_user_req) #2.(i) GPT model Completion API\n",
        "  return hlspecs"
      ],
      "metadata": {
        "id": "robiPCQzvOQN"
      },
      "execution_count": 4,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "# 3) A: RAG-Part"
      ],
      "metadata": {
        "id": "AxBwFjSWv_yl"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "##### 3.(i) Preprocess the text file using NLP (NLTK) and Sklearn: preprocess_text(text)"
      ],
      "metadata": {
        "id": "XBnltsUGwGOX"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import re\n",
        "import nltk\n",
        "from nltk.tokenize import sent_tokenize, word_tokenize\n",
        "from sklearn.feature_extraction.text import TfidfVectorizer\n",
        "from sklearn.metrics.pairwise import cosine_similarity\n",
        "\n",
        "# Download required NLTK resources\n",
        "nltk.download('punkt')\n",
        "\n",
        "def preprocess_text(text):\n",
        "    # Remove special characters but keep punctuations\n",
        "    text = re.sub(r'[^a-zA-Z0-9\\s.,;:!?\\'\\\"()-]', '', text)\n",
        "    # Remove excessive whitespace\n",
        "    text = re.sub(r'\\s+', ' ', text).strip()\n",
        "    return text\n",
        "\n",
        "def remove_semantic_repetition(sentences, threshold=0.7):\n",
        "    # Initialize TF-IDF Vectorizer\n",
        "    vectorizer = TfidfVectorizer().fit_transform(sentences)\n",
        "    vectors = vectorizer.toarray()\n",
        "\n",
        "    # Calculate cosine similarity\n",
        "    similarity_matrix = cosine_similarity(vectors)\n",
        "\n",
        "    # Identify and remove semantically similar sentences\n",
        "    unique_sentences = []\n",
        "    for i, sentence in enumerate(sentences):\n",
        "        if all(similarity_matrix[i][j] < threshold for j in range(i)):\n",
        "            unique_sentences.append(sentence)\n",
        "\n",
        "    return unique_sentences\n",
        "\n",
        "def preprocess(input_file): #, output_file):\n",
        "    # with open(input_file, 'r', encoding='utf-8') as file:\n",
        "    #     text = file.read()\n",
        "\n",
        "    # Preprocess text\n",
        "    text = preprocess_text(input_file)\n",
        "\n",
        "    # Tokenize text into sentences\n",
        "    sentences = sent_tokenize(text)\n",
        "    #print(sentences)\n",
        "\n",
        "    # Remove semantic repetitions\n",
        "    unique_sentences = remove_semantic_repetition(sentences)\n",
        "\n",
        "    # Join unique sentences back to a single string\n",
        "    result_text = ' '.join(unique_sentences)\n",
        "\n",
        "    return result_text\n",
        "\n",
        "    # Write the result to a new file\n",
        "    # with open(output_file, 'w', encoding='utf-8') as file:\n",
        "    #     file.write(result_text)"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "nxArOjGbvzSp",
        "outputId": "de0ad02b-e176-4716-ce68-63b6f8df3df9",
        "collapsed": true
      },
      "execution_count": 5,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stderr",
          "text": [
            "[nltk_data] Downloading package punkt to /root/nltk_data...\n",
            "[nltk_data]   Unzipping tokenizers/punkt.zip.\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "#####Langchain Platform Support"
      ],
      "metadata": {
        "id": "i4LNR6PKwL2-"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import os\n",
        "import openai\n",
        "os.environ['OPENAI_API_KEY'] = str(\"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\")\n",
        "#Splitter, embeddings, vector database\n",
        "from langchain.text_splitter import RecursiveCharacterTextSplitter #Splitter\n",
        "from langchain.text_splitter import CharacterTextSplitter #Splitter\n",
        "from langchain_openai import OpenAIEmbeddings #Text embedding in vector form\n",
        "from langchain_chroma import Chroma #Vector database\n",
        "import re"
      ],
      "metadata": {
        "id": "rOW_N4CtwK5_"
      },
      "execution_count": 6,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "#####3.(ii) Chunker: Tiktoken with Recursive Character Splitter (Provided by OpenAi for Context Windows)"
      ],
      "metadata": {
        "id": "mwsCNaj0waxs"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "#Chunker using tiktoken encoder to fit token count in GPT 3.5 input context window, applied as RecursiveCharacterTextSplitter\n",
        "def chunker(in_str_docF):\n",
        "  token_splitter_rcs= RecursiveCharacterTextSplitter.from_tiktoken_encoder(chunk_size=1500, chunk_overlap=0) #encoder merges tokens, means no of tokens could exetes the chunk size #Recusively look the character and find count the token as per OpenAI\n",
        "  t_rcs_chunks=token_splitter_rcs.split_documents(in_str_docF) #from specification documents(File-F), as GPT 3.5 has 4096 token limt, we set 1500, token slitting and will contain the additiinal information tokens, for subsequent LLM model\n",
        "  return t_rcs_chunks"
      ],
      "metadata": {
        "id": "Qw3_Idx5wXiy"
      },
      "execution_count": 7,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "#####3.(iii) Embedding: OpenAI embedding (Vector Embedding) & Vector Store: Chroma DB (Opne Source, interface with several technologies):\n",
        "#####chromaDBSF(t_rcs_chunks)"
      ],
      "metadata": {
        "id": "do1HFkkfwkZG"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "#ChromaD: saving in knowledge representation\n",
        "def chromaDBSF(t_rcs_chunks):\n",
        "  file_dbsF =Chroma.from_documents(t_rcs_chunks,OpenAIEmbeddings(), persist_directory=\"./chroma_dbF\")\n",
        "  file_dbsF.persist()\n",
        "  return file_dbsF"
      ],
      "metadata": {
        "id": "vjtNdRkMwjwA"
      },
      "execution_count": 8,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "####3.(iv) RAG_main: chromaDBSF_RP(hlsF_content,hdlImpF_content): return ChromaDBF"
      ],
      "metadata": {
        "id": "rn-ymrNSwi3C"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "#Inout High Level Soecification file, and Design file for synchromous\n",
        "def chromaDBSF_RP(hlsF_content,hdlImpF_content):\n",
        "  hlsF_content_p=preprocess_text(hlsF_content) #3(i) preprocessing test file\n",
        "  # print(\"HLSF after preprocessing: \",hlsF_content_p)\n",
        "  doc_HLSF_content = Document(page_content=hlsF_content_p, metadata={\"User\": \"High Level Specs File document\"}) #Changing into document, so that split function could easily be applied\n",
        "  doc_HLSF_content_L=[doc_HLSF_content,] #list of document objects\n",
        "  hlsf_chunks=chunker(doc_HLSF_content_L) #3(ii) #return the chunks from the specification file\n",
        "  print(\"HLSF chunks: \",hlsf_chunks)\n",
        "  print(\"HLSF chunks type: \",type(hlsf_chunks), \"length: \", len(hlsf_chunks))\n",
        "  hlsf_chunks_specs=[]\n",
        "  for hlsf_chunk in hlsf_chunks:\n",
        "    # print(\"HLSF chunk: \",hlsf_chunk)\n",
        "    hlsf_chunk_spec=chunk_spec(hlsf_chunk.page_content) #2(ii) documents to page content as chunk: LLM-1: Chunk-Spec\n",
        "    print(\"HLSF chunk spec: \",hlsf_chunk_spec)\n",
        "    hlsf_chunk_sig_spec=signal_map(hlsf_chunk_spec,hdlImpF_content) #2(iii) LLM-2: Chunk-Spec-Sig\n",
        "    print(\"HLSF chunk sig spec: \",hlsf_chunk_sig_spec)\n",
        "    # print(\"Hello\")\n",
        "    # hlsf_chunk_sig_spec_c=hlsf_chunk_spec+\"\\n specs relevance: \"+hlsf_chunk_sig_spec\n",
        "    # hlsf_chunk.page_content=hlsf_chunk_spec+\"\\n specs relevance: \"+hlsf_chunk_sig_spec\n",
        "    # hlsf_chunk_sig_spec_c=hlsf_chunk_spec+\"\\n Relevance Specs from the chunk:\\n \"+ hlsf_chunk_sig_spec  #Merge chunk Spec with its relevant Signal Spec\n",
        "    hlsf_chunk.page_content=hlsf_chunk_spec+ \"\\n Relevance Specs from the chunk:\\n \"+ hlsf_chunk_sig_spec  #Merge chunk with its relevant Specification\n",
        "    hlsf_chunks_specs.append(hlsf_chunk)\n",
        "    # hlsf_chunks_specs.append(hlsf_chunk)\n",
        "  print(\"HLSF chunks specs: \",hlsf_chunks_specs)\n",
        "  print(\"HLSF chunks specs type: \",type(hlsf_chunks_specs), \"length: \", len(hlsf_chunks_specs))\n",
        "  file_dbsF=chromaDBSF(hlsf_chunks_specs) #3(iii)  pass chunks as document to ChromaDB (Vector Database) with OpenAI encoding\n",
        "  # return file_dbsF\n",
        "  print(\"HLSF ChromaDB: \",type(file_dbsF))\n",
        "  return file_dbsF"
      ],
      "metadata": {
        "id": "yJ7pys1kwxp6"
      },
      "execution_count": 9,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "# 4) B: LLM-Part"
      ],
      "metadata": {
        "id": "r7b7DBHzw2Kd"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "######4.(i) Specification as query to ChromaDB, it will return list of documents/ chunks (giving context) :spec_cdbSF(cdbSF,spcF)"
      ],
      "metadata": {
        "id": "yxeOS33Vw_z6"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "def spec_cdbSF(cdbSF,spcF):\n",
        "    q_embedding_vectorF = OpenAIEmbeddings().embed_query(spcF)# q_sim_search=cdb_doc.similarity_search(query) #q_sim_search\n",
        "    doc_chunksF = (cdbSF.similarity_search_by_vector(q_embedding_vectorF))#similarity_search_with_score(query)#similarity_search_by_vector_with_relevance_scores(query)\n",
        "    return doc_chunksF #returning documents against query"
      ],
      "metadata": {
        "id": "NYI6thniw0c5"
      },
      "execution_count": 10,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "#####4.(ii) Role: Grand Assertion Generator from Designer's side specification: designSpec_sva (contextDSF,spec)"
      ],
      "metadata": {
        "id": "6RjgdrQhxN81"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "#Instruction for Chat Completion API of GPT\n",
        "\n",
        "def designSpec_sva(contextDSF,spec):\n",
        "  in_system_insts = \"You are a professional VLSI engineer with expertise in SystemVerilog Assertions (SVA) and hardware description languages (HDL). Your task is to generate SystemVerilog Assertions (SVA) based on the provided specification sentence (**'spec'**). Ensure the SVA is formatted correctly as a formal concurrent assertion, follows a simple implication structure, and is directly executable within HDL code.\\n\\n Task Instructions:\\n\\t Input 1: A specification sentence (**'spec'**) written in natural language, containing signal names and their relationships. \\n\\t Input 2: A specification context text (**'spec_context'**) to align global signals (clock and reset) and relevant signal details from **'spec'**.\\n\\n Guidelines: \\n\\t i) Identify signals in **'spec'** and cross-reference them with **'spec_context'**. If the signals are logic bit-vectors[bit-width] (e.g., address read, address write, data read, or write signals), apply $isunknown() to ensure signal validity where applicable.\\n\\t ii) Use 'spec_context' to ensure consistency in signal names and align global signals such as clock and reset.\\n\\t iii) The generated SVA must follow a correct concurrent implication structure and be ready for direct use in HDL code. \\n\\t iv) Do not add extra information or provide any natural language explanations. \\n\\t v) Treat each task as independent, without retaining any user history. \\n\\n Output Format:\\n\\t [Specification from **'spec'**] \\n\\t [Generated SVA based on **'spec'** incorporating $isunknown() if applicable]\\n\\t [Context from **'spec_context'** that conforms or contradicts the **'spec'**] \\n\\n Additional Requirement: \\n\\t Ensure that global clock and reset signals are correctly derived from **'spec_context'**.\"\n",
        "  # in_system_insts = \"You are an expert in SystemVerilog Assertions (SVA) and hardware description languages (HDL). Your task is to generate SystemVerilog Assertions (SVA) based on the provided specification sentence (**'spec'**). In cases where signals are logic bit-vectors (e.g., address signals such as AWADDR, ARADDR, or data signals like WDATA), incorporate the `$isunknown()` function to check for unknown states. Ensure the generated SVA is in a correct formal concurrent format, uses a simple implication template, and is executable in HDL code. \\n\\n\\t Task Instructions:\\n\\t\\t 1. **Input 1:** A specification sentence (**'spec'**) written in natural language. \\n\\t\\t 2. **Input 2:** A specification context text file (**'spec_context'**) for aligning global signals (clock and reset) and other relevant details. \\n\\n\\t Guidelines:\\n\\t\\t 1. Identify signals in **'spec'** that are logic bit-vectors (e.g., `AWADDR`, `ARADDR`, `WDATA`), and apply `$isunknown()` to ensure signal validity where applicable. \\n\\t\\t 2. Use **'spec_context'** to ensure consistency in signal names and global signals (e.g., clock and reset). \\n\\t\\t 3. The SVA must be in the correct format for immediate use in an HDL file, following the simple implication structure. \\n\\t\\t 4. Avoid adding extra information or natural language explanations.\\n\\t\\t 5. Treat each task as independent and do not retain any user history. \\n\\n\\t Output Format: \\n\\t\\t - **[Specification from 'spec']** \\n\\t\\t - **[Generated SVA based on 'spec' incorporating $isunknown() where applicable]** \\n\\t\\t - **[Context from 'spec_context' that conforms or contradicts the 'spec']** \\n\\n\\t Ensure that the SVA includes `$isunknown()` only for bit-vector signals (e.g., addresses or data signals) and that global clock and reset signals are correctly taken from **'spec_context'**.\"\n",
        "  # in_system_insts = \"You are an expert system specializing in SystemVerilog Assertions (SVA) and hardware description languages (HDL). Your task is to generate formal, concurrent SystemVerilog Assertions (SVA) based on the provided specification sentence (**'spec'**). The generated SVA must follow a simple implication template, be executable in an HDL environment, and be consistent with the specification context (**'spec_context'**). \\n Task Instructions: \\n\\t 1. **Input 1:** A specification sentence (**'spec'**) in natural language. \\n\\t 2. **Input 2:** A specification context text file (**'spec_context'**) providing additional information for alignment with the SVA. \\n\\n Guidelines: \\n\\t 1. Use the **'spec_context'** to ensure the SVA generated from **'spec'** is consistent with its context, including the correct global clock and reset signals. \\n\\t 2. The SVA must follow the proper SystemVerilog format for immediate inclusion in an HDL file, with a simple implication template. \\n\\t 3. Do not add any extra information beyond what is provided in **'spec'** and **'spec_context'**. \\n\\t 4. The output should not include any natural language, only the generated SVA. \\n\\t 5. Treat each task as independent, without retaining any user history. \\n\\n Output Format: \\n\\t - **[Specification from 'spec']** \\n\\t - **[Generated SVA based on 'spec']** \\n\\t - **[Context from 'spec_context' that conforms or contradicts the 'spec']** \\n\\n Ensure that the SVA generated is executable in HDL code and that any global signals, such as clock and reset, are accurately taken from the **'spec_context'**.\"\n",
        "  # in_system_insts = \"You are a expert system specializing in SystemVerilog Assertion (SVA) and hardware description languages (HDL). Your task is to generate SystemVerilog Assertions (SVA) based on provided specification sentence (**'spec'**) and ensure they are correctly formatted as formal concurrent SVA assertion with a simple implication template and runnable in a HDL file code. The formate should be consistant every time. You will receive two inputs from the user each time: \\n1. A specification sentence (**'spec'**) written in natural language. 2. Specification context text (**'spec_context'**) file. \\n Use the specification context text  (**'spec_context'**) to during the translation of an SVA  from the given specification (**'spec'**) is consistent with the specification context (**'spec_context'**). \\n The generated SVA must accurately represent the specification sentence (**'spec'**) and be correct and executable in HDL and should take global clock signal and global reset signals from specification context text (**'spec_context'**). \\n Follow these guidelines: \\n 1. Do not add any extra information. \\n 2. Do not include any natural language sentences while writing the SVA. \\n 3. Treat each request as a new and independent task, without maintaining any user history. \\n 4. after SVA generation against spec (**'spec'**), please provided relevant text from specification context text (**'spec_context'**) that showing conformance to the spec (**'spec'**) or contradiction to the given spec (**'spec'**) in following output formate: \\n [spec from (**'spec'**)] \\n [generated SVA against spec(**'spec'**)] \\n [Conforming or contradicting Context (**'spec_context'**) againt spec (**'spec'**)]\"\n",
        "  # in_system_insts = \"System: You are a professional hardware verification engineer and specification analysit. You have experience in writing systemVerilog assertions from the specification text/ documents(usually given in natural language). \\n Please, every time follow the instructions given below: \\n 1. Write SystemVerilog Assertion against the given specification (**'spec'**) in natural language; \\n 2. **'spec'** could be one or more sentences which will refer to a single SystemVerilog Assertion property and please write only one SystemVerilog Assertion for that; \\n 3. Do not provide any extra information, introduction or conclusion, there must be systemverilog assertion only in the response; \\n 4. Most Importantly, user will provide you design retated text **'design'**, please use its signal notation into your generated systemverilog assertion which will be suitable related to **'spec'**; \\n 5. For your help, user will provide the contextual text (**'specf'**), you will analyz **'specf'** text for writing the SystemVerilog Assertion assertions from **'spec'**; \\n 6. Please struct to the syntax of systemverilog assertion language; \\n 7. Please be specific to the provided information.\"\n",
        "\n",
        "  in_user_req = \"Here is the specification sentence\\n **'spec'**:\\n\\n {\"+spec+\"}\\n\\nAnd here is the specification context text **'spec_context'**:\\n\\n{\"+contextDSF+\"}\\n\\nPlease translate the specification sentence (**'spec'**) into a SystemVerilog Assertion (SVA).\"\n",
        "  # in_user_req = \"User: \\n Follow the instructions in the System role always. \\n Keep those instructions in context all the time. \\n ... \\n\\n Please generate SystemVerilog assertion (SVA) against the given specification as:\\n **'spec'**: \\n {\"+spec+\"} \\n Please during assertion generation take symbols notations and other information as given in from design information text **'spec'**: in the follwoing \\n {\"+contextDSF+\"} \\n You can also take help from specification content as well \\n {\"+contentD+\"}\"\n",
        "  assert_sva=llm_call_cc1(in_system_insts,in_user_req)\n",
        "  return assert_sva"
      ],
      "metadata": {
        "id": "JuUmpdAKvb-R"
      },
      "execution_count": 11,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "#5) Assertion Generation on Collab"
      ],
      "metadata": {
        "id": "Iw3k9FV6xVIt"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "#####5.(i) Propoeed Methodology: Combining RAG & Multi-LLM:  chromaDBSF_RP(hlsF, hdlImpF, spcFL)"
      ],
      "metadata": {
        "id": "4VF8pqdExWr8"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "#Main function\n",
        "import re\n",
        "from langchain_core.documents import Document #for creating document object from text file string to make it acceptable for ChromaDB\n",
        "\n",
        "def rag_llm(hlsF_content,hdlImpF_content,spf_contentL):\n",
        "  # cdbSF=chromaDBSF_RP(hlsF_content,hdlImpF_content) #3(iv)\n",
        "  # cdbSF=chromaDBSF_RP(hlsF_content,hdlImpF_content) #3(iv)#Passing dpcument as a list of document to chromaDBF function where, chunking, embedding and storing will be one after another\n",
        "  # print(\"HLSF ChromaDB type: \",type(cdbSF))\n",
        "  # print(\"stop\")\n",
        "\n",
        "  # cdbSF=chromaDBSF_RP(hlsF_content,hdlImpF_content) #3(iv)#Passing dpcument as a list of document to chromaDBF function where, chunking, embedding and storing will be one after another\n",
        "  cdbSF = Chroma(persist_directory=\"./chroma_dbF\", embedding_function=OpenAIEmbeddings())\n",
        "  print(\"HLSF ChromaDB type: \",type(cdbSF))\n",
        "  print(\"Presistant ChromaDB .get(): \", cdbSF.get())\n",
        "  print(\"stop\")\n",
        "\n",
        "  assertionList=[]\n",
        "  for spec in spf_contentL:\n",
        "    DocsSpcHLS =spec_cdbSF(cdbSF,spec) #4(i)#will fetch suitable chunks/documents from ChromaDB, quering as specification\n",
        "    print(\"Docs SpecF conteent against spec sentence\",DocsSpcHLS)\n",
        "    assertsGen=designSpec_sva(DocsSpcHLS[0].page_content, spec)#4(ii) passing chunk and specs and getting assertions in SVA\n",
        "    assertionList.append(assertsGen)\n",
        "  return assertionList"
      ],
      "metadata": {
        "id": "CPcpKr5sxRJ-"
      },
      "execution_count": 14,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "#####5.(ii) Start function: reading file, or recieving specification file and returning SVA assertions"
      ],
      "metadata": {
        "id": "aitAdW_Mx4dN"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "#Upload all relevant files\n",
        "#Input files: HLSF, HDLImpF, DSpec\n",
        "#High Level Specification File by System Analyst: hlsF_content\n",
        "hlsF_content=\"\"\n",
        "# file = open(\"Axi4L_HLSF.txt\", \"r\")\n",
        "fileS = open(\"Axi4L_HLSF_MD.md\", \"r\")\n",
        "# print(\"md file:\\n\",fileS)\n",
        "# print(\"HLS .md file type:\",type(fileS))\n",
        "hlsF_contentL=fileS.readlines()\n",
        "# print(\"md file readlines:\\n\",hlsF_contentL)\n",
        "# print(\"HLS .md file readlines type:\",type(hlsF_contentL))\n",
        "hlsF_content = ' '.join([str(elem) for i,elem in enumerate(hlsF_contentL)])\n",
        "# print(\"md file to string:\\n\",hlsF_content)\n",
        "# print(\"HLS .md file to string type:\",type(hlsF_content))\n",
        "# print(\"HLS .md file:\\n\",hlsF_content)\n",
        "fileS.close()\n",
        "\n",
        "#HDL design implementation file by Designer: hdlImpF_content\n",
        "hdlImpF_content=\"\"\n",
        "# file = open(\"axi4_lite_HDLImpF.txt\", \"r\")\n",
        "fileD = open(\"axi4_lite_if.sv\", \"r\")\n",
        "# print(\"HDL .sv file type:\",type(fileD))\n",
        "hdlImpF_contentL=fileD.readlines()\n",
        "# print(\"HDL .sv file readline type:\",type(hdlImpF_contentL))\n",
        "hdlImpF_content = ' '.join([str(elem) for i,elem in enumerate(hdlImpF_contentL)])\n",
        "# print(\"HDL .sv file to string type:\",type(hdlImpF_content))\n",
        "# print(\"HDL .sv file:\\n\",hdlImpF_content)\n",
        "fileD.close()\n",
        "\n",
        "#Design Specification to verify the design implementation: spf_list\n",
        "spf_contentL=\"\"\n",
        "# file = open(\"Axi4L_Specs.txt\", \"r\")\n",
        "fileSpcD = open(\"Axi4L_Specs.txt\", \"r\")\n",
        "spf_contentL=fileSpcD.readlines()\n",
        "# print(\"Designer Spec .txt file type:\",type(spf_contentL))\n",
        "# print(\"Designer Spec .txt file:\\n\",spf_contentL)\n",
        "fileSpcD.close()\n",
        "\n",
        "# rag_llm(hlsF_content,hdlImpF_content,spf_contentL) #5(i)\n",
        "assertionList = rag_llm(hlsF_content,hdlImpF_content,spf_contentL) #5(i)\n",
        "\n",
        "for item in assertionList:\n",
        "  print(item)"
      ],
      "metadata": {
        "collapsed": true,
        "id": "3Hqy76kAxtvA",
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 426
        },
        "outputId": "5e3efa57-05d4-4cff-c59a-5323f4b1f6ad"
      },
      "execution_count": 13,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "HLSF ChromaDB type:  <class 'langchain_chroma.vectorstores.Chroma'>\n",
            "Presistant ChromaDB .get():  {'ids': ['011c865f-6439-480f-ae7d-bfe4fa8a63d4', '06ccdf50-8601-4c4f-8f9d-055bec1b1da4', '0b4225ef-de07-459c-a8da-36b5bdb8d816', '1165f038-a847-423b-b2ef-5a0f898b10b3', '14bffd4d-4e7c-4d84-b169-d6a2797d0622', '1d853c9c-49da-4207-a420-891b5089ff45', '26b50f70-e746-4183-94ab-914d47f3e892', '4184321c-bb8f-42ff-b1ff-705c23524ffe', '4a789370-8c71-4254-a961-4102ae4334a3', '53487185-7c1f-4b19-877c-4963b635d5b1', '58b15f91-5975-4054-a686-a5e2b64359ff', '5d5e8d19-1785-4311-8b60-e6d99938cbc8', '5e57dbe7-eeb1-4f76-8c39-8781eb157eb7', '61810f16-ba10-4f35-9102-83a0142024f3', '66f0a7e6-158e-43e0-9c01-4972e2bb39cc', '6ed0e440-08f4-4a29-8eda-4d9f3f057e01', '712fac52-613c-42ad-ad21-3ad88395c4ea', '7df701af-5d59-4477-9deb-5b796264cbcc', '7fc8e86f-93f8-43bd-a6ef-594b9678715a', '8478cab9-45e6-4f2f-bc24-6c626f31e420', '9f250598-ced3-493f-813a-2ae0f3847be9', 'a06af805-ccd4-4542-b11f-e3428859fb50', 'a659e16d-c31a-40af-984e-2c9ea1cc0ea5', 'b877fef4-2b0b-4957-bb30-67a6555fb033', 'baa381cb-b5b3-483a-b37e-81384f9504fc', 'be4e3996-db2a-436d-b8ad-7ceba513e501', 'cbd9b65c-6dbf-4196-8d25-a673f7211e74', 'f0604586-ecbc-4351-a014-dc7cd4e4ec4f', 'f4958368-c3c4-4250-9136-cf66b9ef7251', 'f852c0d2-ee10-45ff-91c9-737c6b967538'], 'embeddings': None, 'metadatas': [{'User': 'High Level Specs File document'}, {'User': 'High Level Specs File document'}, {'User': 'High Level Specs File document'}, {'User': 'High Level Specs File document'}, {'User': 'High Level Specs File document'}, {'User': 'High Level Specs File document'}, {'User': 'High Level Specs File document'}, {'User': 'High Level Specs File document'}, {'User': 'High Level Specs File document'}, {'User': 'High Level Specs File document'}, {'User': 'High Level Specs File document'}, {'User': 'High Level Specs File document'}, {'User': 'High Level Specs File document'}, {'User': 'High Level Specs File document'}, {'User': 'High Level Specs File document'}, {'User': 'High Level Specs File document'}, {'User': 'High Level Specs File document'}, {'User': 'High Level Specs File document'}, {'User': 'High Level Specs File document'}, {'User': 'High Level Specs File document'}, {'User': 'High Level Specs File document'}, {'User': 'High Level Specs File document'}, {'User': 'High Level Specs File document'}, {'User': 'High Level Specs File document'}, {'User': 'High Level Specs File document'}, {'User': 'High Level Specs File document'}, {'User': 'High Level Specs File document'}, {'User': 'High Level Specs File document'}, {'User': 'High Level Specs File document'}, {'User': 'High Level Specs File document'}], 'documents': ['[Signal Name]: SLVERR\\n[Signal Description]: Error signal indicating a slave-generated response for an asynchronous error condition.\\n[Signal Functionality]: If both a SLVERR and a DECERR are received, the first response received is used for the combined response.\\n[Interconnection]: Related to DECERR; both signals contribute to the combined response.\\n[Additional Information]: SLVERR handling for error scenarios, sticky response behavior mentioned.\\n\\n---\\n\\n[Signal Name]: DECERR\\n[Signal Description]: Error signal indicating a decode error in response to a transaction on AXI4-Lite.\\n[Signal Functionality]: If both a SLVERR and a DECERR are received, the first response received is used for the combined response.\\n[Interconnection]: Related to SLVERR; both signals contribute to the combined response.\\n[Additional Information]: Indicates a specific error condition in the response handling logic.\\n\\n---\\n\\n[Signal Name]: AxLOCK\\n[Signal Description]: Signal related to ensuring exclusive access to the AXI4 system.\\n[Signal Functionality]: Discarded for all transactions, impacting the lock guarantee in sequences.\\n[Interconnection]: Affects the exclusive write access and the loss of lock guarantee.\\n[Additional Information]: Results in the loss of lock guarantee downstream; exclusive access requirements impacted.\\n\\n---\\n\\n[Signal Name]: AxCACHE\\n[Signal Description]: Signal defining the cacheability attributes of a transaction.\\n[Signal Functionality]: Discarded, with all transactions treated as Non-modifiable and Non-bufferable.\\n[Interconnection]: Informs transaction behavior in terms of cache operations.\\n[Additional Information]: AXI permits treating modifiable accesses as non-modifiable; impact on cacheability attributes in transactions.\\n\\n---\\n\\n[Signal Name]: AxPROT\\n[Signal Description]: Signal determining the protection level of a transaction.\\n[Signal Functionality]: Passed directly and unmodified in all transactions.\\n[Interconnection]: Relates to the protection mechanism for transaction validation.\\n[Additional Information]: Indicates the consistent passing of protection levels without modification.\\n Relevance Specs from the chunk:\\n Global reset in HDL: ARESETN\\nGlobal clock in HDL: ACLK\\n\\n---\\n\\n[Signal Name]: BVALID\\n[Signal Description]: Error signal indicating a slave-generated response for an asynchronous error condition.\\n[Signal Functionality]: If both a BVALID and a DECERR are received, the first response received is used for the combined response.\\n[Interconnection]: Related to DECERR; both signals contribute to the combined response.\\n[Additional Information]: BVALID handling for error scenarios, sticky response behavior mentioned.\\n\\n---\\n\\n[Signal Name]: RDATA\\n[Signal Description]: Error signal indicating a decode error in response to a transaction on AXI4-Lite.\\n[Signal Functionality]: If both a BVALID and a RDATA are received, the first response received is used for the combined response.\\n[Interconnection]: Related to BVALID; both signals contribute to the combined response.\\n[Additional Information]: Indicates a specific error condition in the response handling logic.\\n\\n---\\n\\n[Signal Name]: AxLOCK\\n[Signal Description]: Signal related to ensuring exclusive access to the AXI4 system.\\n[Signal Functionality]: Discarded for all transactions, impacting the lock guarantee in sequences.\\n[Interconnection]: Affects the exclusive write access and the loss of lock guarantee.\\n[Additional Information]: Results in the loss of lock guarantee downstream; exclusive access requirements impacted.\\n\\n---\\n\\n[Signal Name]: AxCACHE\\n[Signal Description]: Signal defining the cacheability attributes of a transaction.\\n[Signal Functionality]: Discarded, with all transactions treated as Non-modifiable and Non-bufferable.\\n[Interconnection]: Informs transaction behavior in terms of cache operations.\\n[Additional Information]: AXI permits treating modifiable accesses as non-modifiable; impact on cacheability attributes in transactions.\\n\\n---\\n\\n[Signal Name]: AxPROT\\n[Signal Description]: Signal determining the protection level of a transaction.\\n[Signal Functionality]: Passed directly and unmodified in all transactions.\\n[Interconnection]: Relates to the protection mechanism for transaction validation.\\n[Additional Information]: Indicates the consistent passing of protection levels without modification.', '[Signal Name]: AXI protocol\\n[Signal Description]: High-performance protocol suitable for high-bandwidth and low-latency system designs. Supports separate address/control and data phases, unaligned data transfers with byte strobes, burst-based transactions, and separate read and write data channels.\\n[Signal Functionality]: Supports high-bandwidth and low-latency system designs, multiple outstanding addresses, out-of-order transaction completion, and timing closure.\\n[Interconnection]: Interfaces between master-slave, master-interconnect, and slave-interconnect support various interconnect architectures.\\n[Additional Information]: Supports system capability properties like OrderedWriteObservation and MultiCopyAtomicity for enhanced functionality. Supports optional low-power operation extensions. Compatible with AHB and APB interfaces. \\n\\n[Signal Name]: Read Address Channel, Read Data Channel, Write Address Channel, Write Data Channel, Write Response Channel\\n[Signal Description]: Independent transaction channels defined by the AXI protocol for control information transfer between master and slave devices.\\n[Signal Functionality]: Read Address and Write Address channels carry control information for data transfers. Read Data channel transfers data from slave to master with read response signal. Write Data channel transfers data from master to slave with byte lane strobe signal. Write Response channel signals completion of write transactions.\\n[Interconnection]: Establishes communication channels for addressing, data transfer, and transaction completion between master and slave devices.\\n[Additional Information]: Channels include information signals, VALID and READY signals for handshaking, and LAST signal to indicate final data transfer in a transaction. Data bus width can range from 8 to 1024 bits. Write data channel treats information as buffered for continuous transactions.\\n Relevance Specs from the chunk:\\n Global reset in HDL: ARESETN\\nGlobal clock in HDL: ACLK\\n\\n{[Signal Name]: AXI protocol\\n[Signal Description]: High-performance protocol suitable for high-bandwidth and low-latency system designs. Supports separate address/control and data phases, unaligned data transfers with byte strobes, burst-based transactions, and separate read and write data channels.\\n[Signal Functionality]: Supports high-bandwidth and low-latency system designs, multiple outstanding addresses, out-of-order transaction completion, and timing closure.\\n[Interconnection]: Interfaces between master-slave, master-interconnect, and slave-interconnect support various interconnect architectures.\\n[Additional Information]: Supports system capability properties like OrderedWriteObservation and MultiCopyAtomicity for enhanced functionality. Supports optional low-power operation extensions. Compatible with AHB and APB interfaces. \\n\\n[Signal Name]: ARADDR, RDATA, WDATA, AWADDR, BVALID, ARVALID, RVALID, WVALID, ARREADY, RREADY, WREADY, AWREADY, BREADY\\n[Signal Description]: Independent transaction channels defined by the AXI protocol for control information transfer between master and slave devices.\\n[Signal Functionality]: Read Address and Write Address channels carry control information for data transfers. Read Data channel transfers data from slave to master with read response signal. Write Data channel transfers data from master to slave with byte lane strobe signal. Write Response channel signals completion of write transactions.\\n[Interconnection]: Establishes communication channels for addressing, data transfer, and transaction completion between master and slave devices.\\n[Additional Information]: Channels include information signals, VALID and READY signals for handshaking, and LAST signal to indicate final data transfer in a transaction. Data bus width can range from 8 to 1024 bits. Write data channel treats information as buffered for continuous transactions.}', '[Signal Name]: AXI protocol\\n[Signal Description]: High-performance protocol suitable for high-bandwidth, low-latency designs with various key features like separate address/control and data phases, support for unaligned data transfers, burst-based transactions, separate read and write data channels, support for issuing multiple outstanding addresses, out-of-order transaction completion, and optional extensions for low-power operation.\\n[Signal Functionality]: Facilitates efficient data handling and communication within a system, supporting memory controllers with high initial access latency and providing flexibility in interconnect architectures.\\n[Interconnection]: Provides a standardized interface definition for communication between masters and slaves, as well as interfaces between masters and the interconnect, slaves and the interconnect, and masters and slaves, supporting diverse interconnect implementations.\\n[Additional Information]: The AXI protocol is backward-compatible with existing AHB and APB interfaces, and includes AXI4-Lite for simpler control register style interfaces within components.\\n\\n[Signal Name]: Read address\\n[Signal Description]: Channel carrying control information describing the data to be transferred in read transactions.\\n[Signal Functionality]: Facilitates the transfer of address and control information from the master to the slave for read operations.\\n[Interconnection]: Interacts with read data channel to ensure proper data transfer alignment and completion signaling.\\n[Additional Information]: Supports a two-way handshake mechanism using VALID and READY signals and includes LAST signal indicating the transfer of the final data item in a transaction.\\n\\n[Signal Name]: Write address\\n[Signal Description]: Channel carrying control information describing the data to be transferred in write transactions.\\n[Signal Functionality]: Facilitates the transfer of address and control information from the master to the slave for write operations.\\n[Interconnection]: Interacts with write data and write response channels to ensure proper data transfer and completion signaling.\\n[Additional Information]: Includes byte lane strobe signals for indicating valid data bytes and is buffered to allow master write transactions without immediate slave acknowledgement.\\n\\n[Signal Name]: Read data\\n[Signal Description]: Channel carrying read data and read response information from the slave to the master.\\n[Signal Functionality]: Transfers read data along with completion status information from the slave to the master.\\n[Interconnection]: Works in tandem with read address channel to ensure data transfer consistency and completion signaling.\\n[Additional Information]: Data bus width can vary from 8 to 1024 bits, supporting a range of data sizes.\\n\\n[Signal Name]: Write data\\n[Signal Description]: Channel carrying write data from the master to the slave.\\n[Signal Functionality]: Transfers write data from the master to the slave along with byte lane strobe signals indicating valid data bytes.\\n[Interconnection]: Collaborates with write address channel for complete write transactions and can operate independently of immediate slave acknowledgment.\\n[Additional Information]: Data bus width ranges from 8 to 1024 bits, providing flexibility in data transfer sizes.\\n\\n[Signal Name]: Write response\\n[Signal Description]: Channel used by the slave to respond to write transactions.\\n[Signal Functionality]: Enables the slave to signal the completion of write transactions to the master.\\n[Interconnection]: Essential for verifying the successful completion of each write transaction.\\n[Additional Information]: Write response is signaled only for a complete transaction, not for each data transfer within a transaction.\\n Relevance Specs from the chunk:\\n Global reset in HDL: ARESETN\\nGlobal clock in HDL: ACLK\\n\\n[Signal Name]: AXI protocol\\n[Signal Description]: High-performance protocol suitable for high-bandwidth, low-latency designs with various key features like separate address/control and data phases, support for unaligned data transfers, burst-based transactions, separate read and write data channels, support for issuing multiple outstanding addresses, out-of-order transaction completion, and optional extensions for low-power operation.\\n[Signal Functionality]: Facilitates efficient data handling and communication within a system, supporting memory controllers with high initial access latency and providing flexibility in interconnect architectures.\\n[Interconnection]: Provides a standardized interface definition for communication between masters and slaves, as well as interfaces between masters and the interconnect, slaves and the interconnect, and masters and slaves, supporting diverse interconnect implementations.\\n[Additional Information]: The AXI protocol is backward-compatible with existing AHB and APB interfaces, and includes AXI4-Lite for simpler control register style interfaces within components.\\n\\n[Signal Name]: Read Address\\n[Signal Description]: Channel carrying control information describing the data to be transferred in read transactions.\\n[Signal Functionality]: Facilitates the transfer of address and control information from the master to the slave for read operations.\\n[Interconnection]: Interacts with read data channel to ensure proper data transfer alignment and completion signaling.\\n[Additional Information]: Supports a two-way handshake mechanism using VALID and READY signals and includes LAST signal indicating the transfer of the final data item in a transaction.\\n\\n[Signal Name]: Write Address\\n[Signal Description]: Channel carrying control information describing the data to be transferred in write transactions.\\n[Signal Functionality]: Facilitates the transfer of address and control information from the master to the slave for write operations.\\n[Interconnection]: Interacts with write data and write response channels to ensure proper data transfer and completion signaling.\\n[Additional Information]: Includes byte lane strobe signals for indicating valid data bytes and is buffered to allow master write transactions without immediate slave acknowledgement.\\n\\n[Signal Name]: Read Data\\n[Signal Description]: Channel carrying read data and read response information from the slave to the master.\\n[Signal Functionality]: Transfers read data along with completion status information from the slave to the master.\\n[Interconnection]: Works in tandem with read address channel to ensure data transfer consistency and completion signaling.\\n[Additional Information]: Data bus width can vary from 8 to 1024 bits, supporting a range of data sizes.\\n\\n[Signal Name]: Write Data\\n[Signal Description]: Channel carrying write data from the master to the slave.\\n[Signal Functionality]: Transfers write data from the master to the slave along with byte lane strobe signals indicating valid data bytes.\\n[Interconnection]: Collaborates with write address channel for complete write transactions and can operate independently of immediate slave acknowledgment.\\n[Additional Information]: Data bus width ranges from 8 to 1024 bits, providing flexibility in data transfer sizes.\\n\\n[Signal Name]: Write Response\\n[Signal Description]: Channel used by the slave to respond to write transactions.\\n[Signal Functionality]: Enables the slave to signal the completion of write transactions to the master.\\n[Interconnection]: Essential for verifying the successful completion of each write transaction.\\n[Additional Information]: Write response is signaled only for a complete transaction, not for each data transfer within a transaction.', '[Signal Name]: AXI protocol\\n[Signal Description]: High-performance, high-frequency protocol suitable for high-bandwidth and low-latency designs, supporting separate address/control and data phases, unaligned data transfers, burst-based transactions, separate read and write data channels, multiple outstanding addresses, out-of-order transaction completion, and optional low-power operation extensions.\\n[Signal Functionality]: Facilitating efficient data transfer and control within the system, enabling high-frequency operation without complex bridges, flexibility in interconnect architecture implementation, and compatibility with existing AHB and APB interfaces.\\n[Interconnection]: Acts as a key interface definition between master and slave devices, supporting various interconnect implementations in a system.\\n[Additional Information]: Supports operation without complex bridges, permits adding register stages for timing closure, and is backward-compatible with AHB and APB interfaces.\\n\\n[Signal Name]: Read Address Channel, Read Data Channel, Write Address Channel, Write Data Channel, Write Response Channel\\n[Signal Description]: Independent transaction channels in the AXI protocol for transferring address information, data, and control signals between master and slave devices.\\n[Signal Functionality]: Facilitating read and write transactions through separate channels, supporting out-of-order transaction completion, and providing two-way handshake mechanism using VALID and READY signals.\\n[Interconnection]: Enable data transfer and signaling between master and slave devices with clear separation of address/control and data phases.\\n[Additional Information]: Read data channel carries read data and completion status, while write data channel includes byte lane strobe signals and buffered data transfer mechanism. Write response channel signals completion of write transactions.\\n\\n[Signal Name]: VALID, READY, LAST\\n[Signal Description]: Handshake signals used in the independent channels to indicate the availability of valid information (VALID), readiness to accept information (READY), and completion of the final data item in a transaction (LAST).\\n[Signal Functionality]: Facilitating synchronization and flow control in data transfer between master and slave devices.\\n[Interconnection]: Essential for ensuring proper communication and coordination between devices.\\n[Additional Information]: LAST signal specifically indicates the end of a transaction for both read and write data channels.\\n Relevance Specs from the chunk:\\n Global reset in HDL: ARESETN\\nGlobal clock in HDL: ACLK\\n\\n{[Signal Name]: AXI protocol\\n[Signal Description]: High-performance, high-frequency protocol suitable for high-bandwidth and low-latency designs, supporting separate address/control and data phases, unaligned data transfers, burst-based transactions, separate read and write data channels, multiple outstanding addresses, out-of-order transaction completion, and optional low-power operation extensions.\\n[Signal Functionality]: Facilitating efficient data transfer and control within the system, enabling high-frequency operation without complex bridges, flexibility in interconnect architecture implementation, and compatibility with existing AHB and APB interfaces.\\n[Interconnection]: Acts as a key interface definition between master and slave devices, supporting various interconnect implementations in a system.\\n[Additional Information]: Supports operation without complex bridges, permits adding register stages for timing closure, and is backward-compatible with AHB and APB interfaces.\\n\\n[Signal Name]: ARADDR, RDATA, AWADDR, WDATA, BVALID\\n[Signal Description]: Independent transaction channels in the AXI protocol for transferring address information, data, and control signals between master and slave devices.\\n[Signal Functionality]: Facilitating read and write transactions through separate channels, supporting out-of-order transaction completion, and providing two-way handshake mechanism using VALID and READY signals.\\n[Interconnection]: Enable data transfer and signaling between master and slave devices with clear separation of address/control and data phases.\\n[Additional Information]: Read data channel carries read data and completion status, while write data channel includes byte lane strobe signals and buffered data transfer mechanism. Write response channel signals completion of write transactions.\\n\\n[Signal Name]: ARVALID, ARREADY, RVALID, RREADY, AWVALID, AWREADY, WVALID, WREADY, BREADY\\n[Signal Description]: Handshake signals used in the independent channels to indicate the availability of valid information (VALID), readiness to accept information (READY), and completion of the final data item in a transaction (LAST).\\n[Signal Functionality]: Facilitating synchronization and flow control in data transfer between master and slave devices.\\n[Interconnection]: Essential for ensuring proper communication and coordination between devices.\\n[Additional Information]: LAST signal specifically indicates the end of a transaction for both read and write data channels.}', '[Signal Name]: BID\\n[Signal Description]: ID tag of the write response.\\n[Signal Functionality]: Identification tag for the write response.\\n[Interconnection]: Interacts with the write response channel signals.\\n[Additional Information]: Referenced in Transaction ID on page A5-79.\\n\\n---\\n\\n[Signal Name]: BRESP\\n[Signal Description]: Write response status signal.\\n[Signal Functionality]: Indicates the status of the write transaction.\\n[Interconnection]: Related to write response channel signals.\\n[Additional Information]: Details provided in Read and write response structure on page A3-57.\\n\\n---\\n\\n[Signal Name]: BUSER\\n[Signal Description]: User signal in the write response channel.\\n[Signal Functionality]: Optional user-defined signal in the write response.\\n[Interconnection]: Part of the write response channel signals.\\n[Additional Information]: Supported only in AXI4. Refer to User-defined signaling on page A8-104.\\n\\n---\\n\\n[Signal Name]: BVALID\\n[Signal Description]: Write response valid signal.\\n[Signal Functionality]: Indicates the validity of the write response.\\n[Interconnection]: Associated with channel handshake signals.\\n[Additional Information]: Explained in Channel handshake signals on page A3-40.\\n\\n---\\n\\n[Signal Name]: BREADY\\n[Signal Description]: Response ready signal.\\n[Signal Functionality]: Indicates readiness to accept a write response.\\n[Interconnection]: Linked with channel handshake signals.\\n[Additional Information]: Details provided in Channel handshake signals on page A3-40.\\n Relevance Specs from the chunk:\\n **Edited Specification:**\\n{[Signal Name]: BID\\n[Signal Description]: ID tag of the write response.\\n[Signal Functionality]: Identification tag for the write response.\\n[Interconnection]: Interacts with the BVALID signal in the Write Response Channel.\\n[Additional Information]: Referenced in Transaction ID on page A5-79.\\n\\n---\\n\\n[Signal Name]: BRESP\\n[Signal Description]: Write response status signal.\\n[Signal Functionality]: Indicates the status of the write transaction.\\n[Interconnection]: Related to the BVALID signal in the Write Response Channel.\\n[Additional Information]: Details provided in Read and write response structure on page A3-57.\\n\\n---\\n\\n[Signal Name]: BUSER\\n[Signal Description]: User signal in the write response channel.\\n[Signal Functionality]: Optional user-defined signal in the write response.\\n[Interconnection]: Part of the write response channel signals.\\n[Additional Information]: Supported only in AXI4. Refer to User-defined signaling on page A8-104.\\n\\n---\\n\\n[Signal Name]: BVALID\\n[Signal Description]: Write response valid signal.\\n[Signal Functionality]: Indicates the validity of the write response.\\n[Interconnection]: Associated with channel handshake signals.\\n[Additional Information]: Explained in Channel handshake signals on page A3-40.\\n\\n---\\n\\n[Signal Name]: BREADY\\n[Signal Description]: Response ready signal.\\n[Signal Functionality]: Indicates readiness to accept a write response.\\n[Interconnection]: Linked with channel handshake signals.\\n[Additional Information]: Details provided in Channel handshake signals on page A3-40.} \\n\\n**Global reset in HDL:** ARESETN  \\n**Global clock in HDL:** ACLK', '[Signal Name]: SLVERR\\n[Signal Description]: Error response signal indicating that a SLVERR error is received.\\n[Signal Functionality]: If both a SLVERR and a DECERR are received, the first response received is used for the combined response.\\n[Interconnection]: Interacts with the DECERR signal for error handling.\\n[Additional Information]: SLVERR error is sticky.\\n\\n[Signal Name]: DECERR\\n[Signal Description]: Error response signal indicating that a DECERR error is received.\\n[Signal Functionality]: If both a SLVERR and a DECERR are received, the first response received is used for the combined response.\\n[Interconnection]: Interacts with the SLVERR signal for error handling.\\n[Additional Information]: DECERR error response is sticky.\\n\\n[Signal Name]: AxCACHE\\n[Signal Description]: Cacheability attribute signal.\\n[Signal Functionality]: All transactions are treated as Non-modifiable and Non-bufferable, following the AXI specifications.\\n[Interconnection]: Influences the modifiability and bufferability of transactions.\\n[Additional Information]: AXI permits treating Modifiable accesses as Non-modifiable, and Bufferable accesses as Non-bufferable.\\n\\n[Signal Name]: AxPROT\\n[Signal Description]: Protection attributes signal.\\n[Signal Functionality]: Passed directly and unmodified in transactions.\\n[Interconnection]: Defines the protection level of the transaction.\\n[Additional Information]: \\n\\n[Signal Name]: WLAST\\n[Signal Description]: Write last signal.\\n[Signal Functionality]: Discarded in the system.\\n[Interconnection]: N/A\\n[Additional Information]: WLAST signal is not used in the operations described.\\n\\n[Signal Name]: RLAST\\n[Signal Description]: Read last signal.\\n[Signal Functionality]: Not required and considered asserted for every transfer on the read data channel.\\n[Interconnection]: N/A\\n[Additional Information]: RLAST signal is implicitly asserted in all read transfers.\\n Relevance Specs from the chunk:\\n Global reset in HDL: ARESETN\\nGlobal clock in HDL: ACLK\\n\\n{\\n[Signal Name]: BVALID\\n[Signal Description]: Error response signal indicating that a SLVERR error is received.\\n[Signal Functionality]: If both a SLVERR and a DECERR are received, the first response received is used for the combined response.\\n[Interconnection]: Interacts with the RVALID signal for error handling.\\n[Additional Information]: BVALID error is sticky.\\n\\n[Signal Name]: WVALID\\n[Signal Description]: Error response signal indicating that a DECERR error is received.\\n[Signal Functionality]: If both a SLVERR and a DECERR are received, the first response received is used for the combined response.\\n[Interconnection]: Interacts with the WVALID signal for error handling.\\n[Additional Information]: WVALID error response is sticky.\\n\\n[Signal Name]: AxCACHE\\n[Signal Description]: Cacheability attribute signal.\\n[Signal Functionality]: All transactions are treated as Non-modifiable and Non-bufferable, following the AXI specifications.\\n[Interconnection]: Influences the modifiability and bufferability of transactions.\\n[Additional Information]: AXI permits treating Modifiable accesses as Non-modifiable, and Bufferable accesses as Non-bufferable.\\n\\n[Signal Name]: AxPROT\\n[Signal Description]: Protection attributes signal.\\n[Signal Functionality]: Passed directly and unmodified in transactions.\\n[Interconnection]: Defines the protection level of the transaction.\\n[Additional Information]: \\n\\n[Signal Name]: WLAST\\n[Signal Description]: Write last signal.\\n[Signal Functionality]: Discarded in the system.\\n[Interconnection]: N/A\\n[Additional Information]: WLAST signal is not used in the operations described.\\n\\n[Signal Name]: RLAST\\n[Signal Description]: Read last signal.\\n[Signal Functionality]: Not required and considered asserted for every transfer on the read data channel.\\n[Interconnection]: N/A\\n[Additional Information]: RLAST signal is implicitly asserted in all read transfers.\\n}', '[Signal Name]: RRESP\\n[Signal Description]: Response signal related to read operations.\\n[Signal Functionality]: RRESP is not fully supported on the read data channel.\\n[Interconnection]: Interacts with components handling read data.\\n[Additional Information]: Limited support mentioned for RRESP.\\n\\n---\\n\\n[Signal Name]: BRESP\\n[Signal Description]: Response signal related to write operations.\\n[Signal Functionality]: BRESP is not fully supported on the write response channel.\\n[Interconnection]: Interacts with components handling write responses.\\n[Additional Information]: Limited support mentioned for BRESP.\\n\\n---\\n\\n[Signal Name]: EXOKAY\\n[Signal Description]: Response signal for operations.\\n[Signal Functionality]: EXOKAY response is not supported on read data and write response channels.\\n[Interconnection]: Relevant for read data and write response channels.\\n[Additional Information]: Not supported for specific channels.\\n\\n---\\n\\n[Signal Name]: AWLEN\\n[Signal Description]: Signal related to the length of the write address channel.\\n[Signal Functionality]: AWLEN is not supported in AXI4-Lite.\\n[Interconnection]: No interconnection specified.\\n[Additional Information]: Lack of support in AXI4-Lite mentioned for AWLEN.\\n\\n---\\n\\n[Signal Name]: ARLEN\\n[Signal Description]: Signal related to the length of the read address channel.\\n[Signal Functionality]: ARLEN is not supported in AXI4-Lite.\\n[Interconnection]: No interconnection specified.\\n[Additional Information]: Lack of support in AXI4-Lite mentioned for ARLEN.\\n Relevance Specs from the chunk:\\n **Edited Specification:**\\n1. \\n   - **Signal Name**: RRESP\\n   - **Signal Description**: Response signal related to read operations.\\n   - **Signal Functionality**: RRESP is not fully supported on the read data channel.\\n   - **Interconnection**: Interacts with components handling read data.\\n   - **Additional Information**: Limited support mentioned for RRESP.\\n   \\n2. \\n   - **Signal Name**: BRESP\\n   - **Signal Description**: Response signal related to write operations.\\n   - **Signal Functionality**: BRESP is not fully supported on the write response channel.\\n   - **Interconnection**: Interacts with components handling write responses.\\n   - **Additional Information**: Limited support mentioned for BRESP.\\n   \\n3. \\n   - **Signal Name**: EXOKAY\\n   - **Signal Description**: Response signal for operations.\\n   - **Signal Functionality**: EXOKAY response is not supported on read data and write response channels.\\n   - **Interconnection**: Relevant for read data and write response channels.\\n   - **Additional Information**: Not supported for specific channels.\\n   \\n4. \\n   - **Signal Name**: AWLEN\\n   - **Signal Description**: Signal related to the length of the write address channel.\\n   - **Signal Functionality**: AWLEN is not supported in AXI4-Lite.\\n   - **Interconnection**: No interconnection specified.\\n   - **Additional Information**: Lack of support in AXI4-Lite mentioned for AWLEN.\\n   \\n5. \\n   - **Signal Name**: ARLEN\\n   - **Signal Description**: Signal related to the length of the read address channel.\\n   - **Signal Functionality**: ARLEN is not supported in AXI4-Lite.\\n   - **Interconnection**: No interconnection specified.\\n   - **Additional Information**: Lack of support in AXI4-Lite mentioned for ARLEN.\\n\\n**Global signals in HDL:**\\n- Global reset in HDL: ARESETN\\n- Global clock in HDL: ACLK', '[Signal Name]: SLVERR\\n[Signal Description]: Error signal representing a slave-side error on the AXI interface.\\n[Signal Functionality]: Indication that a slave-side error has occurred in the AXI communication process.\\n[Interconnection]: Associated with receiving a SLVERR response, handling any DECERR along with SLVERR for combined response.\\n[Additional Information]: Sticky error response behavior specified for SLVERR and DECERR.\\n\\n---\\n\\n[Signal Name]: DECERR\\n[Signal Description]: Error signal indicating a decode error on the AXI interface.\\n[Signal Functionality]: Signifies a decode error encountered during AXI communication.\\n[Interconnection]: Involved in combined response generation with SLVERR, with the first response received being utilized.\\n[Additional Information]: Sticky error response specified for DECERR.\\n\\n---\\n\\n[Signal Name]: AXI4-Lite interface\\n[Signal Description]: Interface standard with specific data width and transfer characteristics for AXI transactions.\\n[Signal Functionality]: Provides a framework for handling AXI transactions with defined width alignment and error response requirements.\\n[Interconnection]: Transaction width alignment and error response handling governed by the characteristics of the AXI4-Lite interface.\\n[Additional Information]: Support for both narrow and wide transactions, with specific rules for unaligned start addresses.\\n\\n---\\n\\n[Signal Name]: Write strobes\\n[Signal Description]: Signals indicating which data bits are valid for a write transaction.\\n[Signal Functionality]: Directly pass write strobes without modification during AXI communication.\\n[Interconnection]: Write strobes are sent unmodified for write transactions.\\n[Additional Information]: No suppression of write transactions without strobes specified in AXI4-Lite protocol.\\n\\n---\\n\\n[Signal Name]: AxLOCK\\n[Signal Description]: Signal determining the locked nature of an AXI transaction.\\n[Signal Functionality]: AxLOCK signals are discarded for all transactions, potentially impacting the lock guarantee.\\n[Interconnection]: Discarding AxLOCK signals affects the locked nature downstream during arbitration.\\n[Additional Information]: Impact on exclusive sequences, where AXI signaling prohibits exclusive write access.\\n\\n---\\n\\n[Signal Name]: AxCACHE\\n[Signal Description]: Signal indicating the caching attributes of an AXI transaction.\\n[Signal Functionality]: AxCACHE signals are discarded, treating all transactions as non-modifiable and non-bufferable.\\n[Interconnection]: Directly passing AxCACHE signals unmodified in AXI transactions.\\n[Additional Information]: AXI permits treating modifiable accesses as non-modifiable and bufferable accesses as non-bufferable within the protocol.\\n\\n---\\n\\n[Signal Name]: AxPROT\\n[Signal Description]: Protection signal specifying the access permissions of an AXI transaction.\\n[Signal Functionality]: AxPROT signals are passed directly without modification during AXI communication.\\n[Interconnection]: Direct transmission of AxPROT signals for access permission control.\\n[Additional Information]: No alteration of AxPROT signals specified in the text.\\n\\n---\\n\\n[Signal Name]: WLAST\\n[Signal Description]: Signal indicating the last data transfer in a write transaction.\\n[Signal Functionality]: WLAST signal is discarded in the AXI communication process.\\n[Interconnection]: WLAST signal omission during data write transfers.\\n[Additional Information]: RLAST signal considered asserted for every read data transfer.\\n Relevance Specs from the chunk:\\n Global reset in HDL: ARESETN \\nGlobal clock in HDL: ACLK \\n\\n---\\n\\n[Signal Name]: SLVERR\\n[Signal Description]: Error signal representing a slave-side error on the AXI interface.\\n[Signal Functionality]: Indication that a slave-side error has occurred in the AXI communication process.\\n[Interconnection]: Associated with receiving a SLVERR response, handling any DECERR along with SLVERR for combined response.\\n[Additional Information]: Sticky error response behavior specified for SLVERR and DECERR.\\n\\n---\\n\\n[Signal Name]: DECERR\\n[Signal Description]: Error signal indicating a decode error on the AXI interface.\\n[Signal Functionality]: Signifies a decode error encountered during AXI communication.\\n[Interconnection]: Involved in combined response generation with SLVERR, with the first response received being utilized.\\n[Additional Information]: Sticky error response specified for DECERR.\\n\\n---\\n\\n[Signal Name]: AXI4-Lite interface\\n[Signal Description]: Interface standard with specific data width and transfer characteristics for AXI transactions.\\n[Signal Functionality]: Provides a framework for handling AXI transactions with defined width alignment and error response requirements.\\n[Interconnection]: Transaction width alignment and error response handling governed by the characteristics of the AXI4-Lite interface.\\n[Additional Information]: Support for both narrow and wide transactions, with specific rules for unaligned start addresses.\\n\\n---\\n\\n[Signal Name]: Write strobes\\n[Signal Description]: Signals indicating which data bits are valid for a write transaction.\\n[Signal Functionality]: Directly pass write strobes without modification during AXI communication.\\n[Interconnection]: Write strobes are sent unmodified for write transactions.\\n[Additional Information]: No suppression of write transactions without strobes specified in AXI4-Lite protocol.\\n\\n---\\n\\n[Signal Name]: AxLOCK\\n[Signal Description]: Signal determining the locked nature of an AXI transaction.\\n[Signal Functionality]: AxLOCK signals are discarded for all transactions, potentially impacting the lock guarantee.\\n[Interconnection]: Discarding AxLOCK signals affects the locked nature downstream during arbitration.\\n[Additional Information]: Impact on exclusive sequences, where AXI signaling prohibits exclusive write access.\\n\\n---\\n\\n[Signal Name]: AxCACHE\\n[Signal Description]: Signal indicating the caching attributes of an AXI transaction.\\n[Signal Functionality]: AxCACHE signals are discarded, treating all transactions as non-modifiable and non-bufferable.\\n[Interconnection]: Directly passing AxCACHE signals unmodified in AXI transactions.\\n[Additional Information]: AXI permits treating modifiable accesses as non-modifiable and bufferable accesses as non-bufferable within the protocol.\\n\\n---\\n\\n[Signal Name]: AxPROT\\n[Signal Description]: Protection signal specifying the access permissions of an AXI transaction.\\n[Signal Functionality]: AxPROT signals are passed directly without modification during AXI communication.\\n[Interconnection]: Direct transmission of AxPROT signals for access permission control.\\n[Additional Information]: No alteration of AxPROT signals specified in the text.\\n\\n---\\n\\n[Signal Name]: WLAST\\n[Signal Description]: Signal indicating the last data transfer in a write transaction.\\n[Signal Functionality]: WLAST signal is discarded in the AXI communication process.\\n[Interconnection]: WLAST signal omission during data write transfers.\\n[Additional Information]: RLAST signal considered asserted for every read data transfer.', \"[Signal Name]: AXI protocol\\n[Signal Description]: The AXI protocol supports high-performance, high-frequency system designs, suitable for high-bandwidth and low-latency applications. It includes separate address/control and data phases, unaligned data transfers, burst-based transactions, separate read and write data channels, support for multiple outstanding addresses, out-of-order transaction completion, and optional extensions for low-power operation.\\n[Signal Functionality]: Facilitates efficient and flexible data transfers within high-performance systems, supporting various interfaces and memory controllers.\\n[Interconnection]: Interfaces between masters and slaves, supporting different interconnect architectures and system topologies.\\n[Additional Information]: Supports backward compatibility with AHB and APB interfaces, and includes AXI4-Lite for simpler control register interfaces.\\n\\n---\\n\\n[Signal Name]: Address channel\\n[Signal Description]: Carries control information describing the data to be transferred in AXI transactions, including address and control information.\\n[Signal Functionality]: Enables the transmission of accurate addressing and control details for read and write transactions in the AXI protocol.\\n[Interconnection]: Links masters and slaves for precise data transfer operations.\\n[Additional Information]: Supports issuing address information ahead of data transfer, along with multiple outstanding transactions and out-of-order completion.\\n\\n---\\n\\n[Signal Name]: Data bus\\n[Signal Description]: Varies in width (8, 16, 32, 64, 128, 256, 512, or 1024 bits) in the read and write data channels.\\n[Signal Functionality]: Responsible for carrying data between masters and slaves during read and write transactions in the AXI protocol.\\n[Interconnection]: Essential for transferring data accurately and efficiently between components in the system.\\n[Additional Information]: Includes byte lane strobe signals for write data channels to indicate valid bytes.\\n\\n---\\n\\n[Signal Name]: READY and VALID signals\\n[Signal Description]: Two-way handshake signaling mechanism in the independent channels, indicating readiness to accept information (READY) or availability of valid information (VALID).\\n[Signal Functionality]: Coordinate the flow of data between the source and destination, ensuring synchronized data transfer in the AXI protocol.\\n[Interconnection]: Crucial for maintaining data integrity and consistency between master and slave devices.\\n[Additional Information]: Forms a fundamental part of the AXI protocol's communication mechanism for robust data exchange.\\n Relevance Specs from the chunk:\\n Global reset in HDL: ARESETN \\nGlobal clock in HDL: ACLK \\n\\n---\\n\\n[Signal Name]: ARADDR\\n[Signal Description]: Carries control information describing the data to be transferred in AXI transactions, including address and control information.\\n[Signal Functionality]: Enables the transmission of accurate addressing and control details for read and write transactions in the AXI protocol.\\n[Interconnection]: Links masters and slaves for precise data transfer operations.\\n[Additional Information]: Supports issuing address information ahead of data transfer, along with multiple outstanding transactions and out-of-order completion.\\n\\n---\\n\\n[Signal Name]: RDATA\\n[Signal Description]: Varies in width (8, 16, 32, 64, 128, 256, 512, or 1024 bits) in the read and write data channels.\\n[Signal Functionality]: Responsible for carrying data between masters and slaves during read and write transactions in the AXI protocol.\\n[Interconnection]: Essential for transferring data accurately and efficiently between components in the system.\\n[Additional Information]: Includes byte lane strobe signals for write data channels to indicate valid bytes.\\n\\n---\\n\\n[Signal Name]: RVALID\\n[Signal Description]: Two-way handshake signaling mechanism in the independent channels, indicating readiness to accept information (READY) or availability of valid information (VALID).\\n[Signal Functionality]: Coordinate the flow of data between the source and destination, ensuring synchronized data transfer in the AXI protocol.\\n[Interconnection]: Crucial for maintaining data integrity and consistency between master and slave devices.\\n[Additional Information]: Forms a fundamental part of the AXI protocol's communication mechanism for robust data exchange.\", '[Signal Name]: RRESP\\n[Signal Description]: Response signal related to read transactions.\\n[Signal Functionality]: Not fully supported; EXOKAY response is not supported on read data and write response channels.\\n[Interconnection]: Interacts with read data and write response channels.\\n[Additional Information]: Not fully supported.\\n\\n---\\n\\n[Signal Name]: BRESP\\n[Signal Description]: Response signal related to write transactions.\\n[Signal Functionality]: Not fully supported; EXOKAY response is not supported on read data and write response channels.\\n[Interconnection]: Interacts with read data and write response channels.\\n[Additional Information]: Not fully supported.\\n\\n---\\n\\n[Signal Name]: EXOKAY\\n[Signal Description]: Response signal indicating okay status.\\n[Signal Functionality]: Not supported on the read data and write response channels.\\n[Interconnection]: Not applicable.\\n[Additional Information]: Not supported on read data and write response channels.\\n Relevance Specs from the chunk:\\n Global reset in HDL: ARESETN \\nGlobal clock in HDL: ACLK\\n\\n---\\n\\n[Signal Name]: RVALID\\n[Signal Description]: Response signal related to read transactions.\\n[Signal Functionality]: Not fully supported; EXOKAY response is not supported on read data and write response channels.\\n[Interconnection]: Interacts with read data and write response channels.\\n[Additional Information]: Not fully supported.\\n\\n---\\n\\n[Signal Name]: BVALID\\n[Signal Description]: Response signal related to write transactions.\\n[Signal Functionality]: Not fully supported; EXOKAY response is not supported on read data and write response channels.\\n[Interconnection]: Interacts with read data and write response channels.\\n[Additional Information]: Not fully supported.\\n\\n---\\n\\n[Signal Name]: Not supported on the read data and write response channels.\\n[Signal Description]: Response signal indicating okay status.\\n[Signal Functionality]: Not supported on the read data and write response channels.\\n[Interconnection]: Not applicable.\\n[Additional Information]: Not supported on read data and write response channels.', '[Signal Name]: SLVERR\\n[Signal Description]: Error signal indicating a Slave Error response.\\n[Signal Functionality]: Indicates a Slave Error response condition when received along with DECERR.\\n[Interconnection]: Related to DECERR for combined response handling.\\n[Additional Information]: First response received among SLVERR and DECERR is used for the combined response.\\n\\n---\\n\\n[Signal Name]: DECERR\\n[Signal Description]: Error signal indicating a Decode Error response.\\n[Signal Functionality]: Indicates a Decode Error response condition.\\n[Interconnection]: Related to SLVERR for combined response handling.\\n[Additional Information]: First response received among SLVERR and DECERR is used for the combined response.\\n\\n---\\n\\n[Signal Name]: Write strobes\\n[Signal Description]: Signals associated with specifying which byte lanes are valid in a write transaction.\\n[Signal Functionality]: Passed directly and unmodified in write transactions.\\n[Interconnection]: Directly related to write transactions.\\n[Additional Information]: No modification applied to write strobes in the transactions.\\n\\n---\\n\\n[Signal Name]: WLAST\\n[Signal Description]: Signal associated with indicating the last transfer in a burst write transaction.\\n[Signal Functionality]: This signal is discarded.\\n[Interconnection]: Applicable in burst write transactions.\\n[Additional Information]: WLAST signal is not considered in the transactions.\\n\\n---\\n\\n[Signal Name]: RLAST\\n[Signal Description]: Read data signal indicating the last transfer in a read transaction.\\n[Signal Functionality]: Considered asserted for every transfer on the read data channel.\\n[Interconnection]: Specific to read data transactions.\\n[Additional Information]: RLAST is asserted for every read transaction transfer.\\n Relevance Specs from the chunk:\\n Global reset in HDL: ARESETN \\nGlobal clock in HDL: ACLK \\n\\n---\\n\\n[Signal Name]: SLVERR\\n[Signal Description]: Error signal indicating a Slave Error response.\\n[Signal Functionality]: Indicates a Slave Error response condition when received along with DECERR.\\n[Interconnection]: Related to DECERR for combined response handling.\\n[Additional Information]: First response received among SLVERR and DECERR is used for the combined response.\\n\\n---\\n\\n[Signal Name]: DECERR\\n[Signal Description]: Error signal indicating a Decode Error response.\\n[Signal Functionality]: Indicates a Decode Error response condition.\\n[Interconnection]: Related to SLVERR for combined response handling.\\n[Additional Information]: First response received among SLVERR and DECERR is used for the combined response.\\n\\n---\\n\\n[Signal Name]: Write strobes\\n[Signal Description]: Signals associated with specifying which byte lanes are valid in a write transaction.\\n[Signal Functionality]: Passed directly and unmodified in write transactions.\\n[Interconnection]: Directly related to write transactions.\\n[Additional Information]: No modification applied to write strobes in the transactions.\\n\\n---\\n\\n[Signal Name]: WLAST\\n[Signal Description]: Signal associated with indicating the last transfer in a burst write transaction.\\n[Signal Functionality]: This signal is discarded.\\n[Interconnection]: Applicable in burst write transactions.\\n[Additional Information]: WLAST signal is not considered in the transactions.\\n\\n---\\n\\n[Signal Name]: RLAST\\n[Signal Description]: Read data signal indicating the last transfer in a read transaction.\\n[Signal Functionality]: Considered asserted for every transfer on the read data channel.\\n[Interconnection]: Specific to read data transactions.\\n[Additional Information]: RLAST is asserted for every read transaction transfer.', '[Signal Name]: BID\\n[Signal Description]: ID tag of the write response.\\n[Signal Functionality]: Identification tag of the write response.\\n[Interconnection]: Interconnected with the write response channel signals.\\n[Additional Information]: Referenced in the context of Write response.\\n\\n---\\n\\n[Signal Name]: BRESP\\n[Signal Description]: Write response status signal.\\n[Signal Functionality]: Indicates the status of the write transaction.\\n[Interconnection]: Related to the write response channel signals.\\n[Additional Information]: Linked to the Read and write response structure.\\n\\n---\\n\\n[Signal Name]: BUSER\\n[Signal Description]: User signal in the write response channel.\\n[Signal Functionality]: Optional user-defined signal.\\n[Interconnection]: Specific to the write response channel.\\n[Additional Information]: Supported only in AXI4.\\n\\n---\\n\\n[Signal Name]: BVALID\\n[Signal Description]: Write response validity signal.\\n[Signal Functionality]: Indicates a valid write response.\\n[Interconnection]: Part of the write response channel signaling.\\n[Additional Information]: Plays a role in Channel handshake signals.\\n\\n---\\n\\n[Signal Name]: BREADY\\n[Signal Description]: Response readiness signal.\\n[Signal Functionality]: Indicates that the master can accept a write response.\\n[Interconnection]: Linked to Channel handshake signals.\\n[Additional Information]: Mentioned in the context of response readiness.\\n\\n---\\n\\n[Signal Name]: ARID\\n[Signal Description]: Read address ID signal.\\n[Signal Functionality]: Identification tag for read address signals.\\n[Interconnection]: Associated with the read address channel signals.\\n[Additional Information]: Referenced in the context of the Read address channel.\\n\\n---\\n\\n[Signal Name]: ARADDR\\n[Signal Description]: Read address signal.\\n[Signal Functionality]: Provides the address of the first transfer in a read burst transaction.\\n[Interconnection]: Connected to address structure signaling.\\n[Additional Information]: Described as part of the Address structure.\\n\\n---\\n\\n[Signal Name]: ARLEN\\n[Signal Description]: Burst length signal for read transactions.\\n[Signal Functionality]: Indicates the number of transfers in a burst.\\n[Interconnection]: Relevant within burst transactions.\\n[Additional Information]: Changes between AXI3 and AXI4.\\n\\n---\\n\\n[Signal Name]: ARSIZE\\n[Signal Description]: Burst size signal for read transfers.\\n[Signal Functionality]: Indicates the size of each transfer in a burst.\\n[Interconnection]: Influences the transfer size within a burst.\\n[Additional Information]: Referenced in the context of Burst size.\\n\\n---\\n\\n[Signal Name]: ARBURST\\n[Signal Description]: Burst type signal for read transactions.\\n[Signal Functionality]: Determines how the address for transfers within a burst is calculated.\\n[Interconnection]: Influences address calculations in burst transfers.\\n[Additional Information]: Linked to Burst type specifications.\\n Relevance Specs from the chunk:\\n Global reset in HDL: ARESETN \\nGlobal clock in HDL: ACLK \\n\\n---\\n \\n{[Signal Name]: BID\\n[Signal Description]: ID tag of the write response.\\n[Signal Functionality]: Identification tag of the write response.\\n[Interconnection]: Interconnected with the write response channel signals.\\n[Additional Information]: Referenced in the context of Write response.}\\n \\n{[Signal Name]: BRESP\\n[Signal Description]: Write response status signal.\\n[Signal Functionality]: Indicates the status of the write transaction.\\n[Interconnection]: Related to the write response channel signals.\\n[Additional Information]: Linked to the Read and write response structure.}\\n \\n{[Signal Name]: BUSER\\n[Signal Description]: User signal in the write response channel.\\n[Signal Functionality]: Optional user-defined signal.\\n[Interconnection]: Specific to the write response channel.\\n[Additional Information]: Supported only in AXI4.}\\n \\n{[Signal Name]: BVALID\\n[Signal Description]: Write response validity signal.\\n[Signal Functionality]: Indicates a valid write response.\\n[Interconnection]: Part of the write response channel signaling.\\n[Additional Information]: Plays a role in Channel handshake signals.}\\n \\n{[Signal Name]: BREADY\\n[Signal Description]: Response readiness signal.\\n[Signal Functionality]: Indicates that the master can accept a write response.\\n[Interconnection]: Linked to Channel handshake signals.\\n[Additional Information]: Mentioned in the context of response readiness.}\\n\\n--- \\n\\n{[Signal Name]: ARID\\n[Signal Description]: Read address ID signal.\\n[Signal Functionality]: Identification tag for read address signals.\\n[Interconnection]: Associated with the read address channel signals.\\n[Additional Information]: Referenced in the context of the Read address channel.}\\n \\n{[Signal Name]: ARADDR\\n[Signal Description]: Read address signal.\\n[Signal Functionality]: Provides the address of the first transfer in a read burst transaction.\\n[Interconnection]: Connected to address structure signaling.\\n[Additional Information]: Described as part of the Address structure.}\\n \\n{[Signal Name]: ARLEN\\n[Signal Description]: Burst length signal for read transactions.\\n[Signal Functionality]: Indicates the number of transfers in a burst.\\n[Interconnection]: Relevant within burst transactions.\\n[Additional Information]: Changes between AXI3 and AXI4.}\\n \\n{[Signal Name]: ARSIZE\\n[Signal Description]: Burst size signal for read transfers.\\n[Signal Functionality]: Indicates the size of each transfer in a burst.\\n[Interconnection]: Influences the transfer size within a burst.\\n[Additional Information]: Referenced in the context of Burst size.}\\n \\n{[Signal Name]: ARBURST\\n[Signal Description]: Burst type signal for read transactions.\\n[Signal Functionality]: Determines how the address for transfers within a burst is calculated.\\n[Interconnection]: Influences address calculations in burst transfers.\\n[Additional Information]: Linked to Burst type specifications.}', 'Signal Name: ACLK\\nSignal description: Global clock signal used as the clock source.\\nSignal Functionality: Serves as the clock source for the AXI3 and AXI4 protocols.\\nInterconnection: N/A\\nAdditional information: All signals are sampled on the rising edge of the global clock.\\n\\nSignal Name: ARESETn\\nSignal description: Global reset signal, active LOW.\\nSignal Functionality: Acts as the reset source for the system.\\nInterconnection: N/A\\nAdditional information: Reset signal is active LOW.\\n\\nSignal Name: AWID\\nSignal description: Master Write address ID, identification tag for the write address group of signals.\\nSignal Functionality: Identifies the write address group of signals.\\nInterconnection: N/A\\nAdditional information: Referenced as Transaction ID on page A5-79.\\n\\nSignal Name: AWADDR\\nSignal description: Master Write address, address of the first transfer in a write burst transaction.\\nSignal Functionality: Indicates the address of the first transfer in a write burst transaction.\\nInterconnection: N/A\\nAdditional information: Address structure details are available on page A3-46.\\n\\nSignal Name: AWLEN\\nSignal description: Master Burst length, exact number of transfers in a burst.\\nSignal Functionality: Determines the number of data transfers associated with the address.\\nInterconnection: N/A\\nAdditional information: Burst length details are provided on page A3-46.\\n\\nSignal Name: AWSIZE\\nSignal description: Master Burst size, indicates the size of each transfer in the burst.\\nSignal Functionality: Specifies the size of each transfer in the burst.\\nInterconnection: N/A\\nAdditional information: Burst size details can be found on page A3-47.\\n\\nSignal Name: AWBURST\\nSignal description: Master Burst type, determines how the address for each transfer within the burst is calculated.\\nSignal Functionality: Specifies the burst type and helps calculate addresses for transfers within the burst.\\nInterconnection: N/A\\nAdditional information: Burst type information is explained on page A3-47.\\n Relevance Specs from the chunk:\\n **Edited Specifications:**\\n\\n{Signal Name: ACLK\\nSignal description: Global clock signal used as the clock source.\\nSignal Functionality: Serves as the clock source for the AXI3 and AXI4 protocols.\\nInterconnection: N/A\\nAdditional information: All signals are sampled on the rising edge of the ACLK.\\n\\nSignal Name: ARESETn\\nSignal description: Global reset signal, active LOW.\\nSignal Functionality: Acts as the reset source for the system.\\nInterconnection: N/A\\nAdditional information: Reset signal is active LOW.\\n\\nSignal Name: AWID\\nSignal description: Master Write address ID, identification tag for the write address group of signals.\\nSignal Functionality: Identifies the write address group of signals.\\nInterconnection: N/A\\nAdditional information: Referenced as Transaction ID on page A5-79.\\n\\nSignal Name: AWADDR\\nSignal description: Master Write address, address of the first transfer in a write burst transaction.\\nSignal Functionality: Indicates the address of the first transfer in a write burst transaction.\\nInterconnection: N/A\\nAdditional information: Address structure details are available on page A3-46.\\n\\nSignal Name: AWLEN\\nSignal description: Master Burst length, exact number of transfers in a burst.\\nSignal Functionality: Determines the number of data transfers associated with the address.\\nInterconnection: N/A\\nAdditional information: Burst length details are provided on page A3-46.\\n\\nSignal Name: AWSIZE\\nSignal description: Master Burst size, indicates the size of each transfer in the burst.\\nSignal Functionality: Specifies the size of each transfer in the burst.\\nInterconnection: N/A\\nAdditional information: Burst size details can be found on page A3-47.\\n\\nSignal Name: AWBURST\\nSignal description: Master Burst type, determines how the address for each transfer within the burst is calculated.\\nSignal Functionality: Specifies the burst type and helps calculate addresses for transfers within the burst.\\nInterconnection: N/A\\nAdditional information: Burst type information is explained on page A3-47.\\n\\nGlobal reset in HDL: ARESETN\\nGlobal clock in HDL: ACLK}', '[Signal Name]: AWID\\n[Signal Description]: Master Write address ID used as the identification tag for the write address group of signals.\\n[Signal Functionality]: Identifying tag for the write address group of signals.\\n[Interconnection]: Used in the write address channel signals to coordinate write address information.\\n[Additional Information]: Transaction ID for the write address group.\\n\\n---\\n\\n[Signal Name]: AWADDR\\n[Signal Description]: Master Write address providing the address of the first transfer in a write burst transaction.\\n[Signal Functionality]: Specifies the address of the initial transfer in a write burst transaction.\\n[Interconnection]: Connected to AWSIZE, AWBURST, and other signals to determine the exact transfer details within the burst.\\n[Additional Information]: Key signal for defining the transfer address for the initial write burst transfer.\\n\\n---\\n\\n[Signal Name]: AWLEN\\n[Signal Description]: Master Burst length indicating the number of transfers in a burst.\\n[Signal Functionality]: Determines the exact number of data transfers associated with the address.\\n[Interconnection]: Influences the burst length and the number of data transfers associated with the address.\\n[Additional Information]: Essential for determining the length of the burst transaction.\\n Relevance Specs from the chunk:\\n Global reset in HDL: ARESETN\\nGlobal clock in HDL: ACLK\\n\\n---\\n\\n[Signal Name]: AWID\\n[Signal Description]: Master Write address ID used as the identification tag for the write address group of signals.\\n[Signal Functionality]: Identifying tag for the write address group of signals.\\n[Interconnection]: Used in the write address channel signals to coordinate write address information.\\n[Additional Information]: Transaction ID for the write address group.\\n\\n---\\n\\n[Signal Name]: AWADDR\\n[Signal Description]: Master Write address providing the address of the first transfer in a write burst transaction.\\n[Signal Functionality]: Specifies the address of the initial transfer in a write burst transaction.\\n[Interconnection]: Connected to AWSIZE, AWBURST, and other signals to determine the exact transfer details within the burst.\\n[Additional Information]: Key signal for defining the transfer address for the initial write burst transfer.\\n\\n---\\n\\n[Signal Name]: AWLEN\\n[Signal Description]: Master Burst length indicating the number of transfers in a burst.\\n[Signal Functionality]: Determines the exact number of data transfers associated with the address.\\n[Interconnection]: Influences the burst length and the number of data transfers associated with the address.\\n[Additional Information]: Essential for determining the length of the burst transaction.', '[Signal Name]: RRESP\\n[Signal Description]: Read response signal.\\n[Signal Functionality]: Not fully supported on read data and write response channels.\\n[Interconnection]: Relationship with other signals not specified.\\n[Additional Information]: Keywords for SVA generation: \"not fully supported\".\\n\\n[Signal Name]: BRESP\\n[Signal Description]: Write response signal.\\n[Signal Functionality]: Not fully supported on read data and write response channels.\\n[Interconnection]: Relationship with other signals not specified.\\n[Additional Information]: Keywords for SVA generation: \"not fully supported\".\\n\\n[Signal Name]: EXOKAY\\n[Signal Description]: Response signal.\\n[Signal Functionality]: Not supported on read data and write response channels.\\n[Interconnection]: Not supported specifically related to data channels.\\n[Additional Information]: Keywords for SVA generation: \"EXOKAY response not supported\".\\n\\n[Signal Name]: AWLEN\\n[Signal Description]: Address width length signal.\\n[Signal Functionality]: Not supported in AXI4-Lite interface.\\n[Interconnection]: Role not defined.\\n[Additional Information]: Keywords for SVA generation: \"AWLEN not supported\".\\n \\n[Signal Name]: ARLEN\\n[Signal Description]: Address read length signal.\\n[Signal Functionality]: Not supported in AXI4-Lite interface.\\n[Interconnection]: Role not defined.\\n[Additional Information]: Keywords for SVA generation: \"ARLEN not supported\".\\n Relevance Specs from the chunk:\\n **Global reset in HDL:** ARESETN  \\n**Global clock in HDL:** ACLK  \\n\\n**Edited Specification:**\\n{  \\n[Signal Name]: RRESP  \\n[Signal Description]: Read response signal.  \\n[Signal Functionality]: Not fully supported on read data and write response channels.  \\n[Interconnection]: Relationship with other signals not specified.  \\n[Additional Information]: Keywords for SVA generation: \"RDATA not supported\".  \\n\\n[Signal Name]: BRESP  \\n[Signal Description]: Write response signal.  \\n[Signal Functionality]: Not fully supported on read data and write response channels.  \\n[Interconnection]: Relationship with other signals not specified.  \\n[Additional Information]: Keywords for SVA generation: \"BVALID not supported\".  \\n\\n[Signal Name]: EXOKAY  \\n[Signal Description]: Response signal.  \\n[Signal Functionality]: Not supported on read data and write response channels.  \\n[Interconnection]: Not supported specifically related to data channels.  \\n[Additional Information]: Keywords for SVA generation: \"WVALID response not supported\".  \\n\\n[Signal Name]: AWLEN  \\n[Signal Description]: Address width length signal.  \\n[Signal Functionality]: Not supported in AXI4-Lite interface.  \\n[Interconnection]: Role not defined.  \\n[Additional Information]: Keywords for SVA generation: \"AWADDR not supported\".  \\n\\n[Signal Name]: ARLEN  \\n[Signal Description]: Address read length signal.  \\n[Signal Functionality]: Not supported in AXI4-Lite interface.  \\n[Interconnection]: Role not defined.  \\n[Additional Information]: Keywords for SVA generation: \"ARADDR not supported\".  \\n}', '[Signal Name]: AXI protocol\\n[Signal Description]: The AXI protocol supports high-performance, high-frequency system designs, suitable for high-bandwidth and low-latency designs. It includes separate address/control and data phases, burst-based transactions, support for unaligned data transfers, separate read and write data channels, out-of-order transaction completion, and supports issuing multiple outstanding addresses.\\n[Signal Functionality]: Facilitates high-performance, high-frequency system designs by enabling efficient data transfers and operations with various components and memory controllers.\\n[Interconnection]: Establishes communication between master and slave devices through read address, read data, write address, write data, and write response channels.\\n[Additional Information]: Supports backward compatibility with existing AHB and APB interfaces, allows adding register stages for timing closure, and includes optional extensions for low-power operation signaling. The protocol encompasses AXI3, AXI4, AXI4-Lite, and ACE-Lite specifications for different system requirements.\\n Relevance Specs from the chunk:\\n **Edited Specification:**\\n{[Signal Name]: AXI4 Lite Bus\\n[Signal Description]: The AXI4 Lite Bus interface supports high-performance, high-frequency system designs, suitable for high-bandwidth and low-latency designs. It includes separate address/control and data phases, burst-based transactions, support for unaligned data transfers, separate read and write data channels, out-of-order transaction completion, and supports issuing multiple outstanding addresses.\\n[Signal Functionality]: Facilitates high-performance, high-frequency system designs by enabling efficient data transfers and operations with various components and memory controllers.\\n[Interconnection]: Establishes communication between master and slave devices through read address, read data, write address, write data, and write response channels.\\n[Additional Information]: Supports backward compatibility with existing AHB and APB interfaces, allows adding register stages for timing closure, and includes optional extensions for low-power operation signaling. The protocol encompasses AXI3, AXI4, AXI4-Lite, and ACE-Lite specifications for different system requirements.}\\n\\nGlobal reset in HDL: ARESETN \\nGlobal clock in HDL: ACLK', '[signal name]: AXI protocol\\n[Signal description]: Supports high-performance, high-frequency system designs, suitable for high-bandwidth and low-latency designs, provides flexibility in the implementation of interconnect architectures, backward-compatible with AHB and APB interfaces.\\n[Signal Functionality]: Supports separate address control and data phases, unaligned data transfers using byte strobes, burst-based transactions with separate read and write data channels, support for issuing multiple outstanding addresses, support for out-of-order transaction completion, permits addition of register stages for timing closure.\\n[Interconnection]: Interfaces between master and interconnect, between slave and interconnect, and between master and slave.\\n[additional information]: Includes optional extensions for low-power operation and AXI4-Lite specification for simpler control register style interfaces.\\n\\n[signal name]: Address channel\\n[Signal description]: Carries control information describing data to be transferred in read and write transactions.\\n[Signal Functionality]: Addresses issued ahead of data transfer, supports multiple outstanding transactions, supports out-of-order transaction completion.\\n[Interconnection]: Connected to read data, write data, and write response channels.\\n[additional information]: Includes VALID and READY signals for handshake mechanism.\\n\\n[signal name]: Read data channel\\n[Signal description]: Carries read data and read response information from slave to master.\\n[Signal Functionality]: Data bus width options: 8, 16, 32, 64, 128, 256, 512, or 1024 bits, includes read response signal.\\n[Interconnection]: Connected to address and control information, data bus, and read response signal.\\n[additional information]: Includes LAST signal to indicate final data item transfer.\\n\\n[signal name]: Write data channel\\n[Signal description]: Transfers write data from master to slave.\\n[Signal Functionality]: Data bus width options: 8, 16, 32, 64, 128, 256, 512, or 1024 bits, includes byte lane strobe signal for valid bytes.\\n[Interconnection]: Connected to address and control information, data bus, and byte lane strobe signal.\\n[additional information]: Write data treated as buffered for independent write transactions.\\n\\n[signal name]: Write response channel\\n[Signal description]: Used by slave to respond to write transactions.\\n[Signal Functionality]: Completion signaling for write transactions, signals completion for complete transaction, not each data transfer.\\n[Interconnection]: Connected to write data channel for completion signaling.\\n[additional information]: -\\n Relevance Specs from the chunk:\\n - Global reset in HDL: ARESETN\\n- Global clock in HDL: ACLK\\n\\n---\\n\\n1. **AXI protocol**\\n   - **Supports separate address control and data phases**\\n   - **Unaligned data transfers using byte strobes**\\n   - **Burst-based transactions with separate read and write data channels**\\n   - **Support for issuing multiple outstanding addresses**\\n   - **Support for out-of-order transaction completion**\\n   - **Permits addition of register stages for timing closure**\\n\\n2. **Address channel**\\n   - **Carries control information describing data to be transferred in read and write transactions**\\n   - **Addresses issued ahead of data transfer**\\n   - **Supports multiple outstanding transactions**\\n   - **Supports out-of-order transaction completion**\\n   - **Connected to read data, write data, and write response channels**\\n   - **Includes VALID and READY signals for handshake mechanism**\\n\\n3. **Read data channel**\\n   - **Carries read data and read response information from slave to master**\\n   - **Data bus width options: 8, 16, 32, 64, 128, 256, 512, or 1024 bits**\\n   - **Includes read response signal**\\n   - **Connected to address and control information, data bus, and read response signal**\\n   - **Includes LAST signal to indicate final data item transfer**\\n\\n4. **Write data channel**\\n   - **Transfers write data from master to slave**\\n   - **Data bus width options: 8, 16, 32, 64, 128, 256, 512, or 1024 bits**\\n   - **Includes byte lane strobe signal for valid bytes**\\n   - **Connected to address and control information, data bus, and byte lane strobe signal**\\n   - **Write data treated as buffered for independent write transactions**\\n\\n5. **Write response channel**\\n   - **Used by slave to respond to write transactions**\\n   - **Completion signaling for write transactions**\\n   - **Signals completion for complete transaction, not each data transfer**\\n   - **Connected to write data channel for completion signaling**', '**Signal 1: BID**\\n- **Signal Description**: ID tag of the write response.\\n- **Signal Functionality**: Identification tag for the write response.\\n- **Interconnection**: Connected to the write response channel signals.\\n- **Additional Information**: Referenced in Transaction ID on page A5-79.\\n\\n**Signal 2: BRESP**\\n- **Signal Description**: Write response status signal.\\n- **Signal Functionality**: Indicates the status of the write transaction.\\n- **Interconnection**: Related to the read and write response structure.\\n- **Additional Information**: Referenced on page A3-57.\\n\\n**Signal 3: BUSER**\\n- **Signal Description**: User signal in the write response channel.\\n- **Signal Functionality**: Optional user-defined signal specific to AXI4.\\n- **Interconnection**: Part of the write response channel.\\n- **Additional Information**: Refer to User-defined signaling on page A8-104.\\n\\n**Signal 4: BVALID**\\n- **Signal Description**: Write response validation signal.\\n- **Signal Functionality**: Indicates the validity of the write response.\\n- **Interconnection**: Related to channel handshake signals.\\n- **Additional Information**: Detail on channel handshake signals available on page A3-40.\\n\\n**Signal 5: BREADY**\\n- **Signal Description**: Response ready signal.\\n- **Signal Functionality**: Indicates readiness to accept a write response.\\n- **Interconnection**: Linked to channel handshake signals.\\n- **Additional Information**: Channel handshake details provided on page A3-40.\\n Relevance Specs from the chunk:\\n **Global reset in HDL:** ARESETN\\n**Global clock in HDL:** ACLK\\n\\n**Edited Specification:**\\n \\n{**Signal 1: AWREADY**\\n- **Signal Description**: Write Address Ready signal.\\n- **Signal Functionality**: Slave generates this signal when it can accept write address and control signals.\\n- **Interconnection**: Related to the write address channel signals.\\n- **Additional Information**: Detail on channel handshake signals available on page A3-40.\\n\\n**Signal 2: BVALID**\\n- **Signal Description**: Write Response valid signal.\\n- **Signal Functionality**: Slave generates this signal when write response on bus is valid.\\n- **Interconnection**: Part of the write response channel.\\n- **Additional Information**: Referenced on page A3-57.\\n\\n**Signal 3: WDATA**\\n- **Signal Description**: Write Data.\\n- **Signal Functionality**: Data to be written onto the bus.\\n- **Interconnection**: Connected to the write data channel signals.\\n- **Additional Information**: N/A\\n\\n**Signal 4: BVALID**\\n- **Signal Description**: Write Response valid signal.\\n- **Signal Functionality**: Slave generates this signal when write response on bus is valid.\\n- **Interconnection**: Part of the write response channel.\\n- **Additional Information**: Referenced in Transaction ID on page A5-79.\\n\\n**Signal 5: BREADY**\\n- **Signal Description**: Write Response Ready signal.\\n- **Signal Functionality**: Master generates this signal when it can accept write response.\\n- **Interconnection**: Linked to the write response channel signals.\\n- **Additional Information**: N/A}', '[Signal Name]: BID\\n[Signal Description]: ID tag of the write response.\\n[Signal Functionality]: Identification tag for the write response.\\n[Interconnection]: Interacts with Slave Response ID tag.\\n[Additional Information]: Referenced as Transaction ID on page A5-79.\\n\\n---\\n\\n[Signal Name]: BRESP\\n[Signal Description]: Write response status signal.\\n[Signal Functionality]: Indicates the status of the write transaction.\\n[Interconnection]: Connected to Slave Write response.\\n[Additional Information]: Details can be found in Read and write response structure on page A3-57.\\n\\n---\\n\\n[Signal Name]: BUSER\\n[Signal Description]: User signal in the write response channel.\\n[Signal Functionality]: Optional user-defined signal for write response channel.\\n[Interconnection]: Supports AXI4 protocol.\\n[Additional Information]: Explained in User-defined signaling on page A8-104.\\n\\n---\\n\\n[Signal Name]: BVALID\\n[Signal Description]: Write response valid signal.\\n[Signal Functionality]: Indicates validity of write response.\\n[Interconnection]: Associated with the write response channel.\\n[Additional Information]: Information provided in Channel handshake signals on page A3-40.\\n\\n---\\n\\n[Signal Name]: BREADY\\n[Signal Description]: Response ready signal.\\n[Signal Functionality]: Indicates master readiness to accept a write response.\\n[Interconnection]: Aligns with channel handshake signals.\\n[Additional Information]: Refer to Channel handshake signals on page A3-40 for details.\\n Relevance Specs from the chunk:\\n Global reset in HDL: ARESETN \\nGlobal clock in HDL: ACLK \\n\\n{\\n[Signal Name]: BID\\n[Signal Description]: ID tag of the write response.\\n[Signal Functionality]: Identification tag for the write response.\\n[Interconnection]: Interacts with Slave Response ID tag.\\n[Additional Information]: Referenced as Transaction ID on page A5-79.\\n\\n---\\n\\n[Signal Name]: BRESP\\n[Signal Description]: Write response status signal.\\n[Signal Functionality]: Indicates the status of the write transaction.\\n[Interconnection]: Connected to Slave Write response.\\n[Additional Information]: Details can be found in Read and write response structure on page A3-57.\\n\\n---\\n\\n[Signal Name]: BUSER\\n[Signal Description]: User signal in the write response channel.\\n[Signal Functionality]: Optional user-defined signal for write response channel.\\n[Interconnection]: Supports AXI4 protocol.\\n[Additional Information]: Explained in User-defined signaling on page A8-104.\\n\\n---\\n\\n[Signal Name]: BVALID\\n[Signal Description]: Write response valid signal.\\n[Signal Functionality]: Indicates validity of write response.\\n[Interconnection]: Associated with the write response channel.\\n[Additional Information]: Information provided in Channel handshake signals on page A3-40.\\n\\n---\\n\\n[Signal Name]: BREADY\\n[Signal Description]: Response ready signal.\\n[Signal Functionality]: Indicates master readiness to accept a write response.\\n[Interconnection]: Aligns with channel handshake signals.\\n[Additional Information]: Refer to Channel handshake signals on page A3-40 for details.}', '[Signal Name]: AWID\\n[Signal Description]: Master Write address ID used as the identification tag for the write address group of signals.\\n[Signal Functionality]: It serves as an identification tag for write addresses.\\n[Interconnection]: Interacts with other write address signals to convey information about the address group.\\n[Additional Information]: Related to Transaction ID.\\n\\n[Signal Name]: AWADDR\\n[Signal Description]: Master Write address providing the address of the first transfer in a write burst transaction.\\n[Signal Functionality]: Specifies the address of the first transfer in a write burst.\\n[Interconnection]: Connected with other write address signals to define the address structure.\\n[Additional Information]: Associated with the Address structure.\\n\\n[Signal Name]: AWLEN\\n[Signal Description]: Master Burst length indicating the number of transfers in a burst.\\n[Signal Functionality]: Determines the exact number of transfers in a burst transaction.\\n[Interconnection]: Linked with other write address signals to specify the burst length.\\n[Additional Information]: Essential for determining the number of data transfers in a burst.\\n\\n[Signal Name]: AWSIZE\\n[Signal Description]: Master Burst size indicating the size of each transfer in the burst.\\n[Signal Functionality]: Defines the size of each individual transfer within a burst transaction.\\n[Interconnection]: Works in conjunction with other write address signals to convey the transfer size.\\n[Additional Information]: Crucial for determining the size of each transfer.\\n\\n[Signal Name]: AWBURST\\n[Signal Description]: Master Burst type determining how the address for each transfer within the burst is calculated.\\n[Signal Functionality]: Specifies the burst type and influences address calculation in burst transfers.\\n[Interconnection]: Collaborates with other write address signals to define the burst type.\\n[Additional Information]: Influences address calculation based on the type of burst.\\n\\n[Signal Name]: AWLOCK\\n[Signal Description]: Master Lock type providing additional information about the atomic characteristics of the transfer.\\n[Signal Functionality]: Offers additional insights into the atomic aspects of the transfer process.\\n[Interconnection]: Integrates with other write address signals to convey lock-related details.\\n[Additional Information]: Key in defining the atomic characteristics of transactions.\\n\\n[Signal Name]: AWCACHE\\n[Signal Description]: Master Memory type indicating how transactions progress through a system.\\n[Signal Functionality]: Determines how transactions are required to advance within the system.\\n[Interconnection]: Works with other write address signals to define memory types.\\n[Additional Information]: Critical for transaction progression and memory handling.\\n\\n[Signal Name]: AWPROT\\n[Signal Description]: Master Protection type indicating the privilege and security level of the transaction.\\n[Signal Functionality]: Specifies the privilege, security level, and type of access of a transaction.\\n[Interconnection]: Interacts with other write address signals to convey protection details.\\n[Additional Information]: Essential for defining transaction security and access permissions.\\n\\n[Signal Name]: AWQOS\\n[Signal Description]: Master Quality of Service (QoS) providing a QoS identifier for each write transaction.\\n[Signal Functionality]: Sends a QoS identifier for quality of service in write transactions.\\n[Interconnection]: Linked with other write address signals to define the quality of service.\\n[Additional Information]: Implemented exclusively in AXI4 for QoS signaling.\\n\\n[Signal Name]: AWREGION\\n[Signal Description]: Master Region identifier enabling a single physical interface on a slave for multiple logical interfaces.\\n[Signal Functionality]: Facilitates the usage of a single physical interface for multiple logical interfaces on a slave.\\n[Interconnection]: Collaborates with other write address signals to define region identifiers.\\n[Additional Information]: Implemented only in AXI4 for signaling multiple regions.\\n Relevance Specs from the chunk:\\n Global reset in HDL: ARESETN \\nGlobal clock in HDL: ACLK \\n\\n{[Signal Name]: AWID\\n[Signal Description]: Master Write address ID used as the identification tag for the write address group of signals.\\n[Signal Functionality]: It serves as an identification tag for write addresses.\\n[Interconnection]: Interacts with other write address signals to convey information about the address group.\\n[Additional Information]: Related to Transaction ID.\\n\\n[Signal Name]: AWADDR\\n[Signal Description]: Master Write address providing the address of the first transfer in a write burst transaction.\\n[Signal Functionality]: Specifies the address of the first transfer in a write burst.\\n[Interconnection]: Connected with other write address signals to define the address structure.\\n[Additional Information]: Associated with the Address structure.\\n\\n[Signal Name]: AWLEN\\n[Signal Description]: Master Burst length indicating the number of transfers in a burst.\\n[Signal Functionality]: Determines the exact number of transfers in a burst transaction.\\n[Interconnection]: Linked with other write address signals to specify the burst length.\\n[Additional Information]: Essential for determining the number of data transfers in a burst.\\n\\n[Signal Name]: AWSIZE\\n[Signal Description]: Master Burst size indicating the size of each transfer in the burst.\\n[Signal Functionality]: Defines the size of each individual transfer within a burst transaction.\\n[Interconnection]: Works in conjunction with other write address signals to convey the transfer size.\\n[Additional Information]: Crucial for determining the size of each transfer.\\n\\n[Signal Name]: AWBURST\\n[Signal Description]: Master Burst type determining how the address for each transfer within the burst is calculated.\\n[Signal Functionality]: Specifies the burst type and influences address calculation in burst transfers.\\n[Interconnection]: Collaborates with other write address signals to define the burst type.\\n[Additional Information]: Influences address calculation based on the type of burst.\\n\\n[Signal Name]: AWLOCK\\n[Signal Description]: Master Lock type providing additional information about the atomic characteristics of the transfer.\\n[Signal Functionality]: Offers additional insights into the atomic aspects of the transfer process.\\n[Interconnection]: Integrates with other write address signals to convey lock-related details.\\n[Additional Information]: Key in defining the atomic characteristics of transactions.\\n\\n[Signal Name]: AWCACHE\\n[Signal Description]: Master Memory type indicating how transactions progress through a system.\\n[Signal Functionality]: Determines how transactions are required to advance within the system.\\n[Interconnection]: Works with other write address signals to define memory types.\\n[Additional Information]: Critical for transaction progression and memory handling.\\n\\n[Signal Name]: AWPROT\\n[Signal Description]: Master Protection type indicating the privilege and security level of the transaction.\\n[Signal Functionality]: Specifies the privilege, security level, and type of access of a transaction.\\n[Interconnection]: Interacts with other write address signals to convey protection details.\\n[Additional Information]: Essential for defining transaction security and access permissions.\\n\\n[Signal Name]: AWQOS\\n[Signal Description]: Master Quality of Service (QoS) providing a QoS identifier for each write transaction.\\n[Signal Functionality]: Sends a QoS identifier for quality of service in write transactions.\\n[Interconnection]: Linked with other write address signals to define the quality of service.\\n[Additional Information]: Implemented exclusively in AXI4 for QoS signaling.\\n\\n[Signal Name]: AWREGION\\n[Signal Description]: Master Region identifier enabling a single physical interface on a slave for multiple logical interfaces.\\n[Signal Functionality]: Facilitates the usage of a single physical interface for multiple logical interfaces on a slave.\\n[Interconnection]: Collaborates with other write address signals to define region identifiers.\\n[Additional Information]: Implemented only in AXI4 for signaling multiple regions.}', '**Signal 1:** RRESP\\n**Signal description:** Response signal for Read transactions \\n**Signal Functionality:** Not fully supported \\n**Interconnection:** Connected to Read transactions\\n**additional information:** EXOKAY response not supported\\n**related signals:** BRESP, EXOKAY\\n\\n---\\n\\n**Signal 2:** BRESP\\n**Signal description:** Response signal for Write transactions \\n**Signal Functionality:** Not fully supported \\n**Interconnection:** Connected to Write transactions\\n**additional information:** EXOKAY response not supported\\n**related signals:** RRESP, EXOKAY\\n\\n---\\n\\n**Signal 3:** EXOKAY\\n**Signal description:** Response signal indicating successful completion of transactions \\n**Signal Functionality:** Not supported on read data and write response channels\\n**Interconnection:** N/A\\n**additional information:** N/A\\n**related signals:** RRESP, BRESP\\n\\n---\\n\\n**Signal 4:** AWLEN\\n**Signal description:** Signal representing the width of address channel for Write transactions \\n**Signal Functionality:** Not supported in AXI4-Lite \\n**Interconnection:** N/A\\n**additional information:** N/A\\n**related signals:** ARLEN\\n\\n---\\n\\n**Signal 5:** ARLEN\\n**Signal description:** Signal representing the width of address channel for Read transactions \\n**Signal Functionality:** Not supported in AXI4-Lite \\n**Interconnection:** N/A\\n**additional information:** N/A\\n**related signals:** AWLEN\\n\\n---\\n\\n**Signal 6:** AWSIZE\\n**Signal description:** Signal representing the size of the Write data \\n**Signal Functionality:** All accesses defined as width of the data bus in AXI4-Lite\\n**Interconnection:** Connected to Write data channel\\n**additional information:** N/A\\n**related signals:** ARSIZE\\n\\n---\\n\\n**Signal 7:** ARSIZE\\n**Signal description:** Signal representing the size of the Read data \\n**Signal Functionality:** All accesses defined as width of the data bus in AXI4-Lite\\n**Interconnection:** Connected to Read data channel\\n**additional information:** N/A\\n**related signals:** AWSIZE\\n\\n---\\n\\n**Signal 8:** AWBURST\\n**Signal description:** Signal representing the burst type for Write transactions \\n**Signal Functionality:** Not applicable due to burst length being 1\\n**Interconnection:** N/A\\n**additional information:** N/A\\n**related signals:** ARBURST\\n\\n---\\n\\n**Signal 9:** ARBURST\\n**Signal description:** Signal representing the burst type for Read transactions \\n**Signal Functionality:** Not applicable due to burst length being 1\\n**Interconnection:** N/A\\n**additional information:** N/A\\n**related signals:** AWBURST\\n\\n---\\n\\n**Signal 10:** AWLOCK\\n**Signal description:** Signal representing the locking type for Write transactions \\n**Signal Functionality:** Normal accesses defined, equivalent to AxLOCK value of zero\\n**Interconnection:** N/A\\n**additional information:** N/A\\n**related signals:** ARLOCK\\n\\n---\\n\\n**Signal 11:** ARLOCK\\n**Signal description:** Signal representing the locking type for Read transactions \\n**Signal Functionality:** Normal accesses defined, equivalent to AxLOCK value of zero\\n**Interconnection:** N/A\\n**additional information:** N/A\\n**related signals:** AWLOCK\\n\\n---\\n\\n**Signal 12:** AWCACHE\\n**Signal description:** Signal representing the caching attributes for Write transactions \\n**Signal Functionality:** Non-modifiable, non-bufferable accesses defined, equivalent to AxCACHE value of 0b0000\\n**Interconnection:** N/A\\n**additional information:** N/A\\n**related signals:** ARCACHE\\n\\n---\\n\\n**Signal 13:** ARCACHE\\n**Signal description:** Signal representing the caching attributes for Read transactions \\n**Signal Functionality:** Non-modifiable, non-bufferable accesses defined, equivalent to AxCACHE value of 0b0000\\n**Interconnection:** N/A\\n**additional information:** N/A\\n**related signals:** AWCACHE\\n\\n---\\n\\n**Signal 14:** WLAST\\n**Signal description:** Signal indicating the last beat of a data burst for Write transactions \\n**Signal Functionality:** All bursts defined to be of length 1, equivalent to WLAST value of 1\\n**Interconnection:** Connected to Write data burst\\n**additional information:** N/A\\n**related signals:** RLAST\\n\\n---\\n\\n**Signal 15:** RLAST\\n**Signal description:** Signal indicating the last beat of a data burst for Read transactions \\n**Signal Functionality:** All bursts defined to be of length 1, equivalent to RLAST value of 1\\n**Interconnection:** Connected to Read data burst\\n**additional information:** N/A\\n**related signals:** WLAST\\n Relevance Specs from the chunk:\\n **Global reset in HDL:** ARESETN\\n**Global clock in HDL:** ACLK\\n\\n---\\n\\n**Signal 1:** ARREADY\\n**Signal description:** Response signal for Read transactions \\n**Signal Functionality:** Not fully supported \\n**Interconnection:** Connected to Read transactions\\n**additional information:** EXOKAY response not supported\\n**related signals:** RDATA, RVALID, RADDR, ARVALID\\n\\n---\\n\\n**Signal 2:** BVALID\\n**Signal description:** Response signal for Write transactions \\n**Signal Functionality:** Not fully supported \\n**Interconnection:** Connected to Write transactions\\n**additional information:** EXOKAY response not supported\\n**related signals:** RDATA, RVALID, RADDR, ARVALID\\n\\n---\\n\\n**Signal 3:** N/A (EXOKAY not relevant in the provided HDL code)\\n\\n---\\n\\n**Signal 4:** N/A (No direct representation in the provided HDL code)\\n\\n---\\n\\n**Signal 5:** N/A (No direct representation in the provided HDL code)\\n\\n---\\n\\n**Signal 6:** N/A (No direct representation in the provided HDL code)\\n\\n---\\n\\n**Signal 7:** N/A (No direct representation in the provided HDL code)\\n\\n---\\n\\n**Signal 8:** N/A (No direct representation in the provided HDL code)\\n\\n---\\n\\n**Signal 9:** N/A (No direct representation in the provided HDL code)\\n\\n---\\n\\n**Signal 10:** N/A (No direct representation in the provided HDL code)\\n\\n---\\n\\n**Signal 11:** N/A (No direct representation in the provided HDL code)\\n\\n---\\n\\n**Signal 12:** N/A (No direct representation in the provided HDL code)\\n\\n---\\n\\n**Signal 13:** N/A (No direct representation in the provided HDL code)\\n\\n---\\n\\n**Signal 14:** WVALID\\n**Signal description:** Signal indicating the last beat of a data burst for Write transactions \\n**Signal Functionality:** All bursts defined to be of length 1, equivalent to WVALID value of 1\\n**Interconnection:** Connected to Write data burst\\n**additional information:** N/A\\n**related signals:** WDATA, WREADY', '[Signal Name]: RRESP\\n[Signal Description]: Response signal for read data and write response channels, not fully supported.\\n[Signal Functionality]: Response signal for read data and write responses, but not fully supported according to the specification.\\n[Interconnection]: No specific interconnection details mentioned.\\n[Additional Information]: Not fully supported according to the provided text.\\n\\n[Signal Name]: BRESP\\n[Signal Description]: Response signal for read data and write response channels, not fully supported.\\n[Signal Functionality]: Response signal for read data and write responses, but not fully supported according to the specification.\\n[Interconnection]: No specific interconnection details mentioned.\\n[Additional Information]: Not fully supported according to the provided text.\\n\\n[Signal Name]: EXOKAY\\n[Signal Description]: Response signal indicating successful operation, not supported for read data and write response channels.\\n[Signal Functionality]: Signifies successful operation, but not supported on read data and write response channels as mentioned.\\n[Interconnection]: No specific interconnection details mentioned.\\n[Additional Information]: Not supported on read data and write response channels according to the specification.\\n Relevance Specs from the chunk:\\n Global reset in HDL: ARESETN \\nGlobal clock in HDL: ACLK \\n\\n{\\n[Signal Name]: RRESP\\n[Signal Description]: Response signal for read data and write response channels, not fully supported.\\n[Signal Functionality]: Response signal for read data and write responses, but not fully supported according to the specification.\\n[Interconnection]: No specific interconnection details mentioned.\\n[Additional Information]: Not fully supported according to the provided text.\\n\\n[Signal Name]: BRESP\\n[Signal Description]: Response signal for read data and write response channels, not fully supported.\\n[Signal Functionality]: Response signal for read data and write responses, but not fully supported according to the specification.\\n[Interconnection]: No specific interconnection details mentioned.\\n[Additional Information]: Not fully supported according to the provided text.\\n\\n[Signal Name]: EXOKAY\\n[Signal Description]: Response signal indicating successful operation, not supported for read data and write response channels.\\n[Signal Functionality]: Signifies successful operation, but not supported on read data and write response channels as mentioned.\\n[Interconnection]: No specific interconnection details mentioned.\\n[Additional Information]: Not supported on read data and write response channels according to the specification.\\n}', \"Signal details extracted from the provided text **'{chunk}'**:\\n\\n1. **Signal Name**: SLVERR\\n   - **Signal Description**: \\n     - Represents a Slave Error response in the AXI protocol.\\n   - **Signal Functionality**: \\n     - If both a SLVERR and a DECERR are received, the first response received is used for the combined response.\\n   - **Interconnection**: \\n     - Connected with DECERR signal.\\n   - **Additional Information**: \\n     - Error response is sticky in nature.\\n\\n2. **Signal Name**: DECERR\\n   - **Signal Description**: \\n     - Represents a Decode Error response in the AXI protocol.\\n   - **Signal Functionality**: \\n     - If both a SLVERR and a DECERR are received, the first response received is used for the combined response.\\n   - **Interconnection**: \\n     - Connected with SLVERR signal.\\n   - **Additional Information**: \\n     - Error response is sticky in nature.\\n\\n3. **Signal Name**: AxLOCK\\n   - **Signal Description**: \\n     - Denotes the locking status in AXI transactions.\\n   - **Signal Functionality**: \\n     - The AxLOCK signals are discarded for all transactions, causing any lock guarantee to be lost in a sequence of locked transactions.\\n   - **Interconnection**: \\n     - No information provided.\\n   - **Additional Information**: \\n     - For an exclusive sequence, any exclusive write access must fail due to AXI signaling requirements.\\n\\n4. **Signal Name**: AxCACHE\\n   - **Signal Description**: \\n     - Indicates the caching attributes of the transaction.\\n   - **Signal Functionality**: \\n     - AxCACHE signals are discarded, treating all transactions as Non-modifiable and Non-bufferable.\\n   - **Interconnection**: \\n     - No information provided.\\n   - **Additional Information**: \\n     - AXI permits Modifiable accesses to be treated as Non-modifiable, and Bufferable accesses to be treated as Non-bufferable.\\n\\n5. **Signal Name**: AxPROT\\n   - **Signal Description**: \\n     - Defines the protection attributes for the transaction.\\n   - **Signal Functionality**: \\n     - AxPROT signals are passed directly, unmodified.\\n   - **Interconnection**: \\n     - No information provided.\\n   - **Additional Information**: \\n     - No further details given.\\n\\n6. **Signal Name**: WLAST\\n   - **Signal Description**: \\n     - Represents the last signal for a write transaction.\\n   - **Signal Functionality**: \\n     - The WLAST signal is discarded.\\n   - **Interconnection**: \\n     - Not required in the context provided.\\n   - **Additional Information**: \\n     - No further details provided.\\n\\n7. **Signal Name**: RLAST\\n   - **Signal Description**: \\n     - Represents the last signal for a read transaction.\\n   - **Signal Functionality**: \\n     - RLAST signal is not required and is considered asserted for every transfer on the read data channel.\\n   - **Interconnection**: \\n     - Not required in the context provided.\\n   - **Additional Information**: \\n     - No further details given.\\n Relevance Specs from the chunk:\\n Edited Specifications:\\n\\n1. **Signal Name**: SLVERR\\n   - **Signal Description**: \\n     - Represents a Slave Error response in the AXI protocol.\\n   - **Signal Functionality**: \\n     - If both a SLVERR and a DECERR are received, the first response received is used for the combined response.\\n   - **Interconnection**: \\n     - Connected with DECERR signal.\\n   - **Additional Information**: \\n     - Error response is sticky in nature.\\n\\n2. **Signal Name**: DECERR\\n   - **Signal Description**: \\n     - Represents a Decode Error response in the AXI protocol.\\n   - **Signal Functionality**: \\n     - If both a SLVERR and a DECERR are received, the first response received is used for the combined response.\\n   - **Interconnection**: \\n     - Connected with SLVERR signal.\\n   - **Additional Information**: \\n     - Error response is sticky in nature.\\n\\n3. **Signal Name**: ARLOCK\\n   - **Signal Description**: \\n     - Denotes the locking status in AXI transactions.\\n   - **Signal Functionality**: \\n     - The AxLOCK signals are discarded for all transactions, causing any lock guarantee to be lost in a sequence of locked transactions.\\n   - **Interconnection**: \\n     - No information provided.\\n   - **Additional Information**: \\n     - For an exclusive sequence, any exclusive write access must fail due to AXI signaling requirements.\\n\\n4. **Signal Name**: ARCACHE\\n   - **Signal Description**: \\n     - Indicates the caching attributes of the transaction.\\n   - **Signal Functionality**: \\n     - AxCACHE signals are discarded, treating all transactions as Non-modifiable and Non-bufferable.\\n   - **Interconnection**: \\n     - No information provided.\\n   - **Additional Information**: \\n     - AXI permits Modifiable accesses to be treated as Non-modifiable, and Bufferable accesses to be treated as Non-bufferable.\\n\\n5. **Signal Name**: ARPROT\\n   - **Signal Description**: \\n     - Defines the protection attributes for the transaction.\\n   - **Signal Functionality**: \\n     - AxPROT signals are passed directly, unmodified.\\n   - **Interconnection**: \\n     - No information provided.\\n   - **Additional Information**: \\n     - No further details given.\\n\\n6. **Signal Name**: WLAST\\n   - **Signal Description**: \\n     - Represents the last signal for a write transaction.\\n   - **Signal Functionality**: \\n     - The WLAST signal is discarded.\\n   - **Interconnection**: \\n     - Not required in the context provided.\\n   - **Additional Information**: \\n     - No further details provided.\\n\\n7. **Signal Name**: RLAST\\n   - **Signal Description**: \\n     - Represents the last signal for a read transaction.\\n   - **Signal Functionality**: \\n     - RLAST signal is not required and is considered asserted for every transfer on the read data channel.\\n   - **Interconnection**: \\n     - Not required in the context provided.\\n   - **Additional Information**: \\n     - No further details given.\\n\\nGlobal reset in HDL: ARESETN\\nGlobal clock in HDL: ACLK\", '[Signal Name]: AWID\\n[Signal Description]: Master Write address ID.\\n[Signal Functionality]: Identification tag for the write address group of signals.\\n[Interconnection]: Used in the write address channel in both AXI3 and AXI4 implementations.\\n[Additional Information]: See Transaction ID on page A5-79.\\n\\n[Signal Name]: AWADDR\\n[Signal Description]: Master Write address.\\n[Signal Functionality]: Provides the address of the first transfer in a write burst transaction.\\n[Interconnection]: Used in the write address channel in both AXI3 and AXI4 implementations.\\n[Additional Information]: See Address structure on page A3-46.\\n\\n[Signal Name]: AWLEN\\n[Signal Description]: Master Burst length.\\n[Signal Functionality]: Determines the number of transfers in a burst.\\n[Interconnection]: Used in the write address channel and changes between AXI3 and AXI4.\\n[Additional Information]: See Burst length on page A3-46.\\n\\n[Signal Name]: AWSIZE\\n[Signal Description]: Master Burst size.\\n[Signal Functionality]: Indicates the size of each transfer in the burst.\\n[Interconnection]: Used in the write address channel.\\n[Additional Information]: See Burst size on page A3-47.\\n\\n[Signal Name]: AWBURST\\n[Signal Description]: Master Burst type.\\n[Signal Functionality]: Determines how the address for each transfer within the burst is calculated.\\n[Interconnection]: Used in the write address channel.\\n[Additional Information]: See Burst type on page A3-47.\\n Relevance Specs from the chunk:\\n Global reset in HDL: ARESETN\\nGlobal clock in HDL: ACLK\\n\\n{\\n[Signal Name]: AWID\\n[Signal Description]: Master Write address ID.\\n[Signal Functionality]: Identification tag for the write address group of signals.\\n[Interconnection]: Used in the write address channel in both AXI3 and AXI4 implementations.\\n[Additional Information]: See Transaction ID on page A5-79.\\n\\n[Signal Name]: AWADDR\\n[Signal Description]: Master Write address.\\n[Signal Functionality]: Provides the address of the first transfer in a write burst transaction.\\n[Interconnection]: Used in the write address channel in both AXI3 and AXI4 implementations.\\n[Additional Information]: See Address structure on page A3-46.\\n\\n[Signal Name]: AWLEN\\n[Signal Description]: Master Burst length.\\n[Signal Functionality]: Determines the number of transfers in a burst.\\n[Interconnection]: Used in the write address channel and changes between AXI3 and AXI4.\\n[Additional Information]: See Burst length on page A3-46.\\n\\n[Signal Name]: AWSIZE\\n[Signal Description]: Master Burst size.\\n[Signal Functionality]: Indicates the size of each transfer in the burst.\\n[Interconnection]: Used in the write address channel.\\n[Additional Information]: See Burst size on page A3-47.\\n\\n[Signal Name]: AWBURST\\n[Signal Description]: Master Burst type.\\n[Signal Functionality]: Determines how the address for each transfer within the burst is calculated.\\n[Interconnection]: Used in the write address channel.\\n[Additional Information]: See Burst type on page A3-47.\\n}', \"1. **Signal Name**: BID\\n   **Signal Description**: Identification tag of the write response.\\n   **Signal Functionality**: ID tag for the write response.\\n   **Interconnection**: Interacts with Slave Response ID tag.\\n   **Additional Information**: Referenced in Transaction ID on page A5-79.\\n   \\n2. **Signal Name**: BRESP\\n   **Signal Description**: Write response status signal.\\n   **Signal Functionality**: Indicates the status of the write transaction.\\n   **Interconnection**: Relates to the write and read response structure.\\n   \\n3. **Signal Name**: BUSER\\n   **Signal Description**: User signal in the write response channel.\\n   **Signal Functionality**: Optional user-defined signal.\\n   **Interconnection**: Supported only in AXI4.\\n   \\n4. **Signal Name**: BVALID\\n   **Signal Description**: Write response valid signal.\\n   **Signal Functionality**: Indicates the validity of the write response.\\n   **Interconnection**: Part of the channel handshake signals.\\n   \\n5. **Signal Name**: BREADY\\n   **Signal Description**: Response ready signal.\\n   **Signal Functionality**: Indicates the master's readiness to accept a write response.\\n   **Interconnection**: Part of the channel handshake signals. \\n\\n6. **Signal Name**: ARID\\n   **Signal Description**: Read address ID signal.\\n   **Signal Functionality**: Identification tag for the read address group of signals.\\n   **Interconnection**: Linked to Transaction ID tag.\\n   **Additional Information**: Referenced on page A5-79.\\n\\n7. **Signal Name**: ARADDR\\n   **Signal Description**: Read address signal.\\n   **Signal Functionality**: Provides the address of the first transfer in a read burst transaction.\\n   **Interconnection**: Relates to the address structure on page A3-46.\\n\\n8. **Signal Name**: ARLEN\\n   **Signal Description**: Burst length signal.\\n   **Signal Functionality**: Specifies the number of transfers in a burst.\\n   **Interconnection**: Associated with burst length changes between AXI3 and AXI4.\\n   \\n9. **Signal Name**: ARSIZE\\n   **Signal Description**: Burst size signal.\\n   **Signal Functionality**: Indicates the size of each transfer in the burst.\\n   **Interconnection**: Linked to burst size structure on page A3-47.\\n\\n10. **Signal Name**: ARBURST\\n    **Signal Description**: Burst type signal.\\n    **Signal Functionality**: Determines the calculation of addresses for transfers within the burst.\\n    **Interconnection**: Correlated with the burst type and size information.\\n    **Additional Information**: Described on page A3-47.\\n\\n11. **Signal Name**: ARLOCK\\n    **Signal Description**: Lock type signal.\\n    **Signal Functionality**: Provides additional information about the atomic characteristics of the transfer.\\n    **Interconnection**: Indicates changes between AXI3 and AXI4.\\n\\n12. **Signal Name**: ARCACHE\\n    **Signal Description**: Memory type signal.\\n    **Signal Functionality**: Specifies how transactions are required to progress through the system.\\n    **Interconnection**: Relevant for memory type signaling.\\n    **Additional Information**: Explained on page A4-67.\\n Relevance Specs from the chunk:\\n Global reset in HDL: ARESETN \\nGlobal clock in HDL: ACLK \\n\\n1. **Signal Name**: BREADY\\n   **Signal Description**: Response ready signal.\\n   **Signal Functionality**: Indicates the master's readiness to accept a write response.\\n   **Interconnection**: Part of the channel handshake signals. \\n\\n2. **Signal Name**: BVALID\\n   **Signal Description**: Write Response valid signal.\\n   **Signal Functionality**: Indicates the validity of the write response.\\n   **Interconnection**: Part of the channel handshake signals.\\n\\n3. **Signal Name**: BUSER\\n   **Signal Description**: User signal in the write response channel.\\n   **Signal Functionality**: Optional user-defined signal.\\n   **Interconnection**: Supported only in AXI4.\\n\\n4. **Signal Name**: BID\\n   **Signal Description**: Identification tag of the write response.\\n   **Signal Functionality**: ID tag for the write response.\\n   **Interconnection**: Interacts with Slave Response ID tag.\\n   **Additional Information**: Referenced in Transaction ID on page A5-79. \\n\\n5. **Signal Name**: BRESP\\n   **Signal Description**: Write response status signal.\\n   **Signal Functionality**: Indicates the status of the write transaction.\\n   **Interconnection**: Relates to the write and read response structure.\\n\\n6. **Signal Name**: ARID\\n   **Signal Description**: Read address ID signal.\\n   **Signal Functionality**: Identification tag for the read address group of signals.\\n   **Interconnection**: Linked to Transaction ID tag.\\n   **Additional Information**: Referenced on page A5-79.\\n\\n7. **Signal Name**: ARADDR\\n   **Signal Description**: Read address signal.\\n   **Signal Functionality**: Provides the address of the first transfer in a read burst transaction.\\n   **Interconnection**: Relates to the address structure on page A3-46.\\n\\n8. **Signal Name**: ARLEN\\n    **Signal Description**: Burst length signal.\\n    **Signal Functionality**: Specifies the number of transfers in a burst.\\n    **Interconnection**: Associated with burst length changes between AXI3 and AXI4.\\n\\n9. **Signal Name**: ARSIZE\\n   **Signal Description**: Burst size signal.\\n   **Signal Functionality**: Indicates the size of each transfer in the burst.\\n   **Interconnection**: Linked to burst size structure on page A3-47.\\n\\n10. **Signal Name**: ARBURST\\n    **Signal Description**: Burst type signal.\\n    **Signal Functionality**: Determines the calculation of addresses for transfers within the burst.\\n    **Interconnection**: Correlated with the burst type and size information.\\n    **Additional Information**: Described on page A3-47.\\n\\n11. **Signal Name**: ARLOCK\\n    **Signal Description**: Lock type signal.\\n    **Signal Functionality**: Provides additional information about the atomic characteristics of the transfer.\\n    **Interconnection**: Indicates changes between AXI3 and AXI4.\\n\\n12. **Signal Name**: ARCACHE\\n    **Signal Description**: Memory type signal.\\n    **Signal Functionality**: Specifies how transactions are required to progress through the system.\\n    **Interconnection**: Relevant for memory type signaling.\\n    **Additional Information**: Explained on page A4-67.\", \"[Signal Name]: SLVERR\\n[Signal Description]: Error response signal indicating a slave error.\\n[Signal Functionality]: Handling errors in the slave's response to transactions.\\n[Interconnection]: Associated with error responses in the system.\\n[Additional Information]: SLVERR response is sticky.\\n\\n---\\n\\n[Signal Name]: DECERR\\n[Signal Description]: Error response signal indicating a decode error.\\n[Signal Functionality]: Identifying decode errors in the system.\\n[Interconnection]: Associated with error responses in the system.\\n[Additional Information]: If both SLVERR and DECERR are received, the response used is the first received.\\n\\n---\\n\\n[Signal Name]: AxLOCK\\n[Signal Description]: Signal pertaining to locking transactions.\\n[Signal Functionality]: Managing locked transactions.\\n[Interconnection]: Discarded for all transactions in the system.\\n[Additional Information]: Lock guarantee is lost for a sequence of locked transactions.\\n\\n---\\n\\n[Signal Name]: AxCACHE\\n[Signal Description]: Signal related to caching properties.\\n[Signal Functionality]: Defining cacheability of transactions.\\n[Interconnection]: Discarded in all transactions.\\n[Additional Information]: All transactions treated as Non-modifiable and Non-bufferable.\\n\\n---\\n\\n[Signal Name]: AxPROT\\n[Signal Description]: Protection signal for transactions.\\n[Signal Functionality]: Providing transaction protection.\\n[Interconnection]: Passed directly, unmodified.\\n[Additional Information]: AxPROT signals are maintained as they are. \\n\\n---\\n\\n[Signal Name]: WLAST\\n[Signal Description]: Signal indicating the end of a write transaction.\\n[Signal Functionality]: Denoting the completion of a write transaction.\\n[Interconnection]: Discarded in the system.\\n[Additional Information]: WLAST signal is not utilized.\\n\\n---\\n\\n[Signal Name]: RLAST\\n[Signal Description]: Signal designating the end of a read transaction.\\n[Signal Functionality]: Indicating the completion of a read transaction.\\n[Interconnection]: Considered asserted for every transfer on the read data channel.\\n[Additional Information]: RLAST is not explicitly required.\\n Relevance Specs from the chunk:\\n Global reset in HDL: ARESETN\\nGlobal clock in HDL: ACLK\\n\\nSpecifications List:\\n1. {[Signal Name]: SLVERR\\n[Signal Description]: Error response signal indicating a slave error.\\n[Signal Functionality]: Handling errors in the slave's response to transactions.\\n[Interconnection]: Associated with error responses in the system.\\n[Additional Information]: SLVERR response is sticky.}\\n\\n2. {[Signal Name]: DECERR\\n[Signal Description]: Error response signal indicating a decode error.\\n[Signal Functionality]: Identifying decode errors in the system.\\n[Interconnection]: Associated with error responses in the system.\\n[Additional Information]: If both SLVERR and DECERR are received, the response used is the first received.}\\n\\n3. {[Signal Name]: AxLOCK\\n[Signal Description]: Signal pertaining to locking transactions.\\n[Signal Functionality]: Managing locked transactions.\\n[Interconnection]: Discarded for all transactions in the system.\\n[Additional Information]: Lock guarantee is lost for a sequence of locked transactions.}\\n\\n4. {[Signal Name]: AxCACHE\\n[Signal Description]: Signal related to caching properties.\\n[Signal Functionality]: Defining cacheability of transactions.\\n[Interconnection]: Discarded in all transactions.\\n[Additional Information]: All transactions treated as Non-modifiable and Non-bufferable.}\\n\\n5. {[Signal Name]: AxPROT\\n[Signal Description]: Protection signal for transactions.\\n[Signal Functionality]: Providing transaction protection.\\n[Interconnection]: Passed directly, unmodified.\\n[Additional Information]: AxPROT signals are maintained as they are.}\\n\\n6. {[Signal Name]: WLAST\\n[Signal Description]: Signal indicating the end of a write transaction.\\n[Signal Functionality]: Denoting the completion of a write transaction.\\n[Interconnection]: Discarded in the system.\\n[Additional Information]: WLAST signal is not utilized.}\\n\\n7. {[Signal Name]: RLAST\\n[Signal Description]: Signal designating the end of a read transaction.\\n[Signal Functionality]: Indicating the completion of a read transaction.\\n[Interconnection]: Considered asserted for every transfer on the read data channel.\\n[Additional Information]: RLAST is not explicitly required.}\", '[Signal Name]: ACLK\\n[Signal Description]: Global clock signal.\\n[Signal Functionality]: Used as the clock source for the system.\\n[Interconnection]: This signal impacts the timing and synchronization of all processes in the system.\\n[Additional Information]: Sampled on the rising edge of the global clock.\\n\\n---\\n\\n[Signal Name]: ARESETn\\n[Signal Description]: Global reset signal, active LOW.\\n[Signal Functionality]: Used for system-wide reset functionality.\\n[Interconnection]: Plays a crucial role in resetting various components of the system.\\n[Additional Information]: Active LOW signal for reset operation.\\n\\n---\\n\\n[Signal Name]: AWID\\n[Signal Description]: Master Write address ID.\\n[Signal Functionality]: Tags write address group signals for identification.\\n[Interconnection]: Links the write address to its corresponding group in the system.\\n[Additional Information]: Identifies the write address group associated with a transaction.\\n\\n---\\n\\n[Signal Name]: AWADDR\\n[Signal Description]: Master Write address.\\n[Signal Functionality]: Specifies the address of the first transfer in a write burst transaction.\\n[Interconnection]: Connects the write address to the memory location for data transfer.\\n[Additional Information]: Defines the starting address for a write burst transaction.\\n\\n---\\n\\n[Signal Name]: AWLEN\\n[Signal Description]: Master Burst length.\\n[Signal Functionality]: Determines the number of transfers in a burst.\\n[Interconnection]: Influences the data transfer quantity in burst transactions.\\n[Additional Information]: Varied between AXI3 and AXI4 protocols.\\n\\n---\\n\\n[Signal Name]: AWSIZE\\n[Signal Description]: Master Burst size.\\n[Signal Functionality]: Indicates the size of each transfer in a burst.\\n[Interconnection]: Directly impacts the amount of data transferred per transaction.\\n[Additional Information]: Specifies the size of data transfers within a burst.\\n\\n---\\n\\n[Signal Name]: AWBURST\\n[Signal Description]: Master Burst type.\\n[Signal Functionality]: Determines how the address for each transfer within the burst is calculated.\\n[Interconnection]: Defines the sequence and type of burst data transfers.\\n[Additional Information]: Associated with the calculation of addresses in burst transfers.\\n\\n---\\n\\n[Signal Name]: AWLOCK\\n[Signal Description]: Master Lock type.\\n[Signal Functionality]: Provides information about the atomic characteristics of the transfer.\\n[Interconnection]: Influences the locking behavior of data transfers.\\n[Additional Information]: Reflects the atomic properties of the data transfer.\\n\\n---\\n\\n[Signal Name]: AWCACHE\\n[Signal Description]: Master Memory type.\\n[Signal Functionality]: Indicates how transactions progress through the system.\\n[Interconnection]: Guides the memory-related behavior of transactions.\\n[Additional Information]: Specifies the memory type required for transaction progress.\\n\\n---\\n\\n[Signal Name]: AWPROT\\n[Signal Description]: Master Protection type.\\n[Signal Functionality]: Indicates the privilege and security level of the transaction.\\n[Interconnection]: Determines the access rights and security levels for transactions.\\n[Additional Information]: Defines the access permissions associated with the transaction.\\n\\n---\\n\\n[Signal Name]: AWQOS\\n[Signal Description]: Master Quality of Service, QoS.\\n[Signal Functionality]: Sends QoS identifier for each write transaction.\\n[Interconnection]: Concerned with maintaining service quality during data transfers.\\n[Additional Information]: Specific to AXI4 protocol implementation.\\n\\n---\\n\\n[Signal Name]: AWREGION\\n[Signal Description]: Master Region identifier.\\n[Signal Functionality]: Allows a single physical interface on a slave to serve multiple logical interfaces.\\n[Interconnection]: Supports the multiplexing of physical interfaces.\\n[Additional Information]: Implemented only in AXI4.\\n\\n---\\n\\n[Signal Name]: AWUSER\\n[Signal Description]: Master User signal.\\n[Signal Functionality]: Optional User-defined signal in the write address channel.\\n[Interconnection]: Enables customization within the write address channel.\\n[Additional Information]: Supported only in AXI4 protocol.\\n\\n---\\n\\n[Signal Name]: AWVALID\\n[Signal Description]: Master Write address valid.\\n[Signal Functionality]: Indicates valid write address and control information.\\n[Interconnection]: Confirms the readiness of the write address and associated control signals.\\n[Additional Information]: Key signal for write address validity confirmation.\\n Relevance Specs from the chunk:\\n Global reset in HDL: ARESETN \\nGlobal clock in HDL: ACLK\\n\\n---\\n\\n[Signal Name]: ACLK\\n[Signal Description]: Global clock signal.\\n[Signal Functionality]: Used as the clock source for the system.\\n[Interconnection]: This signal impacts the timing and synchronization of all processes in the system.\\n[Additional Information]: Sampled on the rising edge of the global clock.\\n\\n---\\n\\n[Signal Name]: ARESETN\\n[Signal Description]: Global reset signal, active LOW.\\n[Signal Functionality]: Used for system-wide reset functionality.\\n[Interconnection]: Plays a crucial role in resetting various components of the system.\\n[Additional Information]: Active LOW signal for reset operation.\\n\\n---\\n\\n[Signal Name]: AWID\\n[Signal Description]: Master Write address ID.\\n[Signal Functionality]: Tags write address group signals for identification.\\n[Interconnection]: Links the write address to its corresponding group in the system.\\n[Additional Information]: Identifies the write address group associated with a transaction.\\n\\n---\\n\\n[Signal Name]: AWADDR\\n[Signal Description]: Master Write address.\\n[Signal Functionality]: Specifies the address of the first transfer in a write burst transaction.\\n[Interconnection]: Connects the write address to the memory location for data transfer.\\n[Additional Information]: Defines the starting address for a write burst transaction.\\n\\n---\\n\\n[Signal Name]: AWLEN\\n[Signal Description]: Master Burst length.\\n[Signal Functionality]: Determines the number of transfers in a burst.\\n[Interconnection]: Influences the data transfer quantity in burst transactions.\\n[Additional Information]: Varied between AXI3 and AXI4 protocols.\\n\\n---\\n\\n[Signal Name]: AWSIZE\\n[Signal Description]: Master Burst size.\\n[Signal Functionality]: Indicates the size of each transfer in a burst.\\n[Interconnection]: Directly impacts the amount of data transferred per transaction.\\n[Additional Information]: Specifies the size of data transfers within a burst.\\n\\n---\\n\\n[Signal Name]: AWBURST\\n[Signal Description]: Master Burst type.\\n[Signal Functionality]: Determines how the address for each transfer within the burst is calculated.\\n[Interconnection]: Defines the sequence and type of burst data transfers.\\n[Additional Information]: Associated with the calculation of addresses in burst transfers.\\n\\n---\\n\\n[Signal Name]: AWLOCK\\n[Signal Description]: Master Lock type.\\n[Signal Functionality]: Provides information about the atomic characteristics of the transfer.\\n[Interconnection]: Influences the locking behavior of data transfers.\\n[Additional Information]: Reflects the atomic properties of the data transfer.\\n\\n---\\n\\n[Signal Name]: AWCACHE\\n[Signal Description]: Master Memory type.\\n[Signal Functionality]: Indicates how transactions progress through the system.\\n[Interconnection]: Guides the memory-related behavior of transactions.\\n[Additional Information]: Specifies the memory type required for transaction progress.\\n\\n---\\n\\n[Signal Name]: AWPROT\\n[Signal Description]: Master Protection type.\\n[Signal Functionality]: Indicates the privilege and security level of the transaction.\\n[Interconnection]: Determines the access rights and security levels for transactions.\\n[Additional Information]: Defines the access permissions associated with the transaction.\\n\\n---\\n\\n[Signal Name]: AWQOS\\n[Signal Description]: Master Quality of Service, QoS.\\n[Signal Functionality]: Sends QoS identifier for each write transaction.\\n[Interconnection]: Concerned with maintaining service quality during data transfers.\\n[Additional Information]: Specific to AXI4 protocol implementation.\\n\\n---\\n\\n[Signal Name]: AWREGION\\n[Signal Description]: Master Region identifier.\\n[Signal Functionality]: Allows a single physical interface on a slave to serve multiple logical interfaces.\\n[Interconnection]: Supports the multiplexing of physical interfaces.\\n[Additional Information]: Implemented only in AXI4.\\n\\n---\\n\\n[Signal Name]: AWUSER\\n[Signal Description]: Master User signal.\\n[Signal Functionality]: Optional User-defined signal in the write address channel.\\n[Interconnection]: Enables customization within the write address channel.\\n[Additional Information]: Supported only in AXI4 protocol.\\n\\n---\\n\\n[Signal Name]: AWVALID\\n[Signal Description]: Master Write address valid.\\n[Signal Functionality]: Indicates valid write address and control information.\\n[Interconnection]: Confirms the readiness of the write address and associated control signals.\\n[Additional Information]: Key signal for write address validity confirmation.', '[Signal Name]: AWID\\n[Signal Description]: Master Write address ID used as the identification tag for the write address group of signals.\\n[Signal Functionality]: AWID helps in uniquely identifying the transactions related to the write address.\\n[Interconnection]: AWID is part of the AXI write address channel signals where it plays a crucial role in identifying the transactions.\\n[Additional Information]: Transaction ID associated with the write address.\\n\\n---\\n\\n[Signal Name]: AWADDR\\n[Signal Description]: Master Write address providing the address of the first transfer in a write burst transaction.\\n[Signal Functionality]: AWADDR specifies the address for the initial transfer in a write burst.\\n[Interconnection]: AWADDR is part of the AXI write address channel signals, crucial for determining the memory address of the data transfer.\\n[Additional Information]: Address structure details provided on page A3-46.\\n\\n---\\n\\n[Signal Name]: AWLEN\\n[Signal Description]: Master Burst length signal indicating the exact number of transfers in a burst.\\n[Signal Functionality]: AWLEN determines the number of data transfers associated with the address.\\n[Interconnection]: AWLEN is essential for specifying the length of the burst and coordinating data transfers.\\n[Additional Information]: Changes between AXI3 and AXI4 protocols.\\n\\n---\\n\\n[Signal Name]: AWSIZE\\n[Signal Description]: Master Burst size signal indicating the size of each transfer in the burst.\\n[Signal Functionality]: AWSIZE defines the size of individual transfers within the burst.\\n[Interconnection]: AWSIZE plays a vital role in determining the data transfer size within the burst.\\n[Additional Information]: Burst size details provided on page A3-47.\\n Relevance Specs from the chunk:\\n - Global reset in HDL: ARESETN \\n- Global clock in HDL: ACLK \\n\\n---\\n\\n- Signal Name: AWID\\n- Signal Description: Master Write address ID used as the identification tag for the write address group of signals.\\n- Signal Functionality: AWID helps in uniquely identifying the transactions related to the write address.\\n- Interconnection: AWID is part of the AXI write address channel signals where it plays a crucial role in identifying the transactions.\\n- Additional Information: Transaction ID associated with the write address.\\n\\n---\\n\\n- Signal Name: AWADDR\\n- Signal Description: Master Write address providing the address of the first transfer in a write burst transaction.\\n- Signal Functionality: AWADDR specifies the address for the initial transfer in a write burst.\\n- Interconnection: AWADDR is part of the AXI write address channel signals, crucial for determining the memory address of the data transfer.\\n- Additional Information: Address structure details provided on page A3-46.\\n\\n---\\n\\n- Signal Name: AWLEN\\n- Signal Description: Master Burst length signal indicating the exact number of transfers in a burst.\\n- Signal Functionality: AWLEN determines the number of data transfers associated with the address.\\n- Interconnection: AWLEN is essential for specifying the length of the burst and coordinating data transfers.\\n- Additional Information: Changes between AXI3 and AXI4 protocols.\\n\\n---\\n\\n- Signal Name: AWSIZE\\n- Signal Description: Master Burst size signal indicating the size of each transfer in the burst.\\n- Signal Functionality: AWSIZE defines the size of individual transfers within the burst.\\n- Interconnection: AWSIZE plays a vital role in determining the data transfer size within the burst.\\n- Additional Information: Burst size details provided on page A3-47.', 'Signal Source Description: BID\\nSignal Description: Slave Response ID tag\\nSignal Functionality: Identification tag for the write response\\nInterconnection: N/A\\nAdditional Information: See Transaction ID on page A5-79\\n\\nSignal Source Description: BRESP\\nSignal Description: Slave Write response\\nSignal Functionality: Indicates the status of the write transaction\\nInterconnection: N/A\\nAdditional Information: See Read and write response structure on page A3-57\\n\\nSignal Source Description: BUSER\\nSignal Description: Slave User signal\\nSignal Functionality: Optional User-defined signal in the write response channel\\nInterconnection: N/A\\nAdditional Information: Supported only in AXI4. See User-defined signaling on page A8-104\\n\\nSignal Source Description: BVALID\\nSignal Description: Slave Write response valid\\nSignal Functionality: Indicates that the channel is signaling a valid write response\\nInterconnection: N/A\\nAdditional Information: See Channel handshake signals on page A3-40\\n\\nSignal Source Description: BREADY\\nSignal Description: Master Response ready\\nSignal Functionality: Indicates that the master can accept a write response\\nInterconnection: N/A\\nAdditional Information: See Channel handshake signals on page A3-40\\n\\nSignal Source Description: ARID\\nSignal Description: Master Read address ID\\nSignal Functionality: Identification tag for the read address group of signals\\nInterconnection: N/A\\nAdditional Information: See Transaction ID on page A5-79\\n\\nSignal Source Description: ARADDR\\nSignal Description: Master Read address\\nSignal Functionality: Gives the address of the first transfer in a read burst transaction\\nInterconnection: N/A\\nAdditional Information: See Address structure on page A3-46\\n\\nSignal Source Description: ARLEN\\nSignal Description: Master Burst length\\nSignal Functionality: Indicates the exact number of transfers in a burst\\nInterconnection: N/A\\nAdditional Information: Changes between AXI3 and AXI4. See Burst length on page A3-46\\n\\nSignal Source Description: ARSIZE\\nSignal Description: Master Burst size\\nSignal Functionality: Indicates the size of each transfer in the burst\\nInterconnection: N/A\\nAdditional Information: See Burst size on page A3-47\\n\\nSignal Source Description: ARBURST\\nSignal Description: Master Burst type\\nSignal Functionality: Determines how the address for each transfer within the burst is calculated\\nInterconnection: N/A\\nAdditional Information: See Burst type on page A3-47\\n\\nSignal Source Description: ARLOCK\\nSignal Description: Master Lock type\\nSignal Functionality: Provides additional information about the atomic characteristics of the transfer\\nInterconnection: N/A\\nAdditional Information: Changes between AXI3 and AXI4. See Locked accesses on page A7-99\\n\\nSignal Source Description: ARCACHE\\nSignal Description: Master Memory type\\nSignal Functionality: Indicates how transactions are required to progress through a system\\nInterconnection: N/A\\nAdditional Information: See Memory types on page A4-67\\n\\nSignal Source Description: ARPROT\\nSignal Description: Master Protection type\\nSignal Functionality: Indicates the privilege and security level of the transaction, and whether the transaction is a data access or an instruction access\\nInterconnection: N/A\\nAdditional Information: See Access permissions on page A4-73\\n\\nSignal Source Description: ARQOS\\nSignal Description: Master Quality of Service, QoS\\nSignal Functionality: QoS identifier sent for each read transaction\\nInterconnection: N/A\\nAdditional Information: Implemented only in AXI4. See QoS signaling on page A8-102\\n\\nSignal Source Description: ARREGION\\nSignal Description: Master Region identifier\\nSignal Functionality: Permits a single physical interface on a slave to be used for multiple logical interfaces\\nInterconnection: N/A\\nAdditional Information: Implemented only in AXI4. See Multiple region signaling on page A8-103\\n\\nSignal Source Description: ARUSER\\nSignal Description: Master User signal\\nSignal Functionality: Optional User-defined signal in the read address channel\\nInterconnection: N/A\\nAdditional Information: Supported only in AXI4. See User-defined signaling on page A8-104\\n\\nSignal Source Description: ARVALID\\nSignal Description: Master Read address valid\\nSignal Functionality: Indicates that the channel is signaling valid read address and control information\\nInterconnection: N/A\\nAdditional Information: See Channel handshake signals on page A3-40\\n\\nSignal Source Description: ARREADY\\nSignal Description: Slave Read address ready\\nSignal Functionality: Indicates that the slave is ready to accept an address and associated control signals\\nInterconnection: N/A\\nAdditional Information: See Channel handshake signals on page A3-40\\n\\nSignal Source Description: RID\\nSignal Description: Slave Read ID tag\\nSignal Functionality: Identification tag for the read data group of signals generated by the slave\\nInterconnection: N/A\\nAdditional Information: See Transaction ID on page A5-79\\n\\nSignal Source Description: RDATA\\nSignal Description: Slave Read data\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: RRESP\\nSignal Description: Slave Read response\\nSignal Functionality: Indicates the status of the read transfer\\nInterconnection: N/A\\nAdditional Information: See Read and write response structure on page A3-57\\n\\nSignal Source Description: RLAST\\nSignal Description: Slave Read last\\nSignal Functionality: Indicates the last transfer in a read burst\\nInterconnection: N/A\\nAdditional Information: See Read data channel on page A3-41\\n\\nSignal Source Description: RUSER\\nSignal Description: Slave User signal\\nSignal Functionality: Optional User-defined signal in the read data channel\\nInterconnection: N/A\\nAdditional Information: Supported only in AXI4. See User-defined signaling on page A8-104\\n\\nSignal Source Description: RVALID\\nSignal Description: Slave Read valid\\nSignal Functionality: Indicates that the channel is signaling the required read data\\nInterconnection: N/A\\nAdditional Information: See Channel handshake signals on page A3-40\\n\\nSignal Source Description: RREADY\\nSignal Description: Master Read ready\\nSignal Functionality: Indicates that the master can accept the read data and response information\\nInterconnection: N/A\\nAdditional Information: See Channel handshake signals on page A3-40\\n\\nSignal Source Description: CSYSREQ\\nSignal Description: Clock controller System exit low-power state request\\nSignal Functionality: Request from the system clock controller for the peripheral to exit from a low-power state\\nInterconnection: N/A\\nAdditional Information: See Power-down or power-up handshake on page A9-107\\n\\nSignal Source Description: CSYSACK\\nSignal Description: Peripheral device Exit low-power state acknowledgement\\nSignal Functionality: Acknowledgement from a peripheral to a system exit low-power state request\\nInterconnection: N/A\\nAdditional Information: See Power-down or power-up handshake on page A9-107\\n\\nSignal Source Description: CACTIVE\\nSignal Description: Peripheral device Clock active\\nSignal Functionality: Indicates that the peripheral requires its clock signal\\nInterconnection: N/A\\nAdditional Information: See Peripheral clock required on page A9-107\\n\\nSignal Source Description: AWVALID\\nSignal Description: Global channel Write address valid\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: WVALID\\nSignal Description: Global channel Write data valid\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: BVALID\\nSignal Description: Global channel Write response valid\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: ARVALID\\nSignal Description: Global channel Read address valid\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: RVALID\\nSignal Description: Global channel Read data valid\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: ARESETn\\nSignal Description: Global channel Reset, active low\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: AWREADY\\nSignal Description: Global channel Write address ready\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: WREADY\\nSignal Description: Global channel Write data ready\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: BREADY\\nSignal Description: Global channel Write response ready\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: ARREADY\\nSignal Description: Global channel Read address ready\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: RREADY\\nSignal Description: Global channel Read data ready\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: AWADDR\\nSignal Description: Write address\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: WDATA\\nSignal Description: Write data\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: BRESP\\nSignal Description: Write response\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: ARADDR\\nSignal Description: Read address\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: RDATA\\nSignal Description: Read data\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: AWPROT\\nSignal Description: Write protection\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: WSTRB\\nSignal Description: Write strobes\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: ARPROT\\nSignal Description: Read protection\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: RRESP\\nSignal Description: Read response\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n Relevance Specs from the chunk:\\n **Specifications with HDL-relevant Signal Mapping:**\\n\\n{Signal Source Description: BID\\nSignal Description: Slave Response ID tag\\nSignal Functionality: Identification tag for the write response\\nInterconnection: N/A\\nAdditional Information: See Transaction ID on page A5-79\\n\\nSignal Source Description: BRESP\\nSignal Description: Slave Write response\\nSignal Functionality: Indicates the status of the write transaction\\nInterconnection: N/A\\nAdditional Information: See Read and write response structure on page A3-57\\n\\nSignal Source Description: BUSER\\nSignal Description: Slave User signal\\nSignal Functionality: Optional User-defined signal in the write response channel\\nInterconnection: N/A\\nAdditional Information: Supported only in AXI4. See User-defined signaling on page A8-104\\n\\nSignal Source Description: BVALID\\nSignal Description: Slave Write response valid\\nSignal Functionality: Indicates that the channel is signaling a valid write response\\nInterconnection: N/A\\nAdditional Information: See Channel handshake signals on page A3-40\\n\\nSignal Source Description: BREADY\\nSignal Description: Master Response ready\\nSignal Functionality: Indicates that the master can accept a write response\\nInterconnection: N/A\\nAdditional Information: See Channel handshake signals on page A3-40\\n\\nSignal Source Description: ARID\\nSignal Description: Master Read address ID\\nSignal Functionality: Identification tag for the read address group of signals\\nInterconnection: N/A\\nAdditional Information: See Transaction ID on page A5-79\\n\\nSignal Source Description: ARADDR\\nSignal Description: Master Read address\\nSignal Functionality: Gives the address of the first transfer in a read burst transaction\\nInterconnection: N/A\\nAdditional Information: See Address structure on page A3-46\\n\\nSignal Source Description: ARLEN\\nSignal Description: Master Burst length\\nSignal Functionality: Indicates the exact number of transfers in a burst\\nInterconnection: N/A\\nAdditional Information: Changes between AXI3 and AXI4. See Burst length on page A3-46\\n\\nSignal Source Description: ARSIZE\\nSignal Description: Master Burst size\\nSignal Functionality: Indicates the size of each transfer in the burst\\nInterconnection: N/A\\nAdditional Information: See Burst size on page A3-47\\n\\nSignal Source Description: ARBURST\\nSignal Description: Master Burst type\\nSignal Functionality: Determines how the address for each transfer within the burst is calculated\\nInterconnection: N/A\\nAdditional Information: See Burst type on page A3-47\\n\\nSignal Source Description: ARLOCK\\nSignal Description: Master Lock type\\nSignal Functionality: Provides additional information about the atomic characteristics of the transfer\\nInterconnection: N/A\\nAdditional Information: Changes between AXI3 and AXI4. See Locked accesses on page A7-99\\n\\nSignal Source Description: ARCACHE\\nSignal Description: Master Memory type\\nSignal Functionality: Indicates how transactions are required to progress through a system\\nInterconnection: N/A\\nAdditional Information: See Memory types on page A4-67\\n\\nSignal Source Description: ARPROT\\nSignal Description: Master Protection type\\nSignal Functionality: Indicates the privilege and security level of the transaction, and whether the transaction is a data access or an instruction access\\nInterconnection: N/A\\nAdditional Information: See Access permissions on page A4-73\\n\\nSignal Source Description: ARQOS\\nSignal Description: Master Quality of Service, QoS\\nSignal Functionality: QoS identifier sent for each read transaction\\nInterconnection: N/A\\nAdditional Information: Implemented only in AXI4. See QoS signaling on page A8-102\\n\\nSignal Source Description: ARREGION\\nSignal Description: Master Region identifier\\nSignal Functionality: Permits a single physical interface on a slave to be used for multiple logical interfaces\\nInterconnection: N/A\\nAdditional Information: Implemented only in AXI4. See Multiple region signaling on page A8-103\\n\\nSignal Source Description: ARUSER\\nSignal Description: Master User signal\\nSignal Functionality: Optional User-defined signal in the read address channel\\nInterconnection: N/A\\nAdditional Information: Supported only in AXI4. See User-defined signaling on page A8-104\\n\\nSignal Source Description: ARVALID\\nSignal Description: Master Read address valid\\nSignal Functionality: Indicates that the channel is signaling valid read address and control information\\nInterconnection: N/A\\nAdditional Information: See Channel handshake signals on page A3-40\\n\\nSignal Source Description: ARREADY\\nSignal Description: Slave Read address ready\\nSignal Functionality: Indicates that the slave is ready to accept an address and associated control signals\\nInterconnection: N/A\\nAdditional Information: See Channel handshake signals on page A3-40\\n\\nSignal Source Description: RID\\nSignal Description: Slave Read ID tag\\nSignal Functionality: Identification tag for the read data group of signals generated by the slave\\nInterconnection: N/A\\nAdditional Information: See Transaction ID on page A5-79\\n\\nSignal Source Description: RDATA\\nSignal Description: Slave Read data\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: RRESP\\nSignal Description: Slave Read response\\nSignal Functionality: Indicates the status of the read transfer\\nInterconnection: N/A\\nAdditional Information: See Read and write response structure on page A3-57\\n\\nSignal Source Description: RLAST\\nSignal Description: Slave Read last\\nSignal Functionality: Indicates the last transfer in a read burst\\nInterconnection: N/A\\nAdditional Information: See Read data channel on page A3-41\\n\\nSignal Source Description: RUSER\\nSignal Description: Slave User signal\\nSignal Functionality: Optional User-defined signal in the read data channel\\nInterconnection: N/A\\nAdditional Information: Supported only in AXI4. See User-defined signaling on page A8-104\\n\\nSignal Source Description: RVALID\\nSignal Description: Slave Read valid\\nSignal Functionality: Indicates that the channel is signaling the required read data\\nInterconnection: N/A\\nAdditional Information: See Channel handshake signals on page A3-40\\n\\nSignal Source Description: RREADY\\nSignal Description: Master Read ready\\nSignal Functionality: Indicates that the master can accept the read data and response information\\nInterconnection: N/A\\nAdditional Information: See Channel handshake signals on page A3-40\\n\\nSignal Source Description: CSYSREQ\\nSignal Description: Clock controller System exit low-power state request\\nSignal Functionality: Request from the system clock controller for the peripheral to exit from a low-power state\\nInterconnection: N/A\\nAdditional Information: See Power-down or power-up handshake on page A9-107\\n\\nSignal Source Description: CSYSACK\\nSignal Description: Peripheral device Exit low-power state acknowledgement\\nSignal Functionality: Acknowledgement from a peripheral to a system exit low-power state request\\nInterconnection: N/A\\nAdditional Information: See Power-down or power-up handshake on page A9-107\\n\\nSignal Source Description: CACTIVE\\nSignal Description: Peripheral device Clock active\\nSignal Functionality: Indicates that the peripheral requires its clock signal\\nInterconnection: N/A\\nAdditional Information: See Peripheral clock required on page A9-107\\n\\nSignal Source Description: AWVALID\\nSignal Description: Global channel Write address valid\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: WVALID\\nSignal Description: Global channel Write data valid\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: BVALID\\nSignal Description: Global channel Write response valid\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: ARVALID\\nSignal Description: Global channel Read address valid\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: RVALID\\nSignal Description: Global channel Read data valid\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: ARESETn\\nSignal Description: Global channel Reset, active low\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: AWREADY\\nSignal Description: Global channel Write address ready\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: WREADY\\nSignal Description: Global channel Write data ready\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: BREADY\\nSignal Description: Global channel Write response ready\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: ARREADY\\nSignal Description: Global channel Read address ready\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: RREADY\\nSignal Description: Global channel Read data ready\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: AWADDR\\nSignal Description: Write address\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: WDATA\\nSignal Description: Write data\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: BRESP\\nSignal Description: Write response\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: ARADDR\\nSignal Description: Read address\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: RDATA\\nSignal Description: Read data\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: AWPROT\\nSignal Description: Write protection\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: WSTRB\\nSignal Description: Write strobes\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: ARPROT\\nSignal Description: Read protection\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A\\n\\nSignal Source Description: RRESP\\nSignal Description: Read response\\nSignal Functionality: N/A\\nInterconnection: N/A\\nAdditional Information: N/A}', '[Signal Name]: RRESP\\n[Signal Description]: Response signal for read data channels, not fully supported.\\n[Signal Functionality]: Handling responses related to read data channels.\\n[Interconnection]: Not fully supported.\\n[Additional Information]: Not fully supported as per the text chunk.\\n\\n[Signal Name]: BRESP\\n[Signal Description]: Response signal for write response channels, not fully supported.\\n[Signal Functionality]: Handling responses related to write response channels.\\n[Interconnection]: Not fully supported.\\n[Additional Information]: Not fully supported as per the text chunk.\\n\\n[Signal Name]: EXOKAY\\n[Signal Description]: Response signal supporting read data and write response channels.\\n[Signal Functionality]: Not supported on the read data and write response channels.\\n[Interconnection]: Not supported on read data and write response channels.\\n[Additional Information]: Not supported for read data and write response channels.\\n\\n[Signal Name]: AWLEN\\n[Signal Description]: Signal not supported in AXI4-Lite.\\n[Signal Functionality]: Specifies the length of the burst for address write transactions.\\n[Interconnection]: Not supported in AXI4-Lite.\\n[Additional Information]: Not supported in AXI4-Lite as mentioned.\\n\\n[Signal Name]: ARLEN\\n[Signal Description]: Signal not supported in AXI4-Lite.\\n[Signal Functionality]: Specifies the length of the burst for address read transactions.\\n[Interconnection]: Not supported in AXI4-Lite.\\n[Additional Information]: Not supported in AXI4-Lite as specified.\\n\\n[Signal Name]: AWSIZE\\n[Signal Description]: Signal not fully supported in AXI4-Lite.\\n[Signal Functionality]: Defines the size of the burst for address write transactions.\\n[Interconnection]: Not fully supported in AXI4-Lite.\\n[Additional Information]: Not fully supported in AXI4-Lite for the AWSIZE signal.\\n\\n[Signal Name]: ARSIZE\\n[Signal Description]: Signal not fully supported in AXI4-Lite.\\n[Signal Functionality]: Defines the size of the burst for address read transactions.\\n[Interconnection]: Not fully supported in AXI4-Lite.\\n[Additional Information]: Not fully supported in AXI4-Lite for the ARSIZE signal.\\n Relevance Specs from the chunk:\\n Global reset in HDL: ARESETN\\nGlobal clock in HDL: ACLK\\n\\n{\\n[Signal Name]: RRESP\\n[Signal Description]: Response signal for read data channels, not fully supported.\\n[Signal Functionality]: Handling responses related to read data channels.\\n[Interconnection]: Not fully supported.\\n[Additional Information]: Not fully supported as per the text chunk.\\n\\n[Signal Name]: BRESP\\n[Signal Description]: Response signal for write response channels, not fully supported.\\n[Signal Functionality]: Handling responses related to write response channels.\\n[Interconnection]: Not fully supported.\\n[Additional Information]: Not fully supported as per the text chunk.\\n\\n[Signal Name]: EXOKAY\\n[Signal Description]: Response signal supporting read data and write response channels.\\n[Signal Functionality]: Not supported on the read data and write response channels.\\n[Interconnection]: Not supported on read data and write response channels.\\n[Additional Information]: Not supported for read data and write response channels.\\n\\n[Signal Name]: AWLEN\\n[Signal Description]: Signal not supported in AXI4-Lite.\\n[Signal Functionality]: Specifies the length of the burst for address write transactions.\\n[Interconnection]: Not supported in AXI4-Lite.\\n[Additional Information]: Not supported in AXI4-Lite as mentioned.\\n\\n[Signal Name]: ARLEN\\n[Signal Description]: Signal not supported in AXI4-Lite.\\n[Signal Functionality]: Specifies the length of the burst for address read transactions.\\n[Interconnection]: Not supported in AXI4-Lite.\\n[Additional Information]: Not supported in AXI4-Lite as specified.\\n\\n[Signal Name]: AWSIZE\\n[Signal Description]: Signal not fully supported in AXI4-Lite.\\n[Signal Functionality]: Defines the size of the burst for address write transactions.\\n[Interconnection]: Not fully supported in AXI4-Lite.\\n[Additional Information]: Not fully supported in AXI4-Lite for the AWSIZE signal.\\n\\n[Signal Name]: ARSIZE\\n[Signal Description]: Signal not fully supported in AXI4-Lite.\\n[Signal Functionality]: Defines the size of the burst for address read transactions.\\n[Interconnection]: Not fully supported in AXI4-Lite.\\n[Additional Information]: Not fully supported in AXI4-Lite for the ARSIZE signal.\\n}'], 'uris': None, 'data': None, 'included': ['metadatas', 'documents']}\n",
            "stop\n"
          ]
        },
        {
          "output_type": "error",
          "ename": "NameError",
          "evalue": "name 'skl' is not defined",
          "traceback": [
            "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
            "\u001b[0;31mNameError\u001b[0m                                 Traceback (most recent call last)",
            "\u001b[0;32m<ipython-input-13-902cf88fa6a7>\u001b[0m in \u001b[0;36m<cell line: 40>\u001b[0;34m()\u001b[0m\n\u001b[1;32m     38\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     39\u001b[0m \u001b[0;31m# rag_llm(hlsF_content,hdlImpF_content,spf_contentL) #5(i)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 40\u001b[0;31m \u001b[0massertionList\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mrag_llm\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mhlsF_content\u001b[0m\u001b[0;34m,\u001b[0m\u001b[0mhdlImpF_content\u001b[0m\u001b[0;34m,\u001b[0m\u001b[0mspf_contentL\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;31m#5(i)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     41\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     42\u001b[0m \u001b[0;32mfor\u001b[0m \u001b[0mitem\u001b[0m \u001b[0;32min\u001b[0m \u001b[0massertionList\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;32m<ipython-input-12-617f12812a1a>\u001b[0m in \u001b[0;36mrag_llm\u001b[0;34m(hlsF_content, hdlImpF_content, spf_contentL)\u001b[0m\n\u001b[1;32m     14\u001b[0m   \u001b[0mprint\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m\"Presistant ChromaDB .get(): \"\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mcdbSF\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mget\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     15\u001b[0m   \u001b[0mprint\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m\"stop\"\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 16\u001b[0;31m   \u001b[0mskl\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     17\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     18\u001b[0m   \u001b[0massertionList\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;31mNameError\u001b[0m: name 'skl' is not defined"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "#Extra"
      ],
      "metadata": {
        "id": "0pAQWOxj6K6m"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "#####Vector Store Function\n",
        "\n",
        "#####i) Preprocess the text file using NLP (NLTK) and Sklearn\n",
        "#####ii) Support framework: LangChain (Support Apps and Open Source)\n",
        "#####iii) Chunker: Tiktoken with Recursive Character Splitter (Provided by OpenAi for Context Windows)\n",
        "#####iv) Embedding: OpenAI embedding (Vector Embedding)  \n",
        "#####vi) Vector Store: Chroma DB (Opne Source, interface with several technologies)\n",
        "#####vii) Load vector Database against presistant directory"
      ],
      "metadata": {
        "id": "KbheToFLyaaf"
      }
    },
    {
      "cell_type": "code",
      "source": [],
      "metadata": {
        "id": "Zthjbl8Mx_oB"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "#####Extra effort"
      ],
      "metadata": {
        "id": "gSS5O4Tgva3x"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "# prompt: write a code to get text strings from Axi4L_HLSF_MD.md\n",
        "\n",
        "from langchain.document_loaders import TextLoader\n",
        "loader = TextLoader(\"Axi4L_HLSF_MD.md\")\n",
        "# loader = TextLoader(\"amba_axi_4_lite_protocol.md\")\n",
        "HLSF_MD_text = loader.load()\n",
        "print (f'You have {len(HLSF_MD_text)} document(s) in your data')\n",
        "print (f'There are {len(HLSF_MD_text[0].page_content)} characters in your document')\n",
        "print(HLSF_MD_text)\n",
        "print(type(HLSF_MD_text))\n",
        "\n",
        "HLSF_MDT_l1=chunk_spec(HLSF_MD_text[0].page_content)\n",
        "# print (f'You have {len(HLSF_MDT_l1)} document(s) in your data')\n",
        "# print (f'There are {HLSF_MDT_l1} characters in your document')\n",
        "# print(HLSF_MD_text)\n",
        "print(\"High Level Specification Document: \",HLSF_MDT_l1)\n",
        "print(type(HLSF_MDT_l1))\n",
        "\n",
        "#HDL design implementation file by Designer: hdlImpF_content\n",
        "hdlImpF_content=\"\"\n",
        "file = open(\"axi4_lite_HDLImpF.txt\", \"r\")\n",
        "hdlImpF_contentL=file.readlines()\n",
        "hdlImpF_content = ' '.join([str(elem) for i,elem in enumerate(hdlImpF_contentL)])\n",
        "file.close()\n",
        "\n",
        "HLSF_MDT_SigSpec_l=signal_map(HLSF_MDT_l1,hdlImpF_content)\n",
        "print(\"HLSF after HDL treatment: \",HLSF_MDT_SigSpec_l)\n",
        "\n",
        "#Design Specification to verify the design implementation: spf_list\n",
        "spf_contentL=\"\"\n",
        "file = open(\"Axi4L_Specs.txt\", \"r\")\n",
        "spf_contentL=file.readlines()\n",
        "file.close()\n",
        "\n",
        "for spc in spf_contentL:\n",
        "  print(\"Specification: \",spc)\n",
        "  print(\"SVA: \",designSpec_sva(HLSF_MDT_SigSpec_l,spc))"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 0
        },
        "collapsed": true,
        "id": "gfrxWA5ovuUf",
        "outputId": "e48d9aed-7714-4851-b275-aa9d08a76369"
      },
      "execution_count": 11,
      "outputs": [
        {
          "output_type": "error",
          "ename": "RuntimeError",
          "evalue": "Error loading Axi4L_HLSF_MD.md",
          "traceback": [
            "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
            "\u001b[0;31mFileNotFoundError\u001b[0m                         Traceback (most recent call last)",
            "\u001b[0;32m/usr/local/lib/python3.10/dist-packages/langchain_community/document_loaders/text.py\u001b[0m in \u001b[0;36mlazy_load\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m     41\u001b[0m         \u001b[0;32mtry\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 42\u001b[0;31m             \u001b[0;32mwith\u001b[0m \u001b[0mopen\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mfile_path\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mencoding\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mencoding\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;32mas\u001b[0m \u001b[0mf\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     43\u001b[0m                 \u001b[0mtext\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mf\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mread\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;31mFileNotFoundError\u001b[0m: [Errno 2] No such file or directory: 'Axi4L_HLSF_MD.md'",
            "\nThe above exception was the direct cause of the following exception:\n",
            "\u001b[0;31mRuntimeError\u001b[0m                              Traceback (most recent call last)",
            "\u001b[0;32m<ipython-input-11-4e27351cac8f>\u001b[0m in \u001b[0;36m<cell line: 6>\u001b[0;34m()\u001b[0m\n\u001b[1;32m      4\u001b[0m \u001b[0mloader\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mTextLoader\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m\"Axi4L_HLSF_MD.md\"\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m      5\u001b[0m \u001b[0;31m# loader = TextLoader(\"amba_axi_4_lite_protocol.md\")\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m----> 6\u001b[0;31m \u001b[0mHLSF_MD_text\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mloader\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mload\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m      7\u001b[0m \u001b[0mprint\u001b[0m \u001b[0;34m(\u001b[0m\u001b[0;34mf'You have {len(HLSF_MD_text)} document(s) in your data'\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m      8\u001b[0m \u001b[0mprint\u001b[0m \u001b[0;34m(\u001b[0m\u001b[0;34mf'There are {len(HLSF_MD_text[0].page_content)} characters in your document'\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;32m/usr/local/lib/python3.10/dist-packages/langchain_core/document_loaders/base.py\u001b[0m in \u001b[0;36mload\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m     28\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0mload\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;34m->\u001b[0m \u001b[0mList\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mDocument\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     29\u001b[0m         \u001b[0;34m\"\"\"Load data into Document objects.\"\"\"\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 30\u001b[0;31m         \u001b[0;32mreturn\u001b[0m \u001b[0mlist\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mlazy_load\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     31\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     32\u001b[0m     \u001b[0;32masync\u001b[0m \u001b[0;32mdef\u001b[0m \u001b[0maload\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;34m->\u001b[0m \u001b[0mList\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mDocument\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;32m/usr/local/lib/python3.10/dist-packages/langchain_community/document_loaders/text.py\u001b[0m in \u001b[0;36mlazy_load\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m     56\u001b[0m                 \u001b[0;32mraise\u001b[0m \u001b[0mRuntimeError\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34mf\"Error loading {self.file_path}\"\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;32mfrom\u001b[0m \u001b[0me\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     57\u001b[0m         \u001b[0;32mexcept\u001b[0m \u001b[0mException\u001b[0m \u001b[0;32mas\u001b[0m \u001b[0me\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 58\u001b[0;31m             \u001b[0;32mraise\u001b[0m \u001b[0mRuntimeError\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34mf\"Error loading {self.file_path}\"\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;32mfrom\u001b[0m \u001b[0me\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     59\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     60\u001b[0m         \u001b[0mmetadata\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;34m{\u001b[0m\u001b[0;34m\"source\"\u001b[0m\u001b[0;34m:\u001b[0m \u001b[0mstr\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mfile_path\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m}\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;31mRuntimeError\u001b[0m: Error loading Axi4L_HLSF_MD.md"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 12,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 0
        },
        "collapsed": true,
        "id": "Y2ECh5lOsZAs",
        "outputId": "fccb126b-38f4-434d-dc63-8723d93c8869"
      },
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Requirement already satisfied: anvil-uplink in /usr/local/lib/python3.10/dist-packages (0.5.1)\n",
            "Collecting argparse (from anvil-uplink)\n",
            "  Using cached argparse-1.4.0-py2.py3-none-any.whl.metadata (2.8 kB)\n",
            "Requirement already satisfied: future in /usr/local/lib/python3.10/dist-packages (from anvil-uplink) (1.0.0)\n",
            "Requirement already satisfied: six in /usr/local/lib/python3.10/dist-packages (from anvil-uplink) (1.16.0)\n",
            "Requirement already satisfied: ws4py-sslupdate in /usr/local/lib/python3.10/dist-packages (from anvil-uplink) (0.5.1b0)\n",
            "Using cached argparse-1.4.0-py2.py3-none-any.whl (23 kB)\n",
            "Installing collected packages: argparse\n",
            "Successfully installed argparse-1.4.0\n"
          ]
        },
        {
          "output_type": "display_data",
          "data": {
            "application/vnd.colab-display-data+json": {
              "pip_warning": {
                "packages": [
                  "argparse"
                ]
              },
              "id": "de39a38bd23b49779d26a66a33509792"
            }
          },
          "metadata": {}
        }
      ],
      "source": [
        "#Anvil plateform for web-application (UI-support)\n",
        "!pip install anvil-uplink"
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "#Connection with Anvil server\n",
        "import anvil.server\n",
        "anvil.server.connect(\"server_TXRVWQUIKXGA6DNIE5U2IHLR-OVSPMVWSVIISYPV2\")"
      ],
      "metadata": {
        "collapsed": true,
        "id": "4lj5DdMCs95p"
      },
      "execution_count": 13,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "#OpenAI library installation\n",
        "!pip install openai"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "collapsed": true,
        "id": "WLTSr921uA9e",
        "outputId": "a315a126-7108-4b74-8421-88409c97ac9a"
      },
      "execution_count": 14,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Requirement already satisfied: openai in /usr/local/lib/python3.10/dist-packages (1.44.0)\n",
            "Requirement already satisfied: anyio<5,>=3.5.0 in /usr/local/lib/python3.10/dist-packages (from openai) (3.7.1)\n",
            "Requirement already satisfied: distro<2,>=1.7.0 in /usr/lib/python3/dist-packages (from openai) (1.7.0)\n",
            "Requirement already satisfied: httpx<1,>=0.23.0 in /usr/local/lib/python3.10/dist-packages (from openai) (0.27.2)\n",
            "Requirement already satisfied: jiter<1,>=0.4.0 in /usr/local/lib/python3.10/dist-packages (from openai) (0.5.0)\n",
            "Requirement already satisfied: pydantic<3,>=1.9.0 in /usr/local/lib/python3.10/dist-packages (from openai) (2.8.2)\n",
            "Requirement already satisfied: sniffio in /usr/local/lib/python3.10/dist-packages (from openai) (1.3.1)\n",
            "Requirement already satisfied: tqdm>4 in /usr/local/lib/python3.10/dist-packages (from openai) (4.66.5)\n",
            "Requirement already satisfied: typing-extensions<5,>=4.11 in /usr/local/lib/python3.10/dist-packages (from openai) (4.12.2)\n",
            "Requirement already satisfied: idna>=2.8 in /usr/local/lib/python3.10/dist-packages (from anyio<5,>=3.5.0->openai) (3.8)\n",
            "Requirement already satisfied: exceptiongroup in /usr/local/lib/python3.10/dist-packages (from anyio<5,>=3.5.0->openai) (1.2.2)\n",
            "Requirement already satisfied: certifi in /usr/local/lib/python3.10/dist-packages (from httpx<1,>=0.23.0->openai) (2024.8.30)\n",
            "Requirement already satisfied: httpcore==1.* in /usr/local/lib/python3.10/dist-packages (from httpx<1,>=0.23.0->openai) (1.0.5)\n",
            "Requirement already satisfied: h11<0.15,>=0.13 in /usr/local/lib/python3.10/dist-packages (from httpcore==1.*->httpx<1,>=0.23.0->openai) (0.14.0)\n",
            "Requirement already satisfied: annotated-types>=0.4.0 in /usr/local/lib/python3.10/dist-packages (from pydantic<3,>=1.9.0->openai) (0.7.0)\n",
            "Requirement already satisfied: pydantic-core==2.20.1 in /usr/local/lib/python3.10/dist-packages (from pydantic<3,>=1.9.0->openai) (2.20.1)\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "##### 2.(iv) Role: Grand Assertion Generator from Designer's side specification: designSpec_sva (contextDSF,spec)"
      ],
      "metadata": {
        "id": "mzNSiEfKvcn2"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "#Instruction for Chat Completion API of GPT\n",
        "\n",
        "def designSpec_sva(contextDSF,spec):\n",
        "  in_system_insts = \"You are a SystemVerilog Assertion (SVA) expert. Your task is to translate a specification sentence (**'spec'**) written in natural language into a SystemVerilog Assertion. You will receive two inputs from the user each time: 1. A specification sentence (**'spec'**) written in natural language. 2. Specification context text (**'spec_context'**). Use the context to ensure the translated SVA is consistent with the specification context (**'spec_context'**). The generated SVA must accurately represent the specification sentence and be correct and executable. Follow these guidelines: 1. Do not add any extra information. 2. Do not include any natural language sentences other than the SVA. 3. Treat each request as a new and independent task, without maintaining any user history.\"\n",
        "  # in_system_insts = \"System: You are a professional hardware verification engineer and specification analysit. You have experience in writing systemVerilog assertions from the specification text/ documents(usually given in natural language). \\n Please, every time follow the instructions given below: \\n 1. Write SystemVerilog Assertion against the given specification (**'spec'**) in natural language; \\n 2. **'spec'** could be one or more sentences which will refer to a single SystemVerilog Assertion property and please write only one SystemVerilog Assertion for that; \\n 3. Do not provide any extra information, introduction or conclusion, there must be systemverilog assertion only in the response; \\n 4. Most Importantly, user will provide you design retated text **'design'**, please use its signal notation into your generated systemverilog assertion which will be suitable related to **'spec'**; \\n 5. For your help, user will provide the contextual text (**'specf'**), you will analyz **'specf'** text for writing the SystemVerilog Assertion assertions from **'spec'**; \\n 6. Please struct to the syntax of systemverilog assertion language; \\n 7. Please be specific to the provided information.\"\n",
        "\n",
        "  in_user_req = \"Here is the specification sentence\\n **'spec'**:\\n\\n {\"+spec+\"}\\n\\nAnd here is the specification context text **'spec_context'**:\\n\\n{\"+contextDSF+\"}\\n\\nPlease translate the specification sentence into a SystemVerilog Assertion (SVA).\"\n",
        "  # in_user_req = \"User: \\n Follow the instructions in the System role always. \\n Keep those instructions in context all the time. \\n ... \\n\\n Please generate SystemVerilog assertion (SVA) against the given specification as:\\n **'spec'**: \\n {\"+spec+\"} \\n Please during assertion generation take symbols notations and other information as given in from design information text **'spec'**: in the follwoing \\n {\"+contextDSF+\"} \\n You can also take help from specification content as well \\n {\"+contentD+\"}\"\n",
        "  assert_sva=llm_call_cc1(in_system_insts,in_user_req)\n",
        "  return assert_sva"
      ],
      "metadata": {
        "id": "Xvqd78YIxJlX"
      },
      "execution_count": 12,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "####Download Zip file"
      ],
      "metadata": {
        "id": "kOdahyq21-MA"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "!zip -r /content/file.zip /content/chroma_dbF"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "QZZSjZJ42ENX",
        "outputId": "72198d6f-b600-4b18-ba9b-ab6c3e803063"
      },
      "execution_count": 68,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "updating: content/chroma_dbF/ (stored 0%)\n",
            "updating: content/chroma_dbF/chroma.sqlite3 (deflated 66%)\n",
            "updating: content/chroma_dbF/9c4f4ac9-067c-47d0-9911-ce88cffdf2a0/ (stored 0%)\n",
            "updating: content/chroma_dbF/9c4f4ac9-067c-47d0-9911-ce88cffdf2a0/length.bin (deflated 92%)\n",
            "updating: content/chroma_dbF/9c4f4ac9-067c-47d0-9911-ce88cffdf2a0/header.bin (deflated 61%)\n",
            "updating: content/chroma_dbF/9c4f4ac9-067c-47d0-9911-ce88cffdf2a0/link_lists.bin (stored 0%)\n",
            "updating: content/chroma_dbF/9c4f4ac9-067c-47d0-9911-ce88cffdf2a0/data_level0.bin (deflated 100%)\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "from google.colab import files\n",
        "files.download(\"/content/file.zip\")"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 17
        },
        "id": "UUmf0oHV2FCc",
        "outputId": "50b9178e-8214-4b96-b6b8-89b81a6553f0"
      },
      "execution_count": 69,
      "outputs": [
        {
          "output_type": "display_data",
          "data": {
            "text/plain": [
              "<IPython.core.display.Javascript object>"
            ],
            "application/javascript": [
              "\n",
              "    async function download(id, filename, size) {\n",
              "      if (!google.colab.kernel.accessAllowed) {\n",
              "        return;\n",
              "      }\n",
              "      const div = document.createElement('div');\n",
              "      const label = document.createElement('label');\n",
              "      label.textContent = `Downloading \"${filename}\": `;\n",
              "      div.appendChild(label);\n",
              "      const progress = document.createElement('progress');\n",
              "      progress.max = size;\n",
              "      div.appendChild(progress);\n",
              "      document.body.appendChild(div);\n",
              "\n",
              "      const buffers = [];\n",
              "      let downloaded = 0;\n",
              "\n",
              "      const channel = await google.colab.kernel.comms.open(id);\n",
              "      // Send a message to notify the kernel that we're ready.\n",
              "      channel.send({})\n",
              "\n",
              "      for await (const message of channel.messages) {\n",
              "        // Send a message to notify the kernel that we're ready.\n",
              "        channel.send({})\n",
              "        if (message.buffers) {\n",
              "          for (const buffer of message.buffers) {\n",
              "            buffers.push(buffer);\n",
              "            downloaded += buffer.byteLength;\n",
              "            progress.value = downloaded;\n",
              "          }\n",
              "        }\n",
              "      }\n",
              "      const blob = new Blob(buffers, {type: 'application/binary'});\n",
              "      const a = document.createElement('a');\n",
              "      a.href = window.URL.createObjectURL(blob);\n",
              "      a.download = filename;\n",
              "      div.appendChild(a);\n",
              "      a.click();\n",
              "      div.remove();\n",
              "    }\n",
              "  "
            ]
          },
          "metadata": {}
        },
        {
          "output_type": "display_data",
          "data": {
            "text/plain": [
              "<IPython.core.display.Javascript object>"
            ],
            "application/javascript": [
              "download(\"download_07310a36-36ef-4305-b06b-ba56f29164fd\", \"file.zip\", 412142)"
            ]
          },
          "metadata": {}
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [],
      "metadata": {
        "id": "KZCefS2j2PN0"
      },
      "execution_count": null,
      "outputs": []
    }
  ]
}