<stg><name>order_book_Pipeline_ASK_PUSH_LOOP</name>


<trans_list>

<trans id="579" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %new_idx_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="new_idx_5"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %level_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="level_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %input_price_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_price_4"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %input_size_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_size_4"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %input_orderID_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_orderID_4"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %input_direction_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_direction_4"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %insert_path_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %insert_path_1

]]></Node>
<StgValue><ssdm name="insert_path_1_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:8 %insert_level_5_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %insert_level_5

]]></Node>
<StgValue><ssdm name="insert_level_5_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:9 %tmp = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:10 %input_size_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_size

]]></Node>
<StgValue><ssdm name="input_size_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:11 %input_orderID_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_orderID

]]></Node>
<StgValue><ssdm name="input_orderID_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:12 %zext_ln177_1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zext_ln177_1

]]></Node>
<StgValue><ssdm name="zext_ln177_1_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="2">
<![CDATA[
newFuncRoot:13 %zext_ln177_1_cast = zext i2 %zext_ln177_1_read

]]></Node>
<StgValue><ssdm name="zext_ln177_1_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_255, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_256, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_257, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_258, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_259, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_260, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:20 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_261, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:21 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_262, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:22 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_263, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:23 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_264, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:24 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_265, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:25 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_266, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:26 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_271, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:27 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_272, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:28 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_273, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:29 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_274, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:30 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_275, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:31 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_276, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:32 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_277, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:33 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_278, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:34 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_279, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:35 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_280, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:36 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_281, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:37 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_282, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:38 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:39 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_304, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:40 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_305, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:41 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_306, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:42 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_307, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:43 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_308, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:44 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_309, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:45 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_310, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:46 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_311, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:47 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_312, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:48 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_313, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:49 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_314, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:50 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_287, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:51 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_288, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:52 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_289, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:53 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_290, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:54 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_291, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:55 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_292, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:56 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_293, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:57 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_294, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:58 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_295, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:59 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_296, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:60 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_297, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:61 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_298, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:62 %store_ln370 = store i3 2, i3 %input_direction_4

]]></Node>
<StgValue><ssdm name="store_ln370"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:63 %store_ln370 = store i16 %input_orderID_read, i16 %input_orderID_4

]]></Node>
<StgValue><ssdm name="store_ln370"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:64 %store_ln370 = store i8 %input_size_read, i8 %input_size_4

]]></Node>
<StgValue><ssdm name="store_ln370"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:65 %store_ln370 = store i16 %tmp, i16 %input_price_4

]]></Node>
<StgValue><ssdm name="store_ln370"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:66 %store_ln184 = store i2 0, i2 %level_1

]]></Node>
<StgValue><ssdm name="store_ln184"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:67 %store_ln202 = store i3 %zext_ln177_1_cast, i3 %i_4

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:68 %store_ln26 = store i3 0, i3 %new_idx_5

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:69 %br_ln0 = br void %for.body.i624

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body.i624:0 %i = load i3 %i_4

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.body.i624:1 %level = load i2 %level_1

]]></Node>
<StgValue><ssdm name="level"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i624:4 %icmp_ln202 = icmp_eq  i2 %level, i2 %insert_level_5_read

]]></Node>
<StgValue><ssdm name="icmp_ln202"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i624:6 %add_ln217 = add i2 %level, i2 1

]]></Node>
<StgValue><ssdm name="add_ln217"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i624:7 %br_ln202 = br i1 %icmp_ln202, void %for.body.i624.split, void %_Z7add_askPA8_5orderRS_RjRiPiS5_RN3hls6streamIS_Li0EEES9_RNS7_I7ap_uintILi32EELi0EEERNS7_I8metadataLi0EEERSB_SH_SB_SE_S_b.exit678.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body.i624.split:0 %new_idx_5_load = load i3 %new_idx_5

]]></Node>
<StgValue><ssdm name="new_idx_5_load"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="2" op_0_bw="3">
<![CDATA[
for.body.i624.split:1 %trunc_ln202 = trunc i3 %new_idx_5_load

]]></Node>
<StgValue><ssdm name="trunc_ln202"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
for.body.i624.split:4 %tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %new_idx_5_load, i32 2

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="1">
<![CDATA[
for.body.i624.split:5 %zext_ln370 = zext i1 %tmp_54

]]></Node>
<StgValue><ssdm name="zext_ln370"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i624.split:6 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_287, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i624.split:7 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_940 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_288, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_940"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i624.split:8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_941 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_289, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_941"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i624.split:9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_942 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_290, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_942"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i624.split:10 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_943 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_291, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_943"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i624.split:11 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_944 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_292, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_944"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i624.split:12 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_945 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_293, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_945"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i624.split:13 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_946 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_294, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_946"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i624.split:14 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_947 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_295, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_947"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i624.split:15 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_948 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_296, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_948"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i624.split:16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_949 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_297, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_949"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i624.split:17 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_950 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_298, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_950"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:18 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_951 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_951"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:19 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_952 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_940

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_952"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:20 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_953 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_941

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_953"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:21 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_954 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_942

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_954"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:23 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_955 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_943

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_955"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:24 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_956 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_944

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_956"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:25 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_957 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_945

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_957"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:26 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_958 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_946

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_958"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:28 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_959 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_947

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_959"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:29 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_960 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_948

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_960"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:30 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_961 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_949

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_961"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:31 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_962 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_950

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_962"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i624.split:35 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_963 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_271, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_963"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i624.split:36 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_964 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_272, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_964"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i624.split:37 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_965 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_273, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_965"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i624.split:38 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_966 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_274, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_966"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i624.split:39 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_967 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_275, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_967"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i624.split:40 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_968 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_276, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_968"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i624.split:41 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_969 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_277, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_969"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i624.split:42 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_970 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_278, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_970"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i624.split:43 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_971 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_279, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_971"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i624.split:44 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_972 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_280, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_972"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i624.split:45 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_973 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_281, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_973"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i624.split:46 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_974 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_282, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_974"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:47 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_975 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_963

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_975"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:48 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_976 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_964

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_976"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:49 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_977 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_965

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_977"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:50 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_978 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_966

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_978"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:52 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_979 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_967

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_979"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:53 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_980 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_968

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_980"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:54 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_981 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_969

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_981"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:55 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_982 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_970

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_982"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:57 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_983 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_971

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_983"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:58 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_984 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_972

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_984"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:59 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_985 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_973

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_985"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:60 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_986 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_974

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_986"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.end74.i665:0 %i_6 = add i3 %i, i3 7

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="3">
<![CDATA[
if.end74.i665:1 %sext_ln26 = sext i3 %i_6

]]></Node>
<StgValue><ssdm name="sext_ln26"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>BitSelector</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end74.i665:2 %bit = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %insert_path_1_read, i32 %sext_ln26

]]></Node>
<StgValue><ssdm name="bit"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end74.i665:6 %store_ln184 = store i2 %add_ln217, i2 %level_1

]]></Node>
<StgValue><ssdm name="store_ln184"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end74.i665:7 %store_ln202 = store i3 %i_6, i3 %i_4

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="140" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:18 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_951 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_951"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:19 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_952 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_940

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_952"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:20 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_953 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_941

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_953"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:21 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_954 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_942

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_954"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="level" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
for.body.i624.split:22 %tmp_16 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_951, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_952, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_953, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_954, i16 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:23 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_955 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_943

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_955"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:24 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_956 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_944

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_956"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:25 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_957 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_945

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_957"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:26 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_958 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_946

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_958"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="level" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
for.body.i624.split:27 %tmp_17 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_955, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_956, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_957, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_958, i16 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:28 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_959 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_947

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_959"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:29 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_960 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_948

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_960"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:30 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_961 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_949

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_961"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:31 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_962 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_950

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_962"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="level" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
for.body.i624.split:32 %tmp_18 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_959, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_960, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_961, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_962, i16 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.body.i624.split:33 %input_price_6 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %tmp_16, i2 1, i16 %tmp_17, i2 2, i16 %tmp_18, i16 0, i2 %level

]]></Node>
<StgValue><ssdm name="input_price_6"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:47 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_975 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_963

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_975"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:48 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_976 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_964

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_976"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:49 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_977 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_965

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_977"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:50 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_978 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_966

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_978"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="level" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
for.body.i624.split:51 %tmp_20 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_975, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_976, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_977, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_978, i16 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:52 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_979 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_967

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_979"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:53 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_980 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_968

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_980"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:54 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_981 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_969

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_981"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:55 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_982 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_970

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_982"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="level" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
for.body.i624.split:56 %tmp_21 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_979, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_980, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_981, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_982, i16 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:57 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_983 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_971

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_983"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:58 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_984 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_972

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_984"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:59 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_985 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_973

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_985"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="1">
<![CDATA[
for.body.i624.split:60 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_986 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_974

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_986"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="level" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
for.body.i624.split:61 %tmp_22 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_983, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_984, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_985, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_986, i16 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.body.i624.split:62 %input_orderID_11 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %tmp_20, i2 1, i16 %tmp_21, i2 2, i16 %tmp_22, i16 0, i2 %level

]]></Node>
<StgValue><ssdm name="input_orderID_11"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="bit" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
if.end74.i665:3 %tmp_60 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln202, i1 0

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="bit" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
if.end74.i665:4 %or_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln202, i1 1

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
if.end74.i665:5 %new_idx = select i1 %bit, i3 %or_ln, i3 %tmp_60

]]></Node>
<StgValue><ssdm name="new_idx"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end74.i665:8 %store_ln26 = store i3 %new_idx, i3 %new_idx_5

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0">
<![CDATA[
if.end74.i665:9 %br_ln202 = br void %for.body.i624

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body.i624:2 %input_price = load i16 %input_price_4

]]></Node>
<StgValue><ssdm name="input_price"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body.i624:3 %input_orderID_10 = load i16 %input_orderID_4

]]></Node>
<StgValue><ssdm name="input_orderID_10"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i624:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 3, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i624.split:2 %specpipeline_ln205 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln205"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i624.split:3 %specloopname_ln202 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln202"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i624.split:34 %icmp_ln206 = icmp_slt  i16 %input_price, i16 %input_price_6

]]></Node>
<StgValue><ssdm name="icmp_ln206"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i624.split:63 %icmp_ln206_1 = icmp_eq  i16 %input_orderID_11, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln206_1"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i624.split:64 %or_ln206 = or i1 %icmp_ln206, i1 %icmp_ln206_1

]]></Node>
<StgValue><ssdm name="or_ln206"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i624.split:65 %br_ln206 = br i1 %or_ln206, void %if.else48.i646, void %if.then39.i640

]]></Node>
<StgValue><ssdm name="br_ln206"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else48.i646:0 %icmp_ln211 = icmp_eq  i16 %input_price, i16 %input_price_6

]]></Node>
<StgValue><ssdm name="icmp_ln211"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else48.i646:1 %icmp_ln211_1 = icmp_ult  i16 %input_orderID_10, i16 %input_orderID_11

]]></Node>
<StgValue><ssdm name="icmp_ln211_1"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else48.i646:2 %and_ln211 = and i1 %icmp_ln211, i1 %icmp_ln211_1

]]></Node>
<StgValue><ssdm name="and_ln211"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else48.i646:3 %br_ln211 = br i1 %and_ln211, void %if.end74.i665, void %if.then63.i659

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i659:0 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_987 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_987"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i659:1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_988 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_304, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_988"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i659:2 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_989 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_305, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_989"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i659:3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_990 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_306, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_990"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i659:4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_991 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_307, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_991"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i659:5 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_992 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_308, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_992"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i659:6 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_993 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_309, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_993"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i659:7 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_994 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_310, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_994"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i659:8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_995 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_311, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_995"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i659:9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_996 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_312, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_996"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i659:10 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_997 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_313, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_997"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i659:11 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_998 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_314, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_998"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i659:12 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_999 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_255, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_999"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i659:13 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1000 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_256, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1000"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i659:14 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1001 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_257, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1001"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i659:15 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1002 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_258, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1002"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i659:16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1003 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_259, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1003"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i659:17 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1004 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_260, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1004"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i659:18 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1005 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_261, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1005"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i659:19 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1006 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_262, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1006"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i659:20 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1007 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_263, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1007"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i659:21 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1008 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_264, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1008"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i659:22 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1009 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_265, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1009"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i659:23 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1010 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_266, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1010"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="trunc_ln202" val="0"/>
<literal name="level" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="1">
<![CDATA[
if.then63.i659:24 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1011 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_987

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1011"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="trunc_ln202" val="1"/>
<literal name="level" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="1">
<![CDATA[
if.then63.i659:25 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1012 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_988

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1012"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="trunc_ln202" val="-2"/>
<literal name="level" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="1">
<![CDATA[
if.then63.i659:26 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1013 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_989

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1013"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="trunc_ln202" val="-1"/>
<literal name="level" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="1">
<![CDATA[
if.then63.i659:27 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1014 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_990

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1014"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="1">
<![CDATA[
if.then63.i659:29 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1015 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_991

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1015"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="1">
<![CDATA[
if.then63.i659:30 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1016 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_992

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1016"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="1">
<![CDATA[
if.then63.i659:31 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1017 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_993

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1017"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="1">
<![CDATA[
if.then63.i659:32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1018 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_994

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1018"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="1">
<![CDATA[
if.then63.i659:34 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1019 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_995

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1019"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="1">
<![CDATA[
if.then63.i659:35 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1020 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_996

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1020"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="1">
<![CDATA[
if.then63.i659:36 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1021 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_997

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1021"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="1">
<![CDATA[
if.then63.i659:37 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1022 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_998

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1022"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="trunc_ln202" val="0"/>
<literal name="level" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="3" op_0_bw="1">
<![CDATA[
if.then63.i659:40 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1023 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_999

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1023"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="trunc_ln202" val="1"/>
<literal name="level" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="3" op_0_bw="1">
<![CDATA[
if.then63.i659:41 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1024 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1000

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1024"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="trunc_ln202" val="-2"/>
<literal name="level" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="3" op_0_bw="1">
<![CDATA[
if.then63.i659:42 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1025 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1001

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1025"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="trunc_ln202" val="-1"/>
<literal name="level" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="1">
<![CDATA[
if.then63.i659:43 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1026 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1002

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1026"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="3" op_0_bw="1">
<![CDATA[
if.then63.i659:45 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1027 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1003

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1027"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="3" op_0_bw="1">
<![CDATA[
if.then63.i659:46 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1028 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1004

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1028"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="3" op_0_bw="1">
<![CDATA[
if.then63.i659:47 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1029 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1005

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1029"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="3" op_0_bw="1">
<![CDATA[
if.then63.i659:48 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1030 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1006

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1030"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="3" op_0_bw="1">
<![CDATA[
if.then63.i659:50 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1031 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1007

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1031"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="3" op_0_bw="1">
<![CDATA[
if.then63.i659:51 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1032 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1008

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1032"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="3" op_0_bw="1">
<![CDATA[
if.then63.i659:52 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1033 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1009

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1033"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="3" op_0_bw="1">
<![CDATA[
if.then63.i659:53 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1034 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1010

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1034"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
if.then63.i659:56 %switch_ln213 = switch i2 %level, void %V22.i27.i6221462.case.01503, i2 2, void %V22.i27.i6221462.case.21505, i2 1, void %V22.i27.i6221462.case.11504

]]></Node>
<StgValue><ssdm name="switch_ln213"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V22.i27.i6221462.case.11504:0 %switch_ln213 = switch i2 %trunc_ln202, void %arrayidx6810.i6551468.3.case.31739, i2 0, void %arrayidx6810.i6551468.3.case.01736, i2 1, void %arrayidx6810.i6551468.3.case.11737, i2 2, void %arrayidx6810.i6551468.3.case.21738

]]></Node>
<StgValue><ssdm name="switch_ln213"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.exit1735:0 %br_ln213 = br void %arrayidx6810.i6551468.3.exit

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V22.i27.i6221462.case.21505:0 %switch_ln213 = switch i2 %trunc_ln202, void %arrayidx6810.i6551468.3.case.31745, i2 0, void %arrayidx6810.i6551468.3.case.01742, i2 1, void %arrayidx6810.i6551468.3.case.11743, i2 2, void %arrayidx6810.i6551468.3.case.21744

]]></Node>
<StgValue><ssdm name="switch_ln213"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.exit1741:0 %br_ln213 = br void %arrayidx6810.i6551468.3.exit

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V22.i27.i6221462.case.01503:0 %switch_ln213 = switch i2 %trunc_ln202, void %arrayidx6810.i6551468.3.case.31733, i2 0, void %arrayidx6810.i6551468.3.case.01730, i2 1, void %arrayidx6810.i6551468.3.case.11731, i2 2, void %arrayidx6810.i6551468.3.case.21732

]]></Node>
<StgValue><ssdm name="switch_ln213"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.exit1729:0 %br_ln213 = br void %arrayidx6810.i6551468.3.exit

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.exit:1 %store_ln370 = store i16 %input_orderID_11, i16 %input_orderID_4

]]></Node>
<StgValue><ssdm name="store_ln370"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i640:0 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_891 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_891"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i640:1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_892 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_304, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_892"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i640:2 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_893 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_305, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_893"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i640:3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_894 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_306, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_894"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i640:4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_895 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_307, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_895"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i640:5 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_896 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_308, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_896"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i640:6 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_897 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_309, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_897"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i640:7 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_898 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_310, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_898"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i640:8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_899 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_311, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_899"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i640:9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_900 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_312, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_900"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i640:10 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_901 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_313, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_901"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i640:11 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_902 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_314, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_902"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i640:12 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_903 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_255, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_903"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i640:13 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_904 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_256, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_904"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i640:14 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_905 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_257, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_905"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i640:15 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_906 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_258, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_906"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i640:16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_907 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_259, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_907"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i640:17 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_908 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_260, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_908"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i640:18 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_909 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_261, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_909"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i640:19 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_910 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_262, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_910"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i640:20 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_911 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_263, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_911"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i640:21 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_912 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_264, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_912"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i640:22 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_913 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_265, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_913"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i640:23 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_914 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_266, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_914"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="trunc_ln202" val="0"/>
<literal name="level" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="1">
<![CDATA[
if.then39.i640:24 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_915 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_891

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_915"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="trunc_ln202" val="1"/>
<literal name="level" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="1">
<![CDATA[
if.then39.i640:25 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_916 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_892

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_916"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="trunc_ln202" val="-2"/>
<literal name="level" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="1">
<![CDATA[
if.then39.i640:26 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_917 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_893

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_917"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="trunc_ln202" val="-1"/>
<literal name="level" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="1">
<![CDATA[
if.then39.i640:27 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_918 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_894

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_918"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="1">
<![CDATA[
if.then39.i640:29 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_919 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_895

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_919"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="1">
<![CDATA[
if.then39.i640:30 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_920 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_896

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_920"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="1">
<![CDATA[
if.then39.i640:31 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_921 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_897

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_921"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="1">
<![CDATA[
if.then39.i640:32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_922 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_898

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_922"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="1">
<![CDATA[
if.then39.i640:34 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_923 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_899

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_923"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="1">
<![CDATA[
if.then39.i640:35 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_924 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_900

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_924"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="1">
<![CDATA[
if.then39.i640:36 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_925 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_901

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_925"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="1">
<![CDATA[
if.then39.i640:37 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_926 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_902

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_926"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="trunc_ln202" val="0"/>
<literal name="level" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="3" op_0_bw="1">
<![CDATA[
if.then39.i640:40 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_927 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_903

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_927"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="trunc_ln202" val="1"/>
<literal name="level" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="3" op_0_bw="1">
<![CDATA[
if.then39.i640:41 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_928 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_904

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_928"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="trunc_ln202" val="-2"/>
<literal name="level" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="3" op_0_bw="1">
<![CDATA[
if.then39.i640:42 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_929 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_905

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_929"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="trunc_ln202" val="-1"/>
<literal name="level" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="3" op_0_bw="1">
<![CDATA[
if.then39.i640:43 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_930 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_906

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_930"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="3" op_0_bw="1">
<![CDATA[
if.then39.i640:45 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_931 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_907

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_931"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="3" op_0_bw="1">
<![CDATA[
if.then39.i640:46 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_932 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_908

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_932"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="3" op_0_bw="1">
<![CDATA[
if.then39.i640:47 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_933 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_909

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_933"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="3" op_0_bw="1">
<![CDATA[
if.then39.i640:48 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_934 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_910

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_934"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="3" op_0_bw="1">
<![CDATA[
if.then39.i640:50 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_935 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_911

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_935"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="3" op_0_bw="1">
<![CDATA[
if.then39.i640:51 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_936 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_912

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_936"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="3" op_0_bw="1">
<![CDATA[
if.then39.i640:52 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_937 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_913

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_937"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="3" op_0_bw="1">
<![CDATA[
if.then39.i640:53 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_938 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_914

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_938"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
if.then39.i640:56 %switch_ln208 = switch i2 %level, void %V22.i27.i6221462.case.0, i2 2, void %V22.i27.i6221462.case.2, i2 1, void %V22.i27.i6221462.case.1

]]></Node>
<StgValue><ssdm name="switch_ln208"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V22.i27.i6221462.case.1:0 %switch_ln208 = switch i2 %trunc_ln202, void %arrayidx4312.i6361470.3.case.31715, i2 0, void %arrayidx4312.i6361470.3.case.01712, i2 1, void %arrayidx4312.i6361470.3.case.11713, i2 2, void %arrayidx4312.i6361470.3.case.21714

]]></Node>
<StgValue><ssdm name="switch_ln208"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.exit1711:0 %br_ln208 = br void %arrayidx4312.i6361470.3.exit

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V22.i27.i6221462.case.2:0 %switch_ln208 = switch i2 %trunc_ln202, void %arrayidx4312.i6361470.3.case.31721, i2 0, void %arrayidx4312.i6361470.3.case.01718, i2 1, void %arrayidx4312.i6361470.3.case.11719, i2 2, void %arrayidx4312.i6361470.3.case.21720

]]></Node>
<StgValue><ssdm name="switch_ln208"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.exit1717:0 %br_ln208 = br void %arrayidx4312.i6361470.3.exit

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V22.i27.i6221462.case.0:0 %switch_ln208 = switch i2 %trunc_ln202, void %arrayidx4312.i6361470.3.case.31709, i2 0, void %arrayidx4312.i6361470.3.case.01706, i2 1, void %arrayidx4312.i6361470.3.case.11707, i2 2, void %arrayidx4312.i6361470.3.case.21708

]]></Node>
<StgValue><ssdm name="switch_ln208"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.exit1705:0 %br_ln208 = br void %arrayidx4312.i6361470.3.exit

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.exit:1 %store_ln370 = store i16 %input_orderID_11, i16 %input_orderID_4

]]></Node>
<StgValue><ssdm name="store_ln370"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.exit:3 %store_ln370 = store i16 %input_price_6, i16 %input_price_4

]]></Node>
<StgValue><ssdm name="store_ln370"/></StgValue>
</operation>

<operation id="541" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
_Z7add_askPA8_5orderRS_RjRiPiS5_RN3hls6streamIS_Li0EEES9_RNS7_I7ap_uintILi32EELi0EEERNS7_I8metadataLi0EEERSB_SH_SB_SE_S_b.exit678.loopexit.exitStub:0 %new_idx_5_load_1 = load i3 %new_idx_5

]]></Node>
<StgValue><ssdm name="new_idx_5_load_1"/></StgValue>
</operation>

<operation id="542" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
_Z7add_askPA8_5orderRS_RjRiPiS5_RN3hls6streamIS_Li0EEES9_RNS7_I7ap_uintILi32EELi0EEERNS7_I8metadataLi0EEERSB_SH_SB_SE_S_b.exit678.loopexit.exitStub:1 %input_size_4_load = load i8 %input_size_4

]]></Node>
<StgValue><ssdm name="input_size_4_load"/></StgValue>
</operation>

<operation id="543" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
_Z7add_askPA8_5orderRS_RjRiPiS5_RN3hls6streamIS_Li0EEES9_RNS7_I7ap_uintILi32EELi0EEERNS7_I8metadataLi0EEERSB_SH_SB_SE_S_b.exit678.loopexit.exitStub:2 %input_direction_4_load = load i3 %input_direction_4

]]></Node>
<StgValue><ssdm name="input_direction_4_load"/></StgValue>
</operation>

<operation id="544" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
_Z7add_askPA8_5orderRS_RjRiPiS5_RN3hls6streamIS_Li0EEES9_RNS7_I7ap_uintILi32EELi0EEERNS7_I8metadataLi0EEERSB_SH_SB_SE_S_b.exit678.loopexit.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %new_idx_5_out, i3 %new_idx_5_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="545" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
_Z7add_askPA8_5orderRS_RjRiPiS5_RN3hls6streamIS_Li0EEES9_RNS7_I7ap_uintILi32EELi0EEERNS7_I8metadataLi0EEERSB_SH_SB_SE_S_b.exit678.loopexit.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %input_direction_4_out, i3 %input_direction_4_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="546" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
_Z7add_askPA8_5orderRS_RjRiPiS5_RN3hls6streamIS_Li0EEES9_RNS7_I7ap_uintILi32EELi0EEERNS7_I8metadataLi0EEERSB_SH_SB_SE_S_b.exit678.loopexit.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %input_orderID_4_out, i16 %input_orderID_10

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="547" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
_Z7add_askPA8_5orderRS_RjRiPiS5_RN3hls6streamIS_Li0EEES9_RNS7_I7ap_uintILi32EELi0EEERNS7_I8metadataLi0EEERSB_SH_SB_SE_S_b.exit678.loopexit.exitStub:6 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %input_size_4_out, i8 %input_size_4_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="548" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
_Z7add_askPA8_5orderRS_RjRiPiS5_RN3hls6streamIS_Li0EEES9_RNS7_I7ap_uintILi32EELi0EEERNS7_I8metadataLi0EEERSB_SH_SB_SE_S_b.exit678.loopexit.exitStub:7 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %input_price_4_out, i16 %input_price

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="549" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0">
<![CDATA[
_Z7add_askPA8_5orderRS_RjRiPiS5_RN3hls6streamIS_Li0EEES9_RNS7_I7ap_uintILi32EELi0EEERNS7_I8metadataLi0EEERSB_SH_SB_SE_S_b.exit678.loopexit.exitStub:8 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="303" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="trunc_ln202" val="0"/>
<literal name="level" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="1">
<![CDATA[
if.then63.i659:24 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1011 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_987

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1011"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="trunc_ln202" val="1"/>
<literal name="level" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="1">
<![CDATA[
if.then63.i659:25 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1012 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_988

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1012"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="trunc_ln202" val="-2"/>
<literal name="level" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="1">
<![CDATA[
if.then63.i659:26 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1013 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_989

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1013"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="trunc_ln202" val="-1"/>
<literal name="level" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="1">
<![CDATA[
if.then63.i659:27 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1014 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_990

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1014"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
if.then63.i659:28 %tmp_53 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1011, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1012, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1013, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1014, i8 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="1">
<![CDATA[
if.then63.i659:29 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1015 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_991

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1015"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="1">
<![CDATA[
if.then63.i659:30 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1016 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_992

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1016"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="1">
<![CDATA[
if.then63.i659:31 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1017 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_993

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1017"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="1">
<![CDATA[
if.then63.i659:32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1018 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_994

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1018"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
if.then63.i659:33 %tmp_55 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1015, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1016, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1017, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1018, i8 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="1">
<![CDATA[
if.then63.i659:34 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1019 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_995

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1019"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="1">
<![CDATA[
if.then63.i659:35 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1020 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_996

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1020"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="1">
<![CDATA[
if.then63.i659:36 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1021 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_997

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1021"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="1">
<![CDATA[
if.then63.i659:37 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1022 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_998

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1022"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
if.then63.i659:38 %tmp_56 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1019, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1020, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1021, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1022, i8 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
if.then63.i659:39 %input_size_2 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %tmp_53, i2 1, i8 %tmp_55, i2 2, i8 %tmp_56, i8 0, i2 %level

]]></Node>
<StgValue><ssdm name="input_size_2"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="trunc_ln202" val="0"/>
<literal name="level" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="3" op_0_bw="1">
<![CDATA[
if.then63.i659:40 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1023 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_999

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1023"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="trunc_ln202" val="1"/>
<literal name="level" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="3" op_0_bw="1">
<![CDATA[
if.then63.i659:41 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1024 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1000

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1024"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="trunc_ln202" val="-2"/>
<literal name="level" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="3" op_0_bw="1">
<![CDATA[
if.then63.i659:42 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1025 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1001

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1025"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="trunc_ln202" val="-1"/>
<literal name="level" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="1">
<![CDATA[
if.then63.i659:43 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1026 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1002

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1026"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="3" op_3_bw="2" op_4_bw="3" op_5_bw="2" op_6_bw="3" op_7_bw="2" op_8_bw="3" op_9_bw="3" op_10_bw="2">
<![CDATA[
if.then63.i659:44 %tmp_57 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1023, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1024, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1025, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1026, i3 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="3" op_0_bw="1">
<![CDATA[
if.then63.i659:45 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1027 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1003

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1027"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="3" op_0_bw="1">
<![CDATA[
if.then63.i659:46 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1028 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1004

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1028"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="3" op_0_bw="1">
<![CDATA[
if.then63.i659:47 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1029 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1005

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1029"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="3" op_0_bw="1">
<![CDATA[
if.then63.i659:48 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1030 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1006

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1030"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="3" op_3_bw="2" op_4_bw="3" op_5_bw="2" op_6_bw="3" op_7_bw="2" op_8_bw="3" op_9_bw="3" op_10_bw="2">
<![CDATA[
if.then63.i659:49 %tmp_58 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1027, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1028, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1029, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1030, i3 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="3" op_0_bw="1">
<![CDATA[
if.then63.i659:50 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1031 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1007

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1031"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="3" op_0_bw="1">
<![CDATA[
if.then63.i659:51 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1032 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1008

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1032"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="3" op_0_bw="1">
<![CDATA[
if.then63.i659:52 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1033 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1009

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1033"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="3" op_0_bw="1">
<![CDATA[
if.then63.i659:53 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1034 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1010

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1034"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="3" op_3_bw="2" op_4_bw="3" op_5_bw="2" op_6_bw="3" op_7_bw="2" op_8_bw="3" op_9_bw="3" op_10_bw="2">
<![CDATA[
if.then63.i659:54 %tmp_59 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1031, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1032, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1033, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1034, i3 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="3" op_3_bw="2" op_4_bw="3" op_5_bw="2" op_6_bw="3" op_7_bw="3" op_8_bw="2">
<![CDATA[
if.then63.i659:55 %input_direction_5 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.3i3.i3.i2, i2 0, i3 %tmp_57, i2 1, i3 %tmp_58, i2 2, i3 %tmp_59, i3 0, i2 %level

]]></Node>
<StgValue><ssdm name="input_direction_5"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.21738:0 %input_size_4_load37 = load i8 %input_size_4

]]></Node>
<StgValue><ssdm name="input_size_4_load37"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.21738:1 %input_direction_4_load13 = load i3 %input_direction_4

]]></Node>
<StgValue><ssdm name="input_direction_4_load13"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.21738:2 %store_ln213 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_945

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.21738:3 %store_ln213 = store i8 %input_size_4_load37, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_993

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.21738:4 %store_ln213 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_969

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.21738:5 %store_ln213 = store i3 %input_direction_4_load13, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1005

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.21738:6 %br_ln213 = br void %arrayidx6810.i6551468.3.exit1735

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.11737:0 %input_size_4_load38 = load i8 %input_size_4

]]></Node>
<StgValue><ssdm name="input_size_4_load38"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.11737:1 %input_direction_4_load14 = load i3 %input_direction_4

]]></Node>
<StgValue><ssdm name="input_direction_4_load14"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.11737:2 %store_ln213 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_944

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.11737:3 %store_ln213 = store i8 %input_size_4_load38, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_992

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.11737:4 %store_ln213 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_968

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.11737:5 %store_ln213 = store i3 %input_direction_4_load14, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1004

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.11737:6 %br_ln213 = br void %arrayidx6810.i6551468.3.exit1735

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.01736:0 %input_size_4_load39 = load i8 %input_size_4

]]></Node>
<StgValue><ssdm name="input_size_4_load39"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.01736:1 %input_direction_4_load15 = load i3 %input_direction_4

]]></Node>
<StgValue><ssdm name="input_direction_4_load15"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.01736:2 %store_ln213 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_943

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.01736:3 %store_ln213 = store i8 %input_size_4_load39, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_991

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.01736:4 %store_ln213 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_967

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.01736:5 %store_ln213 = store i3 %input_direction_4_load15, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1003

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.01736:6 %br_ln213 = br void %arrayidx6810.i6551468.3.exit1735

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.31739:0 %input_size_4_load36 = load i8 %input_size_4

]]></Node>
<StgValue><ssdm name="input_size_4_load36"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.31739:1 %input_direction_4_load12 = load i3 %input_direction_4

]]></Node>
<StgValue><ssdm name="input_direction_4_load12"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.31739:2 %store_ln213 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_946

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.31739:3 %store_ln213 = store i8 %input_size_4_load36, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_994

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.31739:4 %store_ln213 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_970

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.31739:5 %store_ln213 = store i3 %input_direction_4_load12, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1006

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.31739:6 %br_ln213 = br void %arrayidx6810.i6551468.3.exit1735

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.21744:0 %input_size_4_load33 = load i8 %input_size_4

]]></Node>
<StgValue><ssdm name="input_size_4_load33"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.21744:1 %input_direction_4_load_11 = load i3 %input_direction_4

]]></Node>
<StgValue><ssdm name="input_direction_4_load_11"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.21744:2 %store_ln213 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_949

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.21744:3 %store_ln213 = store i8 %input_size_4_load33, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_997

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.21744:4 %store_ln213 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_973

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.21744:5 %store_ln213 = store i3 %input_direction_4_load_11, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1009

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.21744:6 %br_ln213 = br void %arrayidx6810.i6551468.3.exit1741

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.11743:0 %input_size_4_load34 = load i8 %input_size_4

]]></Node>
<StgValue><ssdm name="input_size_4_load34"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.11743:1 %input_direction_4_load_10 = load i3 %input_direction_4

]]></Node>
<StgValue><ssdm name="input_direction_4_load_10"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.11743:2 %store_ln213 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_948

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.11743:3 %store_ln213 = store i8 %input_size_4_load34, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_996

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.11743:4 %store_ln213 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_972

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.11743:5 %store_ln213 = store i3 %input_direction_4_load_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1008

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.11743:6 %br_ln213 = br void %arrayidx6810.i6551468.3.exit1741

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.01742:0 %input_size_4_load35 = load i8 %input_size_4

]]></Node>
<StgValue><ssdm name="input_size_4_load35"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.01742:1 %input_direction_4_load11 = load i3 %input_direction_4

]]></Node>
<StgValue><ssdm name="input_direction_4_load11"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.01742:2 %store_ln213 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_947

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.01742:3 %store_ln213 = store i8 %input_size_4_load35, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_995

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.01742:4 %store_ln213 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_971

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.01742:5 %store_ln213 = store i3 %input_direction_4_load11, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1007

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.01742:6 %br_ln213 = br void %arrayidx6810.i6551468.3.exit1741

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.31745:0 %input_size_4_load32 = load i8 %input_size_4

]]></Node>
<StgValue><ssdm name="input_size_4_load32"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.31745:1 %input_direction_4_load_9 = load i3 %input_direction_4

]]></Node>
<StgValue><ssdm name="input_direction_4_load_9"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.31745:2 %store_ln213 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_950

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.31745:3 %store_ln213 = store i8 %input_size_4_load32, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_998

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.31745:4 %store_ln213 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_974

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.31745:5 %store_ln213 = store i3 %input_direction_4_load_9, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1010

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.31745:6 %br_ln213 = br void %arrayidx6810.i6551468.3.exit1741

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.21732:0 %input_size_4_load41 = load i8 %input_size_4

]]></Node>
<StgValue><ssdm name="input_size_4_load41"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.21732:1 %input_direction_4_load17 = load i3 %input_direction_4

]]></Node>
<StgValue><ssdm name="input_direction_4_load17"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.21732:2 %store_ln213 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_941

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.21732:3 %store_ln213 = store i8 %input_size_4_load41, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_989

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.21732:4 %store_ln213 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_965

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.21732:5 %store_ln213 = store i3 %input_direction_4_load17, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1001

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.21732:6 %br_ln213 = br void %arrayidx6810.i6551468.3.exit1729

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.11731:0 %input_size_4_load42 = load i8 %input_size_4

]]></Node>
<StgValue><ssdm name="input_size_4_load42"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.11731:1 %input_direction_4_load_8 = load i3 %input_direction_4

]]></Node>
<StgValue><ssdm name="input_direction_4_load_8"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.11731:2 %store_ln213 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_940

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.11731:3 %store_ln213 = store i8 %input_size_4_load42, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_988

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.11731:4 %store_ln213 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_964

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.11731:5 %store_ln213 = store i3 %input_direction_4_load_8, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1000

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.11731:6 %br_ln213 = br void %arrayidx6810.i6551468.3.exit1729

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.01730:0 %input_size_4_load43 = load i8 %input_size_4

]]></Node>
<StgValue><ssdm name="input_size_4_load43"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.01730:1 %input_direction_4_load_7 = load i3 %input_direction_4

]]></Node>
<StgValue><ssdm name="input_direction_4_load_7"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.01730:2 %store_ln213 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.01730:3 %store_ln213 = store i8 %input_size_4_load43, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_987

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.01730:4 %store_ln213 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_963

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.01730:5 %store_ln213 = store i3 %input_direction_4_load_7, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_999

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.01730:6 %br_ln213 = br void %arrayidx6810.i6551468.3.exit1729

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.31733:0 %input_size_4_load_10 = load i8 %input_size_4

]]></Node>
<StgValue><ssdm name="input_size_4_load_10"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.31733:1 %input_direction_4_load16 = load i3 %input_direction_4

]]></Node>
<StgValue><ssdm name="input_direction_4_load16"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.31733:2 %store_ln213 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_942

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.31733:3 %store_ln213 = store i8 %input_size_4_load_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_990

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.31733:4 %store_ln213 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_966

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.31733:5 %store_ln213 = store i3 %input_direction_4_load16, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1002

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.case.31733:6 %br_ln213 = br void %arrayidx6810.i6551468.3.exit1729

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="trunc_ln202" val="0"/>
<literal name="level" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="1">
<![CDATA[
if.then39.i640:24 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_915 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_891

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_915"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="trunc_ln202" val="1"/>
<literal name="level" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="1">
<![CDATA[
if.then39.i640:25 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_916 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_892

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_916"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="trunc_ln202" val="-2"/>
<literal name="level" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="1">
<![CDATA[
if.then39.i640:26 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_917 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_893

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_917"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="trunc_ln202" val="-1"/>
<literal name="level" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="1">
<![CDATA[
if.then39.i640:27 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_918 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_894

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_918"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
if.then39.i640:28 %tmp_39 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_915, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_916, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_917, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_918, i8 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="1">
<![CDATA[
if.then39.i640:29 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_919 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_895

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_919"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="1">
<![CDATA[
if.then39.i640:30 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_920 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_896

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_920"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="1">
<![CDATA[
if.then39.i640:31 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_921 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_897

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_921"/></StgValue>
</operation>

<operation id="427" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="1">
<![CDATA[
if.then39.i640:32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_922 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_898

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_922"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
if.then39.i640:33 %tmp_49 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_919, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_920, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_921, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_922, i8 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="1">
<![CDATA[
if.then39.i640:34 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_923 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_899

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_923"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="1">
<![CDATA[
if.then39.i640:35 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_924 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_900

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_924"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="1">
<![CDATA[
if.then39.i640:36 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_925 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_901

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_925"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="1">
<![CDATA[
if.then39.i640:37 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_926 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_902

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_926"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
if.then39.i640:38 %tmp_50 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_923, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_924, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_925, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_926, i8 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
if.then39.i640:39 %input_size_8 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %tmp_39, i2 1, i8 %tmp_49, i2 2, i8 %tmp_50, i8 0, i2 %level

]]></Node>
<StgValue><ssdm name="input_size_8"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="trunc_ln202" val="0"/>
<literal name="level" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="3" op_0_bw="1">
<![CDATA[
if.then39.i640:40 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_927 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_903

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_927"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="trunc_ln202" val="1"/>
<literal name="level" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="3" op_0_bw="1">
<![CDATA[
if.then39.i640:41 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_928 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_904

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_928"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="trunc_ln202" val="-2"/>
<literal name="level" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="3" op_0_bw="1">
<![CDATA[
if.then39.i640:42 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_929 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_905

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_929"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="trunc_ln202" val="-1"/>
<literal name="level" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="3" op_0_bw="1">
<![CDATA[
if.then39.i640:43 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_930 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_906

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_930"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="3" op_3_bw="2" op_4_bw="3" op_5_bw="2" op_6_bw="3" op_7_bw="2" op_8_bw="3" op_9_bw="3" op_10_bw="2">
<![CDATA[
if.then39.i640:44 %tmp_51 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_927, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_928, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_929, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_930, i3 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="3" op_0_bw="1">
<![CDATA[
if.then39.i640:45 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_931 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_907

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_931"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="3" op_0_bw="1">
<![CDATA[
if.then39.i640:46 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_932 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_908

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_932"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="3" op_0_bw="1">
<![CDATA[
if.then39.i640:47 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_933 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_909

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_933"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="3" op_0_bw="1">
<![CDATA[
if.then39.i640:48 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_934 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_910

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_934"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="3" op_3_bw="2" op_4_bw="3" op_5_bw="2" op_6_bw="3" op_7_bw="2" op_8_bw="3" op_9_bw="3" op_10_bw="2">
<![CDATA[
if.then39.i640:49 %tmp_s = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_931, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_932, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_933, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_934, i3 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="3" op_0_bw="1">
<![CDATA[
if.then39.i640:50 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_935 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_911

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_935"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="3" op_0_bw="1">
<![CDATA[
if.then39.i640:51 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_936 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_912

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_936"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="3" op_0_bw="1">
<![CDATA[
if.then39.i640:52 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_937 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_913

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_937"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="3" op_0_bw="1">
<![CDATA[
if.then39.i640:53 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_938 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_914

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_938"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="3" op_3_bw="2" op_4_bw="3" op_5_bw="2" op_6_bw="3" op_7_bw="2" op_8_bw="3" op_9_bw="3" op_10_bw="2">
<![CDATA[
if.then39.i640:54 %tmp_52 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_935, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_936, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_937, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_938, i3 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="3" op_3_bw="2" op_4_bw="3" op_5_bw="2" op_6_bw="3" op_7_bw="3" op_8_bw="2">
<![CDATA[
if.then39.i640:55 %input_direction = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.3i3.i3.i2, i2 0, i3 %tmp_51, i2 1, i3 %tmp_s, i2 2, i3 %tmp_52, i3 0, i2 %level

]]></Node>
<StgValue><ssdm name="input_direction"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.21714:0 %input_size_4_load_9 = load i8 %input_size_4

]]></Node>
<StgValue><ssdm name="input_size_4_load_9"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.21714:1 %input_direction_4_load25 = load i3 %input_direction_4

]]></Node>
<StgValue><ssdm name="input_direction_4_load25"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.21714:2 %store_ln208 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_945

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.21714:3 %store_ln208 = store i8 %input_size_4_load_9, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_897

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.21714:4 %store_ln208 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_969

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.21714:5 %store_ln208 = store i3 %input_direction_4_load25, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_909

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.21714:6 %br_ln208 = br void %arrayidx4312.i6361470.3.exit1711

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.11713:0 %input_size_4_load_8 = load i8 %input_size_4

]]></Node>
<StgValue><ssdm name="input_size_4_load_8"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.11713:1 %input_direction_4_load_6 = load i3 %input_direction_4

]]></Node>
<StgValue><ssdm name="input_direction_4_load_6"/></StgValue>
</operation>

<operation id="460" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.11713:2 %store_ln208 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_944

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="461" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.11713:3 %store_ln208 = store i8 %input_size_4_load_8, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_896

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="462" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.11713:4 %store_ln208 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_968

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="463" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.11713:5 %store_ln208 = store i3 %input_direction_4_load_6, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_908

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="464" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.11713:6 %br_ln208 = br void %arrayidx4312.i6361470.3.exit1711

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="465" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.01712:0 %input_size_4_load51 = load i8 %input_size_4

]]></Node>
<StgValue><ssdm name="input_size_4_load51"/></StgValue>
</operation>

<operation id="466" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.01712:1 %input_direction_4_load_5 = load i3 %input_direction_4

]]></Node>
<StgValue><ssdm name="input_direction_4_load_5"/></StgValue>
</operation>

<operation id="467" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.01712:2 %store_ln208 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_943

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="468" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.01712:3 %store_ln208 = store i8 %input_size_4_load51, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_895

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.01712:4 %store_ln208 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_967

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="470" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.01712:5 %store_ln208 = store i3 %input_direction_4_load_5, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_907

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="471" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.01712:6 %br_ln208 = br void %arrayidx4312.i6361470.3.exit1711

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="472" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.31715:0 %input_size_4_load_7 = load i8 %input_size_4

]]></Node>
<StgValue><ssdm name="input_size_4_load_7"/></StgValue>
</operation>

<operation id="473" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.31715:1 %input_direction_4_load24 = load i3 %input_direction_4

]]></Node>
<StgValue><ssdm name="input_direction_4_load24"/></StgValue>
</operation>

<operation id="474" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.31715:2 %store_ln208 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_946

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="475" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.31715:3 %store_ln208 = store i8 %input_size_4_load_7, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_898

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="476" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.31715:4 %store_ln208 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_970

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="477" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.31715:5 %store_ln208 = store i3 %input_direction_4_load24, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_910

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="478" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.31715:6 %br_ln208 = br void %arrayidx4312.i6361470.3.exit1711

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="479" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.21720:0 %input_size_4_load45 = load i8 %input_size_4

]]></Node>
<StgValue><ssdm name="input_size_4_load45"/></StgValue>
</operation>

<operation id="480" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.21720:1 %input_direction_4_load21 = load i3 %input_direction_4

]]></Node>
<StgValue><ssdm name="input_direction_4_load21"/></StgValue>
</operation>

<operation id="481" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.21720:2 %store_ln208 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_949

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="482" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.21720:3 %store_ln208 = store i8 %input_size_4_load45, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_901

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="483" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.21720:4 %store_ln208 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_973

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="484" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.21720:5 %store_ln208 = store i3 %input_direction_4_load21, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_913

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="485" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.21720:6 %br_ln208 = br void %arrayidx4312.i6361470.3.exit1717

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="486" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.11719:0 %input_size_4_load_6 = load i8 %input_size_4

]]></Node>
<StgValue><ssdm name="input_size_4_load_6"/></StgValue>
</operation>

<operation id="487" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.11719:1 %input_direction_4_load22 = load i3 %input_direction_4

]]></Node>
<StgValue><ssdm name="input_direction_4_load22"/></StgValue>
</operation>

<operation id="488" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.11719:2 %store_ln208 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_948

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="489" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.11719:3 %store_ln208 = store i8 %input_size_4_load_6, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_900

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="490" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.11719:4 %store_ln208 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_972

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="491" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.11719:5 %store_ln208 = store i3 %input_direction_4_load22, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_912

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="492" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.11719:6 %br_ln208 = br void %arrayidx4312.i6361470.3.exit1717

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="493" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.01718:0 %input_size_4_load_5 = load i8 %input_size_4

]]></Node>
<StgValue><ssdm name="input_size_4_load_5"/></StgValue>
</operation>

<operation id="494" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.01718:1 %input_direction_4_load23 = load i3 %input_direction_4

]]></Node>
<StgValue><ssdm name="input_direction_4_load23"/></StgValue>
</operation>

<operation id="495" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.01718:2 %store_ln208 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_947

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="496" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.01718:3 %store_ln208 = store i8 %input_size_4_load_5, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_899

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="497" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.01718:4 %store_ln208 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_971

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="498" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.01718:5 %store_ln208 = store i3 %input_direction_4_load23, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_911

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="499" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.01718:6 %br_ln208 = br void %arrayidx4312.i6361470.3.exit1717

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="500" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.31721:0 %input_size_4_load_4 = load i8 %input_size_4

]]></Node>
<StgValue><ssdm name="input_size_4_load_4"/></StgValue>
</operation>

<operation id="501" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.31721:1 %input_direction_4_load_4 = load i3 %input_direction_4

]]></Node>
<StgValue><ssdm name="input_direction_4_load_4"/></StgValue>
</operation>

<operation id="502" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.31721:2 %store_ln208 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_950

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="503" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.31721:3 %store_ln208 = store i8 %input_size_4_load_4, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_902

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="504" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.31721:4 %store_ln208 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_974

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="505" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.31721:5 %store_ln208 = store i3 %input_direction_4_load_4, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_914

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="506" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="-2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.31721:6 %br_ln208 = br void %arrayidx4312.i6361470.3.exit1717

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="507" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.21708:0 %input_size_4_load53 = load i8 %input_size_4

]]></Node>
<StgValue><ssdm name="input_size_4_load53"/></StgValue>
</operation>

<operation id="508" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.21708:1 %input_direction_4_load_3 = load i3 %input_direction_4

]]></Node>
<StgValue><ssdm name="input_direction_4_load_3"/></StgValue>
</operation>

<operation id="509" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.21708:2 %store_ln208 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_941

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="510" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.21708:3 %store_ln208 = store i8 %input_size_4_load53, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_893

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="511" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.21708:4 %store_ln208 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_965

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="512" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.21708:5 %store_ln208 = store i3 %input_direction_4_load_3, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_905

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="513" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.21708:6 %br_ln208 = br void %arrayidx4312.i6361470.3.exit1705

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="514" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.11707:0 %input_size_4_load_3 = load i8 %input_size_4

]]></Node>
<StgValue><ssdm name="input_size_4_load_3"/></StgValue>
</operation>

<operation id="515" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.11707:1 %input_direction_4_load_2 = load i3 %input_direction_4

]]></Node>
<StgValue><ssdm name="input_direction_4_load_2"/></StgValue>
</operation>

<operation id="516" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.11707:2 %store_ln208 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_940

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="517" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.11707:3 %store_ln208 = store i8 %input_size_4_load_3, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_892

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="518" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.11707:4 %store_ln208 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_964

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="519" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.11707:5 %store_ln208 = store i3 %input_direction_4_load_2, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_904

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="520" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.11707:6 %br_ln208 = br void %arrayidx4312.i6361470.3.exit1705

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="521" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.01706:0 %input_size_4_load_2 = load i8 %input_size_4

]]></Node>
<StgValue><ssdm name="input_size_4_load_2"/></StgValue>
</operation>

<operation id="522" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.01706:1 %input_direction_4_load31 = load i3 %input_direction_4

]]></Node>
<StgValue><ssdm name="input_direction_4_load31"/></StgValue>
</operation>

<operation id="523" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.01706:2 %store_ln208 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="524" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.01706:3 %store_ln208 = store i8 %input_size_4_load_2, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_891

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="525" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.01706:4 %store_ln208 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_963

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="526" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.01706:5 %store_ln208 = store i3 %input_direction_4_load31, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_903

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="527" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.01706:6 %br_ln208 = br void %arrayidx4312.i6361470.3.exit1705

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="528" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.31709:0 %input_size_4_load_1 = load i8 %input_size_4

]]></Node>
<StgValue><ssdm name="input_size_4_load_1"/></StgValue>
</operation>

<operation id="529" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.31709:1 %input_direction_4_load_1 = load i3 %input_direction_4

]]></Node>
<StgValue><ssdm name="input_direction_4_load_1"/></StgValue>
</operation>

<operation id="530" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.31709:2 %store_ln208 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_942

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="531" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.31709:3 %store_ln208 = store i8 %input_size_4_load_1, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_894

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="532" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.31709:4 %store_ln208 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_966

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="533" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.31709:5 %store_ln208 = store i3 %input_direction_4_load_1, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_906

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="534" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level" val="!2"/>
<literal name="level" val="!1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.case.31709:6 %br_ln208 = br void %arrayidx4312.i6361470.3.exit1705

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="535" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.exit:0 %store_ln370 = store i3 %input_direction_5, i3 %input_direction_4

]]></Node>
<StgValue><ssdm name="store_ln370"/></StgValue>
</operation>

<operation id="536" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.exit:2 %store_ln370 = store i8 %input_size_2, i8 %input_size_4

]]></Node>
<StgValue><ssdm name="store_ln370"/></StgValue>
</operation>

<operation id="537" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i6551468.3.exit:3 %br_ln215 = br void %if.end74.i665

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="538" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.exit:0 %store_ln370 = store i3 %input_direction, i3 %input_direction_4

]]></Node>
<StgValue><ssdm name="store_ln370"/></StgValue>
</operation>

<operation id="539" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.exit:2 %store_ln370 = store i8 %input_size_8, i8 %input_size_4

]]></Node>
<StgValue><ssdm name="store_ln370"/></StgValue>
</operation>

<operation id="540" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i6361470.3.exit:4 %br_ln210 = br void %if.end74.i665

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
