import cadquery as cq
import json

OUT="AP22_REAR_PC_CF_FRAME_G2_REV_C.step"

# Diagnostic G2 kernel from frozen primitive/node maps.
# This is not manufacturing release CAD.
Z0=27.0
DEPTH=8.0
outer=(2.0,318.0,2.0,398.0)
ring_w=10.0

def rect(x0,x1,y0,y1,z0=Z0,z1=Z0+DEPTH):
    return cq.Workplane("XY").box(x1-x0,y1-y0,z1-z0,centered=(False,False,False)).translate((x0,y0,z0))

# Closed outer ring
frame=rect(outer[0],outer[1],outer[2],outer[3])
frame=frame.cut(rect(outer[0]+ring_w,outer[1]-ring_w,outer[2]+ring_w,outer[3]-ring_w,Z0-1,Z0+DEPTH+1))

# Cleat islands
for x0,x1 in ((25.5,79.5),(240.5,294.5)):
    frame=frame.union(rect(x0,x1,352,380))

# Perimeter-biased side rails / legal continuity seeds
frame=frame.union(rect(22,34,40,352))
frame=frame.union(rect(296,310,30,352))

# Lower perimeter-led bridges, avoiding central service recess X100..220/Y20..48
frame=frame.union(rect(22,100,40,58))
frame=frame.union(rect(220,310,48,66))

# Upper local load bridges around MAIN-C
frame=frame.union(rect(22,85,338,356))
frame=frame.union(rect(235,310,338,356))

# Mid open-web seed segments kept away from known exciter boxes
frame=frame.union(rect(24,80,220,238))
frame=frame.union(rect(145,175,218,236))
frame=frame.union(rect(238,305,210,228))

# Known coarse keep-outs from primitive map
keepouts=[
 ("L1",37,99,50,110),("L2",83,145,166,226),
 ("R1",175,237,238,298),("R2",223,285,88,148),
 ("MAIN_C",85,235,315,370),("VOICE",119,201,20,102),
 ("SERVICE",100,220,20,48),("ENV",252,294,35,59)
]
for _,x0,x1,y0,y1 in keepouts:
    frame=frame.cut(rect(x0,x1,y0,y1,Z0-1,Z0+DEPTH+1))

frame=frame.clean()
solids=frame.solids().vals()
bb=frame.val().BoundingBox()
vol=sum(s.Volume() for s in solids)

# DML hard projection audit across overlapping Z band (none expected because frame starts Z27)
dml=rect(10,310,10,390,3.3,9.3)
iv=frame.intersect(dml)
dml_vol=sum(s.Volume() for s in iv.solids().vals()) if iv.solids().size() else 0.0

cq.exporters.export(frame,OUT)
print(json.dumps({
 "valid":frame.val().isValid(),
 "solid_count":len(solids),
 "volume_mm3":vol,
 "bbox_mm":[bb.xlen,bb.ylen,bb.zlen],
 "z_extent_mm":[bb.zmin,bb.zmax],
 "dml_direct_intersection_mm3":dml_vol,
 "artifact":OUT,
 "limitations":[
   "coarse keep-outs only",
   "exact exciter STEP not imported",
   "exact ESP32/radar masks not imported",
   "not FEA release"
 ]
},indent=2))
