WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2917222 heartbeat IPC: 3.428 cumulative IPC: 3.428 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5598660 heartbeat IPC: 3.729 cumulative IPC: 3.572 (Simulation time: 00 hr 00 min 45 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6848669 cumulative IPC: 3.65 (Simulation time: 00 hr 00 min 56 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6848669 cumulative IPC: 3.65 (Simulation time: 00 hr 00 min 56 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 14337374 heartbeat IPC: 1.144 cumulative IPC: 0.6677 (Simulation time: 00 hr 01 min 26 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_1.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 24020683 heartbeat IPC: 1.033 cumulative IPC: 0.8735 (Simulation time: 00 hr 02 min 13 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 35524323 heartbeat IPC: 0.8693 cumulative IPC: 0.8718 (Simulation time: 00 hr 03 min 05 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 50288296 heartbeat IPC: 0.6773 cumulative IPC: 0.8057 (Simulation time: 00 hr 04 min 04 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_1.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000003 cycles: 60612949 heartbeat IPC: 0.9686 cumulative IPC: 0.837 (Simulation time: 00 hr 04 min 53 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 71269942 heartbeat IPC: 0.9384 cumulative IPC: 0.8538 (Simulation time: 00 hr 05 min 42 sec)
Heartbeat CPU 0 instructions: 90000002 cycles: 86239549 heartbeat IPC: 0.668 cumulative IPC: 0.8187 (Simulation time: 00 hr 06 min 42 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_1.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000002 cycles: 97202974 heartbeat IPC: 0.9121 cumulative IPC: 0.8301 (Simulation time: 00 hr 07 min 33 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 107222170 heartbeat IPC: 0.9981 cumulative IPC: 0.8468 (Simulation time: 00 hr 08 min 21 sec)
Heartbeat CPU 0 instructions: 120000003 cycles: 122135953 heartbeat IPC: 0.6705 cumulative IPC: 0.824 (Simulation time: 00 hr 09 min 20 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_1.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000002 cycles: 122309541 cumulative IPC: 0.8176 (Simulation time: 00 hr 09 min 49 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 122309541 cumulative IPC: 0.8176 (Simulation time: 00 hr 09 min 49 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_1.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.8176 instructions: 100000002 cycles: 122309541
CPU 0 Branch Prediction Accuracy: 88.32% MPKI: 25.62 Average ROB Occupancy at Mispredict: 19.87
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.638
BRANCH_INDIRECT: 14.2
BRANCH_CONDITIONAL: 8.06
BRANCH_DIRECT_CALL: 1.18
BRANCH_INDIRECT_CALL: 0.691
BRANCH_RETURN: 0.823

LLC TOTAL        ACCESS:    1741623 HIT:    1576027 MISS:     165596
LLC LOAD         ACCESS:    1295843 HIT:    1185860 MISS:     109983
LLC RFO          ACCESS:      78324 HIT:      59814 MISS:      18510
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     217347 HIT:     217189 MISS:        158
LLC TRANSLATION  ACCESS:     150109 HIT:     113164 MISS:      36945
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 183.9 cycles
cpu0_DTLB TOTAL        ACCESS:   26734304 HIT:   20448095 MISS:    6286209
cpu0_DTLB LOAD         ACCESS:   26734304 HIT:   20448095 MISS:    6286209
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.969 cycles
cpu0_ITLB TOTAL        ACCESS:    6738993 HIT:    6222844 MISS:     516149
cpu0_ITLB LOAD         ACCESS:    6738993 HIT:    6222844 MISS:     516149
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 11.05 cycles
cpu0_L1D TOTAL        ACCESS:   32466933 HIT:   26273043 MISS:    6193890
cpu0_L1D LOAD         ACCESS:   23126681 HIT:   17494085 MISS:    5632596
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    9138231 HIT:    8757703 MISS:     380528
cpu0_L1D TRANSLATION  ACCESS:     202021 HIT:      21255 MISS:     180766
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 15.96 cycles
cpu0_L1I TOTAL        ACCESS:    7585871 HIT:    5353750 MISS:    2232121
cpu0_L1I LOAD         ACCESS:    7585871 HIT:    5353750 MISS:    2232121
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 16.83 cycles
cpu0_L2C TOTAL        ACCESS:    7863919 HIT:    6338006 MISS:    1525913
cpu0_L2C LOAD         ACCESS:    7077271 HIT:    5781427 MISS:    1295844
cpu0_L2C RFO          ACCESS:     193625 HIT:     115301 MISS:      78324
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     412944 HIT:     411308 MISS:       1636
cpu0_L2C TRANSLATION  ACCESS:     180079 HIT:      29970 MISS:     150109
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 40.05 cycles
cpu0_STLB TOTAL        ACCESS:    4550333 HIT:    4387375 MISS:     162958
cpu0_STLB LOAD         ACCESS:    4550333 HIT:    4387375 MISS:     162958
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 78.12 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      31851
  ROW_BUFFER_MISS:     133564
 AVG DBUS CONGESTED CYCLE: 3.908
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      13531
  FULL:      59807
