@ARTICLE{Simone, 
author={S. Gerardin and A. Paccagnella}, 
journal={IEEE Transactions on Nuclear Science}, 
title={Present and Future Non-Volatile Memories for Space}, 
year={2010}, 
}


@article{mbptascript,
author = {Abella, Jaume and Padilla, Maria and Castillo, Joan Del and Cazorla, Francisco J.},
title = {Measurement-Based Worst-Case Execution Time Estimation Using the Coefficient of Variation},
journal = {ACM Trans. Des. Autom. Electron. Syst.},
year = {2017},
} 

@article{WCETsurvey,
 author = {Wilhelm, Reinhard and Engblom, Jakob and Ermedahl, Andreas and Holsti, Niklas and Thesing, Stephan and Whalley, David and Bernat, Guillem and Ferdinand, Christian and Heckmann, Reinhold and Mitra, Tulika and Mueller, Frank and Puaut, Isabelle and Puschner, Peter and Staschulat, Jan and Stenstr\"{o}m, Per},
 title = {The Worst-case Execution-time Problem\&Mdash;Overview of Methods and Survey of Tools},
 journal = {ACM Trans. Embed. Comput. Syst.},
 issue_date = {April 2008},

} 



@INPROCEEDINGS{MB_high, 
author={B. Bishop and T. P. Kelliher and M. J. Irwin}, 
booktitle={1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461)}, 
title={A detailed analysis of MediaBench}, 
year={1999}, 

}


@inproceedings{kazimemsys16,
 author = {Asifuzzaman, Kazi and Pavlovic, Milan and Radulovic, Milan and Zaragoza, David and Kwon, Ohseong and Ryoo, Kyung-Chang and Radojkovi\'{c}, Petar},
 title = {{Performance Impact of a Slower Main Memory: A Case Study of STT-MRAM in HPC}},
 booktitle = {Proceedings of the Second International Symposium on Memory Systems},
 series = {MEMSYS},
 year = {2016},

} 

@inproceedings{mediabench,
 author = {Lee, Chunho and Potkonjak, Miodrag and Mangione-Smith, William H.},
 title = {MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communicatons Systems},
 booktitle = {Proceedings of the 30th Annual ACM/IEEE International Symposium on Microarchitecture},
 series = {MICRO 30},
 year = {1997},

} 


@INPROCEEDINGS{dramerror, 
author={Y. Kim and R. Daly and J. Kim and C. Fallin and J. H. Lee and D. Lee and C. Wilkerson and K. Lai and O. Mutlu}, 
booktitle={41st ACM/IEEE International Symposium on Computer Architecture (ISCA)}, 
title={Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors}, 
year={2014}, 
}



@inproceedings{senni,
 author = {Senni, Sophiane and Delobelle, Thibaud and Coi, Odilia and Peneau, Pierre-Yves and Torres, Lionel and Gamatie, Abdoulaye and Benoit, Pascal and Sassatelli, Gilles},
 title = {Embedded Systems to High Performance Computing Using STT-MRAM},
 booktitle = {Proceedings of the Conference on Design, Automation \& Test in Europe},2017

} 

@article{brucedramsim,
 author = {Wang, David and Ganesh, Brinda and Tuaycharoen, Nuengwong and Baynes, Kathleen and Jaleel, Aamer and Jacob, Bruce},
 title = {{DRAMsim: A Memory System Simulator}},
 journal = {SIGARCH Comput. Archit. News},
 volume = {33},
 number = {4},
 year = {2005},
 publisher = {ACM}
} 

@INPROCEEDINGS{changl3, 
author={{M. T. Chang and P. Rosenfeld and S. L. Lu and B. Jacob}}, 
booktitle={{IEEE 19th International Symposium on High Performance Computer Architecture}}, 
title={{Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM}}, 
year={2013}, 
}

@ARTICLE{nvsim, 
author={X. Dong and C. Xu and Y. Xie and N. P. Jouppi}, 
journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
title={{NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory}},
volume={31}, 
number={7}, 
pages={994-1007},  
year={2012}, 
}

@INPROCEEDINGS{jiang, 
author={Lei Jiang and Wujie Wen and D. Wang and L. Duan}, 
booktitle={21st Asia and South Pacific Design Automation Conference (ASP-DAC)}, 
title={{Improving read performance of STT-MRAM based main memories through Smash Read and Flexible Read}}, 
year={2016}, 
}


@inproceedings{wang,
 author = {Wang, Jue and Dong, Xiangyu and Xie, Yuan},
 title = {{Enabling High-performance LPDDRx-compatible MRAM}},
 series = {ISLPED},
 year={2014}
} 


@misc{EverspinDDR,
    author = {{Everspin Technologies, Inc.}},
    title={{Everspin displays both the 1Gb DDR4 Perpendicular ST-MRAM device and a 1GByte DDR3 Memory Module (DIMM) at Stand A3-545}},
    howpublished = "https://www.everspin.com/news/everspin-previews-upcoming-products-electronica",
   year = {2016}  

}

@ARTICLE{eembc, 
author={J. A. Poovey and T. M. Conte and M. Levy and S. Gal-On}, 
journal={IEEE Micro}, 
title={{A Benchmark Characterization of the EEMBC Benchmark Suite}}, 
year={2009}, 
}

@ARTICLE{dramsim2, 
author={P. Rosenfeld and E. Cooper-Balis and B. Jacob}, 
journal={IEEE Computer Architecture Letters}, 
title={{DRAMSim2: A Cycle Accurate Memory System Simulator}}, 
year={2011}, 
}

@misc{Everspinspace,
    author = {{Everspin Technologies, Inc.}},
    title={{Case Study:  SpriteSat (Rising) Satellite}},
    howpublished = "https://www.everspin.com/aerospace",
   year = {2018}  

}


@inproceedings{Ikeda,
 author = {S. Ikeda and K. Miura and H. Yamamoto and K. Mizunuma and H. D. Gan and	M. Endo and S. Kanai and J. Hayakawa and F. Matsukura and H. Ohno},
 title = {{A perpendicular-anisotropy CoFeB-MgO magnetic tunnel junction}},
 booktitle = {{Nature Materials}},
 volume = {9},
  issue = {9},
  pages = {721--724},
  year = {2010},
 
}

@INPROCEEDINGS{newtoshiba4gb, 
author={K. Rho and K. Tsuchida and D. Kim and Y. Shirai and J. Bae and T. Inaba and H. Noro and H. Moon and S. Chung and K. Sunouchi and J. Park and K. Park and A. Yamamoto and S. Chung and H. Kim and H. Oyamatsu and J. Oh}, 
booktitle={2017 IEEE International Solid-State Circuits Conference (ISSCC)}, 
title={{23.5 A 4Gb LPDDR2 STT-MRAM with compact 9F2 1T1MTJ cell and hierarchical bitline architecture}}, 
year={2017},}



@ARTICLE{Janusz, 
author={J. J. Nowak and R. P. Robertazzi and J. Z. Sun and G. Hu and J. H. Park and J. Lee and A. J. Annunziata and G. P. Lauer and R. Kothandaraman and E. J. O'Sullivan and P. L. Trouilloud and Y. Kim and D. C. Worledge}, 
journal={IEEE Magnetics Letters}, 
title={Dependence of Voltage and Size on Write Error Rates in Spin-Transfer Torque Magnetic Random-Access Memory},
volume={7}, 
pages={1-4},  
year={2016}, 
}


@MANUAL{micronddr2,
  title = {{Automotive DDR2 SDRAM}},
  author = {{Micron Technology, Inc.}},
  year = 2011,
}

@inproceedings{jalle2014,
 author = {Jalle, Javier and Kosmidis, Leonidas and Abella, Jaume and Qui\~{n}ones, Eduardo and Cazorla, Francisco J.},
 title = {Bus Designs for Time-probabilistic Multicore Processors},
 booktitle = {Proceedings of the Conference on Design, Automation \& Test in Europe},
 series = {DATE '14},
 year = {2014},
 isbn = {978-3-9815370-2-4},
 location = {Dresden, Germany},
 url = {http://dl.acm.org/citation.cfm?id=2616606.2616668},

} 


@ARTICLE{sttradhard, 
author={D. Chabi and W. Zhao and J. O. Klein and C. Chappert}, 
journal={IEEE Transactions on Nuclear Science}, 
title={Design and Analysis of Radiation Hardened Sensing Circuits for Spin Transfer Torque Magnetic Memory and Logic}, 
year={2014}, 
doi={10.1109/TNS.2014.2370735}, 
}



@inproceedings{kazimemsys17,
 author = {Asifuzzaman, Kazi and Verdejo, Rommel S\'{a}nchez and Radojkovi\'{c}, Petar},
 title = {Enabling a Reliable STT-MRAM Main Memory Simulation},
 booktitle = {Proceedings of the International Symposium on Memory Systems},
 series = {MEMSYS '17},
 year = {2017},
 isbn = {978-1-4503-5335-9},
 location = {Alexandria, Virginia},
 pages = {283--292},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/3132402.3132416},
} 


@misc{everspincar,
    author = {{Everspin Technologies, Inc.}},
    title={{Automotive}},
    howpublished = "https://www.everspin.com/automotive,
    year = {2018},
}

@misc{everspinsite,
    author = {{Everspin Technologies, Inc.}},
    title={{STT-MRAM Products}},
    howpublished = "https://www.everspin.com/stt-mram-products",
    year = {2018},
}


@inproceedings{WEN2005SEUS,
 author = {I. Wenzel and R. Kirner and B. Rieder and P. Puschner},
 title = {Measurement-Based Worst-Case Execution Time Analysis},
 booktitle = {{SEUS} Workshop},
 year = {2005},
} 

@InProceedings{WEN2008ISOLA,
  author =       {I. Wenzel and R. Kirner and B. Rieder and P. Puschner},
  title =        {Measurement-Based Timing Analysis},
  booktitle =    {{ISOLA}},
  year =         {2008},
}

@ARTICLE{Slayman, 
author={C. W. Slayman}, 
journal={IEEE Transactions on Device and Materials Reliability}, 
title={Cache and memory error detection, correction, and reduction techniques for terrestrial servers and workstations}, 
year={2005}, 
volume={5}, 
number={3}, 
pages={397-404}, 
keywords={DRAM chips;SRAM chips;cache storage;error correction codes;error detection codes;failure analysis;fault tolerance;network servers;radiation effects;workstations;DRAM memory;SRAM cache;array interleaving;cache scrubbing;cosmic ray errors;data integrity targets;error correction code;error detection code;fault tolerance;reduction techniques;reliability;soft error rate;terrestrial servers;terrestrial workstations;Blades;Error correction;Error correction codes;File servers;Neutrons;Power system reliability;Random access memory;SRAM chips;Switches;Workstations;Cosmic-ray upset;error correction code (ECC);memory fault tolerance;soft-error rate (SER)}, 
doi={10.1109/TDMR.2005.856487}, 
ISSN={1530-4388}, 
month={Sept},}

@INPROCEEDINGS{MarcDATE, 
author={M. Riera and R. Canal and J. Abella and A. Gonzalez}, 
booktitle={2016 Design, Automation Test in Europe Conference Exhibition (DATE)}, 
title={A detailed methodology to compute Soft Error Rates in advanced technologies}, 
year={2016}, 
volume={}, 
number={}, 
pages={217-222}, 
keywords={software fault tolerance;FinFET technology;SER;SOI technology;soft error rates;system reliability;Computational modeling;Hardware;Integrated circuit modeling;Logic gates;Neutrons;Reliability;Transistors}, 
doi={}, 
ISSN={}, 
month={March},}

@INPROCEEDINGS{JalleNGMP,
	author={J. Jalle, J. Abella, L. Fossati, M. Zulianello, F. J. Cazorla},
	title={Validating a Timing Simulator for the NGMP Multicore Processor},
	booktitle={2016 DASIA},
	isbn={789292213015}
}

@Book{EVT,
author = {S. {Kotz et al.}},
title = {Extreme value distributions: theory and applications},
publisher = {World Scientific},
year = {2000},
isbn = {1860942245, 9781860942242},
pages = {185}
}

@INPROCEEDINGS{EVTECRTS, 
author={L. Cucu-Grosjean and L. Santinelli and M. Houston and C. Lo and T. Vardanega and L. Kosmidis and J. Abella and E. Mezzetti and E. Quiñones and F. J. Cazorla}, 
booktitle={2012 24th Euromicro Conference on Real-Time Systems}, 
title={Measurement-Based Probabilistic Timing Analysis for Multi-path Programs}, 
year={2012}, 
volume={}, 
number={}, 
pages={91-101}, 
keywords={knowledge based systems;multiprocessing programs;safety-critical software;detail knowledge;extreme value theory;hardware components;measurement-based probabilistic timing analysis;multipath programs;software components;static timing analysis;Computational modeling;Computer architecture;Distribution functions;Hardware;Probabilistic logic;Random variables;Timing;probabilistic real-time systems;timing analysis}, 
doi={10.1109/ECRTS.2012.31}, 
ISSN={1068-3070}, 
month={July},}

@article{bernat4,
         author={Bernat, G. and Newby, M.},
         title={Probabilistic {WCET} analysis, an approach using copulas},
         journal={Journal of Embedded Computing},
         year={2006}
}

@inproceedings{diaz02,
author={D\'iaz, J.L and Garcia, D.F. and Kim,K. and Lee, C.G. and Bello, L.L. and L\'opez J.M.
 and Mirabella, O.},
title={Stochastic Analysis of Periodic Real-Time Systems},
booktitle={the 23rd IEEE Real-Time Systems Symposium (RTSS02)},
year={2002},
 }

@InProceedings{hansen09,
  author =      {J. {Hansen et al.}},
  title =       {Statistical-Based {WCET} Estimation and Validation},
  booktitle =   {WCET Analysis workshop},
  year =        {2009}
}


@article{MBPTAcompliant,
title = "Fitting processor architectures for measurement-based probabilistic timing analysis",
journal = "Microprocessors and Microsystems",
volume = "47",
pages = "287 - 302",
year = "2016",
issn = "0141-9331",
doi = "https://doi.org/10.1016/j.micpro.2016.07.014",
url = "http://www.sciencedirect.com/science/article/pii/S0141933116300977",
author = "Leonidas Kosmidis and Eduardo Quiñones and Jaume Abella and Tullio Vardanega and Carles Hernandez and Andrea Gianarro and Ian Broster and Francisco J. Cazorla",
keywords = "Worst-case execution time, Processor architecture, Cache memories, Probabilistic analysis, Time randomization"
}

@InProceedings{EVTWCET,
  author =	{Francisco J. Cazorla and Tullio Vardanega and Eduardo Qui{\~n}ones and Jaume Abella},
  title =	{{Upper-bounding Program Execution Time with Extreme Value Theory}},
  booktitle =	{13th International Workshop on Worst-Case Execution Time Analysis},
  pages =	{64--76},
  series =	{OpenAccess Series in Informatics (OASIcs)},
  ISBN =	{978-3-939897-54-5},
  ISSN =	{2190-6807},
  year =	{2013},
  volume =	{30},
  editor =	{Claire Maiza},
  publisher =	{Schloss Dagstuhl--Leibniz-Zentrum fuer Informatik},
  address =	{Dagstuhl, Germany},
  URL =		{http://drops.dagstuhl.de/opus/volltexte/2013/4123},
  URN =		{urn:nbn:de:0030-drops-41232},
  doi =		{10.4230/OASIcs.WCET.2013.64},
  annote =	{Keywords: WCET, Extreme Value Theory, Probabilistic, Deterministic}
}

@INPROCEEDINGS{WCETSIES, 
author={J. Abella and C. Hernandez and E. Quiñones and F. J. Cazorla and P. R. Conmy and M. Azkarate-askasua and J. Perez and E. Mezzetti and T. Vardanega}, 
booktitle={10th IEEE International Symposium on Industrial Embedded Systems (SIES)}, 
title={WCET analysis methods: Pitfalls and challenges on their trustworthiness}, 
year={2015}, 
volume={}, 
number={}, 
pages={1-10}, 
keywords={probability;safety-critical software;trusted computing;WCET analysis methods;WCET estimates;measurement-based methods;probabilistic methods;program execution time;static methods;system timing behaviour;time-critical systems;trustworthiness;trustworthy upper-bounds;user ability;worst-case execution time;Documentation;Hardware;Multicore processing;Safety;Software;Timing}, 
doi={10.1109/SIES.2015.7185039}, 
ISSN={2150-3109}, 
month={June},}

@inproceedings{RandomModulo,
 author = {Hernandez, Carles and Abella, Jaume and Gianarro, Andrea and Andersson, Jan and Cazorla, Francisco J.},
 title = {Random Modulo: A New Processor Cache Design for Real-time Critical Systems},
 booktitle = {Proceedings of the 53rd Annual Design Automation Conference},
 series = {DAC '16},
 year = {2016},
 isbn = {978-1-4503-4236-0},
 location = {Austin, Texas},
 pages = {29:1--29:6},
 articleno = {29},
 numpages = {6},
 url = {http://doi.acm.org/10.1145/2897937.2898076},
 doi = {10.1145/2897937.2898076},
 acmid = {2898076},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@ARTICLE{IEEETCrandplacement, 
author={L. Kosmidis and J. Abella and E. Quiñones and F. J. Cazorla}, 
journal={IEEE Transactions on Computers}, 
title={Efficient Cache Designs for Probabilistically Analysable Real-Time Systems}, 
year={2014}, 
volume={63}, 
number={12}, 
pages={2998-3011}, 
keywords={cache storage;circuit complexity;content-addressable storage;embedded systems;probability;CRTES domain;PTA-compliant cache design;WCET analysis tools;cache memories;critical real-time embedded systems;direct-mapped arrangements;energy consumption;hardware complexity;hardware design;high-performance features;parametric random placement policy;probabilistic timing analysis;probabilistically analysable real-time systems;program cache accesses;set-associative arrangements;trustworthy-tight WCET estimates;trustworthy-tight worst-case execution time estimates;Hardware;Layout;Probabilistic logic;Program processors;Random variables;Real-time systems;Cache memories;worst-case analysis}, 
doi={10.1109/TC.2013.182}, 
ISSN={0018-9340}, 
month={Dec},}

@MANUAL{DO178B,
  title = {{DO-178B} / {ED-12B}, Software Considerations in Airborne Systems and Equipment Certification},
  author = {{RTCA and EUROCAE}},
  year = 1992,
}

@MANUAL{ISO26262,
  title = {{ISO/DIS 26262}. Road Vehicles -- Functional Safety},
  author = {{International Organization for Standardization}},
  year = 2009,
}

@misc{MBPTACV-script,
  author       = {Abella, Jaume},
  title        = {MBPTA-CV},
  month        = nov,
  year         = 2017,
  doi          = {10.5281/zenodo.1065776},
  url          = {https://doi.org/10.5281/zenodo.1065776}
}

@article{MBPTACV,
 author = {Cazorla, Francisco J. and Kosmidis, Leonidas and Mezzetti, Enrico and Hernandez, Carles and Abella, Jaume and Vardanega, Tullio},
 title = {Probabilistic Worst-Case Timing Analysis: Taxonomy and Comprehensive Survey},
journal = {ACM Comput. Surv.},
year = {2019},
} 

%@article{MBPTACV,
% author = {Cazorla, Francisco J. and Kosmidis, Leonidas and Mezzetti, Enrico and Hernandez, Carles and Abella, Jaume and Vardanega, Tullio},
% title = {Probabilistic Worst-Case Timing Analysis: Taxonomy and Comprehensive Survey},
% journal = {ACM Comput. Surv.},
% issue_date = {February 2019},
%} 


% If more than three authors, use short format for the author's list: <First_Author et al.>
@IEEEtranBSTCTL{bstctl:etal,
  CTLuse_forced_etal = {yes},
  CTLmax_names_forced_etal = {2},
}

@IEEEtranBSTCTL{bstctl:nodash,
  CTLdash_repeated_names = {no},
}

% Manuals, applications and MareNostrum
%@inproceedings{Euroserver,
% author = {Durand et al., Yves},
% title = {{EUROSERVER: Energy Efficient Node for European Micro-servers}},
% booktitle = {Proceedings of the 17th Euromicro Conference on Digital Systems Design (DSD)},
% year = {2014}
%}

@misc{Pritom,
  author       = {Asifuzzaman, Kazi},
  issn         = {1650-2884},
  series       = {LU-CS-EX 2013-27},
  title        = {Design and Implementation of an Embedded Vision System for Industrial Robots},
  year         = {2013},
}




@article{CACTI,
    author = {Naveen Muralimanohar and Rajeev Balasubramonian and Norman P. Jouppi},
    title = {{CACTI 6.0: A Tool to Understand Large Caches}},
    journal = {{HP Technical Report HPL-2009-85}},
    year = {2009}
}

@INPROCEEDINGS{Augustine:STT-MTJNumericalAnalysis, 
author={Augustine, C. and Raychowdhury, A. and Somasekhar, D. and Tschanz, J. and Roy, K. and De, V.K.}, 
booktitle={{IEEE International Electron Devices Meeting (IEDM)}}, 
title={{Numerical Analysis of Typical STT-MTJ Stacks for 1T-1R Memory Arrays}}, 
year={2010}, 
}

@article{MezaNVMRowBuffer,
 author = {Justin Meza, Jing Li and Onur Mutlu},
 title = {{Evaluating Row Buffer Locality in Future Non-Volatile Main Memories}},
 journal = {{Safari Technical Report No. 2012-002}},
 year = {2012},}


@inproceedings{Pajouhi:ECC-4-STTMRAM,
 author = {Pajouhi, Zoha and Fong, Xuanyao and Roy, Kaushik},
 title = {{Device/Circuit/Architecture Co-design of Reliable STT-MRAM}},
 booktitle = {{Proceedings of the Design, Automation \& Test in Europe Conference \& Exhibition}},
 year = {2015},
} 

@misc{EverspinPress,
    author = {{Everspin Technologies, Inc.}},
    title={{Everspin Enhances RIM Smart Meters with Instantly Non-Volatile,
 Low-Energy MRAM  Memory}},
    howpublished = "http://www.everspin.com/everspin-embedded-mram"
}


@misc{ITRS2013,
    author = {{Iternational Technology Roadmap for Semiconductors}},
    title={{ITRS 2013 Edition}},
    howpublished = "http://www.itrs.net/reports.html"
}

@INPROCEEDINGS{Sun:HPCA2009, 
author={Guangyu Sun and Xiangyu Dong and Yuan Xie and Jian Li and Yiran Chen}, 
booktitle={IEEE 15th International Symposium on High Performance Computer Architecture}, 
title={{A Novel Architecture of the 3D Stacked MRAM L2 Cache for CMPs}}, 
year={2009}, 
}



@INPROCEEDINGS{Halupka:NegativeResistanceSTT, 
author={Halupka, D. and Huda, S. and Song, W. and Sheikholeslami, A. and Tsunoda, K. and Yoshida, C. and Aoki, M.}, 
booktitle={{IEEE International Solid State Circuits Conference}}, 
title={{Negative-Resistance Read and Write Schemes for STT-MRAM in 0.13um CMOS}}, 
year={2010}, 
}

@misc{EverspinProd,
    author = {{Everspin Technologies, Inc.}},
    title={{Everspin Embedded MRAM}},
    howpublished = "http://www.everspin.com/everspin-embedded-mram"
}


@INPROCEEDINGS{ToshibaAdvMTJ1, 
author={Abe, K. and Noguchi, H. and Kitagawa, E. and Shimomura, N. and Ito, J. and Fujita, S.}, 
booktitle={{IEEE International Electron Devices Meeting (IEDM)}}, 
title={{Novel Hybrid DRAM/MRAM Design for Reducing Power of High Performance Mobile CPU}}, 
year={2012}, 

}

@INPROCEEDINGS{ToshibaAdvMTJ2, 
author={Noguchi, H. and Kushida, K. and Ikegami, K. and Abe, K. and Kitagawa, E. and Kashiwada, S. and Kamata, C. and Kawasumi, A. and Hara, H. and Fujita, S.}, 
booktitle={Symposium on VLSI Technology (VLSIT)}, 
title={{A 250-MHz 256b-I/O 1-Mb STT-MRAM with Advanced Perpendicular MTJ Based Dual cell for Nonvolatile Magnetic Caches to Reduce Active Power of Processors}}, 
year={2013}, 
}


@INPROCEEDINGS{ToshibaAdvMTJ3, 
author={Nebashi, R. and Sakimura, N. and Honjo, H. and Saito, S. and Ito, Y. and Miura, S. and Kato, Y. and Mori, K. and Ozaki, Y. and Kobayashi, Y. and Ohshima, N. and Kinoshita, K. and Suzuki, T. and Nagahara, K. and Ishiwata, N. and Suemitsu, K. and Fukami, S. and Hada, H. and Sugibayashi, T. and Kasai, N.}, 
booktitle={IEEE International Solid-State Circuits Conference}, 
title={{A 90nm 12ns 32Mb 2T1MTJ MRAM}}, 
year={2009}, 

}



@misc{Darpa:ExaScale,
 author = {Peter Kogge and Keren Bergman and Shekhar Borkar and Dan Campbell and William Carlson and William Dally and Monty Denneau and Paul Franzon and William Harrod and Kerry Hill and Jon Hiller and Sherman Karp and Stephen Keckler and Dean Klein and Robert Lucas and Mark Richards and Al Scarpelli and Steven Scott and Allan Snavely and Thomas Sterling and R. Stanley Williams and Katherine Yelick},
 title = {{ExaScale Computing Study: Technology Challenges in Achieving Exascale Systems}},
 organization = {DARPA},
 month = sep,
 year = 2008
}

@misc{Intel:ExaScale,
 author = {Avinash Sodani},
 title = {{Race to Exascale: Opportunities and Challenges}},
 howpublished = {Keynote Presentation at the 44th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)},
 month = dec,
 year = 2011
}

@misc{DOE:ExaScale,
 author = {Rick Stevens and Andy White and Pete Beckman and Ray Bair-ANL and Jim Hack and Jeff Nichols and Al GeistORNL and Horst Simon and Kathy Yelick and John Shalf-LBNL and Steve Ashby and Moe Khaleel-PNNL and Michel McCoy and Mark Seager and Brent Gorda-LLNL and John Morrison and Cheryl Wampler-LANL and James Peery and Sudip Dosanjh and Jim Ang-SNL and Jim Davenport and Tom Schlagel and BNL and Fred Johnson and Paul Messina},
 title = {{A Decadal DOE Plan for Providing Exascale Applications and Technologies for DOE Mission Needs}},
 howpublished = {Presentation at Advanced Simulation and Computing Principal Investigators Meeting},
 month = mar,
 year = 2010
}

%@article{MezaBaal,
% author = {Justin Meza, Jing Li and Onur Mutlu},
% title = {{Evaluating Row Buffer Locality in Future Non-Volatile Main Memories}},
% journal = {{Safari Technical Report No. 2012-002}},
% year = {2012},
%
%}

@article{Paul,
 author = {Paul H Hargrove and Jason C Duell},
 title = {{Berkeley Lab Checkpoint/Restart (BLCR) for Linux Clusters}},
 journal = {{Journal of Physics}},
 year = {2006},

}

%: Conf. Ser. 46 494 

@INPROCEEDINGS{Oldfield, 
author={Oldfield, R.A. and Arunagiri, S. and Teller, P.J. and Seelam, S. and Varela, M.R. and Riesen, R. and Roth, P.C.}, 
booktitle={{24th IEEE Conference on Mass Storage Systems and Technologies}}, 
title={{Modeling the Impact of Checkpoints on Next-Generation Systems}}, 
year={2007}, 
}

@article{Ferreira,
  title={{Increasing Fault Resiliency in a Message-Passing Environment}},
  author={Ferreira, Kurt and Riesen, Rolf and Oldfield, Ron and Stearley, Jon and Laros, James and Pedretti, Kevin and Kordenbrock, Todd and Brightwell, Ron},
  journal={Sandia National Laboratories, Tech. Rep.},
  year={2009}
}
%SAND2009-6753

@article{Daly:nuclear,
 author = {John T. Daly},
 title = {{ADTSC Nuclear Weapons Highlights: Facilitating High Throughput ASC Calculations}},
 journal = {Technical Report LALP-07-041, Los Alamos National Laboratory, Los Alamos, NM, USA},
 year = {2007},

} 


@inproceedings{Daly:MTTF,
 author = {John T. Daly and Lori A. Pritchett-Sheats and Sarah E. Michalak},
 title = {{Application MTTFE vs. Platform MTTF: A Fresh Perspective on System
Reliability and Application Throughput for Computations at Scale}},
 booktitle = {Workshop on Resiliency in High Performance Computing},
 year = {2008},

} 



@article{Elnozahy,
 author = {Elnozahy, E. N. (Mootaz) and Alvisi, Lorenzo and Wang, Yi-Min and Johnson, David B.},
 title = {{A Survey of Rollback-recovery Protocols in Message-passing Systems}},
 journal = {ACM Comput. Surv.},
 year = {2002},

} 

@inproceedings{Jian,
 author = {Jian, Xun and Duwe, Henry and Sartori, John and Sridharan, Vilas and Kumar, Rakesh},
 title = {{Low-power, Low-storage-overhead Chipkill Correct via Multi-line Error Correction}},
 booktitle = {{International Conference on High Performance Computing, Networking, Storage and Analysis}},
 year = {2013},} 


@INPROCEEDINGS{Kim, 
author={Yoongu Kim and Daly, R. and Kim, J. and Fallin, C. and Ji Hye Lee and Donghyuk Lee and Wilkerson, C. and Lai, K. and Mutlu, O.}, 
booktitle={{ACM/IEEE 41st International Symposium on Computer Architecture (ISCA)}}, 
year = {2014},
title={{Flipping Bits in Memory without Accessing them: An Experimental Study of DRAM Disturbance Errors}},}


@inproceedings{Bianca,
 author = {Schroeder, Bianca and Pinheiro, Eduardo and Weber, Wolf-Dietrich},
 title = {{DRAM Errors in the Wild: A Large-scale Field Study}},
 booktitle = {{11th International Joint Conference on Measurement and Modeling of Computer Systems}},
 year = {2009},

}

@INPROCEEDINGS{Hwang,
    author = {Andy A. Hwang and Ioan Stefanovici and Bianca Schroeder},
    title = {{Cosmic Rays Don’t Strike Twice: Understanding the Nature of DRAM Errors and the Implications for System Design}},
    booktitle = {17th International Conference on Architectural Support for Programming Languages and Operating Systems},
    year = {2012}
}

@inproceedings{Sridharan,
 author = {Sridharan, Vilas and Liberty, Dean},
 title = {{A Study of DRAM Failures in the Field}},
 booktitle = {{International Conference on High Performance Computing, Networking, Storage and Analysis}},
 year = {2012},}
 
@inproceedings{SridharanSC,
 author = {Sridharan, Vilas and Stearley, Jon and DeBardeleben, Nathan and Blanchard, Sean and Gurumurthi, Sudhanva},
 title = {{Feng Shui of Supercomputer Memory: Positional Effects in DRAM and SRAM Faults}},
 booktitle = {{International Conference on High Performance Computing, Networking, Storage and Analysis}},
 year = {2013},} 

 

@INPROCEEDINGS{SenniFR, 
author={Senni, S. and Torres, L. and Sassatelli, G. and Bukto, A. and Mussard, B.}, 
booktitle={IEEE Computer Society Annual Symposium on VLSI (ISVLSI)}, 
title={{Exploration of Magnetic RAM Based Memory Hierarchy for Multicore Architecture}}, 
year={2014}, }

@ARTICLE{XiePenn, 
author={Yuan Xie}, 
journal={IEEE Design Test of Computers}, 
title={{Modeling, Architecture, and Applications for Emerging Memory Technologies}}, 
year={2011},}


@misc{SamsungPatent1,
  title={{Magneto-resistive memory device including source line voltage generator}},
  author={Kim, H. and Kang, S.K. and SOHN, D.H. and Kim, D.M. and Lee, K.C.},
  year={2013},
  publisher={Google Patents},
 
}


@misc{SamsungPatent2,
  title={{Resistive Memory Device, System Including the Same and Method of Reading Data in the Same}},
  author={Oh, H.R.},
  year={2014},
  publisher={Google Patents},
}

@misc{SamsungPatent3,
  title={{Magnetic Random Access Memory}},
  author={Kim, C. and Kang, D. and Kim, H. and Park, C.W. and SOHN, D.H. and Lee, Y.S. and Kang, S. and Oh, H.R. and Cha, S.},
  year={2013},
  publisher={Google Patents},
}

 

@INPROCEEDINGS{Hosomi, 
author={Hosomi, M. and Yamagishi, H. and Yamamoto, T. and Bessho, K. and Higo, Y. and Yamane, K. and Yamada, H. and Shoji, M. and Hachino, H. and Fukumoto, C. and Nagao, H. and Kano, H.}, 
booktitle={{IEEE International Electron Devices Meeting}},
year = {2005}, 
title={{A Novel Nonvolatile Memory with Spin Torque Transfer Magnetization Switching: Spin-RAM}}, }

@article{KatinePillars99,
  title = {{Current-Driven Magnetization Reversal and Spin-Wave Excitations in Co $/$Cu $/$Co Pillars}},
  author = {Katine, J. A. and Albert, F. J. and Buhrman, R. A. and Myers, E. B. and Ralph, D. C.},
  journal = {Phys. Rev. Lett.},
  year = {2000},
}

@ARTICLE{SpongValve96, 
author={Spong, J.K. and Speriosu and Fontana, Robert E. and Dovek, Moris M. and Hylton, T.L.}, 
journal={IEEE Transactions on Magnetics}, 
title={{Giant Magnetoresistive Spin Valve Bridge Sensor}}, 
year={1996},}

@article{DienySoft91,
  title = {{Giant magnetoresistive in soft ferromagnetic multilayers}},
  author = {Dieny, B. and Speriosu, V. S. and Parkin, S. S. P. and Gurney, B. A. and Wilhoit, D. R. and Mauri, D.},
  journal = {Phys. Rev. B},
  year = {1991},

}


@article{Sally,
 author = {Wulf, Wm. A. and McKee, Sally A.},
 title = {{Hitting the Memory Wall: Implications of the Obvious}},
 journal = {SIGARCH Comput. Archit. News},
 month = mar,
 year = {1995},

}



@PhdThesis{IshwarPhD,
title = "{{Scalable and Energy Efficient DRAM Refresh Techniques}}",
author = "Ishwar Singh Bhati",
school = "University of Maryland, College Park",
year = "2014",
}

@INPROCEEDINGS{IshwarDRAM, 
author={Bhati, Ishwar and Chang, Mu-Tien and Chishti, Zeshan and Lu, Shih-Lien and Jacob, Bruce}, 
booktitle={IEEE Transactions on Computers}, 
title={{DRAM Refresh Mechanisms, Penalties, and Trade-Offs}}, 
year={2015},}

@inproceedings{LiuRAIDR,
 author = {Liu, Jamie and Jaiyen, Ben and Veras, Richard and Mutlu, Onur},
 title = {{RAIDR: Retention-Aware Intelligent DRAM Refresh}},
 booktitle = {39th Annual International Symposium on Computer Architecture},
 year = {2012},} 



@INPROCEEDINGS{Suresh, 
author={Suresh, A. and Cicotti, P. and Carrington, L.}, 
booktitle={{IEEE International Conference on Cluster Computing (CLUSTER)}},
year = {2014}, 
title={{Evaluation of Emerging Memory Technologies for HPC, Data Intensive Applications}},}

@article {Vetter,
	title = {{Opportunities for Nonvolatile Memory Systems in Extreme-Scale High Performance Computing}},
	journal = {Computing in Science and Engineering special issue},
	year = {2015},
	author = {Jeffrey S. Vetter and Sparsh Mittal},
}

@INPROCEEDINGS{Li:Hybrid, 
author={Jianhua Li and Xue, C.J. and Yinlong Xu}, 
booktitle={IEEE/IFIP 19th International Conference on VLSI and System-on-Chip (VLSI-SoC)},
year = {2011}, 
title={{STT-RAM Based Energy-Efficiency Hybrid Cache for CMPs}},}


@INPROCEEDINGS{Zhou, 
author={Ping Zhou and Bo Zhao and Jun Yang and Youtao Zhang}, 
booktitle={IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers},
year = {2009}, 
title={{Energy Reduction for STT-RAM Using Early Write Termination}}, }


@INPROCEEDINGS{Jog, 
author={Jog, A. and Mishra, A.K. and Cong Xu and Yuan Xie and Narayanan, V. and Iyer, R. and Das, C.R.}, 
booktitle={49th ACM/EDAC/IEEE Design Automation Conference (DAC)},
year = {2012}, 
title={{Cache Revive: Architecting Volatile STT-RAM Caches for Enhanced Performance in CMPs}},}

@INPROCEEDINGS{Jin, 
author={Youngbin Jin and Mustafa Shihab and Myoungsoo Jung}, 
title={{Area, Power, and Latency Considerations of STT-MRAM to Substitute for Main Memory}},
booktitle={{41st International Symposium on Computer Architecture (ISCA)}},  
year={2014}, }

@misc{Paraver,
    author = {{Barcelona Supercomputing Center}},
    title = {Paraver},
    howpublished = "http://www.bsc.es/computer-sciences/performance-tools/paraver"
}

@misc{Extrae,
    author = {{Barcelona Supercomputing Center}},
    title = {Extrae},
    howpublished = "http://www.bsc.es/computer-sciences/extrae"
}

@manual{PRACE_del,
    title     = {{Unified European Applications Benchmark Suite}},
    organization = {Partnership for Advanced Computing in Europe (PRACE)},
    year      = {2013},}

@misc{website:mn,
    author = {{Barcelona Supercomputing Center}},
    title = {Mare{N}ostrum {I}{I}{I} {S}ystem {A}rchitecture},
    year = {2013},
    howpublished = "http://www.bsc.es/marenostrum-support-services/mn3"
}

@misc{Valgrind,
    title = {Valgrind},
    howpublished = "http://valgrind.org/"
}


@article{Rico,
 author = {Rico, Alejandro and Cabarcas, Felipe and Villavieja, Carlos and Pavlovic, Milan and Vega, Augusto and Etsion, Yoav and Ramirez, Alex and Valero, Mateo},
 title = {{On the Simulation of Large-scale Architectures Using Multiple Application Abstraction Levels}},
 journal = {ACM Trans. Archit. Code Optim.},
 year = {2012},

} 


@misc{Intel64,
    author = {{Intel}},
    title = {{Intel® 64 and IA-32 Architectures Optimization Reference Manual}},
    year = {},
    howpublished = "http://www.intel.com/content/www/us/en/architecture-and-technology/64-ia-32-architectures-optimization-manual.html"
}


@INPROCEEDINGS{Onur, 
author={Kultursay, E. and Kandemir, M. and Sivasubramaniam, A. and Mutlu, O.}, 
booktitle={{IEEE International Symposium on Performance Analysis of Systems and Software}},
year = {2013}, 
title={{Evaluating STT-RAM as an Energy-Efficient Main Memory Alternative}}, } 

@INPROCEEDINGS{MilanICCD, 
author={Pavlovic, M. and Puzovic, N. and Ramirez, A.}, 
booktitle={IEEE 31st International Conference on Computer Design}, 
title={{Data Placement in HPC Architectures with Heterogeneous Off-Chip Memory}}, 
year={2013}, }


@misc{Top500,
    author = {{Top500}},
    title = {{Top500 Supercomuter Sites}},
    howpublished = "http://www.top500.org/"
}

@INPROCEEDINGS{MPIPat, 
author={Preissl, R. and Kockerbauer, T. and Schulz, M. and Kranzlmuller, D. and Supinski, B. and Quinlan, D.J.}, 
booktitle={{37th International Conference on Parallel Processing}}, 
year = {2008},
title={{Detecting Patterns in MPI Communication Traces}}, }


@INPROCEEDINGS{MPIpat2, 
author={Alawneh, L. and Hamou-Lhadj, A.}, 
booktitle={IEEE 20th International Conference on Program Comprehension}, 
year = {2012},
title={{Identifying Computational Phases from Inter-Process Communication Traces of HPC Applications}},}


@ARTICLE{Li, 
author={Hai Li and Xiaobin Wang and Zhong-Liang Ong and Weng-Fai Wong and Yaojun Zhang and Peiyuan Wang and Yiran Chen}, 
journal={IEEE Transactions on Magnetics}, 
title={{Performance, Power, and Reliability Tradeoffs of STT-RAM Cell Subject to Architecture-Level Requirement}}, 
year={2011}, 
}


@inproceedings{Sun,
 author = {Sun, Zhenyu and Bi, Xiuyuan and Li, Hai (Helen) and Wong, Weng-Fai and Ong, Zhong-Liang and Zhu, Xiaochun and Wu, Wenqing},
 title = {{Multi Retention Level STT-RAM Cache Designs with a Dynamic Refresh Scheme}},
 booktitle = {44th Annual IEEE/ACM International Symposium on Microarchitecture},
 year = {2011},}
 
 
 @INPROCEEDINGS{Smullen, 
author={Smullen, C.W. and Mohan, V. and Nigam, A. and Gurumurthi, S. and Stan, M.R.}, 
booktitle={IEEE 17th International Symposium on High Performance Computer Architecture (HPCA)},
year = {2011}, 
title={{Relaxing non-volatility for fast and energy-efficient STT-RAM caches}}, } 


@article{Uhlig:1997:TMS:254180.254184,
 author = {Uhlig, Richard A. and Mudge, Trevor N.},
 title = {{Trace-driven Memory Simulation: A Survey}},
 journal = {ACM Comput. Surv.},
 year = {1997},

}


%@article{10.1109/ICPP.2008.71,
%author = {Robert Preissl and Thomas Kockerbauer and Martin Schulz and Dieter Kranzlm and Bronis R. de Supinski and Daniel J. Quinlan},
%title = {{Detecting Patterns in MPI Communication Traces}},
%journal ={42nd International Conference on Parallel Processing},
%year = {2013},
%}

@inproceedings{limpio,
author={Pavlovic, Milan and Radulovic, Milan and Ramirez, Alex and Radojkovic, Petar},
title = {{Limpio --- LIghtweight MPI instrumentatiOn}},
booktitle = {IEEE 23rd International Conference on Program Comprehension},
year = {2015},
url = {http://www.bsc.es/computer-sciences/computer-architecture/memory-systems/limpio}
}

@phdthesis{Puzak:1985:ACR:911778,
 author = {Puzak, Thomas Roberts},
 title = {{Analysis of Cache Replacement Algorithms}},
 year = {1985},
 publisher = {University of Massachusetts Amherst},
}

@article{Wang:1991:ETS:128738.128740,
 author = {Wang, Wen-Hann and Baer, Jean-Loup},
 title = {{Efficient Trace-driven Simulation Methods for Cache Performance Analysis}},
 journal = {ACM Trans. Comput. Syst.},
 year = {1991},

}

%%author = {Rick Stevens and Andy White et al.},
%@manual{DOE:ExaScale,
% author = {Stevens et al., Rick},
% title = {{A Decadal DOE Plan for Providing Exascale Applications and Technologies for DOE Mission Needs}},
% organization = {Presentation at Advanced Simulation and Computing Principal Investigators Meeting},
% year = {2010}
%}
%
%@manual{ETP4HPC,
%    title = {ETP4HPC Strategic Research Agenda Achieving HPC leadership in Europe},
%    organization = {European Technology Platform for High Performance Computing},
%    year = {2013}
%}
%
%@manual{IBM:LSF,
% author = {IBM},
% title = {{Administering Platform LSF}},
% organization = {Version 9 Release 1.2},
% year = {2014}
%} 
%
%@techreport{Asanovic:Berkeley-2006,
% author = {Asanovic et al., Krste},
% title = {{The Landscape of Parallel Computing Research: A View from Berkeley}},
% Institution = {EECS Department, University of California, Berkeley},
% Number = {UCB/EECS-2006-183},
% year = {December, 2006}
%} 
%
%@misc{website:mn,
%    author = {{Barcelona Supercomputing Center}},
%    title = {Mare{N}ostrum {I}{I}{I} {S}ystem {A}rchitecture},
%    year = {2013},
%    howpublished = "http://www.bsc.es/marenostrum-support-services/mn3"
%}
%
%@misc{website:prace,
%    author = {{Partnership for Advanced Computing in Europe (PRACE)}},
%    title = {Prace Research Infrastructure},
%    year = {},
%    howpublished = "http://www.prace-ri.eu"
%}
%
%@misc{website:specmpi2007,
%    author = {},
%    title = {{SPEC MPI2007}},
%    year = {},
%    howpublished = "http://www.spec.org/mpi2007/"
%}
%
%@misc{website:specomp2012,
%    author = {},
%    title = {{SPEC OMP2012}},
%    year = {},
%    howpublished = "https://www.spec.org/omp2012/"
%}
%
%@misc{website:spec,
%    author = {},
%    title = {{SPEC} {B}enchmarks},
%    year = {},
%    howpublished = "https://www.spec.org/"
%}
%
%@misc{website:sequoiabench,
%    author = {},
%    title = {{ASC} {S}equoia {B}enchmarks {C}odes},
%    year = {},
%    howpublished = "https://asc.llnl.gov/sequoia/benchmarks/"
%}
%@misc{website:LINPACK,
%    author = {},
%    title = {{LINPACK} {HPC} {B}enchmark},
%    year = {},
%    howpublished = "http://www.netlib.org/linpack/"
%}
%
%@misc{website:Graph500,
%    author = {},
%    title = {{Graph 500}},
%    year = {},
%    howpublished = "http://www.graph500.org/"
%}
%
%@misc{website:TOP500,
%    author = {},
%    title = {{TOP500 List}},
%    year = {November 2014},
%    howpublished = "http://www.top500.org/"
%}
%
%@manual{Extrae,
%    title = {{E}xtrae {U}ser guide manual for version 2.5.1},
%    organization = {Barcelona Supercomputing Center},
%    year = {April, 2014}
%}
%
%%Papers
%
%author = {Yves Durand and Paul M. Carpenter and Stefano Adami and Angelos Bilas and Denis Dutoita and Alexis Farcy and Georgi Gaydadjiev and John Goodacre and Manolis Katevenis and Manolis Marazakis and Emil Matus and Iakovos Mavroidis and John Thomson},

%@inproceedings{Murphy:CUG-2010,
% author = {Murphy et al., Richard},
% title = {{Introducing the Graph 500}},
% booktitle = {Cray User's Group (CUG)},
% year = {2010}
%}
%
%@inproceedings{Murphy:IISWC-2006,
% author = {Murphy et al., Richard},
% title = {{DFS: A Simple to Write Yet Difficult to Execute Benchmark}},
% booktitle = {Proceedings of the IEEE International Symposium on Workload Characterization (IISWC)},
% year = {2006}
%} 
%
%%author = {Milan Pavlovic et al.},
%%author = {Pavlovic, Milan and Etsion, Yoav and Ramirez, Alex},
%@inproceedings{Pavlovic:IISWC-2011,
% author = {Pavlovic et al., Milan},
% title = {{On the Memory System Requirements of Future Scientific Applications: Four Case-studies}},
% booktitle = {Proceedings of the IEEE International Symposium on Workload Characterization (IISWC)},
% year = {2011}
%} 
%
%%author = {Seelam, Seetharami and Chung, I-Hsin and Cong, Guojing and Wen, Hui-Fang and Klepacki, David},
%@inproceedings{Seelam:HPCC-2008,
% author = {Seelam et al., Seetharami},
% title = {{Workload Performance Characterization of DARPA HPCS Benchmarks}},
% booktitle = {The 10th IEEE International Conference on High Performance Computing and Communications (HPCC)},
% year = {2008}
%} 
%
%
%% author = {Maron, Bill and Chen, Thomas and Vianney, Duc and Olszewski, Bret and Kunkel, Steve and Mericas, Alex},
%@inproceedings{Maron:IISWC-2005,
% author = {Maron et al., Bill},
% title = {{Workload Characterization for the Design of Future Servers}},
% booktitle = {Proceedings of the IEEE International Symposium on Workload Characterization (IISWC)},
% year = {2005}
%} 
%
%
%% author = {Barroso, Luiz Andre and Gharachorloo, Kourosh and Bugnion, Edouard},
%@inproceedings{Barroso:ISCA-1998,
% author = {Luiz Andre Barroso et al.},
% title = {{Memory System Characterization of Commercial Workloads}},
% booktitle = {Proceedings of the 25th Annual International Symposium on Computer Architecture (ISCA)},
% year = {1998}
%}
%
%%author = {Jaleel, Aamer and Mattina, Matthew and Jacob, Bruce},
%@inproceedings{Jaleel:HPCA-2006,
% author = {Aamer Jaleel et al.},
% title = {{Last Level Cache (LLC) Performance of Data Mining Workloads On a CMP — A Case Study of Parallel Bioinformatics Workloads}},
% booktitle = {Proceedings of the 12th International Symposium on High-Performance Computer Architecture (HPCA)},
% year = {2006}
%}
%
%@article{Murphy:ToC-2007,
% author = {Murphy, Richard and Kogge, Peter},
% title = {{On the Memory Access Patterns of Supercomputer Applications: Benchmark Selection and Its Implications}},
% journal = {IEEE Transactions on Computers},
% volume = {Vol. 56},
% year = {2007}
%}
%
%@article{Dongarra:2011,
% author = {Dongarra et al., Jack},
% title = {{The International Exascale Software Project roadmap}},
% journal = {International Journal of High Performance Computing Applications},
% year = {2011}
%}
%
%@article{Ranganathan:2011,
% author = {Parthasarathy Ranganathan},
% title = {{From Microprocessors to Nanostores: Rethinking Data-Centric Systems}},
% journal = {Computer},
% volume = {Vol. 44, Issue: 1},
% year = {2011}
%}
%@inproceedings{Murphy:IISWC-2005,
% author = {Murphy, Richard},
% title = {{On the Effects of Memory Latency and Bandwidth on Supercomputer Application Performance}},
% booktitle = {Proceedings of the IEEE International Symposium on Workload Characterization (IISWC)},
% year = {2005}
%} 
%
%%author = {Ishizaki, Kazuaki and Nakatani, Toshio and Daijavad, Shahrokh},
%@inproceedings{Ishizaki:IISWC-2009,
% author = {Ishizaki et al., Kazuaki},
% title = {{Analyzing and Improving Performance Scalability of Commercial Server Workloads on a Chip Multiprocessor}},
% booktitle = {Proceedings of the IEEE International Symposium on Workload Characterization (IISWC)},
% year = {2009}
%} 
%
%%author = {Biswas, Susmit and Supinski, Bronis R. de and Schulz, Martin and Franklin, Diana and Sherwood, Timothy and Chong, Frederic T.},
%@inproceedings{Biswas:IPDPS-2011,
% author = {Biswas et al., Susmit},
% title = {{Exploiting Data Similarity to Reduce Memory Footprints}},
% booktitle = {Proceedings of the IEEE International Parallel \& Distributed Processing Symposium (IPDPS)},
% year = {2011}
%} 
%
%@inproceedings{Alameldeen:ISCA-2004,
% author = {Alameldeen, Alaa R. and Wood, David A.},
% title = {{Adaptive Cache Compression for High-Performance Processors}},
% booktitle = {Proceedings of the 31st Annual International Symposium on Computer Architecture (ISCA)},
% year = {2004}
%}
% 
%%author = {Wilson, Paul R. and Kaplan, Scott F. and Smaragdakis, Yannis},
%@inproceedings{Wilson:Usenix-1999,
% author = {Paul R. Wilson et al.},
% title = {{The Case for Compressed Caching in Virtual Memory Systems}},
% booktitle = {Proceedings of the USENIX Annual Technical Conference},
% year = {1999}
%}
%
%%author = {Alam, Sadaf R. and  Barrett, Richard F. and Kuehn, Jeffery A. and Roth, Philip C. and Vetter, Jeffrey S.},
%@inproceedings{Alam:IISWC-2006,
% author = {Alam et al., Sadaf R.},
% title = {{Characterization of Scientific Workloads on Systems with Multi-Core Processors}},
% booktitle = {Proceedings of the IEEE International Symposium on Workload Characterization (IISWC)},
% year = {2006}
%}
%
%%author = {Woo, Steven Cameron and Ohara, Moriyoshi and Torrie, Evan},
%@inproceedings{Woo:ISCA-1995,
% author = {Woo et al., Steven Cameron},
% title = {{The SPLASH-2 Programs: Characterization and Methodological Considerations}},
% booktitle = {Proceedings of the 22nd Annual International Symposium on Computer Architecture (ISCA)},
% year = {1995}
%}
%
%% author = {Bhadauria, Major and  Weaver, Vincent M. and McKee, Sally A.},
%@inproceedings{Bhadauria:IISWC-2009,
% author = {Bhadauria et al., Major},
% title = {Understanding PARSEC Performance on Contemporary CMPs},
% booktitle = {Proceedings of the IEEE International Symposium on Workload Characterization (IISWC)},
% year = {2009}
%}
%
%% author = {Beinia, Christian and  Kumar, Sanjeev and Singh, Jaswinder Pal and Li, Kai},
%@inproceedings{Beinia:PACT-2008,
% author = {Beinia et al., Christian},
% title = {{The PARSEC Benchmark Suite: Characterization and Architectural Implications}},
% booktitle = {Proceedings of the 17th international conference on Parallel Architectures and Compilation Techniques (PACT)},
% year = {2008}
%}
%
%% author = {Burger, Doug and Goodman, James R. and Kagi, Alain},
%@inproceedings{Burger:ISCA-1996,
% author = {Doug Burger et al.},
% title = {{Memory Bandwidth Limitations of Future Microprocessors}},
% booktitle = {Proceedings of the 23th Annual International Symposium on Computer Architecture (ISCA)},
% year = {1996}
%}
%
%% author = {Wong, Frederick C. and  Martin, Richard P. and Arpaci-Dusseau, Remzi H. and Culler, David E.},
%@inproceedings{Wong:SC-1999,
% author = {Wong  et al., Frederick C.},
% title = {{Architectural Requirements and Scalability of the NAS Parallel Benchmarks}},
% booktitle = {Proceedings of the ACM/IEEE conference on Supercomputing (SC)},
% year = {1999}
%}
%
%% author = {Trancoso, Pedro and Larriba-Pey, Josep-L. and Zhang, Zheng and Torrellas, Josep},
%@inproceedings{Trancoso:HPCA-1997,
% author = {Pedro Trancoso et al.},
% title = {{The Memory Performance of DSS Commercial Workloads in Shared-Memory Multiprocessors}},
% booktitle = {Proceedings of the 3rd International Symposium on High-Performance Computer Architecture (HPCA)},
% year = {1997}
%}
%
%@inproceedings{Koop:CCGRID-2007,
% author = {Koop et al., Matthew J. },
% title = {{Reducing Connection Memory Requirements of MPI for InfiniBand Clusters: A Message Coalescing Approach}},
% booktitle = {Seventh IEEE International Symposium on Cluster Computing and the Grid (CCGRID)},
% year = {2007}
%}
%
%% author = {Perks, O. and Hammond, S. D. and Pennycook, S. J. and Jarvis, S. A.}, ACM SIGMETRICS Performance Evaluation Review - Special issue on the 1st international %workshop on performance modeling, benchmarking and simulation of high performance computing systems (PMBS '10)
%@article{Perks:PMBS-2011,
% author = {Perks et al., O.},
% title = {{Should We Worry About Memory Loss?}},
% journal = {ACM SIGMETRICS Performance Evaluation Review - Special issue on the workshop on PMBS},
% volume = {Vol. 38 Issue 4},
% year = {2011}
%}
%
%@article{Dubey:Intel-2005,
% author = {Dubey, Pradeep},
% title = {{Recognition, Mining and Synthesis Moves Computers to the Era of Tera}},
% journal = {Intel Technology Journal},
% year = {February, 2005}
%}
%
%@article{Amarasinghe:DARPA-2009,
% author = {Amarasinghe et. al., Saman},
% title = {{ExaScale Software Study: Software Challenges in Extreme Scale Systems}},
% journal = {DARPA},
% year = {September, 2009}
%}
%
%@article{HPC_Challenge:2005,
% author = {Luszczek, Piotr and Dongarra, Jack J.},
% title = {{Introduction to the HPC Challenge Benchmark Suite}},
% journal = {ICL Technical Report, ICL-UT-05-01},
% year = {2005}
%}
%@article{STREAM:1997,
% author = {McCalpin, John D.},
% title = {{STREAM: Sustainable Memory Bandwidth in High Performance Computers}},
% journal = {Report, University of Virginia},
% year = {1997}
%}
%
%@article{HBM:JEDEC2013,
% author = {{JEDEC Solid State Technology Association}},
% title = {{High Bandwidth Memory (HBM) DRAM}},
% journal = {JESD235},
% year = {2013},
% month = {October}
%}
%
%@article{HMC:2014,
% author = {{Hybrid Memory Cube Consortium}},
% title = {{Hybrid Memory Cube Specification 1.1}},
% journal = {},
% year = {2014}
%}
%
%%author = {Duran, Alejandro and Ayguade, Eduard and Badia, Rosa M. and Labarta, Jesus and Martinell, Luis and Martorell, Xavier and Planas, Judit},
%@article{OmpSs:PPL-2011,
% author = {Duran et al., Alejandro},
% title = {{OmpSs: A Proposal for Programming Heterogeneous Multi-core Architectures}},
% journal = {Parallel Processing Letters},
% volume = {Volume 21, Issue 02},
% year = {2011}
%}

@TECHREPORT{West2009NASA,
  author 			= {Adam West},
  title 			= {{NASA Study on Flight Software Complexity. Final Report}},
  institution = {NASA},
  year 				= {2009},
}

@Misc{ARM100x,
  author 			= {{ARM}},
  title 			= {{ARM Expects Vehicle Compute Performance to Increase 100x in Next Decade}},
  note 				= {\url{https://www.arm.com/about/newsroom/arm-expects-vehicle-compute-performance-to-increase-100x-in-next-decade.php}},
  year 				= {2015},
}


@MANUAL{ESA-GR740,
  author = {{European Space Agency}},
  title = {{GR740: The ESA Next Generation Microprocessor (NGMP)}},
	note = {\url{http://microelectronics.esa.int/gr740/index.html}},
}

@MANUAL{LEON4N2X,
  author = {Cobham Gaisler},
  title = {GR-CPCI-LEON4-N2X Quad-Core LEON4 Next Generation Microprocessor Evaluation Board},
	note = {\url{http://www.gaisler.com/index.php/products/boards/gr-cpci-leon4-n2x}},
}


@article{WCETsurvey,
        author={Reinhard Wilhelm. et al},
        title={The worst-case execution time problem: overview of methods 
        and survey of tools},
        journal={ACM TECS},
        year={2008},
        volume={7},
        number={3},
        pages={1-53},
}
%        journal={Trans. on Embedded Computing Systems},

@INPROCEEDINGS{AbellaSIES2015,
author={J. Abella and C. Hernandez and E. Quiñones and F. J. Cazorla and P. R. Conmy and M. Azkarate-askasua and J. Perez and E. Mezzetti and T. Vardanega},
booktitle={10th IEEE International Symposium on Industrial Embedded Systems (SIES)},
title={WCET analysis methods: Pitfalls and challenges on their trustworthiness},
year={2015},
volume={},
number={},
pages={1-10},
doi={10.1109/SIES.2015.7185039},
ISSN={2150-3109},
month={June},}

@inproceedings{mbta_rolls_royce,
 author    = {S. Law and I. Bate},
 title     = {Achieving Appropriate Test Coverage for Reliable Measurement-Based Timing Analysis},
 booktitle = {{ECRTS}},
 year      = {2016},
}

@inproceedings{SIES-casestudy,
 author = {F. {Wartel et al.}},
 title = {Measurement-Based Probabilistic Timing Analysis: Lessons from an Integrated-Modular Avionics Case Study},
 booktitle = {SIES},
 year = {2013}
}

@inproceedings{DATE-casestudy,
 author = {F. {Wartel et al.}},
 title = {Timing Analysis of an Avionics Case Study on Complex Hardware/Software Platforms},
 booktitle = {DATE},
 year = {2015}
}

@inproceedings{space-casestudy,
 author = {M. {Fernandez et al.}},
 title = {Probabilistic Timing Analysis on Time-randomized Platforms for the Space Domain},
 booktitle = {DATE},
 year = {2017}
}

@inproceedings{INDINMBPTA,
  author    = {Z. {Stephenson et al.}},
  title     = {Supporting Industrial Use of Probabilistic Timing Analysis with Explicit Argumentation},
  booktitle = {INDIN},
  year = {2013},
}

@inproceedings{TASA,
 author = {L. {Kosmidis et al.}},
 title = {{TASA}: {T}oolchain-agnostic {S}tatic {S}oftware {R}andomisation for
	 {C}ritical {R}eal-time {S}ystems},
 booktitle = {ICCAD},
 year = {2016},
} 

@Misc{RandHWLeon3,
howpublished = {\url{http://www.gaisler.com/index.php/products/processors/leon3}},
title = {{LEON3 Processor (Probabilistic platform)}},
author={{Cobham Gaisler}}
}


@inproceedings{KosDATE2013b,
  author    = {L. {Kosmidis et al.}},
  title     = {Probabilistic Timing Analysis on Conventional Cache Designs},
  booktitle = {DATE},
  year      = {2013},
}

@MISC{SoCLib,
    author = {SoCLib},
    title  = {-},
    note   = {http://www.soclib.fr/trac/dev},
    year = {2003-2012},
 }

