// Seed: 4186664101
module module_0;
  assign module_1.type_17 = 0;
  assign id_1 = 1;
  tri1 id_3 = 1;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input tri id_2,
    input uwire id_3,
    output uwire id_4,
    input wand id_5,
    input wor id_6,
    input supply0 id_7,
    input supply1 id_8
);
  wand id_10;
  assign id_10 = 1;
  module_0 modCall_1 ();
  wire id_11;
  always @(*) begin : LABEL_0
    cover (id_6);
  end
  assign id_4 = 1;
endmodule
