
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| add_prj             | 00h:00m:00s   | 15:42:09 Fri Aug 02 2019  | Process PRJ file                                                  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| synth_design        | 00h:00m:09s   | 15:42:09 Fri Aug 02 2019  | design_1_slot_0_0 -flatten_hierarchy rebuilt                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:06s   | 15:42:18 Fri Aug 02 2019  | Write out synthesis DCP                                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 15:42:24 Fri Aug 02 2019  | Report Synthesis Utilization of sortdemo_hwt0                     |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:00m:15s

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| add_prj             | 00h:00m:00s   | 15:42:24 Fri Aug 02 2019  | Process PRJ file                                                  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| synth_design        | 00h:00m:09s   | 15:42:24 Fri Aug 02 2019  | design_1_slot_0_0 -flatten_hierarchy rebuilt                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:00s   | 15:42:33 Fri Aug 02 2019  | Write out synthesis DCP                                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:01s   | 15:42:33 Fri Aug 02 2019  | Report Synthesis Utilization of matrixmul_hwt0                    |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:00m:10s

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| add_prj             | 00h:00m:00s   | 15:42:34 Fri Aug 02 2019  | Process PRJ file                                                  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| synth_design        | 00h:00m:06s   | 15:42:34 Fri Aug 02 2019  | design_1_slot_1_0 -flatten_hierarchy rebuilt                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:00s   | 15:42:40 Fri Aug 02 2019  | Write out synthesis DCP                                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 15:42:40 Fri Aug 02 2019  | Report Synthesis Utilization of sortdemo_hwt1                     |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:00m:06s

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| add_prj             | 00h:00m:00s   | 15:42:40 Fri Aug 02 2019  | Process PRJ file                                                  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| synth_design        | 00h:00m:09s   | 15:42:40 Fri Aug 02 2019  | design_1_slot_1_0 -flatten_hierarchy rebuilt                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:01s   | 15:42:49 Fri Aug 02 2019  | Write out synthesis DCP                                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 15:42:50 Fri Aug 02 2019  | Report Synthesis Utilization of matrixmul_hwt1                    |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:00m:10s

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| link_design         | 00h:00m:02s   | 15:42:50 Fri Aug 02 2019  | link_design -part xc7z020clg484-1 -top design_1_wrapper           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| read_checkpoint     | 00h:00m:00s   | 15:42:52 Fri Aug 02 2019  | Resolve blackbox for slot_0                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| read_checkpoint     | 00h:00m:01s   | 15:42:52 Fri Aug 02 2019  | Resolve blackbox for slot_1                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:02s   | 15:42:53 Fri Aug 02 2019  | Post link_design checkpoint                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_drc          | 00h:00m:01s   | 15:42:55 Fri Aug 02 2019  | methodology checks                                                |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_drc          | 00h:00m:00s   | 15:42:56 Fri Aug 02 2019  | timing_checks                                                     |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| opt_design          | 00h:00m:03s   | 15:42:56 Fri Aug 02 2019  | opt_design                                                        |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:01s   | 15:42:59 Fri Aug 02 2019  | Post opt_design checkpoint                                        |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| place_design        | 00h:00m:08s   | 15:43:00 Fri Aug 02 2019  | place_design                                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:01s   | 15:43:08 Fri Aug 02 2019  | Post place_design checkpoint                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| phys_opt_design     | 00h:00m:01s   | 15:43:09 Fri Aug 02 2019  | phys_opt_design                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:01s   | 15:43:10 Fri Aug 02 2019  | Post phys_opt_design checkpoint                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| route_design        | 00h:00m:15s   | 15:43:11 Fri Aug 02 2019  | route_design                                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:01s   | 15:43:26 Fri Aug 02 2019  | Post route_design checkpoint                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 15:43:27 Fri Aug 02 2019  |                                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_route_status | 00h:00m:00s   | 15:43:27 Fri Aug 02 2019  |                                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_timing       | 00h:00m:01s   | 15:43:27 Fri Aug 02 2019  | Timing Summary                                                    |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_drc          | 00h:00m:01s   | 15:43:28 Fri Aug 02 2019  | bistream_checks                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:01s   | 15:43:29 Fri Aug 02 2019  | Write cell checkpoint for design_1_i/slot_0                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| update_design       | 00h:00m:01s   | 15:43:30 Fri Aug 02 2019  | Carve out (blackbox) design_1_i/slot_0                            |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:01s   | 15:43:31 Fri Aug 02 2019  | Write cell checkpoint for design_1_i/slot_1                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| update_design       | 00h:00m:01s   | 15:43:32 Fri Aug 02 2019  | Carve out (blackbox) design_1_i/slot_1                            |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| lock_design         | 00h:00m:01s   | 15:43:33 Fri Aug 02 2019  | Lock placement and routing of design_1_wrapper                    |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:00m:45s



| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| link_design         | 00h:00m:02s   | 15:43:35 Fri Aug 02 2019  | link_design -part xc7z020clg484-1 -top design_1_wrapper           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| read_checkpoint     | 00h:00m:01s   | 15:43:37 Fri Aug 02 2019  | Resolve blackbox for slot_0                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| read_checkpoint     | 00h:00m:02s   | 15:43:38 Fri Aug 02 2019  | Resolve blackbox for slot_1                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:01s   | 15:43:40 Fri Aug 02 2019  | Post link_design checkpoint                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_drc          | 00h:00m:02s   | 15:43:41 Fri Aug 02 2019  | methodology checks                                                |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_drc          | 00h:00m:01s   | 15:43:43 Fri Aug 02 2019  | timing_checks                                                     |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| opt_design          | 00h:00m:03s   | 15:43:44 Fri Aug 02 2019  | opt_design                                                        |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:02s   | 15:43:47 Fri Aug 02 2019  | Post opt_design checkpoint                                        |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| place_design        | 00h:00m:08s   | 15:43:49 Fri Aug 02 2019  | place_design                                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:02s   | 15:43:57 Fri Aug 02 2019  | Post place_design checkpoint                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| phys_opt_design     | 00h:00m:01s   | 15:43:59 Fri Aug 02 2019  | phys_opt_design                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:02s   | 15:44:00 Fri Aug 02 2019  | Post phys_opt_design checkpoint                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| route_design        | 00h:00m:16s   | 15:44:02 Fri Aug 02 2019  | route_design                                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:02s   | 15:44:18 Fri Aug 02 2019  | Post route_design checkpoint                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 15:44:20 Fri Aug 02 2019  |                                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_route_status | 00h:00m:00s   | 15:44:20 Fri Aug 02 2019  |                                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_timing       | 00h:00m:01s   | 15:44:20 Fri Aug 02 2019  | Timing Summary                                                    |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_drc          | 00h:00m:01s   | 15:44:21 Fri Aug 02 2019  | bistream_checks                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:01s   | 15:44:22 Fri Aug 02 2019  | Write cell checkpoint for design_1_i/slot_0                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:01s   | 15:44:23 Fri Aug 02 2019  | Write cell checkpoint for design_1_i/slot_1                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:00m:49s



| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| pr_verify           | 00h:00m:07s   | 15:44:24 Fri Aug 02 2019  | 2 Configurations                                                  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_bitstream     | 00h:00m:19s   | 15:44:31 Fri Aug 02 2019  | config_sortdemo                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_cfgmem        | 00h:00m:00s   | 15:44:50 Fri Aug 02 2019  | Generate PCAP format bin file for config_sortdemo(sortdemo_hwt0)  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_cfgmem        | 00h:00m:01s   | 15:44:50 Fri Aug 02 2019  | Generate PCAP format bin file for config_sortdemo(sortdemo_hwt1)  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
