{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651085532198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651085532199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 27 14:52:11 2022 " "Processing started: Wed Apr 27 14:52:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651085532199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651085532199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta M6800_MIKBUG -c M6800_MIKBUG " "Command: quartus_sta M6800_MIKBUG -c M6800_MIKBUG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651085532199 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651085532363 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1651085532708 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651085532769 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651085532769 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "59 " "The Timing Analyzer is analyzing 59 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1651085533131 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651085533251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651085533251 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651085533251 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1651085533251 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1651085533266 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1651085533267 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "w_cpuClock " "Node: w_cpuClock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu68:cpu1\|state.int_wai_state w_cpuClock " "Register cpu68:cpu1\|state.int_wai_state is being clocked by w_cpuClock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651085533288 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651085533288 "|M6800_figForth|w_cpuClock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_CLOCK_50 " "Node: i_CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register w_cpuClock i_CLOCK_50 " "Register w_cpuClock is being clocked by i_CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651085533288 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651085533288 "|M6800_figForth|i_CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0 " "Node: MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0 " "Register MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount is being clocked by MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651085533288 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651085533288 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Node: MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[9\]_341 MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[9\]_341 is being clocked by MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651085533288 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651085533288 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_termCount"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "serSelect " "Node: serSelect was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SBCTextDisplayRGB:vdu\|dataOut\[2\] serSelect " "Register SBCTextDisplayRGB:vdu\|dataOut\[2\] is being clocked by serSelect" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651085533288 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651085533288 "|M6800_figForth|serSelect"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIKBUG_FRPNL:MIKBUG_FRPNL\|io_run0Halt1~reg0 " "Node: MIKBUG_FRPNL:MIKBUG_FRPNL\|io_run0Halt1~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sd_controller:sd1\|host_read_flag MIKBUG_FRPNL:MIKBUG_FRPNL\|io_run0Halt1~reg0 " "Register sd_controller:sd1\|host_read_flag is being clocked by MIKBUG_FRPNL:MIKBUG_FRPNL\|io_run0Halt1~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651085533288 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651085533288 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|io_run0Halt1~reg0"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651085533296 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "(i_CLOCK_50) " "Virtual clock (i_CLOCK_50) is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1651085533298 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651085533299 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651085533315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.353 " "Worst-case setup slack is 45.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085533341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085533341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.353               0.000 altera_reserved_tck  " "   45.353               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085533341 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651085533341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.456 " "Worst-case hold slack is 0.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085533346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085533346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 altera_reserved_tck  " "    0.456               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085533346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651085533346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.157 " "Worst-case recovery slack is 97.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085533353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085533353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.157               0.000 altera_reserved_tck  " "   97.157               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085533353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651085533353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.132 " "Worst-case removal slack is 1.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085533360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085533360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.132               0.000 altera_reserved_tck  " "    1.132               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085533360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651085533360 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.411 " "Worst-case minimum pulse width slack is 49.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085533368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085533368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.411               0.000 altera_reserved_tck  " "   49.411               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085533368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651085533368 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651085533427 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651085533427 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651085533427 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651085533427 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.744 ns " "Worst Case Available Settling Time: 343.744 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651085533427 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651085533427 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651085533427 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651085533432 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651085533476 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651085534483 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "w_cpuClock " "Node: w_cpuClock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu68:cpu1\|state.int_wai_state w_cpuClock " "Register cpu68:cpu1\|state.int_wai_state is being clocked by w_cpuClock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651085534856 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651085534856 "|M6800_figForth|w_cpuClock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_CLOCK_50 " "Node: i_CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register w_cpuClock i_CLOCK_50 " "Register w_cpuClock is being clocked by i_CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651085534856 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651085534856 "|M6800_figForth|i_CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0 " "Node: MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0 " "Register MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount is being clocked by MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651085534856 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651085534856 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Node: MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[9\]_341 MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[9\]_341 is being clocked by MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651085534856 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651085534856 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_termCount"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "serSelect " "Node: serSelect was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SBCTextDisplayRGB:vdu\|dataOut\[2\] serSelect " "Register SBCTextDisplayRGB:vdu\|dataOut\[2\] is being clocked by serSelect" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651085534856 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651085534856 "|M6800_figForth|serSelect"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIKBUG_FRPNL:MIKBUG_FRPNL\|io_run0Halt1~reg0 " "Node: MIKBUG_FRPNL:MIKBUG_FRPNL\|io_run0Halt1~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sd_controller:sd1\|host_read_flag MIKBUG_FRPNL:MIKBUG_FRPNL\|io_run0Halt1~reg0 " "Register sd_controller:sd1\|host_read_flag is being clocked by MIKBUG_FRPNL:MIKBUG_FRPNL\|io_run0Halt1~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651085534856 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651085534856 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|io_run0Halt1~reg0"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651085534857 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "(i_CLOCK_50) " "Virtual clock (i_CLOCK_50) is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1651085534860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.711 " "Worst-case setup slack is 45.711" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085534874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085534874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.711               0.000 altera_reserved_tck  " "   45.711               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085534874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651085534874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.404 " "Worst-case hold slack is 0.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085534881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085534881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 altera_reserved_tck  " "    0.404               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085534881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651085534881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.342 " "Worst-case recovery slack is 97.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085534887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085534887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.342               0.000 altera_reserved_tck  " "   97.342               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085534887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651085534887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.031 " "Worst-case removal slack is 1.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085534893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085534893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.031               0.000 altera_reserved_tck  " "    1.031               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085534893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651085534893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.254 " "Worst-case minimum pulse width slack is 49.254" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085534899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085534899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.254               0.000 altera_reserved_tck  " "   49.254               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085534899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651085534899 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651085534963 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651085534963 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651085534963 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651085534963 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.323 ns " "Worst Case Available Settling Time: 344.323 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651085534963 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651085534963 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651085534963 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651085534971 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "w_cpuClock " "Node: w_cpuClock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu68:cpu1\|state.int_wai_state w_cpuClock " "Register cpu68:cpu1\|state.int_wai_state is being clocked by w_cpuClock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651085535239 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651085535239 "|M6800_figForth|w_cpuClock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_CLOCK_50 " "Node: i_CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register w_cpuClock i_CLOCK_50 " "Register w_cpuClock is being clocked by i_CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651085535239 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651085535239 "|M6800_figForth|i_CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0 " "Node: MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0 " "Register MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount is being clocked by MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651085535239 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651085535239 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Node: MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[9\]_341 MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[9\]_341 is being clocked by MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651085535239 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651085535239 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_termCount"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "serSelect " "Node: serSelect was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SBCTextDisplayRGB:vdu\|dataOut\[2\] serSelect " "Register SBCTextDisplayRGB:vdu\|dataOut\[2\] is being clocked by serSelect" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651085535239 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651085535239 "|M6800_figForth|serSelect"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIKBUG_FRPNL:MIKBUG_FRPNL\|io_run0Halt1~reg0 " "Node: MIKBUG_FRPNL:MIKBUG_FRPNL\|io_run0Halt1~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sd_controller:sd1\|host_read_flag MIKBUG_FRPNL:MIKBUG_FRPNL\|io_run0Halt1~reg0 " "Register sd_controller:sd1\|host_read_flag is being clocked by MIKBUG_FRPNL:MIKBUG_FRPNL\|io_run0Halt1~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651085535239 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651085535239 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|io_run0Halt1~reg0"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651085535240 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "(i_CLOCK_50) " "Virtual clock (i_CLOCK_50) is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1651085535243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.299 " "Worst-case setup slack is 48.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085535249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085535249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.299               0.000 altera_reserved_tck  " "   48.299               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085535249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651085535249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085535257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085535257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 altera_reserved_tck  " "    0.188               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085535257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651085535257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.713 " "Worst-case recovery slack is 98.713" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085535264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085535264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.713               0.000 altera_reserved_tck  " "   98.713               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085535264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651085535264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.495 " "Worst-case removal slack is 0.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085535271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085535271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 altera_reserved_tck  " "    0.495               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085535271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651085535271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.294 " "Worst-case minimum pulse width slack is 49.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085535278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085535278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.294               0.000 altera_reserved_tck  " "   49.294               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651085535278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651085535278 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651085535345 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651085535345 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651085535345 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651085535345 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.628 ns " "Worst Case Available Settling Time: 347.628 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651085535345 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651085535345 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651085535345 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651085535967 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651085535976 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 22 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651085536201 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 27 14:52:16 2022 " "Processing ended: Wed Apr 27 14:52:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651085536201 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651085536201 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651085536201 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651085536201 ""}
