{"vcs1":{"timestamp_begin":1730981891.742188476, "rt":1.89, "ut":0.90, "st":0.27}}
{"vcselab":{"timestamp_begin":1730981893.707904728, "rt":1.00, "ut":0.32, "st":0.16}}
{"link":{"timestamp_begin":1730981894.788084071, "rt":0.35, "ut":0.15, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730981891.099304951}
{"VCS_COMP_START_TIME": 1730981891.099304951}
{"VCS_COMP_END_TIME": 1730981896.640259254}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 331996}}
{"stitch_vcselab": {"peak_mem": 231492}}
