// Seed: 4183113943
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  assign module_1.id_13 = 0;
  inout wire id_1;
  logic id_9;
endmodule
module module_1 (
    output wand id_0,
    output wire id_1,
    output uwire id_2,
    output tri0 id_3,
    input tri id_4,
    output supply1 id_5,
    input wire id_6,
    input supply0 id_7,
    input wor id_8,
    input wand id_9,
    input tri0 id_10,
    output supply0 id_11,
    output wand id_12,
    input uwire id_13,
    output tri1 id_14,
    output tri0 id_15,
    input wor id_16,
    input tri1 id_17
);
  logic id_19;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19
  );
endmodule
