{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711714203788 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711714203788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 19:10:03 2024 " "Processing started: Fri Mar 29 19:10:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711714203788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714203788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB3 -c LAB3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB3 -c LAB3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714203788 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711714204007 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711714204007 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Clock_1Hz.v(8) " "Verilog HDL information at Clock_1Hz.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "Clock_1Hz.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Clock_1Hz.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711714210877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_1Hz " "Found entity 1: Clock_1Hz" {  } { { "Clock_1Hz.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Clock_1Hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714210878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714210878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_60s.v 2 2 " "Found 2 design units, including 2 entities, in source file time_60s.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_60s " "Found entity 1: time_60s" {  } { { "time_60s.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_60s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714210879 ""} { "Info" "ISGN_ENTITY_NAME" "2 test_bench_60_counter " "Found entity 2: test_bench_60_counter" {  } { { "time_60s.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_60s.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714210879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714210879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.v 1 1 " "Found 1 design units, including 1 entities, in source file led.v" { { "Info" "ISGN_ENTITY_NAME" "1 Led " "Found entity 1: Led" {  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714210880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714210880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lock_display.v 2 2 " "Found 2 design units, including 2 entities, in source file lock_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lock_display " "Found entity 1: Lock_display" {  } { { "Lock_display.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Lock_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714210881 ""} { "Info" "ISGN_ENTITY_NAME" "2 test_bench " "Found entity 2: test_bench" {  } { { "Lock_display.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Lock_display.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714210881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714210881 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "time_60_min.v(17) " "Verilog HDL information at time_60_min.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "time_60_min.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_60_min.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711714210882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_60_min.v 2 2 " "Found 2 design units, including 2 entities, in source file time_60_min.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_60_min " "Found entity 1: time_60_min" {  } { { "time_60_min.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_60_min.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714210882 ""} { "Info" "ISGN_ENTITY_NAME" "2 test_1_bench_60_counter " "Found entity 2: test_1_bench_60_counter" {  } { { "time_60_min.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_60_min.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714210882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714210882 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "time_24h.v(18) " "Verilog HDL information at time_24h.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "time_24h.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_24h.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711714210883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_24h.v 1 1 " "Found 1 design units, including 1 entities, in source file time_24h.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_24h " "Found entity 1: time_24h" {  } { { "time_24h.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_24h.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714210883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714210883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calendar.v 2 2 " "Found 2 design units, including 2 entities, in source file calendar.v" { { "Info" "ISGN_ENTITY_NAME" "1 calendar " "Found entity 1: calendar" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714210884 ""} { "Info" "ISGN_ENTITY_NAME" "2 calendar_test_bench " "Found entity 2: calendar_test_bench" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714210884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714210884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calendar_display.v 2 2 " "Found 2 design units, including 2 entities, in source file calendar_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Calendar_display " "Found entity 1: Calendar_display" {  } { { "Calendar_display.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Calendar_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714210885 ""} { "Info" "ISGN_ENTITY_NAME" "2 display_test_bench " "Found entity 2: display_test_bench" {  } { { "Calendar_display.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Calendar_display.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714210885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714210885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714210886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714210886 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "D:/FSM/time_date.v " "Can't analyze file -- file D:/FSM/time_date.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711714210886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_date.v 2 2 " "Found 2 design units, including 2 entities, in source file time_date.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_date " "Found entity 1: time_date" {  } { { "time_date.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_date.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714210887 ""} { "Info" "ISGN_ENTITY_NAME" "2 time_date_test " "Found entity 2: time_date_test" {  } { { "time_date.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_date.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714210887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714210887 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "show_date SHOW_DATE STATE_OF_CLK.v(5) " "Verilog HDL Declaration information at STATE_OF_CLK.v(5): object \"show_date\" differs only in case from object \"SHOW_DATE\" in the same scope" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711714210888 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "adjust_min ADJUST_MIN STATE_OF_CLK.v(8) " "Verilog HDL Declaration information at STATE_OF_CLK.v(8): object \"adjust_min\" differs only in case from object \"ADJUST_MIN\" in the same scope" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711714210889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "adjust_hour ADJUST_HOUR STATE_OF_CLK.v(6) " "Verilog HDL Declaration information at STATE_OF_CLK.v(6): object \"adjust_hour\" differs only in case from object \"ADJUST_HOUR\" in the same scope" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711714210889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "adjust_day ADJUST_DAY STATE_OF_CLK.v(7) " "Verilog HDL Declaration information at STATE_OF_CLK.v(7): object \"adjust_day\" differs only in case from object \"ADJUST_DAY\" in the same scope" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711714210889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_of_clk.v 2 2 " "Found 2 design units, including 2 entities, in source file state_of_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 STATE_OF_CLK " "Found entity 1: STATE_OF_CLK" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714210889 ""} { "Info" "ISGN_ENTITY_NAME" "2 STATE_CLK_test " "Found entity 2: STATE_CLK_test" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714210889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714210889 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Debounce.v " "Can't analyze file -- file output_files/Debounce.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711714210890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 2 2 " "Found 2 design units, including 2 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "Debounce.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714210893 ""} { "Info" "ISGN_ENTITY_NAME" "2 test_debound " "Found entity 2: test_debound" {  } { { "Debounce.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Debounce.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714210893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714210893 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "STATE_OF_CLK " "Elaborating entity \"STATE_OF_CLK\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711714210917 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 STATE_OF_CLK.v(139) " "Verilog HDL assignment warning at STATE_OF_CLK.v(139): truncated value with size 32 to match size of target (1)" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714210918 "|STATE_OF_CLK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 STATE_OF_CLK.v(142) " "Verilog HDL assignment warning at STATE_OF_CLK.v(142): truncated value with size 32 to match size of target (1)" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714210918 "|STATE_OF_CLK"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "STATE_OF_CLK.v(167) " "Verilog HDL Case Statement warning at STATE_OF_CLK.v(167): case item expression never matches the case expression" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 167 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1711714210918 "|STATE_OF_CLK"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "STATE_OF_CLK.v(178) " "Verilog HDL Case Statement warning at STATE_OF_CLK.v(178): case item expression never matches the case expression" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 178 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1711714210918 "|STATE_OF_CLK"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "STATE_OF_CLK.v(189) " "Verilog HDL Case Statement warning at STATE_OF_CLK.v(189): case item expression never matches the case expression" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 189 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1711714210918 "|STATE_OF_CLK"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst_s STATE_OF_CLK.v(214) " "Verilog HDL Always Construct warning at STATE_OF_CLK.v(214): variable \"rst_s\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711714210918 "|STATE_OF_CLK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 STATE_OF_CLK.v(215) " "Verilog HDL assignment warning at STATE_OF_CLK.v(215): truncated value with size 32 to match size of target (1)" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714210918 "|STATE_OF_CLK"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stop STATE_OF_CLK.v(218) " "Verilog HDL Always Construct warning at STATE_OF_CLK.v(218): variable \"stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711714210918 "|STATE_OF_CLK"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adjust_hour STATE_OF_CLK.v(219) " "Verilog HDL Always Construct warning at STATE_OF_CLK.v(219): variable \"adjust_hour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 219 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711714210918 "|STATE_OF_CLK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 STATE_OF_CLK.v(220) " "Verilog HDL assignment warning at STATE_OF_CLK.v(220): truncated value with size 32 to match size of target (1)" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714210918 "|STATE_OF_CLK"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adjust_day STATE_OF_CLK.v(223) " "Verilog HDL Always Construct warning at STATE_OF_CLK.v(223): variable \"adjust_day\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711714210918 "|STATE_OF_CLK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 STATE_OF_CLK.v(224) " "Verilog HDL assignment warning at STATE_OF_CLK.v(224): truncated value with size 32 to match size of target (1)" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714210918 "|STATE_OF_CLK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 STATE_OF_CLK.v(227) " "Verilog HDL assignment warning at STATE_OF_CLK.v(227): truncated value with size 32 to match size of target (1)" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714210918 "|STATE_OF_CLK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 STATE_OF_CLK.v(233) " "Verilog HDL assignment warning at STATE_OF_CLK.v(233): truncated value with size 32 to match size of target (1)" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714210919 "|STATE_OF_CLK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 STATE_OF_CLK.v(236) " "Verilog HDL assignment warning at STATE_OF_CLK.v(236): truncated value with size 32 to match size of target (1)" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714210919 "|STATE_OF_CLK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:fillter1 " "Elaborating entity \"Debounce\" for hierarchy \"Debounce:fillter1\"" {  } { { "STATE_OF_CLK.v" "fillter1" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711714210920 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 Debounce.v(31) " "Verilog HDL assignment warning at Debounce.v(31): truncated value with size 32 to match size of target (21)" {  } { { "Debounce.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Debounce.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714210920 "|STATE_OF_CLK|Debounce:fillter1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_1Hz Clock_1Hz:counter_1hz " "Elaborating entity \"Clock_1Hz\" for hierarchy \"Clock_1Hz:counter_1hz\"" {  } { { "STATE_OF_CLK.v" "counter_1hz" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711714210933 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 Clock_1Hz.v(19) " "Verilog HDL assignment warning at Clock_1Hz.v(19): truncated value with size 32 to match size of target (27)" {  } { { "Clock_1Hz.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Clock_1Hz.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714210934 "|Clock_1Hz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_60s time_60s:counter_sec " "Elaborating entity \"time_60s\" for hierarchy \"time_60s:counter_sec\"" {  } { { "STATE_OF_CLK.v" "counter_sec" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711714210934 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 time_60s.v(33) " "Verilog HDL assignment warning at time_60s.v(33): truncated value with size 32 to match size of target (7)" {  } { { "time_60s.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_60s.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714210935 "|STATE_OF_CLK|time_60s:counter_sec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 time_60s.v(37) " "Verilog HDL assignment warning at time_60s.v(37): truncated value with size 32 to match size of target (7)" {  } { { "time_60s.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_60s.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714210935 "|STATE_OF_CLK|time_60s:counter_sec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_60_min time_60_min:counter_min " "Elaborating entity \"time_60_min\" for hierarchy \"time_60_min:counter_min\"" {  } { { "STATE_OF_CLK.v" "counter_min" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711714210935 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 time_60_min.v(31) " "Verilog HDL assignment warning at time_60_min.v(31): truncated value with size 32 to match size of target (7)" {  } { { "time_60_min.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_60_min.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714210936 "|STATE_OF_CLK|time_60_min:counter_min"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 time_60_min.v(36) " "Verilog HDL assignment warning at time_60_min.v(36): truncated value with size 32 to match size of target (7)" {  } { { "time_60_min.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_60_min.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714210936 "|STATE_OF_CLK|time_60_min:counter_min"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_24h time_24h:counter_hour " "Elaborating entity \"time_24h\" for hierarchy \"time_24h:counter_hour\"" {  } { { "STATE_OF_CLK.v" "counter_hour" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711714210936 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 time_24h.v(32) " "Verilog HDL assignment warning at time_24h.v(32): truncated value with size 32 to match size of target (7)" {  } { { "time_24h.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_24h.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714210937 "|STATE_OF_CLK|time_24h:counter_hour"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 time_24h.v(38) " "Verilog HDL assignment warning at time_24h.v(38): truncated value with size 32 to match size of target (7)" {  } { { "time_24h.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_24h.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714210937 "|STATE_OF_CLK|time_24h:counter_hour"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 time_24h.v(43) " "Verilog HDL assignment warning at time_24h.v(43): truncated value with size 32 to match size of target (7)" {  } { { "time_24h.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_24h.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714210937 "|STATE_OF_CLK|time_24h:counter_hour"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calendar calendar:counter_day_s " "Elaborating entity \"calendar\" for hierarchy \"calendar:counter_day_s\"" {  } { { "STATE_OF_CLK.v" "counter_day_s" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711714210937 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 calendar.v(35) " "Verilog HDL assignment warning at calendar.v(35): truncated value with size 32 to match size of target (15)" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714210938 "|STATE_OF_CLK|calendar:counter_day_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 calendar.v(57) " "Verilog HDL assignment warning at calendar.v(57): truncated value with size 32 to match size of target (5)" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714210938 "|STATE_OF_CLK|calendar:counter_day_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 calendar.v(61) " "Verilog HDL assignment warning at calendar.v(61): truncated value with size 32 to match size of target (5)" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714210938 "|STATE_OF_CLK|calendar:counter_day_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 calendar.v(65) " "Verilog HDL assignment warning at calendar.v(65): truncated value with size 32 to match size of target (5)" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714210938 "|STATE_OF_CLK|calendar:counter_day_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 calendar.v(73) " "Verilog HDL assignment warning at calendar.v(73): truncated value with size 32 to match size of target (5)" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714210938 "|STATE_OF_CLK|calendar:counter_day_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 calendar.v(77) " "Verilog HDL assignment warning at calendar.v(77): truncated value with size 32 to match size of target (5)" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714210938 "|STATE_OF_CLK|calendar:counter_day_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 calendar.v(81) " "Verilog HDL assignment warning at calendar.v(81): truncated value with size 32 to match size of target (5)" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714210938 "|STATE_OF_CLK|calendar:counter_day_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 calendar.v(104) " "Verilog HDL assignment warning at calendar.v(104): truncated value with size 32 to match size of target (5)" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714210938 "|STATE_OF_CLK|calendar:counter_day_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 calendar.v(109) " "Verilog HDL assignment warning at calendar.v(109): truncated value with size 32 to match size of target (5)" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714210938 "|STATE_OF_CLK|calendar:counter_day_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 calendar.v(114) " "Verilog HDL assignment warning at calendar.v(114): truncated value with size 32 to match size of target (5)" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714210938 "|STATE_OF_CLK|calendar:counter_day_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 calendar.v(119) " "Verilog HDL assignment warning at calendar.v(119): truncated value with size 32 to match size of target (5)" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714210938 "|STATE_OF_CLK|calendar:counter_day_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 calendar.v(123) " "Verilog HDL assignment warning at calendar.v(123): truncated value with size 32 to match size of target (5)" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714210938 "|STATE_OF_CLK|calendar:counter_day_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 calendar.v(128) " "Verilog HDL assignment warning at calendar.v(128): truncated value with size 32 to match size of target (5)" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714210938 "|STATE_OF_CLK|calendar:counter_day_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 calendar.v(132) " "Verilog HDL assignment warning at calendar.v(132): truncated value with size 32 to match size of target (5)" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714210938 "|STATE_OF_CLK|calendar:counter_day_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 calendar.v(145) " "Verilog HDL assignment warning at calendar.v(145): truncated value with size 32 to match size of target (5)" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714210938 "|STATE_OF_CLK|calendar:counter_day_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 calendar.v(150) " "Verilog HDL assignment warning at calendar.v(150): truncated value with size 32 to match size of target (5)" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714210938 "|STATE_OF_CLK|calendar:counter_day_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 calendar.v(154) " "Verilog HDL assignment warning at calendar.v(154): truncated value with size 32 to match size of target (5)" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714210938 "|STATE_OF_CLK|calendar:counter_day_s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Led Led:led1 " "Elaborating entity \"Led\" for hierarchy \"Led:led1\"" {  } { { "STATE_OF_CLK.v" "led1" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711714210939 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Led.v(6) " "Verilog HDL Case Statement warning at Led.v(6): incomplete case statement has no default case item" {  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 6 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711714210939 "|STATE_OF_CLK|Led:led1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex Led.v(5) " "Verilog HDL Always Construct warning at Led.v(5): inferring latch(es) for variable \"hex\", which holds its previous value in one or more paths through the always construct" {  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711714210939 "|STATE_OF_CLK|Led:led1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[0\] Led.v(5) " "Inferred latch for \"hex\[0\]\" at Led.v(5)" {  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714210939 "|STATE_OF_CLK|Led:led1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[1\] Led.v(5) " "Inferred latch for \"hex\[1\]\" at Led.v(5)" {  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714210939 "|STATE_OF_CLK|Led:led1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[2\] Led.v(5) " "Inferred latch for \"hex\[2\]\" at Led.v(5)" {  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714210939 "|STATE_OF_CLK|Led:led1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[3\] Led.v(5) " "Inferred latch for \"hex\[3\]\" at Led.v(5)" {  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714210939 "|STATE_OF_CLK|Led:led1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[4\] Led.v(5) " "Inferred latch for \"hex\[4\]\" at Led.v(5)" {  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714210939 "|STATE_OF_CLK|Led:led1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[5\] Led.v(5) " "Inferred latch for \"hex\[5\]\" at Led.v(5)" {  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714210939 "|STATE_OF_CLK|Led:led1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[6\] Led.v(5) " "Inferred latch for \"hex\[6\]\" at Led.v(5)" {  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714210939 "|STATE_OF_CLK|Led:led1"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "calendar:counter_day_s\|intermediate_clk " "Found clock multiplexer calendar:counter_day_s\|intermediate_clk" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1711714211058 "|STATE_OF_CLK|calendar:counter_day_s|intermediate_clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "time_24h:counter_hour\|intermediate_clk " "Found clock multiplexer time_24h:counter_hour\|intermediate_clk" {  } { { "time_24h.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_24h.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1711714211058 "|STATE_OF_CLK|time_24h:counter_hour|intermediate_clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "time_60_min:counter_min\|intermediate_clk " "Found clock multiplexer time_60_min:counter_min\|intermediate_clk" {  } { { "time_60_min.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_60_min.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1711714211058 "|STATE_OF_CLK|time_60_min:counter_min|intermediate_clk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1711714211058 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1711714211270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led1\|hex\[0\] " "Latch Led:led1\|hex\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[0\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211276 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led1\|hex\[1\] " "Latch Led:led1\|hex\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[0\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211276 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led1\|hex\[2\] " "Latch Led:led1\|hex\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[0\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[0\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211276 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led1\|hex\[3\] " "Latch Led:led1\|hex\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[0\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211276 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led1\|hex\[4\] " "Latch Led:led1\|hex\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[0\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[0\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211276 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led1\|hex\[5\] " "Latch Led:led1\|hex\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[0\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[0\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211276 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led1\|hex\[6\] " "Latch Led:led1\|hex\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[0\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211276 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led2\|hex\[0\] " "Latch Led:led2\|hex\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[1\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[1\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211276 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led2\|hex\[1\] " "Latch Led:led2\|hex\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[1\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[1\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211276 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led2\|hex\[2\] " "Latch Led:led2\|hex\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[1\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211276 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led2\|hex\[3\] " "Latch Led:led2\|hex\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[1\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[1\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211276 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led2\|hex\[4\] " "Latch Led:led2\|hex\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[1\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211276 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led2\|hex\[5\] " "Latch Led:led2\|hex\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[1\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211276 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led2\|hex\[6\] " "Latch Led:led2\|hex\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[1\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[1\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211276 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led3\|hex\[0\] " "Latch Led:led3\|hex\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[2\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[2\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211276 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led3\|hex\[1\] " "Latch Led:led3\|hex\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[2\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[2\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211276 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led3\|hex\[2\] " "Latch Led:led3\|hex\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[2\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[2\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211276 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led3\|hex\[3\] " "Latch Led:led3\|hex\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[2\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[2\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211276 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led3\|hex\[4\] " "Latch Led:led3\|hex\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[2\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[2\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211276 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led3\|hex\[5\] " "Latch Led:led3\|hex\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[2\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[2\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211276 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led3\|hex\[6\] " "Latch Led:led3\|hex\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[2\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[2\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211276 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led8\|hex\[0\] " "Latch Led:led8\|hex\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[7\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[7\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211276 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led8\|hex\[1\] " "Latch Led:led8\|hex\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[7\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[7\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211276 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led8\|hex\[2\] " "Latch Led:led8\|hex\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[7\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[7\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211276 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led8\|hex\[3\] " "Latch Led:led8\|hex\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[7\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[7\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211276 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led8\|hex\[4\] " "Latch Led:led8\|hex\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[7\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[7\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211276 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led8\|hex\[5\] " "Latch Led:led8\|hex\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[7\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[7\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211276 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led8\|hex\[6\] " "Latch Led:led8\|hex\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[7\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[7\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211276 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led4\|hex\[0\] " "Latch Led:led4\|hex\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[3\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[3\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211276 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led4\|hex\[1\] " "Latch Led:led4\|hex\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[3\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[3\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211276 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led4\|hex\[2\] " "Latch Led:led4\|hex\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[3\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[3\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211277 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led4\|hex\[3\] " "Latch Led:led4\|hex\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[3\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[3\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211277 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led4\|hex\[4\] " "Latch Led:led4\|hex\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[3\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[3\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211277 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led4\|hex\[5\] " "Latch Led:led4\|hex\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[3\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[3\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211277 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led4\|hex\[6\] " "Latch Led:led4\|hex\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[3\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[3\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211277 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led5\|hex\[0\] " "Latch Led:led5\|hex\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[4\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[4\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211277 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led5\|hex\[1\] " "Latch Led:led5\|hex\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[4\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[4\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211277 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led5\|hex\[2\] " "Latch Led:led5\|hex\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[4\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[4\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211277 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led5\|hex\[3\] " "Latch Led:led5\|hex\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[4\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[4\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211277 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led5\|hex\[4\] " "Latch Led:led5\|hex\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[4\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[4\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211277 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led5\|hex\[5\] " "Latch Led:led5\|hex\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[4\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[4\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211277 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led5\|hex\[6\] " "Latch Led:led5\|hex\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[4\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[4\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211277 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led6\|hex\[0\] " "Latch Led:led6\|hex\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[5\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[5\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211277 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led6\|hex\[1\] " "Latch Led:led6\|hex\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[5\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[5\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211277 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led6\|hex\[2\] " "Latch Led:led6\|hex\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[5\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[5\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211277 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led6\|hex\[3\] " "Latch Led:led6\|hex\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[5\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[5\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211277 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led6\|hex\[4\] " "Latch Led:led6\|hex\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[5\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[5\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211277 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led6\|hex\[5\] " "Latch Led:led6\|hex\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[5\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[5\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211277 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led6\|hex\[6\] " "Latch Led:led6\|hex\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[5\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[5\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211277 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led7\|hex\[0\] " "Latch Led:led7\|hex\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[6\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[6\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211277 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led7\|hex\[1\] " "Latch Led:led7\|hex\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[6\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[6\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211277 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led7\|hex\[2\] " "Latch Led:led7\|hex\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[6\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[6\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211277 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led7\|hex\[3\] " "Latch Led:led7\|hex\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[6\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[6\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211277 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led7\|hex\[4\] " "Latch Led:led7\|hex\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[6\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[6\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211277 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led7\|hex\[5\] " "Latch Led:led7\|hex\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[6\]\[2\] " "Ports D and ENA on the latch are fed by the same signal display_led\[6\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211277 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led:led7\|hex\[6\] " "Latch Led:led7\|hex\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_led\[6\]\[1\] " "Ports D and ENA on the latch are fed by the same signal display_led\[6\]\[1\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711714211277 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711714211277 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 35 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1711714211278 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1711714211278 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711714211378 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/TKS/DigitalDesign/manhhung_1/LAB3/output_files/LAB3.map.smsg " "Generated suppressed messages file C:/TKS/DigitalDesign/manhhung_1/LAB3/output_files/LAB3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714211699 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711714211773 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711714211773 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "472 " "Implemented 472 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711714211826 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711714211826 ""} { "Info" "ICUT_CUT_TM_LCELLS" "406 " "Implemented 406 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711714211826 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711714211826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 163 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 163 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711714211844 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 19:10:11 2024 " "Processing ended: Fri Mar 29 19:10:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711714211844 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711714211844 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711714211844 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714211844 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1711714213440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711714213440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 19:10:12 2024 " "Processing started: Fri Mar 29 19:10:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711714213440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1711714213440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LAB3 -c LAB3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LAB3 -c LAB3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1711714213440 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1711714213504 ""}
{ "Info" "0" "" "Project  = LAB3" {  } {  } 0 0 "Project  = LAB3" 0 0 "Fitter" 0 0 1711714213504 ""}
{ "Info" "0" "" "Revision = LAB3" {  } {  } 0 0 "Revision = LAB3" 0 0 "Fitter" 0 0 1711714213504 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1711714213548 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1711714213549 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LAB3 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"LAB3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1711714213556 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711714213590 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711714213590 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1711714213829 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1711714213832 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711714213903 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711714213903 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711714213903 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711714213903 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711714213903 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711714213903 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711714213903 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711714213903 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711714213903 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1711714213903 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB3/" { { 0 { 0 ""} 0 986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711714213905 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB3/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711714213905 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB3/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711714213905 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB3/" { { 0 { 0 ""} 0 992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711714213905 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB3/" { { 0 { 0 ""} 0 994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711714213905 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1711714213905 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1711714213906 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "56 " "The Timing Analyzer is analyzing 56 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1711714214546 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LAB3.sdc " "Synopsys Design Constraints File file not found: 'LAB3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1711714214546 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1711714214546 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1711714214550 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1711714214551 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1711714214552 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_s~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk_s~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711714214579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_led\[0\]\[2\] " "Destination node display_led\[0\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB3/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711714214579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_led\[0\]\[3\] " "Destination node display_led\[0\]\[3\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB3/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711714214579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_led\[1\]\[2\] " "Destination node display_led\[1\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB3/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711714214579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_led\[1\]\[3\] " "Destination node display_led\[1\]\[3\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB3/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711714214579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_led\[2\]\[2\] " "Destination node display_led\[2\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB3/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711714214579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_led\[2\]\[3\] " "Destination node display_led\[2\]\[3\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB3/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711714214579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_led\[3\]\[2\] " "Destination node display_led\[3\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB3/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711714214579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_led\[3\]\[3\] " "Destination node display_led\[3\]\[3\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB3/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711714214579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_led\[4\]\[2\] " "Destination node display_led\[4\]\[2\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB3/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711714214579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_led\[4\]\[3\] " "Destination node display_led\[4\]\[3\]" {  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 145 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB3/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711714214579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1711714214579 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1711714214579 ""}  } { { "STATE_OF_CLK.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/STATE_OF_CLK.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB3/" { { 0 { 0 ""} 0 972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711714214579 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "calendar:counter_day_s\|intermediate_clk  " "Automatically promoted node calendar:counter_day_s\|intermediate_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711714214579 ""}  } { { "calendar.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/calendar.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB3/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711714214579 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "time_24h:counter_hour\|intermediate_clk  " "Automatically promoted node time_24h:counter_hour\|intermediate_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711714214579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "time_24h:counter_hour\|next_day " "Destination node time_24h:counter_hour\|next_day" {  } { { "time_24h.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_24h.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB3/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711714214579 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1711714214579 ""}  } { { "time_24h.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_24h.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB3/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711714214579 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "time_60_min:counter_min\|intermediate_clk  " "Automatically promoted node time_60_min:counter_min\|intermediate_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711714214579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "time_60_min:counter_min\|next_hour " "Destination node time_60_min:counter_min\|next_hour" {  } { { "time_60_min.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_60_min.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB3/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711714214579 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1711714214579 ""}  } { { "time_60_min.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_60_min.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB3/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711714214579 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "time_60s:counter_sec\|intermediate_clk  " "Automatically promoted node time_60s:counter_sec\|intermediate_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711714214579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "time_60s:counter_sec\|next_minutes " "Destination node time_60s:counter_sec\|next_minutes" {  } { { "time_60s.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_60s.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB3/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711714214579 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1711714214579 ""}  } { { "time_60s.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/time_60s.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB3/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711714214579 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Led:led1\|Mux7~0  " "Automatically promoted node Led:led1\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711714214579 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB3/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711714214579 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Led:led2\|Mux7~0  " "Automatically promoted node Led:led2\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711714214579 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB3/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711714214579 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Led:led3\|Mux7~0  " "Automatically promoted node Led:led3\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711714214579 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB3/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711714214579 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Led:led4\|Mux7~0  " "Automatically promoted node Led:led4\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711714214579 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB3/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711714214579 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Led:led5\|Mux7~0  " "Automatically promoted node Led:led5\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711714214579 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB3/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711714214579 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Led:led6\|Mux7~0  " "Automatically promoted node Led:led6\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711714214579 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB3/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711714214579 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Led:led7\|Mux7~0  " "Automatically promoted node Led:led7\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711714214580 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB3/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711714214580 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Led:led8\|Mux7~0  " "Automatically promoted node Led:led8\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711714214580 ""}  } { { "Led.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB3/Led.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB3/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711714214580 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1711714214771 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711714214772 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711714214772 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711714214772 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711714214773 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1711714214774 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1711714214774 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1711714214775 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1711714214796 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1711714214797 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1711714214797 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711714214873 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1711714214878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1711714216732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711714216909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1711714216939 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1711714219842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711714219842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1711714220044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X92_Y12 X103_Y23 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X92_Y12 to location X103_Y23" {  } { { "loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB3/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X92_Y12 to location X103_Y23"} { { 12 { 0 ""} 92 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1711714222533 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1711714222533 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1711714224216 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1711714224216 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711714224220 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.70 " "Total time spent on timing analysis during the Fitter is 0.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1711714224311 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711714224323 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711714224496 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711714224497 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711714224660 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711714225201 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/TKS/DigitalDesign/manhhung_1/LAB3/output_files/LAB3.fit.smsg " "Generated suppressed messages file C:/TKS/DigitalDesign/manhhung_1/LAB3/output_files/LAB3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1711714225671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5704 " "Peak virtual memory: 5704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711714225923 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 19:10:25 2024 " "Processing ended: Fri Mar 29 19:10:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711714225923 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711714225923 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711714225923 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1711714225923 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1711714227436 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711714227437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 19:10:26 2024 " "Processing started: Fri Mar 29 19:10:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711714227437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1711714227437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LAB3 -c LAB3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LAB3 -c LAB3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1711714227437 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1711714227628 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1711714229373 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1711714229458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711714229934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 19:10:29 2024 " "Processing ended: Fri Mar 29 19:10:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711714229934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711714229934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711714229934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1711714229934 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1711714230559 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1711714231536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711714231536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 19:10:30 2024 " "Processing started: Fri Mar 29 19:10:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711714231536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1711714231536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LAB3 -c LAB3 " "Command: quartus_sta LAB3 -c LAB3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1711714231536 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1711714231605 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1711714231699 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1711714231699 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711714231736 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711714231736 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "56 " "The Timing Analyzer is analyzing 56 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1711714232036 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LAB3.sdc " "Synopsys Design Constraints File file not found: 'LAB3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1711714232056 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1711714232056 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name adjust_day_clk adjust_day_clk " "create_clock -period 1.000 -name adjust_day_clk adjust_day_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711714232058 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_s clk_s " "create_clock -period 1.000 -name clk_s clk_s" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711714232058 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name adjust_hour_clk adjust_hour_clk " "create_clock -period 1.000 -name adjust_hour_clk adjust_hour_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711714232058 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name adjust_min_clk adjust_min_clk " "create_clock -period 1.000 -name adjust_min_clk adjust_min_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711714232058 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name stop stop " "create_clock -period 1.000 -name stop stop" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711714232058 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display_led\[0\]\[1\] display_led\[0\]\[1\] " "create_clock -period 1.000 -name display_led\[0\]\[1\] display_led\[0\]\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711714232058 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display_led\[1\]\[1\] display_led\[1\]\[1\] " "create_clock -period 1.000 -name display_led\[1\]\[1\] display_led\[1\]\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711714232058 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display_led\[2\]\[1\] display_led\[2\]\[1\] " "create_clock -period 1.000 -name display_led\[2\]\[1\] display_led\[2\]\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711714232058 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display_led\[7\]\[1\] display_led\[7\]\[1\] " "create_clock -period 1.000 -name display_led\[7\]\[1\] display_led\[7\]\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711714232058 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display_led\[3\]\[1\] display_led\[3\]\[1\] " "create_clock -period 1.000 -name display_led\[3\]\[1\] display_led\[3\]\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711714232058 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display_led\[4\]\[1\] display_led\[4\]\[1\] " "create_clock -period 1.000 -name display_led\[4\]\[1\] display_led\[4\]\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711714232058 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display_led\[5\]\[1\] display_led\[5\]\[1\] " "create_clock -period 1.000 -name display_led\[5\]\[1\] display_led\[5\]\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711714232058 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display_led\[6\]\[1\] display_led\[6\]\[1\] " "create_clock -period 1.000 -name display_led\[6\]\[1\] display_led\[6\]\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711714232058 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711714232058 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1711714232061 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711714232062 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1711714232063 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1711714232072 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1711714232100 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711714232100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.085 " "Worst-case setup slack is -5.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.085            -178.785 clk_s  " "   -5.085            -178.785 clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.349            -112.457 adjust_day_clk  " "   -3.349            -112.457 adjust_day_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.312             -21.170 display_led\[3\]\[1\]  " "   -3.312             -21.170 display_led\[3\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.292             -22.036 display_led\[2\]\[1\]  " "   -3.292             -22.036 display_led\[2\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.091             -19.089 display_led\[1\]\[1\]  " "   -3.091             -19.089 display_led\[1\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.056             -20.152 display_led\[4\]\[1\]  " "   -3.056             -20.152 display_led\[4\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.996             -19.691 display_led\[5\]\[1\]  " "   -2.996             -19.691 display_led\[5\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.937             -18.504 display_led\[6\]\[1\]  " "   -2.937             -18.504 display_led\[6\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.847             -18.270 display_led\[0\]\[1\]  " "   -2.847             -18.270 display_led\[0\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.745             -17.535 display_led\[7\]\[1\]  " "   -2.745             -17.535 display_led\[7\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.239             -29.826 adjust_hour_clk  " "   -2.239             -29.826 adjust_hour_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.784             -21.641 stop  " "   -1.784             -21.641 stop " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.568             -19.282 adjust_min_clk  " "   -1.568             -19.282 adjust_min_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711714232102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.112 " "Worst-case hold slack is 0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 clk_s  " "    0.112               0.000 clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 adjust_day_clk  " "    0.387               0.000 adjust_day_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 adjust_hour_clk  " "    0.407               0.000 adjust_hour_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 adjust_min_clk  " "    0.430               0.000 adjust_min_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 stop  " "    0.444               0.000 stop " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.592               0.000 display_led\[7\]\[1\]  " "    0.592               0.000 display_led\[7\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.739               0.000 display_led\[1\]\[1\]  " "    0.739               0.000 display_led\[1\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.765               0.000 display_led\[6\]\[1\]  " "    0.765               0.000 display_led\[6\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.944               0.000 display_led\[3\]\[1\]  " "    0.944               0.000 display_led\[3\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.153               0.000 display_led\[2\]\[1\]  " "    1.153               0.000 display_led\[2\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.193               0.000 display_led\[4\]\[1\]  " "    1.193               0.000 display_led\[4\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.252               0.000 display_led\[5\]\[1\]  " "    1.252               0.000 display_led\[5\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.329               0.000 display_led\[0\]\[1\]  " "    1.329               0.000 display_led\[0\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711714232108 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711714232114 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711714232117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -123.790 clk_s  " "   -3.000            -123.790 clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -53.115 adjust_day_clk  " "   -3.000             -53.115 adjust_day_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -22.275 adjust_hour_clk  " "   -3.000             -22.275 adjust_hour_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -22.275 adjust_min_clk  " "   -3.000             -22.275 adjust_min_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -22.275 stop  " "   -3.000             -22.275 stop " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 display_led\[3\]\[1\]  " "    0.357               0.000 display_led\[3\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 display_led\[1\]\[1\]  " "    0.397               0.000 display_led\[1\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 display_led\[2\]\[1\]  " "    0.401               0.000 display_led\[2\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 display_led\[4\]\[1\]  " "    0.420               0.000 display_led\[4\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 display_led\[5\]\[1\]  " "    0.420               0.000 display_led\[5\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 display_led\[7\]\[1\]  " "    0.438               0.000 display_led\[7\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 display_led\[0\]\[1\]  " "    0.440               0.000 display_led\[0\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 display_led\[6\]\[1\]  " "    0.452               0.000 display_led\[6\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711714232120 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711714232262 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711714232262 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711714232269 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1711714232283 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1711714232465 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711714232498 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1711714232511 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711714232511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.629 " "Worst-case setup slack is -4.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.629            -155.467 clk_s  " "   -4.629            -155.467 clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.050             -19.565 display_led\[3\]\[1\]  " "   -3.050             -19.565 display_led\[3\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.044             -20.442 display_led\[2\]\[1\]  " "   -3.044             -20.442 display_led\[2\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.007             -99.663 adjust_day_clk  " "   -3.007             -99.663 adjust_day_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.824             -18.757 display_led\[4\]\[1\]  " "   -2.824             -18.757 display_led\[4\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.821             -17.327 display_led\[1\]\[1\]  " "   -2.821             -17.327 display_led\[1\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.781             -18.309 display_led\[5\]\[1\]  " "   -2.781             -18.309 display_led\[5\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.706             -16.878 display_led\[6\]\[1\]  " "   -2.706             -16.878 display_led\[6\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.625             -16.647 display_led\[0\]\[1\]  " "   -2.625             -16.647 display_led\[0\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.545             -16.229 display_led\[7\]\[1\]  " "   -2.545             -16.229 display_led\[7\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.983             -26.056 adjust_hour_clk  " "   -1.983             -26.056 adjust_hour_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.480             -18.141 stop  " "   -1.480             -18.141 stop " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.354             -16.043 adjust_min_clk  " "   -1.354             -16.043 adjust_min_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711714232515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.090 " "Worst-case hold slack is 0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090               0.000 clk_s  " "    0.090               0.000 clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 adjust_day_clk  " "    0.340               0.000 adjust_day_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 adjust_hour_clk  " "    0.357               0.000 adjust_hour_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 adjust_min_clk  " "    0.389               0.000 adjust_min_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 stop  " "    0.402               0.000 stop " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.574               0.000 display_led\[7\]\[1\]  " "    0.574               0.000 display_led\[7\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.746               0.000 display_led\[6\]\[1\]  " "    0.746               0.000 display_led\[6\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.760               0.000 display_led\[1\]\[1\]  " "    0.760               0.000 display_led\[1\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.001               0.000 display_led\[3\]\[1\]  " "    1.001               0.000 display_led\[3\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.206               0.000 display_led\[5\]\[1\]  " "    1.206               0.000 display_led\[5\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.213               0.000 display_led\[2\]\[1\]  " "    1.213               0.000 display_led\[2\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.245               0.000 display_led\[4\]\[1\]  " "    1.245               0.000 display_led\[4\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.321               0.000 display_led\[0\]\[1\]  " "    1.321               0.000 display_led\[0\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711714232523 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711714232529 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711714232536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -123.790 clk_s  " "   -3.000            -123.790 clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -53.115 adjust_day_clk  " "   -3.000             -53.115 adjust_day_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -22.275 adjust_hour_clk  " "   -3.000             -22.275 adjust_hour_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -22.275 adjust_min_clk  " "   -3.000             -22.275 adjust_min_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -22.275 stop  " "   -3.000             -22.275 stop " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 display_led\[3\]\[1\]  " "    0.286               0.000 display_led\[3\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 display_led\[2\]\[1\]  " "    0.347               0.000 display_led\[2\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 display_led\[7\]\[1\]  " "    0.378               0.000 display_led\[7\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 display_led\[5\]\[1\]  " "    0.381               0.000 display_led\[5\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 display_led\[6\]\[1\]  " "    0.403               0.000 display_led\[6\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 display_led\[4\]\[1\]  " "    0.426               0.000 display_led\[4\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 display_led\[0\]\[1\]  " "    0.434               0.000 display_led\[0\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 display_led\[1\]\[1\]  " "    0.467               0.000 display_led\[1\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711714232542 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711714232760 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711714232760 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711714232769 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711714232823 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1711714232826 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711714232826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.690 " "Worst-case setup slack is -2.690" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.690             -48.667 clk_s  " "   -2.690             -48.667 clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.485              -8.998 display_led\[1\]\[1\]  " "   -1.485              -8.998 display_led\[1\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.430              -8.162 display_led\[6\]\[1\]  " "   -1.430              -8.162 display_led\[6\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.411              -8.470 display_led\[5\]\[1\]  " "   -1.411              -8.470 display_led\[5\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.329              -8.263 display_led\[0\]\[1\]  " "   -1.329              -8.263 display_led\[0\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.267              -7.627 display_led\[7\]\[1\]  " "   -1.267              -7.627 display_led\[7\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.243              -7.727 display_led\[4\]\[1\]  " "   -1.243              -7.727 display_led\[4\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.235              -7.975 display_led\[2\]\[1\]  " "   -1.235              -7.975 display_led\[2\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.226              -7.729 display_led\[3\]\[1\]  " "   -1.226              -7.729 display_led\[3\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.106             -34.824 adjust_day_clk  " "   -1.106             -34.824 adjust_day_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.529              -6.057 adjust_hour_clk  " "   -0.529              -6.057 adjust_hour_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.413              -3.251 stop  " "   -0.413              -3.251 stop " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.320              -2.074 adjust_min_clk  " "   -0.320              -2.074 adjust_min_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711714232834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.102 " "Worst-case hold slack is -0.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.102              -0.102 clk_s  " "   -0.102              -0.102 clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 display_led\[7\]\[1\]  " "    0.081               0.000 display_led\[7\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 display_led\[6\]\[1\]  " "    0.169               0.000 display_led\[6\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 adjust_day_clk  " "    0.174               0.000 adjust_day_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 adjust_hour_clk  " "    0.184               0.000 adjust_hour_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 adjust_min_clk  " "    0.193               0.000 adjust_min_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 stop  " "    0.201               0.000 stop " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 display_led\[1\]\[1\]  " "    0.221               0.000 display_led\[1\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 display_led\[4\]\[1\]  " "    0.326               0.000 display_led\[4\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 display_led\[3\]\[1\]  " "    0.338               0.000 display_led\[3\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 display_led\[2\]\[1\]  " "    0.416               0.000 display_led\[2\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458               0.000 display_led\[0\]\[1\]  " "    0.458               0.000 display_led\[0\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.481               0.000 display_led\[5\]\[1\]  " "    0.481               0.000 display_led\[5\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711714232843 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711714232851 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711714232859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -101.849 clk_s  " "   -3.000            -101.849 clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -49.559 adjust_day_clk  " "   -3.000             -49.559 adjust_day_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -22.408 adjust_hour_clk  " "   -3.000             -22.408 adjust_hour_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -20.590 adjust_min_clk  " "   -3.000             -20.590 adjust_min_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -18.000 stop  " "   -3.000             -18.000 stop " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 display_led\[1\]\[1\]  " "    0.308               0.000 display_led\[1\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 display_led\[4\]\[1\]  " "    0.308               0.000 display_led\[4\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 display_led\[0\]\[1\]  " "    0.340               0.000 display_led\[0\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 display_led\[6\]\[1\]  " "    0.345               0.000 display_led\[6\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 display_led\[5\]\[1\]  " "    0.347               0.000 display_led\[5\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 display_led\[7\]\[1\]  " "    0.365               0.000 display_led\[7\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 display_led\[2\]\[1\]  " "    0.414               0.000 display_led\[2\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 display_led\[3\]\[1\]  " "    0.426               0.000 display_led\[3\]\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714232867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711714232867 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711714233158 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711714233158 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711714233158 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711714233158 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1.118 ns " "Worst Case Available Settling Time: 1.118 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711714233158 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711714233158 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711714233158 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711714233468 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711714233469 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711714233566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 19:10:33 2024 " "Processing ended: Fri Mar 29 19:10:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711714233566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711714233566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711714233566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1711714233566 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1711714235156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711714235156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 19:10:34 2024 " "Processing started: Fri Mar 29 19:10:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711714235156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1711714235156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LAB3 -c LAB3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LAB3 -c LAB3" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1711714235156 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1711714235487 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LAB3.vo C:/TKS/DigitalDesign/manhhung_1/LAB3/simulation/questa/ simulation " "Generated file LAB3.vo in folder \"C:/TKS/DigitalDesign/manhhung_1/LAB3/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1711714235549 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711714235572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 19:10:35 2024 " "Processing ended: Fri Mar 29 19:10:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711714235572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711714235572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711714235572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1711714235572 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 176 s " "Quartus Prime Full Compilation was successful. 0 errors, 176 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1711714236300 ""}
