# 4-bit Linear Feedback Shift Register (LFSR)

This repository contains Verilog code for a 4-bit Linear Feedback Shift Register (LFSR).

## Description

This project implements a 4-bit LFSR with a specific feedback polynomial. The LFSR is designed to generate a pseudo-random sequence. It includes a reset functionality to initialize the LFSR to a known non-zero state.

## Files

* `LFSR.v`: Verilog module implementing the 4-bit LFSR.
* `LFSR_tb.v`: Verilog testbench for simulating the LFSR.
* `README.md`: This file.

## Usage

To simulate the LFSR, you will need a Verilog simulator (e.g., Icarus Verilog, ModelSim).

1.  Clone this repository.
2.  Compile the Verilog files (`LFSR.v` and `LFSR_tb.v`) using your simulator.
3.  Run the simulation.
4.  Observe the output in the simulator's console or waveform viewer.

This LFSR module can be used in various applications that require pseudo-random number generation or sequence generation.

## Author

\[Ashish Bhowmic]
