Warning: Design 'dma_axi64' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : compile_options
Design : dma_axi64
Version: I-2013.12-SP4
Date   : Wed Dec 19 17:01:31 2018
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
dma_axi64                                flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         fix_multiple_port_nets feedthroughs
                                                                outputs
                                                                constants
                                         isolate_port           disabled
--------------------------------------------------------------------------------
1
Warning: Design 'dma_axi64' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : dma_axi64
Version: I-2013.12-SP4
Date   : Wed Dec 19 17:01:31 2018
****************************************


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[16]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[16]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2288/X (nand_x1_sg)                                    5.70       5.70 r
  U1809/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[16]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[16]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[17]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[17]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2285/X (nand_x1_sg)                                    5.70       5.70 r
  U1829/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[17]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[17]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[18]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[18]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2282/X (nand_x1_sg)                                    5.70       5.70 r
  U1790/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[18]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[18]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[19]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[19]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2279/X (nand_x1_sg)                                    5.70       5.70 r
  U1810/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[19]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[19]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[20]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[20]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2276/X (nand_x1_sg)                                    5.70       5.70 r
  U1830/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[20]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[20]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[21]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[21]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2273/X (nand_x1_sg)                                    5.70       5.70 r
  U1791/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[21]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[21]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[22]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[22]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2270/X (nand_x1_sg)                                    5.70       5.70 r
  U1811/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[22]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[22]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[23]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[23]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2267/X (nand_x1_sg)                                    5.70       5.70 r
  U1831/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[23]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[23]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[24]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[24]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2264/X (nand_x1_sg)                                    5.70       5.70 r
  U1812/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[24]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[24]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[25]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[25]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2262/X (nand_x1_sg)                                    5.70       5.70 r
  U1876/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[25]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[25]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[26]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[26]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2259/X (nand_x1_sg)                                    5.70       5.70 r
  U1832/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[26]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[26]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[27]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[27]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2256/X (nand_x1_sg)                                    5.70       5.70 r
  U1792/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[27]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[27]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[28]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[28]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2253/X (nand_x1_sg)                                    5.70       5.70 r
  U1813/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[28]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[28]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[29]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[29]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2251/X (nand_x1_sg)                                    5.70       5.70 r
  U1833/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[29]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[29]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[30]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[30]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2248/X (nand_x1_sg)                                    5.70       5.70 r
  U1814/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[30]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[30]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[31]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[31]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2246/X (nand_x1_sg)                                    5.70       5.70 r
  U1834/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[31]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[31]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[16]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[16]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2243/X (nand_x1_sg)                                    5.70       5.70 r
  U1815/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[16]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[16]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[17]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[17]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2241/X (nand_x1_sg)                                    5.70       5.70 r
  U1837/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[17]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[17]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[18]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[18]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2239/X (nand_x1_sg)                                    5.70       5.70 r
  U1784/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[18]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[18]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[19]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[19]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2237/X (nand_x1_sg)                                    5.70       5.70 r
  U1839/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[19]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[19]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[20]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[20]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2235/X (nand_x1_sg)                                    5.70       5.70 r
  U1817/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[20]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[20]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[21]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[21]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2233/X (nand_x1_sg)                                    5.70       5.70 r
  U1801/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[21]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[21]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[22]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[22]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2231/X (nand_x1_sg)                                    5.70       5.70 r
  U1819/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[22]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[22]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[23]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[23]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2229/X (nand_x1_sg)                                    5.70       5.70 r
  U1841/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[23]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[23]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[24]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[24]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2227/X (nand_x1_sg)                                    5.70       5.70 r
  U1843/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[24]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[24]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[25]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[25]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2225/X (nand_x1_sg)                                    5.70       5.70 r
  U1877/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[25]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[25]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[26]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[26]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2223/X (nand_x1_sg)                                    5.70       5.70 r
  U1821/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[26]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[26]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[27]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[27]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2221/X (nand_x1_sg)                                    5.70       5.70 r
  U1803/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[27]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[27]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[28]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[28]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2219/X (nand_x1_sg)                                    5.70       5.70 r
  U1823/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[28]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[28]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[29]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[29]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2217/X (nand_x1_sg)                                    5.70       5.70 r
  U1845/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[29]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[29]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[30]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[30]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2215/X (nand_x1_sg)                                    5.70       5.70 r
  U1825/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[30]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[30]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[31]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[31]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2213/X (nand_x1_sg)                                    5.70       5.70 r
  U1847/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[31]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[31]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[1]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[1]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2211/X (nand_x1_sg)                                    5.71       5.71 r
  U1766/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[1]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[1]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[2]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[2]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2208/X (nand_x1_sg)                                    5.71       5.71 r
  U1767/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[2]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[2]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[3]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[3]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2205/X (nand_x1_sg)                                    5.71       5.71 r
  U1786/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[3]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[3]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[4]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[4]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2202/X (nand_x1_sg)                                    5.71       5.71 r
  U1807/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[4]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[4]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[5]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[5]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2199/X (nand_x1_sg)                                    5.71       5.71 r
  U1768/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[5]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[5]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[6]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[6]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2196/X (nand_x1_sg)                                    5.71       5.71 r
  U1808/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[6]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[6]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[7]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[7]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2193/X (nand_x1_sg)                                    5.71       5.71 r
  U1827/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[7]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[7]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[8]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[8]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2190/X (nand_x1_sg)                                    5.71       5.71 r
  U1787/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[8]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[8]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[9]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[9]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2187/X (nand_x1_sg)                                    5.71       5.71 r
  U1769/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[9]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[9]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[10]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[10]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2184/X (nand_x1_sg)                                    5.71       5.71 r
  U1770/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[10]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[10]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[11]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[11]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2181/X (nand_x1_sg)                                    5.71       5.71 r
  U1788/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[11]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[11]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[12]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[12]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2178/X (nand_x1_sg)                                    5.71       5.71 r
  U1771/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[12]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[12]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[13]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[13]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2175/X (nand_x1_sg)                                    5.71       5.71 r
  U1789/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[13]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[13]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[14]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[14]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2172/X (nand_x1_sg)                                    5.71       5.71 r
  U1828/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[14]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[14]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[15]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[15]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2169/X (nand_x1_sg)                                    5.71       5.71 r
  U1854/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[15]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[15]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[1]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[1]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2166/X (nand_x1_sg)                                    5.71       5.71 r
  U1772/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[1]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[1]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[2]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[2]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2164/X (nand_x1_sg)                                    5.71       5.71 r
  U1758/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[2]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[2]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[3]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[3]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2162/X (nand_x1_sg)                                    5.71       5.71 r
  U1793/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[3]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[3]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[4]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[4]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2160/X (nand_x1_sg)                                    5.71       5.71 r
  U1835/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[4]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[4]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[5]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[5]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2158/X (nand_x1_sg)                                    5.71       5.71 r
  U1760/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[5]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[5]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[6]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[6]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2156/X (nand_x1_sg)                                    5.71       5.71 r
  U1762/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[6]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[6]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[7]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[7]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2154/X (nand_x1_sg)                                    5.71       5.71 r
  U1774/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[7]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[7]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[8]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[8]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2152/X (nand_x1_sg)                                    5.71       5.71 r
  U1776/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[8]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[8]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[9]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[9]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2150/X (nand_x1_sg)                                    5.71       5.71 r
  U1795/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[9]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[9]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[10]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[10]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2148/X (nand_x1_sg)                                    5.71       5.71 r
  U1764/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[10]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[10]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[11]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[11]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2146/X (nand_x1_sg)                                    5.71       5.71 r
  U1778/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[11]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[11]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[12]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[12]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2144/X (nand_x1_sg)                                    5.71       5.71 r
  U1780/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[12]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[12]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[13]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[13]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2142/X (nand_x1_sg)                                    5.71       5.71 r
  U1797/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[13]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[13]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[14]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[14]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2140/X (nand_x1_sg)                                    5.71       5.71 r
  U1782/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[14]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[14]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[15]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[15]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U2138/X (nand_x1_sg)                                    5.71       5.71 r
  U1799/X (nand_x1_sg)                                    4.43      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[15]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[15]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_apb_mux/pready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_apb_mux/pready_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_apb_mux/pready_reg/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_apb_mux/pready_reg/Q (**FFGEN**)
                                                          0.00       0.00 f
  U1510/X (nand_x2_sg)                                    5.98       5.98 r
  U1805/X (nand_x1_sg)                                    4.30      10.27 f
  dma_axi64_dual_core/dma_axi64_apb_mux/pready_reg/next_state (**FFGEN**)
                                                          0.00      10.27 f
  data arrival time                                                 10.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_apb_mux/pready_reg/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.73


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[0]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[0]/Q (**FFGEN**)
                                                          0.00       0.00 f
  U1509/X (nand_x2_sg)                                    5.98       5.98 r
  U1806/X (nand_x1_sg)                                    4.30      10.27 f
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[0]/next_state (**FFGEN**)
                                                          0.00      10.28 f
  data arrival time                                                 10.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[0]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.72


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/pslverr_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/pslverr_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/pslverr_reg/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/pslverr_reg/QN (**FFGEN**)
                                                          0.00       0.00 f
  U1146/X (nor_x2_sg)                                     8.16       8.16 r
  U2024/X (inv_x2_sg)                                     3.13      11.29 f
  U1875/X (nand_x1_sg)                                    5.68      16.98 r
  dma_axi64_dual_core/dma_axi64_reg/pslverr_reg/next_state (**FFGEN**)
                                                          0.00      16.98 r
  data arrival time                                                 16.98

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/pslverr_reg/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -16.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -33.02


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[4]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[4]/QN (**FFGEN**)
                                                          0.00       0.00 r
  U2120/X (nor_x1_sg)                                    10.22      10.22 f
  U1982/X (nor_x1_sg)                                     7.29      17.51 r
  U1684/X (nand_x1_sg)                                    4.60      22.10 f
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[4]/next_state (**FFGEN**)
                                                          0.00      22.10 f
  data arrival time                                                 22.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[4]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -22.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -27.90


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[5]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[5]/QN (**FFGEN**)
                                                          0.00       0.00 r
  U2119/X (nor_x1_sg)                                    10.22      10.22 f
  U1980/X (nor_x1_sg)                                     7.29      17.51 r
  U1682/X (nand_x1_sg)                                    4.60      22.10 f
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[5]/next_state (**FFGEN**)
                                                          0.00      22.10 f
  data arrival time                                                 22.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[5]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -22.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -27.90


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[6]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[6]/QN (**FFGEN**)
                                                          0.00       0.00 r
  U2118/X (nor_x1_sg)                                    10.22      10.22 f
  U1978/X (nor_x1_sg)                                     7.29      17.51 r
  U1680/X (nand_x1_sg)                                    4.60      22.10 f
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[6]/next_state (**FFGEN**)
                                                          0.00      22.10 f
  data arrival time                                                 22.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[6]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -22.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -27.90


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[7]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[7]/QN (**FFGEN**)
                                                          0.00       0.00 r
  U2117/X (nor_x1_sg)                                    10.22      10.22 f
  U1976/X (nor_x1_sg)                                     7.29      17.51 r
  U1678/X (nand_x1_sg)                                    4.60      22.10 f
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[7]/next_state (**FFGEN**)
                                                          0.00      22.10 f
  data arrival time                                                 22.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[7]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -22.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -27.90


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[8]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[8]/QN (**FFGEN**)
                                                          0.00       0.00 r
  U2116/X (nor_x1_sg)                                    10.22      10.22 f
  U1974/X (nor_x1_sg)                                     7.29      17.51 r
  U1676/X (nand_x1_sg)                                    4.60      22.10 f
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[8]/next_state (**FFGEN**)
                                                          0.00      22.10 f
  data arrival time                                                 22.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[8]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -22.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -27.90


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[9]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[9]/QN (**FFGEN**)
                                                          0.00       0.00 r
  U2115/X (nor_x1_sg)                                    10.22      10.22 f
  U1971/X (nor_x1_sg)                                     7.29      17.51 r
  U1674/X (nand_x1_sg)                                    4.60      22.10 f
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[9]/next_state (**FFGEN**)
                                                          0.00      22.10 f
  data arrival time                                                 22.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[9]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -22.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -27.90


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[10]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[10]/QN (**FFGEN**)
                                                          0.00       0.00 r
  U2114/X (nor_x1_sg)                                    10.22      10.22 f
  U1968/X (nor_x1_sg)                                     7.29      17.51 r
  U1672/X (nand_x1_sg)                                    4.60      22.10 f
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[10]/next_state (**FFGEN**)
                                                          0.00      22.10 f
  data arrival time                                                 22.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[10]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -22.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -27.90


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[11]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[11]/QN (**FFGEN**)
                                                          0.00       0.00 r
  U2113/X (nor_x1_sg)                                    10.22      10.22 f
  U1965/X (nor_x1_sg)                                     7.29      17.51 r
  U1670/X (nand_x1_sg)                                    4.60      22.10 f
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[11]/next_state (**FFGEN**)
                                                          0.00      22.10 f
  data arrival time                                                 22.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[11]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -22.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -27.90


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[12]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[12]/QN (**FFGEN**)
                                                          0.00       0.00 r
  U2112/X (nor_x1_sg)                                    10.22      10.22 f
  U1962/X (nor_x1_sg)                                     7.29      17.51 r
  U1668/X (nand_x1_sg)                                    4.60      22.10 f
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[12]/next_state (**FFGEN**)
                                                          0.00      22.10 f
  data arrival time                                                 22.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[12]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -22.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -27.90


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[13]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[13]/QN (**FFGEN**)
                                                          0.00       0.00 r
  U2111/X (nor_x1_sg)                                    10.22      10.22 f
  U1959/X (nor_x1_sg)                                     7.29      17.51 r
  U1666/X (nand_x1_sg)                                    4.60      22.10 f
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[13]/next_state (**FFGEN**)
                                                          0.00      22.10 f
  data arrival time                                                 22.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[13]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -22.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -27.90


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[14]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[14]/QN (**FFGEN**)
                                                          0.00       0.00 r
  U2110/X (nor_x1_sg)                                    10.22      10.22 f
  U1956/X (nor_x1_sg)                                     7.29      17.51 r
  U1664/X (nand_x1_sg)                                    4.60      22.10 f
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[14]/next_state (**FFGEN**)
                                                          0.00      22.10 f
  data arrival time                                                 22.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[14]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -22.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -27.90


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[15]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[15]/QN (**FFGEN**)
                                                          0.00       0.00 r
  U2109/X (nor_x1_sg)                                    10.22      10.22 f
  U1953/X (nor_x1_sg)                                     7.29      17.51 r
  U1662/X (nand_x1_sg)                                    4.60      22.10 f
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[15]/next_state (**FFGEN**)
                                                          0.00      22.10 f
  data arrival time                                                 22.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[15]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -22.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -27.90


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[19]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[19]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1512/X (nand_x4_sg)                                    5.83       5.83 f
  U1944/X (nand_x4_sg)                                    8.50      14.33 r
  U1655/X (nor_x1_sg)                                     7.50      21.83 f
  U1654/X (inv_x1_sg)                                     3.04      24.87 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[19]/next_state (**FFGEN**)
                                                          0.00      24.88 r
  data arrival time                                                 24.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[19]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -24.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -25.12


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[1]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[1]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U2137/X (nand_x1_sg)                                    6.05       6.05 f
  U1622/X (nand_x1_sg)                                   16.90      22.95 r
  U1695/X (nor_x1_sg)                                     5.79      28.74 f
  U1693/X (nand_x1_sg)                                    3.79      32.53 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[1]/next_state (**FFGEN**)
                                                          0.00      32.53 r
  data arrival time                                                 32.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[1]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -32.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -17.47


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[2]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[2]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U2135/X (nand_x1_sg)                                    6.05       6.05 f
  U1619/X (nand_x1_sg)                                   16.90      22.95 r
  U1692/X (nor_x1_sg)                                     5.79      28.74 f
  U1690/X (nand_x1_sg)                                    3.79      32.53 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[2]/next_state (**FFGEN**)
                                                          0.00      32.53 r
  data arrival time                                                 32.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[2]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -32.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -17.47


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[3]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[3]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U2133/X (nand_x1_sg)                                    6.05       6.05 f
  U1616/X (nand_x1_sg)                                   16.90      22.95 r
  U1688/X (nor_x1_sg)                                     5.79      28.74 f
  U1686/X (nand_x1_sg)                                    3.79      32.53 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[3]/next_state (**FFGEN**)
                                                          0.00      32.53 r
  data arrival time                                                 32.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[3]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -32.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -17.47


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[16]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[16]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U2007/X (nand_x1_sg)                                    6.58       6.58 f
  U1950/X (nand_x1_sg)                                   18.90      25.47 r
  U1661/X (nor_x1_sg)                                     8.80      34.28 f
  U1660/X (inv_x1_sg)                                     3.23      37.51 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[16]/next_state (**FFGEN**)
                                                          0.00      37.51 r
  data arrival time                                                 37.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[16]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -37.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -12.49


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[17]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[17]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U2006/X (nand_x1_sg)                                    6.58       6.58 f
  U1948/X (nand_x1_sg)                                   18.90      25.47 r
  U1659/X (nor_x1_sg)                                     8.80      34.28 f
  U1658/X (inv_x1_sg)                                     3.23      37.51 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[17]/next_state (**FFGEN**)
                                                          0.00      37.51 r
  data arrival time                                                 37.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[17]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -37.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -12.49


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[18]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[18]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U2005/X (nand_x1_sg)                                    6.58       6.58 f
  U1946/X (nand_x1_sg)                                   18.90      25.47 r
  U1657/X (nor_x1_sg)                                     8.80      34.28 f
  U1656/X (inv_x1_sg)                                     3.23      37.51 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[18]/next_state (**FFGEN**)
                                                          0.00      37.51 r
  data arrival time                                                 37.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[18]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -37.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -12.49


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[20]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[20]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U2004/X (nand_x1_sg)                                    6.58       6.58 f
  U1942/X (nand_x1_sg)                                   18.90      25.47 r
  U1653/X (nor_x1_sg)                                     8.80      34.28 f
  U1652/X (inv_x1_sg)                                     3.23      37.51 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[20]/next_state (**FFGEN**)
                                                          0.00      37.51 r
  data arrival time                                                 37.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[20]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -37.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -12.49


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[21]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[21]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U2003/X (nand_x1_sg)                                    6.58       6.58 f
  U1940/X (nand_x1_sg)                                   18.90      25.47 r
  U1651/X (nor_x1_sg)                                     8.80      34.28 f
  U1650/X (inv_x1_sg)                                     3.23      37.51 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[21]/next_state (**FFGEN**)
                                                          0.00      37.51 r
  data arrival time                                                 37.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[21]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -37.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -12.49


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[22]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[22]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U2002/X (nand_x1_sg)                                    6.58       6.58 f
  U1938/X (nand_x1_sg)                                   18.90      25.47 r
  U1649/X (nor_x1_sg)                                     8.80      34.28 f
  U1648/X (inv_x1_sg)                                     3.23      37.51 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[22]/next_state (**FFGEN**)
                                                          0.00      37.51 r
  data arrival time                                                 37.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[22]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -37.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -12.49


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[23]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[23]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U2001/X (nand_x1_sg)                                    6.58       6.58 f
  U1936/X (nand_x1_sg)                                   18.90      25.47 r
  U1647/X (nor_x1_sg)                                     8.80      34.28 f
  U1646/X (inv_x1_sg)                                     3.23      37.51 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[23]/next_state (**FFGEN**)
                                                          0.00      37.51 r
  data arrival time                                                 37.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[23]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -37.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -12.49


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[24]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[24]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U2000/X (nand_x1_sg)                                    6.58       6.58 f
  U1934/X (nand_x1_sg)                                   18.90      25.47 r
  U1645/X (nor_x1_sg)                                     8.80      34.28 f
  U1644/X (inv_x1_sg)                                     3.23      37.51 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[24]/next_state (**FFGEN**)
                                                          0.00      37.51 r
  data arrival time                                                 37.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[24]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -37.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -12.49


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[25]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[25]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1999/X (nand_x1_sg)                                    6.58       6.58 f
  U1932/X (nand_x1_sg)                                   18.90      25.47 r
  U1643/X (nor_x1_sg)                                     8.80      34.28 f
  U1642/X (inv_x1_sg)                                     3.23      37.51 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[25]/next_state (**FFGEN**)
                                                          0.00      37.51 r
  data arrival time                                                 37.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[25]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -37.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -12.49


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[26]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[26]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1998/X (nand_x1_sg)                                    6.58       6.58 f
  U1930/X (nand_x1_sg)                                   18.90      25.47 r
  U1641/X (nor_x1_sg)                                     8.80      34.28 f
  U1640/X (inv_x1_sg)                                     3.23      37.51 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[26]/next_state (**FFGEN**)
                                                          0.00      37.51 r
  data arrival time                                                 37.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[26]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -37.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -12.49


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[27]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[27]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1997/X (nand_x1_sg)                                    6.58       6.58 f
  U1928/X (nand_x1_sg)                                   18.90      25.47 r
  U1639/X (nor_x1_sg)                                     8.80      34.28 f
  U1638/X (inv_x1_sg)                                     3.23      37.51 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[27]/next_state (**FFGEN**)
                                                          0.00      37.51 r
  data arrival time                                                 37.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[27]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -37.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -12.49


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[28]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[28]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1996/X (nand_x1_sg)                                    6.58       6.58 f
  U1926/X (nand_x1_sg)                                   18.90      25.47 r
  U1637/X (nor_x1_sg)                                     8.80      34.28 f
  U1636/X (inv_x1_sg)                                     3.23      37.51 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[28]/next_state (**FFGEN**)
                                                          0.00      37.51 r
  data arrival time                                                 37.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[28]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -37.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -12.49


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[29]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[29]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1995/X (nand_x1_sg)                                    6.58       6.58 f
  U1924/X (nand_x1_sg)                                   18.90      25.47 r
  U1635/X (nor_x1_sg)                                     8.80      34.28 f
  U1634/X (inv_x1_sg)                                     3.23      37.51 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[29]/next_state (**FFGEN**)
                                                          0.00      37.51 r
  data arrival time                                                 37.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[29]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -37.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -12.49


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[30]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[30]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1994/X (nand_x1_sg)                                    6.58       6.58 f
  U1922/X (nand_x1_sg)                                   18.90      25.47 r
  U1633/X (nor_x1_sg)                                     8.80      34.28 f
  U1632/X (inv_x1_sg)                                     3.23      37.51 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[30]/next_state (**FFGEN**)
                                                          0.00      37.51 r
  data arrival time                                                 37.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[30]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -37.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -12.49


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[31]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[31]/Q (**FFGEN**)
                                                          0.00       0.00 r
  U1993/X (nand_x1_sg)                                    6.58       6.58 f
  U1920/X (nand_x1_sg)                                   18.90      25.47 r
  U1631/X (nor_x1_sg)                                     8.80      34.28 f
  U1630/X (inv_x1_sg)                                     3.23      37.51 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[31]/next_state (**FFGEN**)
                                                          0.00      37.51 r
  data arrival time                                                 37.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[31]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -37.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -12.49


    Net: n1183

    max_capacitance        1.00
  - Capacitance            4.18
  ------------------------------
    Slack                 -3.17  (VIOLATED)


    Net: n1422

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n1439

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n1440

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n1458

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n1459

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n1460

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n1463

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n1464

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n1465

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n1487

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n1488

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n1489

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n1490

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n1423

    max_capacitance        0.13
  - Capacitance            2.65
  ------------------------------
    Slack                 -2.53  (VIOLATED)


    Net: n1457

    max_capacitance        0.13
  - Capacitance            2.19
  ------------------------------
    Slack                 -2.06  (VIOLATED)


    Net: n1462

    max_capacitance        0.13
  - Capacitance            2.19
  ------------------------------
    Slack                 -2.06  (VIOLATED)


    Net: n1901

    max_capacitance        0.13
  - Capacitance            2.09
  ------------------------------
    Slack                 -1.96  (VIOLATED)


    Net: n1409

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n1412

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n1415

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n1418

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n1421

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n1424

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n1443

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n1456

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n1461

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n1466

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n1471

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n1476

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n1481

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n1486

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n1491

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n1197

    max_capacitance        0.50
  - Capacitance            2.09
  ------------------------------
    Slack                 -1.59  (VIOLATED)


    Net: n1407

    max_capacitance        0.13
  - Capacitance            1.65
  ------------------------------
    Slack                 -1.53  (VIOLATED)


    Net: n1408

    max_capacitance        0.13
  - Capacitance            1.65
  ------------------------------
    Slack                 -1.53  (VIOLATED)


    Net: n1876

    max_capacitance        0.13
  - Capacitance            1.53
  ------------------------------
    Slack                 -1.41  (VIOLATED)


    Net: n1505

    max_capacitance        0.13
  - Capacitance            1.45
  ------------------------------
    Slack                 -1.32  (VIOLATED)


    Net: n1521

    max_capacitance        0.13
  - Capacitance            1.45
  ------------------------------
    Slack                 -1.32  (VIOLATED)


    Net: n1906

    max_capacitance        0.13
  - Capacitance            1.45
  ------------------------------
    Slack                 -1.32  (VIOLATED)


    Net: n1178

    max_capacitance        0.50
  - Capacitance            1.79
  ------------------------------
    Slack                 -1.28  (VIOLATED)


    Net: n1495

    max_capacitance        0.13
  - Capacitance            1.38
  ------------------------------
    Slack                 -1.25  (VIOLATED)


    Net: n1511

    max_capacitance        0.17
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.22  (VIOLATED)


    Net: n1432

    max_capacitance        0.13
  - Capacitance            1.25
  ------------------------------
    Slack                 -1.12  (VIOLATED)


    Net: n1467

    max_capacitance        0.13
  - Capacitance            1.25
  ------------------------------
    Slack                 -1.12  (VIOLATED)


    Net: n1470

    max_capacitance        0.13
  - Capacitance            1.25
  ------------------------------
    Slack                 -1.12  (VIOLATED)


    Net: n1506

    max_capacitance        0.13
  - Capacitance            1.25
  ------------------------------
    Slack                 -1.12  (VIOLATED)


    Net: n1468

    max_capacitance        0.13
  - Capacitance            1.12
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n1469

    max_capacitance        0.13
  - Capacitance            1.12
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n1451

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n1455

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n1520

    max_capacitance        0.13
  - Capacitance            1.07
  ------------------------------
    Slack                 -0.94  (VIOLATED)


    Net: n1908

    max_capacitance        0.13
  - Capacitance            1.07
  ------------------------------
    Slack                 -0.94  (VIOLATED)


    Net: n1410

    max_capacitance        0.13
  - Capacitance            0.99
  ------------------------------
    Slack                 -0.87  (VIOLATED)


    Net: n1431

    max_capacitance        0.13
  - Capacitance            0.99
  ------------------------------
    Slack                 -0.87  (VIOLATED)


    Net: n1444

    max_capacitance        0.13
  - Capacitance            0.99
  ------------------------------
    Slack                 -0.87  (VIOLATED)


    Net: n1485

    max_capacitance        0.13
  - Capacitance            0.99
  ------------------------------
    Slack                 -0.87  (VIOLATED)


    Net: n1499

    max_capacitance        0.13
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.79  (VIOLATED)


    Net: n1411

    max_capacitance        0.13
  - Capacitance            0.90
  ------------------------------
    Slack                 -0.77  (VIOLATED)


    Net: n1413

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n1416

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n1419

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n1425

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n1426

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n1430

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n1433

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n1434

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n1435

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n1436

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n1437

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n1438

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n1441

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n1442

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n1445

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n1446

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n1448

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n1449

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n1450

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n1452

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n1453

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n1454

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n1472

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n1473

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n1474

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n1475

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n1477

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n1478

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n1479

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n1480

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n1482

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n1483

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n1484

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n1492

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n1493

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n1494

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n541

    max_capacitance        0.66
  - Capacitance            1.39
  ------------------------------
    Slack                 -0.72  (VIOLATED)


    Net: n1099

    max_capacitance        0.50
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.61  (VIOLATED)


    Net: n846

    max_capacitance        0.50
  - Capacitance            1.07
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n1002

    max_capacitance        0.50
  - Capacitance            1.07
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n1498

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n1503

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n1504

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n1877

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n1878

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n1879

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n1880

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n1881

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n1882

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n1883

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n1884

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n1903

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n1905

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n1907

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n532

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n545

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n554

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n563

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n572

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n581

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n590

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n599

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n608

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n617

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n626

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n635

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n644

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n653

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n671

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n696

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n698

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n699

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n708

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1014

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1019

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1025

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1030

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1035

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1040

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1045

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1050

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1055

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1060

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1065

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1070

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1075

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1080

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1085

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1090

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1095

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1096

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1103

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1108

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1109

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1115

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1120

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1121

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1127

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1132

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1133

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1139

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1144

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1145

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1151

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1152

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1159

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1160

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1166

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1173

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1174

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1182

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1184

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1186

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1187

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1190

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1193

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1196

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1207

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n1414

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n1417

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n1420

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n1447

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n535

    max_capacitance        0.50
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.42  (VIOLATED)


    Net: n1522

    max_capacitance        0.50
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.42  (VIOLATED)


    Net: n680

    max_capacitance        0.50
  - Capacitance            0.89
  ------------------------------
    Slack                 -0.39  (VIOLATED)


    Net: n1165

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n705

    max_capacitance        1.32
  - Capacitance            1.67
  ------------------------------
    Slack                 -0.35  (VIOLATED)


    Net: n1429

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n686

    max_capacitance        2.64
  - Capacitance            2.92
  ------------------------------
    Slack                 -0.27  (VIOLATED)


    Net: n692

    max_capacitance        2.64
  - Capacitance            2.92
  ------------------------------
    Slack                 -0.27  (VIOLATED)


    Net: dma_axi64_dual_core/dma_axi64_reg/n1146

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: dma_axi64_dual_core/dma_axi64_reg/n1147

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: dma_axi64_dual_core/dma_axi64_reg/n1149

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n1003

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n1017

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n1028

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n1038

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n1048

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n1058

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n1068

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n1078

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n1088

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n731

    max_capacitance        0.66
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n537

    max_capacitance        0.33
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.23  (VIOLATED)


    Net: n549

    max_capacitance        0.33
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.23  (VIOLATED)


    Net: n558

    max_capacitance        0.33
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.23  (VIOLATED)


    Net: n567

    max_capacitance        0.33
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.23  (VIOLATED)


    Net: n576

    max_capacitance        0.33
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.23  (VIOLATED)


    Net: n585

    max_capacitance        0.33
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.23  (VIOLATED)


    Net: n594

    max_capacitance        0.33
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.23  (VIOLATED)


    Net: n603

    max_capacitance        0.33
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.23  (VIOLATED)


    Net: n612

    max_capacitance        0.33
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.23  (VIOLATED)


    Net: n621

    max_capacitance        0.33
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.23  (VIOLATED)


    Net: n630

    max_capacitance        0.33
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.23  (VIOLATED)


    Net: n639

    max_capacitance        0.33
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.23  (VIOLATED)


    Net: n648

    max_capacitance        0.33
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.23  (VIOLATED)


    Net: n657

    max_capacitance        0.33
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.23  (VIOLATED)


    Net: n664

    max_capacitance        0.33
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.23  (VIOLATED)


    Net: n666

    max_capacitance        0.33
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.23  (VIOLATED)


    Net: n675

    max_capacitance        0.33
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.23  (VIOLATED)


    Net: n539

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n540

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n550

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n551

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n559

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n560

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n568

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n569

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n577

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n578

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n586

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n587

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n595

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n596

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n604

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n605

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n613

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n614

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n622

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n623

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n631

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n632

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n640

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n641

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n649

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n650

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n658

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n659

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n667

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n668

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n676

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n677

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n684

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n685

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n691

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n693

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n694

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n697

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n703

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n704

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n707

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n1018

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n1029

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n1039

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n1049

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n1059

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n1069

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n1079

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n1089

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n1102

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n1114

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n1126

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n1138

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n1206

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n1219

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n1221

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n1222

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n1223

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n1224

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n1225

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n1226

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n726

    max_capacitance        0.50
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.17  (VIOLATED)


    Net: n1904

    max_capacitance        2.03
  - Capacitance            2.19
  ------------------------------
    Slack                 -0.15  (VIOLATED)


    Net: n711

    max_capacitance        0.50
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.14  (VIOLATED)


    Net: n1150

    max_capacitance        0.50
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.14  (VIOLATED)


    Net: n1507

    max_capacitance        0.50
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.14  (VIOLATED)


    Net: n1201

    max_capacitance        0.66
  - Capacitance            0.80
  ------------------------------
    Slack                 -0.14  (VIOLATED)


    Net: dma_axi64_dual_core/dma_axi64_reg/n1148

    max_capacitance        0.33
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.10  (VIOLATED)


    Net: n825

    max_capacitance        1.00
  - Capacitance            1.07
  ------------------------------
    Slack                 -0.07  (VIOLATED)


    Net: n826

    max_capacitance        1.00
  - Capacitance            1.07
  ------------------------------
    Slack                 -0.07  (VIOLATED)


    Net: n839

    max_capacitance        1.00
  - Capacitance            1.07
  ------------------------------
    Slack                 -0.07  (VIOLATED)


    Net: n840

    max_capacitance        1.00
  - Capacitance            1.07
  ------------------------------
    Slack                 -0.07  (VIOLATED)


    Net: n981

    max_capacitance        1.00
  - Capacitance            1.07
  ------------------------------
    Slack                 -0.07  (VIOLATED)


    Net: n982

    max_capacitance        1.00
  - Capacitance            1.07
  ------------------------------
    Slack                 -0.07  (VIOLATED)


    Net: n995

    max_capacitance        1.00
  - Capacitance            1.07
  ------------------------------
    Slack                 -0.07  (VIOLATED)


    Net: n996

    max_capacitance        1.00
  - Capacitance            1.07
  ------------------------------
    Slack                 -0.07  (VIOLATED)


    Net: n536

    max_capacitance        0.50
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.06  (VIOLATED)


    Net: n548

    max_capacitance        0.50
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.06  (VIOLATED)


    Net: n557

    max_capacitance        0.50
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.06  (VIOLATED)


    Net: n566

    max_capacitance        0.50
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.06  (VIOLATED)


    Net: n575

    max_capacitance        0.50
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.06  (VIOLATED)


    Net: n584

    max_capacitance        0.50
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.06  (VIOLATED)


    Net: n593

    max_capacitance        0.50
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.06  (VIOLATED)


    Net: n602

    max_capacitance        0.50
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.06  (VIOLATED)


    Net: n611

    max_capacitance        0.50
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.06  (VIOLATED)


    Net: n620

    max_capacitance        0.50
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.06  (VIOLATED)


    Net: n629

    max_capacitance        0.50
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.06  (VIOLATED)


    Net: n638

    max_capacitance        0.50
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.06  (VIOLATED)


    Net: n647

    max_capacitance        0.50
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.06  (VIOLATED)


    Net: n656

    max_capacitance        0.50
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.06  (VIOLATED)


    Net: n665

    max_capacitance        0.50
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.06  (VIOLATED)


    Net: n674

    max_capacitance        0.50
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.06  (VIOLATED)


    Net: n847

    max_capacitance        0.50
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.06  (VIOLATED)


    Net: n1177

    max_capacitance        0.50
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.06  (VIOLATED)


    Net: n1214

    max_capacitance        0.50
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.06  (VIOLATED)


    Net: n1229

    max_capacitance        0.50
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.06  (VIOLATED)


    Net: n1185

    max_capacitance        2.03
  - Capacitance            2.09
  ------------------------------
    Slack                 -0.06  (VIOLATED)


    Net: n1902

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n531

    max_capacitance        0.66
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.03  (VIOLATED)


    Net: n544

    max_capacitance        0.66
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.03  (VIOLATED)


    Net: n553

    max_capacitance        0.66
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.03  (VIOLATED)


    Net: n562

    max_capacitance        0.66
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.03  (VIOLATED)


    Net: n571

    max_capacitance        0.66
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.03  (VIOLATED)


    Net: n580

    max_capacitance        0.66
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.03  (VIOLATED)


    Net: n589

    max_capacitance        0.66
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.03  (VIOLATED)


    Net: n598

    max_capacitance        0.66
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.03  (VIOLATED)


    Net: n607

    max_capacitance        0.66
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.03  (VIOLATED)


    Net: n616

    max_capacitance        0.66
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.03  (VIOLATED)


    Net: n625

    max_capacitance        0.66
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.03  (VIOLATED)


    Net: n634

    max_capacitance        0.66
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.03  (VIOLATED)


    Net: n643

    max_capacitance        0.66
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.03  (VIOLATED)


    Net: n652

    max_capacitance        0.66
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.03  (VIOLATED)


    Net: n661

    max_capacitance        0.66
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.03  (VIOLATED)


    Net: n662

    max_capacitance        0.66
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.03  (VIOLATED)


    Net: n670

    max_capacitance        0.66
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.03  (VIOLATED)


    Net: n1508

    max_capacitance        1.00
  - Capacitance            1.03
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: n527

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n533

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n534

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n546

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n547

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n555

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n556

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n564

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n565

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n573

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n574

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n582

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n583

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n591

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n592

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n600

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n601

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n609

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n610

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n618

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n619

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n627

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n628

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n636

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n637

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n645

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n646

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n654

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n655

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n672

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n673

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n679

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n710

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n728

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n733

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n736

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n739

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n742

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n745

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n748

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n751

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n754

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n757

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n760

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n763

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n766

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n769

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n772

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n775

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n778

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n781

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n784

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n787

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n790

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n793

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n796

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n799

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n802

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n805

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n808

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n811

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n814

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n817

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n820

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n854

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n855

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n859

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n860

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n863

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n864

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n867

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n868

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n871

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n872

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n875

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n876

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n879

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n880

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n883

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n884

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n887

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n888

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n891

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n892

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n895

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n896

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n899

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n900

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n903

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n904

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n907

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n908

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n911

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n912

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n915

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n916

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n919

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n920

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n923

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n924

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n927

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n928

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n931

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n932

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n935

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n936

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n939

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n940

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n943

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n944

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n947

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n948

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n951

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n952

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n955

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n956

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n959

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n960

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n963

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n964

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n967

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n968

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n971

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n972

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n975

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n976

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1015

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1016

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1020

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1021

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1026

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1027

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1031

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1032

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1036

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1037

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1041

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1042

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1046

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1047

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1051

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1052

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1056

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1057

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1061

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1062

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1066

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1067

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1071

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1072

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1076

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1077

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1081

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1082

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1086

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1087

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1091

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1092

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1097

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1098

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1100

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1101

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1104

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1105

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1110

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1111

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1112

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1113

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1116

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1117

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1122

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1123

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1124

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1125

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1128

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1129

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1134

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1135

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1136

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1137

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1140

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1141

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1146

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1147

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1148

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1149

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1153

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1154

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1155

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1156

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1161

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1162

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1163

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1164

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1167

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1168

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1175

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1176

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1179

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1180

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1188

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1189

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1191

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1192

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1208

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1209

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1210

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n823

    max_capacitance        1.32
  - Capacitance            1.33
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n824

    max_capacitance        1.32
  - Capacitance            1.33
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n827

    max_capacitance        1.32
  - Capacitance            1.33
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n828

    max_capacitance        1.32
  - Capacitance            1.33
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n833

    max_capacitance        1.32
  - Capacitance            1.33
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n834

    max_capacitance        1.32
  - Capacitance            1.33
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n841

    max_capacitance        1.32
  - Capacitance            1.33
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n842

    max_capacitance        1.32
  - Capacitance            1.33
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n848

    max_capacitance        1.32
  - Capacitance            1.33
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n849

    max_capacitance        1.32
  - Capacitance            1.33
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n979

    max_capacitance        1.32
  - Capacitance            1.33
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n980

    max_capacitance        1.32
  - Capacitance            1.33
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n983

    max_capacitance        1.32
  - Capacitance            1.33
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n984

    max_capacitance        1.32
  - Capacitance            1.33
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n989

    max_capacitance        1.32
  - Capacitance            1.33
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n990

    max_capacitance        1.32
  - Capacitance            1.33
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n997

    max_capacitance        1.32
  - Capacitance            1.33
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n998

    max_capacitance        1.32
  - Capacitance            1.33
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1006

    max_capacitance        1.32
  - Capacitance            1.33
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1007

    max_capacitance        1.32
  - Capacitance            1.33
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1195

    max_capacitance        1.32
  - Capacitance            1.33
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Design: dma_axi64

    max_leakage_power          0.00
  - Current Leakage Power   6381.92
  ----------------------------------
    Slack                  -6381.92  (VIOLATED)


1
Warning: Design 'dma_axi64' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path end
        -delay min
        -max_paths 15
Design : dma_axi64
Version: I-2013.12-SP4
Date   : Wed Dec 19 17:01:31 2018
****************************************

Operating Conditions: TYPICAL   Library: 14nm_sg_345K_maxfan4_wire
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[16]/next_state (**FFGEN**)
                                   10.13 f           50.00       -39.87
dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[17]/next_state (**FFGEN**)
                                   10.13 f           50.00       -39.87
dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[18]/next_state (**FFGEN**)
                                   10.13 f           50.00       -39.87
dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[19]/next_state (**FFGEN**)
                                   10.13 f           50.00       -39.87
dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[20]/next_state (**FFGEN**)
                                   10.13 f           50.00       -39.87
dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[21]/next_state (**FFGEN**)
                                   10.13 f           50.00       -39.87
dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[22]/next_state (**FFGEN**)
                                   10.13 f           50.00       -39.87
dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[23]/next_state (**FFGEN**)
                                   10.13 f           50.00       -39.87
dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[24]/next_state (**FFGEN**)
                                   10.13 f           50.00       -39.87
dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[25]/next_state (**FFGEN**)
                                   10.13 f           50.00       -39.87
dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[26]/next_state (**FFGEN**)
                                   10.13 f           50.00       -39.87
dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[27]/next_state (**FFGEN**)
                                   10.13 f           50.00       -39.87
dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[28]/next_state (**FFGEN**)
                                   10.13 f           50.00       -39.87
dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[29]/next_state (**FFGEN**)
                                   10.13 f           50.00       -39.87
dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[30]/next_state (**FFGEN**)
                                   10.13 f           50.00       -39.87

1
Warning: Design 'dma_axi64' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path end
        -delay max
        -max_paths 15
Design : dma_axi64
Version: I-2013.12-SP4
Date   : Wed Dec 19 17:01:31 2018
****************************************

Operating Conditions: TYPICAL   Library: 14nm_sg_345K_maxfan4_wire
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
dma_axi64_dual_core/dma_axi64_reg/prdata_reg[16]/next_state (**FFGEN**)
                                   51.64 r         1379.00      1327.36
dma_axi64_dual_core/dma_axi64_reg/prdata_reg[18]/next_state (**FFGEN**)
                                   51.64 r         1379.00      1327.36
dma_axi64_dual_core/dma_axi64_reg/prdata_reg[20]/next_state (**FFGEN**)
                                   51.64 r         1379.00      1327.36
dma_axi64_dual_core/dma_axi64_reg/prdata_reg[21]/next_state (**FFGEN**)
                                   51.64 r         1379.00      1327.36
dma_axi64_dual_core/dma_axi64_reg/prdata_reg[23]/next_state (**FFGEN**)
                                   51.64 r         1379.00      1327.36
dma_axi64_dual_core/dma_axi64_reg/prdata_reg[24]/next_state (**FFGEN**)
                                   51.64 r         1379.00      1327.36
dma_axi64_dual_core/dma_axi64_reg/prdata_reg[25]/next_state (**FFGEN**)
                                   51.64 r         1379.00      1327.36
dma_axi64_dual_core/dma_axi64_reg/prdata_reg[26]/next_state (**FFGEN**)
                                   51.64 r         1379.00      1327.36
dma_axi64_dual_core/dma_axi64_reg/prdata_reg[27]/next_state (**FFGEN**)
                                   51.64 r         1379.00      1327.36
dma_axi64_dual_core/dma_axi64_reg/prdata_reg[28]/next_state (**FFGEN**)
                                   51.64 r         1379.00      1327.36
dma_axi64_dual_core/dma_axi64_reg/prdata_reg[29]/next_state (**FFGEN**)
                                   51.64 r         1379.00      1327.36
dma_axi64_dual_core/dma_axi64_reg/prdata_reg[30]/next_state (**FFGEN**)
                                   51.64 r         1379.00      1327.36
dma_axi64_dual_core/dma_axi64_reg/prdata_reg[17]/next_state (**FFGEN**)
                                   51.42 r         1379.00      1327.58
dma_axi64_dual_core/dma_axi64_reg/prdata_reg[19]/next_state (**FFGEN**)
                                   51.42 r         1379.00      1327.58
dma_axi64_dual_core/dma_axi64_reg/prdata_reg[22]/next_state (**FFGEN**)
                                   51.42 r         1379.00      1327.58

1
Warning: Design 'dma_axi64' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full_clock
        -delay min
        -input_pins
        -nets
        -max_paths 15
Design : dma_axi64
Version: I-2013.12-SP4
Date   : Wed Dec 19 17:01:31 2018
****************************************

Operating Conditions: TYPICAL   Library: 14nm_sg_345K_maxfan4_wire
Wire Load Model Mode: top

  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[16]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[16]/Q (**FFGEN**)
                                                          0.00       0.00 f
  n1388 (net)                                   1         0.00       0.00 f
  U2243/B (nand_x1_sg)                                    0.00       0.00 f
  U2243/X (nand_x1_sg)                                    5.70       5.70 r
  n775 (net)                                    1         0.00       5.70 r
  U1815/A (nand_x1_sg)                                    0.00       5.71 r
  U1815/X (nand_x1_sg)                                    4.42      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/n1127 (net)
                                                1         0.00      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[16]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[16]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[17]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[17]/Q (**FFGEN**)
                                                          0.00       0.00 f
  n1404 (net)                                   1         0.00       0.00 f
  U2241/B (nand_x1_sg)                                    0.00       0.00 f
  U2241/X (nand_x1_sg)                                    5.70       5.70 r
  n772 (net)                                    1         0.00       5.70 r
  U1837/A (nand_x1_sg)                                    0.00       5.71 r
  U1837/X (nand_x1_sg)                                    4.42      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/n1128 (net)
                                                1         0.00      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[17]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[17]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[18]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[18]/Q (**FFGEN**)
                                                          0.00       0.00 f
  n1403 (net)                                   1         0.00       0.00 f
  U2239/B (nand_x1_sg)                                    0.00       0.00 f
  U2239/X (nand_x1_sg)                                    5.70       5.70 r
  n769 (net)                                    1         0.00       5.70 r
  U1784/A (nand_x1_sg)                                    0.00       5.71 r
  U1784/X (nand_x1_sg)                                    4.42      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/n1129 (net)
                                                1         0.00      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[18]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[18]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[19]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[19]/Q (**FFGEN**)
                                                          0.00       0.00 f
  n1387 (net)                                   1         0.00       0.00 f
  U2237/B (nand_x1_sg)                                    0.00       0.00 f
  U2237/X (nand_x1_sg)                                    5.70       5.70 r
  n766 (net)                                    1         0.00       5.70 r
  U1839/A (nand_x1_sg)                                    0.00       5.71 r
  U1839/X (nand_x1_sg)                                    4.42      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/n1130 (net)
                                                1         0.00      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[19]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[19]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[20]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[20]/Q (**FFGEN**)
                                                          0.00       0.00 f
  n1386 (net)                                   1         0.00       0.00 f
  U2235/B (nand_x1_sg)                                    0.00       0.00 f
  U2235/X (nand_x1_sg)                                    5.70       5.70 r
  n763 (net)                                    1         0.00       5.70 r
  U1817/A (nand_x1_sg)                                    0.00       5.71 r
  U1817/X (nand_x1_sg)                                    4.42      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/n1131 (net)
                                                1         0.00      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[20]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[20]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[21]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[21]/Q (**FFGEN**)
                                                          0.00       0.00 f
  n1385 (net)                                   1         0.00       0.00 f
  U2233/B (nand_x1_sg)                                    0.00       0.00 f
  U2233/X (nand_x1_sg)                                    5.70       5.70 r
  n760 (net)                                    1         0.00       5.70 r
  U1801/A (nand_x1_sg)                                    0.00       5.71 r
  U1801/X (nand_x1_sg)                                    4.42      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/n1132 (net)
                                                1         0.00      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[21]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[21]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[22]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[22]/Q (**FFGEN**)
                                                          0.00       0.00 f
  n1384 (net)                                   1         0.00       0.00 f
  U2231/B (nand_x1_sg)                                    0.00       0.00 f
  U2231/X (nand_x1_sg)                                    5.70       5.70 r
  n757 (net)                                    1         0.00       5.70 r
  U1819/A (nand_x1_sg)                                    0.00       5.71 r
  U1819/X (nand_x1_sg)                                    4.42      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/n1133 (net)
                                                1         0.00      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[22]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[22]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[23]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[23]/Q (**FFGEN**)
                                                          0.00       0.00 f
  n1383 (net)                                   1         0.00       0.00 f
  U2229/B (nand_x1_sg)                                    0.00       0.00 f
  U2229/X (nand_x1_sg)                                    5.70       5.70 r
  n754 (net)                                    1         0.00       5.70 r
  U1841/A (nand_x1_sg)                                    0.00       5.71 r
  U1841/X (nand_x1_sg)                                    4.42      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/n1134 (net)
                                                1         0.00      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[23]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[23]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[24]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[24]/Q (**FFGEN**)
                                                          0.00       0.00 f
  n1382 (net)                                   1         0.00       0.00 f
  U2227/B (nand_x1_sg)                                    0.00       0.00 f
  U2227/X (nand_x1_sg)                                    5.70       5.70 r
  n751 (net)                                    1         0.00       5.70 r
  U1843/A (nand_x1_sg)                                    0.00       5.71 r
  U1843/X (nand_x1_sg)                                    4.42      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/n1135 (net)
                                                1         0.00      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[24]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[24]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[25]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[25]/Q (**FFGEN**)
                                                          0.00       0.00 f
  n1381 (net)                                   1         0.00       0.00 f
  U2225/B (nand_x1_sg)                                    0.00       0.00 f
  U2225/X (nand_x1_sg)                                    5.70       5.70 r
  n748 (net)                                    1         0.00       5.70 r
  U1877/A (nand_x1_sg)                                    0.00       5.71 r
  U1877/X (nand_x1_sg)                                    4.42      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/n1136 (net)
                                                1         0.00      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[25]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[25]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[26]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[26]/Q (**FFGEN**)
                                                          0.00       0.00 f
  n1380 (net)                                   1         0.00       0.00 f
  U2223/B (nand_x1_sg)                                    0.00       0.00 f
  U2223/X (nand_x1_sg)                                    5.70       5.70 r
  n745 (net)                                    1         0.00       5.70 r
  U1821/A (nand_x1_sg)                                    0.00       5.71 r
  U1821/X (nand_x1_sg)                                    4.42      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/n1137 (net)
                                                1         0.00      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[26]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[26]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[27]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[27]/Q (**FFGEN**)
                                                          0.00       0.00 f
  n1379 (net)                                   1         0.00       0.00 f
  U2221/B (nand_x1_sg)                                    0.00       0.00 f
  U2221/X (nand_x1_sg)                                    5.70       5.70 r
  n742 (net)                                    1         0.00       5.70 r
  U1803/A (nand_x1_sg)                                    0.00       5.71 r
  U1803/X (nand_x1_sg)                                    4.42      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/n1138 (net)
                                                1         0.00      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[27]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[27]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[28]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[28]/Q (**FFGEN**)
                                                          0.00       0.00 f
  n1378 (net)                                   1         0.00       0.00 f
  U2219/B (nand_x1_sg)                                    0.00       0.00 f
  U2219/X (nand_x1_sg)                                    5.70       5.70 r
  n739 (net)                                    1         0.00       5.70 r
  U1823/A (nand_x1_sg)                                    0.00       5.71 r
  U1823/X (nand_x1_sg)                                    4.42      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/n1139 (net)
                                                1         0.00      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[28]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[28]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[29]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[29]/Q (**FFGEN**)
                                                          0.00       0.00 f
  n1377 (net)                                   1         0.00       0.00 f
  U2217/B (nand_x1_sg)                                    0.00       0.00 f
  U2217/X (nand_x1_sg)                                    5.70       5.70 r
  n736 (net)                                    1         0.00       5.70 r
  U1845/A (nand_x1_sg)                                    0.00       5.71 r
  U1845/X (nand_x1_sg)                                    4.42      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/n1140 (net)
                                                1         0.00      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[29]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[29]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[30]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[30]/Q (**FFGEN**)
                                                          0.00       0.00 f
  n1376 (net)                                   1         0.00       0.00 f
  U2215/B (nand_x1_sg)                                    0.00       0.00 f
  U2215/X (nand_x1_sg)                                    5.70       5.70 r
  n733 (net)                                    1         0.00       5.70 r
  U1825/A (nand_x1_sg)                                    0.00       5.71 r
  U1825/X (nand_x1_sg)                                    4.42      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/n1141 (net)
                                                1         0.00      10.13 f
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[30]/next_state (**FFGEN**)
                                                          0.00      10.13 f
  data arrival time                                                 10.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  dma_axi64_dual_core/dma_axi64_reg/periph_rx_req_reg_reg[30]/clocked_on (**FFGEN**)
                                                          0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -39.87


1
Warning: Design 'dma_axi64' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full_clock
        -delay max
        -input_pins
        -nets
        -max_paths 15
Design : dma_axi64
Version: I-2013.12-SP4
Date   : Wed Dec 19 17:01:31 2018
****************************************

Operating Conditions: TYPICAL   Library: 14nm_sg_345K_maxfan4_wire
Wire Load Model Mode: top

  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[16]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[16]/QN (**FFGEN**)
                                                          0.00       0.00 f
  n1267 (net)                                   2         0.00       0.00 f
  U2108/A (nor_x1_sg)                                     0.02       0.02 f
  U2108/X (nor_x1_sg)                                    10.89      10.92 r
  n658 (net)                                    1         0.00      10.92 r
  U2106/A (nor_x1_sg)                                     0.01      10.93 r
  U2106/X (nor_x1_sg)                                    14.76      25.69 f
  n656 (net)                                    1         0.00      25.69 f
  U1951/A (nand_x4_sg)                                    0.01      25.70 f
  U1951/X (nand_x4_sg)                                    9.98      35.67 r
  n652 (net)                                    1         0.00      35.67 r
  U1661/A (nor_x1_sg)                                     0.01      35.69 r
  U1661/X (nor_x1_sg)                                    12.28      47.97 f
  n651 (net)                                    1         0.00      47.97 f
  U1660/A (inv_x1_sg)                                     0.01      47.97 f
  U1660/X (inv_x1_sg)                                     3.67      51.64 r
  n1887 (net)                                   1         0.00      51.64 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[16]/next_state (**FFGEN**)
                                                          0.00      51.64 r
  data arrival time                                                 51.64

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[16]/clocked_on (**FFGEN**)
                                                          0.00    1379.00 r
  library setup time                                      0.00    1379.00
  data required time                                              1379.00
  --------------------------------------------------------------------------
  data required time                                              1379.00
  data arrival time                                                -51.64
  --------------------------------------------------------------------------
  slack (MET)                                                     1327.36


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[18]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[18]/QN (**FFGEN**)
                                                          0.00       0.00 f
  n1269 (net)                                   2         0.00       0.00 f
  U2102/A (nor_x1_sg)                                     0.02       0.02 f
  U2102/X (nor_x1_sg)                                    10.89      10.92 r
  n631 (net)                                    1         0.00      10.92 r
  U2100/A (nor_x1_sg)                                     0.01      10.93 r
  U2100/X (nor_x1_sg)                                    14.76      25.69 f
  n629 (net)                                    1         0.00      25.69 f
  U1947/A (nand_x4_sg)                                    0.01      25.70 f
  U1947/X (nand_x4_sg)                                    9.98      35.67 r
  n625 (net)                                    1         0.00      35.67 r
  U1657/A (nor_x1_sg)                                     0.01      35.69 r
  U1657/X (nor_x1_sg)                                    12.28      47.97 f
  n624 (net)                                    1         0.00      47.97 f
  U1656/A (inv_x1_sg)                                     0.01      47.97 f
  U1656/X (inv_x1_sg)                                     3.67      51.64 r
  n1890 (net)                                   1         0.00      51.64 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[18]/next_state (**FFGEN**)
                                                          0.00      51.64 r
  data arrival time                                                 51.64

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[18]/clocked_on (**FFGEN**)
                                                          0.00    1379.00 r
  library setup time                                      0.00    1379.00
  data required time                                              1379.00
  --------------------------------------------------------------------------
  data required time                                              1379.00
  data arrival time                                                -51.64
  --------------------------------------------------------------------------
  slack (MET)                                                     1327.36


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[20]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[20]/QN (**FFGEN**)
                                                          0.00       0.00 f
  n1271 (net)                                   2         0.00       0.00 f
  U2096/A (nor_x1_sg)                                     0.02       0.02 f
  U2096/X (nor_x1_sg)                                    10.89      10.92 r
  n676 (net)                                    1         0.00      10.92 r
  U2094/A (nor_x1_sg)                                     0.01      10.93 r
  U2094/X (nor_x1_sg)                                    14.76      25.69 f
  n674 (net)                                    1         0.00      25.69 f
  U1943/A (nand_x4_sg)                                    0.01      25.70 f
  U1943/X (nand_x4_sg)                                    9.98      35.67 r
  n670 (net)                                    1         0.00      35.67 r
  U1653/A (nor_x1_sg)                                     0.01      35.69 r
  U1653/X (nor_x1_sg)                                    12.28      47.97 f
  n669 (net)                                    1         0.00      47.97 f
  U1652/A (inv_x1_sg)                                     0.01      47.97 f
  U1652/X (inv_x1_sg)                                     3.67      51.64 r
  n1885 (net)                                   1         0.00      51.64 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[20]/next_state (**FFGEN**)
                                                          0.00      51.64 r
  data arrival time                                                 51.64

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[20]/clocked_on (**FFGEN**)
                                                          0.00    1379.00 r
  library setup time                                      0.00    1379.00
  data required time                                              1379.00
  --------------------------------------------------------------------------
  data required time                                              1379.00
  data arrival time                                                -51.64
  --------------------------------------------------------------------------
  slack (MET)                                                     1327.36


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[21]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[21]/QN (**FFGEN**)
                                                          0.00       0.00 f
  n1272 (net)                                   2         0.00       0.00 f
  U2093/A (nor_x1_sg)                                     0.02       0.02 f
  U2093/X (nor_x1_sg)                                    10.89      10.92 r
  n550 (net)                                    1         0.00      10.92 r
  U2091/A (nor_x1_sg)                                     0.01      10.93 r
  U2091/X (nor_x1_sg)                                    14.76      25.69 f
  n548 (net)                                    1         0.00      25.69 f
  U1941/A (nand_x4_sg)                                    0.01      25.70 f
  U1941/X (nand_x4_sg)                                    9.98      35.67 r
  n544 (net)                                    1         0.00      35.67 r
  U1651/A (nor_x1_sg)                                     0.01      35.69 r
  U1651/X (nor_x1_sg)                                    12.28      47.97 f
  n543 (net)                                    1         0.00      47.97 f
  U1650/A (inv_x1_sg)                                     0.01      47.97 f
  U1650/X (inv_x1_sg)                                     3.67      51.64 r
  n1899 (net)                                   1         0.00      51.64 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[21]/next_state (**FFGEN**)
                                                          0.00      51.64 r
  data arrival time                                                 51.64

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[21]/clocked_on (**FFGEN**)
                                                          0.00    1379.00 r
  library setup time                                      0.00    1379.00
  data required time                                              1379.00
  --------------------------------------------------------------------------
  data required time                                              1379.00
  data arrival time                                                -51.64
  --------------------------------------------------------------------------
  slack (MET)                                                     1327.36


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[23]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[23]/QN (**FFGEN**)
                                                          0.00       0.00 f
  n1274 (net)                                   2         0.00       0.00 f
  U2087/A (nor_x1_sg)                                     0.02       0.02 f
  U2087/X (nor_x1_sg)                                    10.89      10.92 r
  n586 (net)                                    1         0.00      10.92 r
  U2085/A (nor_x1_sg)                                     0.01      10.93 r
  U2085/X (nor_x1_sg)                                    14.76      25.69 f
  n584 (net)                                    1         0.00      25.69 f
  U1937/A (nand_x4_sg)                                    0.01      25.70 f
  U1937/X (nand_x4_sg)                                    9.98      35.67 r
  n580 (net)                                    1         0.00      35.67 r
  U1647/A (nor_x1_sg)                                     0.01      35.69 r
  U1647/X (nor_x1_sg)                                    12.28      47.97 f
  n579 (net)                                    1         0.00      47.97 f
  U1646/A (inv_x1_sg)                                     0.01      47.97 f
  U1646/X (inv_x1_sg)                                     3.67      51.64 r
  n1895 (net)                                   1         0.00      51.64 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[23]/next_state (**FFGEN**)
                                                          0.00      51.64 r
  data arrival time                                                 51.64

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[23]/clocked_on (**FFGEN**)
                                                          0.00    1379.00 r
  library setup time                                      0.00    1379.00
  data required time                                              1379.00
  --------------------------------------------------------------------------
  data required time                                              1379.00
  data arrival time                                                -51.64
  --------------------------------------------------------------------------
  slack (MET)                                                     1327.36


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[24]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[24]/QN (**FFGEN**)
                                                          0.00       0.00 f
  n1275 (net)                                   2         0.00       0.00 f
  U2084/A (nor_x1_sg)                                     0.02       0.02 f
  U2084/X (nor_x1_sg)                                    10.89      10.92 r
  n649 (net)                                    1         0.00      10.92 r
  U2082/A (nor_x1_sg)                                     0.01      10.93 r
  U2082/X (nor_x1_sg)                                    14.76      25.69 f
  n647 (net)                                    1         0.00      25.69 f
  U1935/A (nand_x4_sg)                                    0.01      25.70 f
  U1935/X (nand_x4_sg)                                    9.98      35.67 r
  n643 (net)                                    1         0.00      35.67 r
  U1645/A (nor_x1_sg)                                     0.01      35.69 r
  U1645/X (nor_x1_sg)                                    12.28      47.97 f
  n642 (net)                                    1         0.00      47.97 f
  U1644/A (inv_x1_sg)                                     0.01      47.97 f
  U1644/X (inv_x1_sg)                                     3.67      51.64 r
  n1888 (net)                                   1         0.00      51.64 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[24]/next_state (**FFGEN**)
                                                          0.00      51.64 r
  data arrival time                                                 51.64

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[24]/clocked_on (**FFGEN**)
                                                          0.00    1379.00 r
  library setup time                                      0.00    1379.00
  data required time                                              1379.00
  --------------------------------------------------------------------------
  data required time                                              1379.00
  data arrival time                                                -51.64
  --------------------------------------------------------------------------
  slack (MET)                                                     1327.36


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[25]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[25]/QN (**FFGEN**)
                                                          0.00       0.00 f
  n1276 (net)                                   2         0.00       0.00 f
  U2081/A (nor_x1_sg)                                     0.02       0.02 f
  U2081/X (nor_x1_sg)                                    10.89      10.92 r
  n539 (net)                                    1         0.00      10.92 r
  U2079/A (nor_x1_sg)                                     0.01      10.93 r
  U2079/X (nor_x1_sg)                                    14.76      25.69 f
  n536 (net)                                    1         0.00      25.69 f
  U1933/A (nand_x4_sg)                                    0.01      25.70 f
  U1933/X (nand_x4_sg)                                    9.98      35.67 r
  n531 (net)                                    1         0.00      35.67 r
  U1643/A (nor_x1_sg)                                     0.01      35.69 r
  U1643/X (nor_x1_sg)                                    12.28      47.97 f
  n530 (net)                                    1         0.00      47.97 f
  U1642/A (inv_x1_sg)                                     0.01      47.97 f
  U1642/X (inv_x1_sg)                                     3.67      51.64 r
  n1900 (net)                                   1         0.00      51.64 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[25]/next_state (**FFGEN**)
                                                          0.00      51.64 r
  data arrival time                                                 51.64

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[25]/clocked_on (**FFGEN**)
                                                          0.00    1379.00 r
  library setup time                                      0.00    1379.00
  data required time                                              1379.00
  --------------------------------------------------------------------------
  data required time                                              1379.00
  data arrival time                                                -51.64
  --------------------------------------------------------------------------
  slack (MET)                                                     1327.36


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[26]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[26]/QN (**FFGEN**)
                                                          0.00       0.00 f
  n1277 (net)                                   2         0.00       0.00 f
  U2078/A (nor_x1_sg)                                     0.02       0.02 f
  U2078/X (nor_x1_sg)                                    10.89      10.92 r
  n640 (net)                                    1         0.00      10.92 r
  U2076/A (nor_x1_sg)                                     0.01      10.93 r
  U2076/X (nor_x1_sg)                                    14.76      25.69 f
  n638 (net)                                    1         0.00      25.69 f
  U1931/A (nand_x4_sg)                                    0.01      25.70 f
  U1931/X (nand_x4_sg)                                    9.98      35.67 r
  n634 (net)                                    1         0.00      35.67 r
  U1641/A (nor_x1_sg)                                     0.01      35.69 r
  U1641/X (nor_x1_sg)                                    12.28      47.97 f
  n633 (net)                                    1         0.00      47.97 f
  U1640/A (inv_x1_sg)                                     0.01      47.97 f
  U1640/X (inv_x1_sg)                                     3.67      51.64 r
  n1889 (net)                                   1         0.00      51.64 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[26]/next_state (**FFGEN**)
                                                          0.00      51.64 r
  data arrival time                                                 51.64

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[26]/clocked_on (**FFGEN**)
                                                          0.00    1379.00 r
  library setup time                                      0.00    1379.00
  data required time                                              1379.00
  --------------------------------------------------------------------------
  data required time                                              1379.00
  data arrival time                                                -51.64
  --------------------------------------------------------------------------
  slack (MET)                                                     1327.36


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[27]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[27]/QN (**FFGEN**)
                                                          0.00       0.00 f
  n1278 (net)                                   2         0.00       0.00 f
  U2075/A (nor_x1_sg)                                     0.02       0.02 f
  U2075/X (nor_x1_sg)                                    10.89      10.92 r
  n595 (net)                                    1         0.00      10.92 r
  U2073/A (nor_x1_sg)                                     0.01      10.93 r
  U2073/X (nor_x1_sg)                                    14.76      25.69 f
  n593 (net)                                    1         0.00      25.69 f
  U1929/A (nand_x4_sg)                                    0.01      25.70 f
  U1929/X (nand_x4_sg)                                    9.98      35.67 r
  n589 (net)                                    1         0.00      35.67 r
  U1639/A (nor_x1_sg)                                     0.01      35.69 r
  U1639/X (nor_x1_sg)                                    12.28      47.97 f
  n588 (net)                                    1         0.00      47.97 f
  U1638/A (inv_x1_sg)                                     0.01      47.97 f
  U1638/X (inv_x1_sg)                                     3.67      51.64 r
  n1894 (net)                                   1         0.00      51.64 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[27]/next_state (**FFGEN**)
                                                          0.00      51.64 r
  data arrival time                                                 51.64

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[27]/clocked_on (**FFGEN**)
                                                          0.00    1379.00 r
  library setup time                                      0.00    1379.00
  data required time                                              1379.00
  --------------------------------------------------------------------------
  data required time                                              1379.00
  data arrival time                                                -51.64
  --------------------------------------------------------------------------
  slack (MET)                                                     1327.36


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[28]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[28]/QN (**FFGEN**)
                                                          0.00       0.00 f
  n1279 (net)                                   2         0.00       0.00 f
  U2072/A (nor_x1_sg)                                     0.02       0.02 f
  U2072/X (nor_x1_sg)                                    10.89      10.92 r
  n613 (net)                                    1         0.00      10.92 r
  U2070/A (nor_x1_sg)                                     0.01      10.93 r
  U2070/X (nor_x1_sg)                                    14.76      25.69 f
  n611 (net)                                    1         0.00      25.69 f
  U1927/A (nand_x4_sg)                                    0.01      25.70 f
  U1927/X (nand_x4_sg)                                    9.98      35.67 r
  n607 (net)                                    1         0.00      35.67 r
  U1637/A (nor_x1_sg)                                     0.01      35.69 r
  U1637/X (nor_x1_sg)                                    12.28      47.97 f
  n606 (net)                                    1         0.00      47.97 f
  U1636/A (inv_x1_sg)                                     0.01      47.97 f
  U1636/X (inv_x1_sg)                                     3.67      51.64 r
  n1892 (net)                                   1         0.00      51.64 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[28]/next_state (**FFGEN**)
                                                          0.00      51.64 r
  data arrival time                                                 51.64

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[28]/clocked_on (**FFGEN**)
                                                          0.00    1379.00 r
  library setup time                                      0.00    1379.00
  data required time                                              1379.00
  --------------------------------------------------------------------------
  data required time                                              1379.00
  data arrival time                                                -51.64
  --------------------------------------------------------------------------
  slack (MET)                                                     1327.36


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[29]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[29]/QN (**FFGEN**)
                                                          0.00       0.00 f
  n1280 (net)                                   2         0.00       0.00 f
  U2069/A (nor_x1_sg)                                     0.02       0.02 f
  U2069/X (nor_x1_sg)                                    10.89      10.92 r
  n577 (net)                                    1         0.00      10.92 r
  U2067/A (nor_x1_sg)                                     0.01      10.93 r
  U2067/X (nor_x1_sg)                                    14.76      25.69 f
  n575 (net)                                    1         0.00      25.69 f
  U1925/A (nand_x4_sg)                                    0.01      25.70 f
  U1925/X (nand_x4_sg)                                    9.98      35.67 r
  n571 (net)                                    1         0.00      35.67 r
  U1635/A (nor_x1_sg)                                     0.01      35.69 r
  U1635/X (nor_x1_sg)                                    12.28      47.97 f
  n570 (net)                                    1         0.00      47.97 f
  U1634/A (inv_x1_sg)                                     0.01      47.97 f
  U1634/X (inv_x1_sg)                                     3.67      51.64 r
  n1896 (net)                                   1         0.00      51.64 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[29]/next_state (**FFGEN**)
                                                          0.00      51.64 r
  data arrival time                                                 51.64

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[29]/clocked_on (**FFGEN**)
                                                          0.00    1379.00 r
  library setup time                                      0.00    1379.00
  data required time                                              1379.00
  --------------------------------------------------------------------------
  data required time                                              1379.00
  data arrival time                                                -51.64
  --------------------------------------------------------------------------
  slack (MET)                                                     1327.36


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[30]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[30]/QN (**FFGEN**)
                                                          0.00       0.00 f
  n1281 (net)                                   2         0.00       0.00 f
  U2066/A (nor_x1_sg)                                     0.02       0.02 f
  U2066/X (nor_x1_sg)                                    10.89      10.92 r
  n559 (net)                                    1         0.00      10.92 r
  U2064/A (nor_x1_sg)                                     0.01      10.93 r
  U2064/X (nor_x1_sg)                                    14.76      25.69 f
  n557 (net)                                    1         0.00      25.69 f
  U1923/A (nand_x4_sg)                                    0.01      25.70 f
  U1923/X (nand_x4_sg)                                    9.98      35.67 r
  n553 (net)                                    1         0.00      35.67 r
  U1633/A (nor_x1_sg)                                     0.01      35.69 r
  U1633/X (nor_x1_sg)                                    12.28      47.97 f
  n552 (net)                                    1         0.00      47.97 f
  U1632/A (inv_x1_sg)                                     0.01      47.97 f
  U1632/X (inv_x1_sg)                                     3.67      51.64 r
  n1898 (net)                                   1         0.00      51.64 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[30]/next_state (**FFGEN**)
                                                          0.00      51.64 r
  data arrival time                                                 51.64

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[30]/clocked_on (**FFGEN**)
                                                          0.00    1379.00 r
  library setup time                                      0.00    1379.00
  data required time                                              1379.00
  --------------------------------------------------------------------------
  data required time                                              1379.00
  data arrival time                                                -51.64
  --------------------------------------------------------------------------
  slack (MET)                                                     1327.36


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[17]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[17]/QN (**FFGEN**)
                                                          0.00       0.00 f
  n1268 (net)                                   2         0.00       0.00 f
  U2105/A (nor_x1_sg)                                     0.02       0.02 f
  U2105/X (nor_x1_sg)                                    10.89      10.92 r
  n604 (net)                                    1         0.00      10.92 r
  U2103/A (nor_x1_sg)                                     0.01      10.93 r
  U2103/X (nor_x1_sg)                                    14.57      25.50 f
  n602 (net)                                    1         0.00      25.50 f
  U1949/A (nand_x4_sg)                                    0.01      25.51 f
  U1949/X (nand_x4_sg)                                    9.94      35.46 r
  n598 (net)                                    1         0.00      35.46 r
  U1659/A (nor_x1_sg)                                     0.01      35.47 r
  U1659/X (nor_x1_sg)                                    12.27      47.74 f
  n597 (net)                                    1         0.00      47.74 f
  U1658/A (inv_x1_sg)                                     0.01      47.75 f
  U1658/X (inv_x1_sg)                                     3.67      51.42 r
  n1893 (net)                                   1         0.00      51.42 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[17]/next_state (**FFGEN**)
                                                          0.00      51.42 r
  data arrival time                                                 51.42

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[17]/clocked_on (**FFGEN**)
                                                          0.00    1379.00 r
  library setup time                                      0.00    1379.00
  data required time                                              1379.00
  --------------------------------------------------------------------------
  data required time                                              1379.00
  data arrival time                                                -51.42
  --------------------------------------------------------------------------
  slack (MET)                                                     1327.58


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[19]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[19]/QN (**FFGEN**)
                                                          0.00       0.00 f
  n1270 (net)                                   2         0.00       0.00 f
  U2099/A (nor_x1_sg)                                     0.02       0.02 f
  U2099/X (nor_x1_sg)                                    10.89      10.92 r
  n667 (net)                                    1         0.00      10.92 r
  U2097/A (nor_x1_sg)                                     0.01      10.93 r
  U2097/X (nor_x1_sg)                                    14.57      25.50 f
  n665 (net)                                    1         0.00      25.50 f
  U1945/A (nand_x4_sg)                                    0.01      25.51 f
  U1945/X (nand_x4_sg)                                    9.94      35.46 r
  n661 (net)                                    1         0.00      35.46 r
  U1655/A (nor_x1_sg)                                     0.01      35.47 r
  U1655/X (nor_x1_sg)                                    12.27      47.74 f
  n660 (net)                                    1         0.00      47.74 f
  U1654/A (inv_x1_sg)                                     0.01      47.75 f
  U1654/X (inv_x1_sg)                                     3.67      51.42 r
  n1886 (net)                                   1         0.00      51.42 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[19]/next_state (**FFGEN**)
                                                          0.00      51.42 r
  data arrival time                                                 51.42

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[19]/clocked_on (**FFGEN**)
                                                          0.00    1379.00 r
  library setup time                                      0.00    1379.00
  data required time                                              1379.00
  --------------------------------------------------------------------------
  data required time                                              1379.00
  data arrival time                                                -51.42
  --------------------------------------------------------------------------
  slack (MET)                                                     1327.58


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[22]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/periph_tx_req_reg_reg[22]/QN (**FFGEN**)
                                                          0.00       0.00 f
  n1273 (net)                                   2         0.00       0.00 f
  U2090/A (nor_x1_sg)                                     0.02       0.02 f
  U2090/X (nor_x1_sg)                                    10.89      10.92 r
  n622 (net)                                    1         0.00      10.92 r
  U2088/A (nor_x1_sg)                                     0.01      10.93 r
  U2088/X (nor_x1_sg)                                    14.57      25.50 f
  n620 (net)                                    1         0.00      25.50 f
  U1939/A (nand_x4_sg)                                    0.01      25.51 f
  U1939/X (nand_x4_sg)                                    9.94      35.46 r
  n616 (net)                                    1         0.00      35.46 r
  U1649/A (nor_x1_sg)                                     0.01      35.47 r
  U1649/X (nor_x1_sg)                                    12.27      47.74 f
  n615 (net)                                    1         0.00      47.74 f
  U1648/A (inv_x1_sg)                                     0.01      47.75 f
  U1648/X (inv_x1_sg)                                     3.67      51.42 r
  n1891 (net)                                   1         0.00      51.42 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[22]/next_state (**FFGEN**)
                                                          0.00      51.42 r
  data arrival time                                                 51.42

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[22]/clocked_on (**FFGEN**)
                                                          0.00    1379.00 r
  library setup time                                      0.00    1379.00
  data required time                                              1379.00
  --------------------------------------------------------------------------
  data required time                                              1379.00
  data arrival time                                                -51.42
  --------------------------------------------------------------------------
  slack (MET)                                                     1327.58


  Startpoint: dma_axi64_dual_core/delay_pslverr1/dout (internal pin)
  Endpoint: pslverr (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  dma_axi64_dual_core/delay_pslverr1/dout (prgen_delay)
                                                          0.00       0.00 r
  dma_axi64_dual_core/pslverr1 (net)            1         0.00       0.00 r
  U1625/A (nor_x1_sg)                                     0.01       0.01 r
  U1625/X (nor_x1_sg)                                     8.98       8.99 f
  n493 (net)                                    1         0.00       8.99 f
  U1624/A (nand_x1_sg)                                    0.00       8.99 f
  U1624/X (nand_x1_sg)                                    6.56      15.56 r
  pslverr (net)                                 1         0.00      15.56 r
  pslverr (out)                                           0.00      15.56 r
  data arrival time                                                 15.56

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -15.56
  --------------------------------------------------------------------------
  slack (MET)                                                     1413.44


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: prdata[26] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[26]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[26]/Q (**FFGEN**)
                                                          0.00       0.00 r
  n1333 (net)                                   2         0.00       0.00 r
  U2306/A (nor_x1_sg)                                     0.02       0.02 r
  U2306/X (nor_x1_sg)                                    11.68      11.71 f
  n507 (net)                                    1         0.00      11.71 f
  U1861/A (inv_x1_sg)                                     0.01      11.72 f
  U1861/X (inv_x1_sg)                                     3.65      15.36 r
  prdata[26] (net)                              1         0.00      15.36 r
  prdata[26] (out)                                        0.00      15.36 r
  data arrival time                                                 15.36

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -15.36
  --------------------------------------------------------------------------
  slack (MET)                                                     1413.64


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: prdata[25] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[25]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[25]/Q (**FFGEN**)
                                                          0.00       0.00 r
  n1332 (net)                                   2         0.00       0.00 r
  U2305/A (nor_x1_sg)                                     0.02       0.02 r
  U2305/X (nor_x1_sg)                                    11.68      11.71 f
  n508 (net)                                    1         0.00      11.71 f
  U1862/A (inv_x1_sg)                                     0.01      11.72 f
  U1862/X (inv_x1_sg)                                     3.65      15.36 r
  prdata[25] (net)                              1         0.00      15.36 r
  prdata[25] (out)                                        0.00      15.36 r
  data arrival time                                                 15.36

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -15.36
  --------------------------------------------------------------------------
  slack (MET)                                                     1413.64


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: prdata[24] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[24]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[24]/Q (**FFGEN**)
                                                          0.00       0.00 r
  n1331 (net)                                   2         0.00       0.00 r
  U2304/A (nor_x1_sg)                                     0.02       0.02 r
  U2304/X (nor_x1_sg)                                    11.68      11.71 f
  n509 (net)                                    1         0.00      11.71 f
  U1863/A (inv_x1_sg)                                     0.01      11.72 f
  U1863/X (inv_x1_sg)                                     3.65      15.36 r
  prdata[24] (net)                              1         0.00      15.36 r
  prdata[24] (out)                                        0.00      15.36 r
  data arrival time                                                 15.36

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -15.36
  --------------------------------------------------------------------------
  slack (MET)                                                     1413.64


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: prdata[23] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[23]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[23]/Q (**FFGEN**)
                                                          0.00       0.00 r
  n1330 (net)                                   2         0.00       0.00 r
  U2303/A (nor_x1_sg)                                     0.02       0.02 r
  U2303/X (nor_x1_sg)                                    11.68      11.71 f
  n510 (net)                                    1         0.00      11.71 f
  U1864/A (inv_x1_sg)                                     0.01      11.72 f
  U1864/X (inv_x1_sg)                                     3.65      15.36 r
  prdata[23] (net)                              1         0.00      15.36 r
  prdata[23] (out)                                        0.00      15.36 r
  data arrival time                                                 15.36

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -15.36
  --------------------------------------------------------------------------
  slack (MET)                                                     1413.64


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: prdata[22] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[22]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[22]/Q (**FFGEN**)
                                                          0.00       0.00 r
  n1329 (net)                                   2         0.00       0.00 r
  U2302/A (nor_x1_sg)                                     0.02       0.02 r
  U2302/X (nor_x1_sg)                                    11.68      11.71 f
  n511 (net)                                    1         0.00      11.71 f
  U1865/A (inv_x1_sg)                                     0.01      11.72 f
  U1865/X (inv_x1_sg)                                     3.65      15.36 r
  prdata[22] (net)                              1         0.00      15.36 r
  prdata[22] (out)                                        0.00      15.36 r
  data arrival time                                                 15.36

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -15.36
  --------------------------------------------------------------------------
  slack (MET)                                                     1413.64


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: prdata[21] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[21]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[21]/Q (**FFGEN**)
                                                          0.00       0.00 r
  n1328 (net)                                   2         0.00       0.00 r
  U2301/A (nor_x1_sg)                                     0.02       0.02 r
  U2301/X (nor_x1_sg)                                    11.68      11.71 f
  n512 (net)                                    1         0.00      11.71 f
  U1866/A (inv_x1_sg)                                     0.01      11.72 f
  U1866/X (inv_x1_sg)                                     3.65      15.36 r
  prdata[21] (net)                              1         0.00      15.36 r
  prdata[21] (out)                                        0.00      15.36 r
  data arrival time                                                 15.36

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -15.36
  --------------------------------------------------------------------------
  slack (MET)                                                     1413.64


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: prdata[20] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[20]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[20]/Q (**FFGEN**)
                                                          0.00       0.00 r
  n1327 (net)                                   2         0.00       0.00 r
  U2300/A (nor_x1_sg)                                     0.02       0.02 r
  U2300/X (nor_x1_sg)                                    11.68      11.71 f
  n513 (net)                                    1         0.00      11.71 f
  U1867/A (inv_x1_sg)                                     0.01      11.72 f
  U1867/X (inv_x1_sg)                                     3.65      15.36 r
  prdata[20] (net)                              1         0.00      15.36 r
  prdata[20] (out)                                        0.00      15.36 r
  data arrival time                                                 15.36

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -15.36
  --------------------------------------------------------------------------
  slack (MET)                                                     1413.64


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: prdata[19] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[19]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[19]/Q (**FFGEN**)
                                                          0.00       0.00 r
  n1374 (net)                                   2         0.00       0.00 r
  U2299/A (nor_x1_sg)                                     0.02       0.02 r
  U2299/X (nor_x1_sg)                                    11.68      11.71 f
  n515 (net)                                    1         0.00      11.71 f
  U1868/A (inv_x1_sg)                                     0.01      11.72 f
  U1868/X (inv_x1_sg)                                     3.65      15.36 r
  prdata[19] (net)                              1         0.00      15.36 r
  prdata[19] (out)                                        0.00      15.36 r
  data arrival time                                                 15.36

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -15.36
  --------------------------------------------------------------------------
  slack (MET)                                                     1413.64


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: prdata[18] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[18]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[18]/Q (**FFGEN**)
                                                          0.00       0.00 r
  n1326 (net)                                   2         0.00       0.00 r
  U2298/A (nor_x1_sg)                                     0.02       0.02 r
  U2298/X (nor_x1_sg)                                    11.68      11.71 f
  n516 (net)                                    1         0.00      11.71 f
  U1869/A (inv_x1_sg)                                     0.01      11.72 f
  U1869/X (inv_x1_sg)                                     3.65      15.36 r
  prdata[18] (net)                              1         0.00      15.36 r
  prdata[18] (out)                                        0.00      15.36 r
  data arrival time                                                 15.36

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -15.36
  --------------------------------------------------------------------------
  slack (MET)                                                     1413.64


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: prdata[17] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[17]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[17]/Q (**FFGEN**)
                                                          0.00       0.00 r
  n1325 (net)                                   2         0.00       0.00 r
  U2297/A (nor_x1_sg)                                     0.02       0.02 r
  U2297/X (nor_x1_sg)                                    11.68      11.71 f
  n517 (net)                                    1         0.00      11.71 f
  U1870/A (inv_x1_sg)                                     0.01      11.72 f
  U1870/X (inv_x1_sg)                                     3.65      15.36 r
  prdata[17] (net)                              1         0.00      15.36 r
  prdata[17] (out)                                        0.00      15.36 r
  data arrival time                                                 15.36

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -15.36
  --------------------------------------------------------------------------
  slack (MET)                                                     1413.64


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: prdata[16] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[16]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[16]/Q (**FFGEN**)
                                                          0.00       0.00 r
  n1324 (net)                                   2         0.00       0.00 r
  U2296/A (nor_x1_sg)                                     0.02       0.02 r
  U2296/X (nor_x1_sg)                                    11.68      11.71 f
  n518 (net)                                    1         0.00      11.71 f
  U1871/A (inv_x1_sg)                                     0.01      11.72 f
  U1871/X (inv_x1_sg)                                     3.65      15.36 r
  prdata[16] (net)                              1         0.00      15.36 r
  prdata[16] (out)                                        0.00      15.36 r
  data arrival time                                                 15.36

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -15.36
  --------------------------------------------------------------------------
  slack (MET)                                                     1413.64


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: prdata[3] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[3]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[3]/Q (**FFGEN**)
                                                          0.00       0.00 r
  n1323 (net)                                   2         0.00       0.00 r
  U2295/A (nor_x1_sg)                                     0.02       0.02 r
  U2295/X (nor_x1_sg)                                    11.68      11.71 f
  n500 (net)                                    1         0.00      11.71 f
  U1872/A (inv_x1_sg)                                     0.01      11.72 f
  U1872/X (inv_x1_sg)                                     3.65      15.36 r
  prdata[3] (net)                               1         0.00      15.36 r
  prdata[3] (out)                                         0.00      15.36 r
  data arrival time                                                 15.36

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -15.36
  --------------------------------------------------------------------------
  slack (MET)                                                     1413.64


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: prdata[2] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[2]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[2]/Q (**FFGEN**)
                                                          0.00       0.00 r
  n1322 (net)                                   2         0.00       0.00 r
  U2294/A (nor_x1_sg)                                     0.02       0.02 r
  U2294/X (nor_x1_sg)                                    11.68      11.71 f
  n503 (net)                                    1         0.00      11.71 f
  U1873/A (inv_x1_sg)                                     0.01      11.72 f
  U1873/X (inv_x1_sg)                                     3.65      15.36 r
  prdata[2] (net)                               1         0.00      15.36 r
  prdata[2] (out)                                         0.00      15.36 r
  data arrival time                                                 15.36

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -15.36
  --------------------------------------------------------------------------
  slack (MET)                                                     1413.64


  Startpoint: dma_axi64_dual_core/dma_axi64_reg/prdata_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: prdata[1] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_axi64          1K                    14nm_sg_345K_maxfan4_wire

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[1]/clocked_on (**FFGEN**)
                                                          0.00       0.00 r
  dma_axi64_dual_core/dma_axi64_reg/prdata_reg[1]/Q (**FFGEN**)
                                                          0.00       0.00 r
  n1321 (net)                                   2         0.00       0.00 r
  U2293/A (nor_x1_sg)                                     0.02       0.02 r
  U2293/X (nor_x1_sg)                                    11.68      11.71 f
  n514 (net)                                    1         0.00      11.71 f
  U1874/A (inv_x1_sg)                                     0.01      11.72 f
  U1874/X (inv_x1_sg)                                     3.65      15.36 r
  prdata[1] (net)                               1         0.00      15.36 r
  prdata[1] (out)                                         0.00      15.36 r
  data arrival time                                                 15.36

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -15.36
  --------------------------------------------------------------------------
  slack (MET)                                                     1413.64


1
Warning: Design 'dma_axi64' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : clock_skew
Design : dma_axi64
Version: I-2013.12-SP4
Date   : Wed Dec 19 17:01:31 2018
****************************************

                 Rise      Fall  Min Rise  Min fall        Uncertainty
Object          Delay     Delay     Delay     Delay     Plus      Minus
--------------------------------------------------------------------------------
clk                 -         -         -         -     50.00     50.00
1
Reporting Fanout

================

Warning: Design 'dma_axi64' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : net fanout
        -high_fanout
Design : dma_axi64
Version: I-2013.12-SP4
Date   : Wed Dec 19 17:01:31 2018
****************************************


Operating Conditions: TYPICAL   Library: 14nm_sg_345K_maxfan4_wire
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
dma_axi64              1K                14nm_sg_345K_maxfan4_wire


Attributes:
   dr - drc disabled
    c - annotated capacitance
    d - dont_touch
    i - ideal_net
    I - ideal_network
    p - includes pin load
    r - annotated resistance
    h - high fanout

Net                 Fanout   Attributes   Capacitance   Driver
--------------------------------------------------------------------------------
1
