#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1887c60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x189e3d0 .scope module, "tb" "tb" 3 129;
 .timescale -12 -12;
L_0x1885b40 .functor NOT 1, L_0x18fac60, C4<0>, C4<0>, C4<0>;
L_0x18aa4d0 .functor XOR 3, L_0x18fa960, L_0x18faa00, C4<000>, C4<000>;
L_0x18c2f60 .functor XOR 3, L_0x18aa4d0, L_0x18faaf0, C4<000>, C4<000>;
v0x18e7f00_0 .net *"_ivl_10", 2 0, L_0x18faaf0;  1 drivers
v0x18e8000_0 .net *"_ivl_12", 2 0, L_0x18c2f60;  1 drivers
v0x18e80e0_0 .net *"_ivl_2", 2 0, L_0x18fa8c0;  1 drivers
v0x18e81a0_0 .net *"_ivl_4", 2 0, L_0x18fa960;  1 drivers
v0x18e8280_0 .net *"_ivl_6", 2 0, L_0x18faa00;  1 drivers
v0x18e83b0_0 .net *"_ivl_8", 2 0, L_0x18aa4d0;  1 drivers
v0x18e8490_0 .var "clk", 0 0;
v0x18e8530_0 .net "g_dut", 3 1, L_0x18fa160;  1 drivers
v0x18e85f0_0 .net "g_ref", 3 1, L_0x18f9360;  1 drivers
v0x18e8690_0 .net "r", 3 1, v0x18e55e0_0;  1 drivers
v0x18e8730_0 .net "resetn", 0 0, L_0x1885d80;  1 drivers
v0x18e87d0_0 .var/2u "stats1", 159 0;
v0x18e88b0_0 .var/2u "strobe", 0 0;
v0x18e8970_0 .net "tb_match", 0 0, L_0x18fac60;  1 drivers
v0x18e8a10_0 .net "tb_mismatch", 0 0, L_0x1885b40;  1 drivers
v0x18e8ab0_0 .net "wavedrom_enable", 0 0, v0x18e5940_0;  1 drivers
v0x18e8b50_0 .net "wavedrom_title", 511 0, v0x18e59e0_0;  1 drivers
E_0x18999c0/0 .event negedge, v0x18e41f0_0;
E_0x18999c0/1 .event posedge, v0x18e41f0_0;
E_0x18999c0 .event/or E_0x18999c0/0, E_0x18999c0/1;
L_0x18fa8c0 .concat [ 3 0 0 0], L_0x18f9360;
L_0x18fa960 .concat [ 3 0 0 0], L_0x18f9360;
L_0x18faa00 .concat [ 3 0 0 0], L_0x18fa160;
L_0x18faaf0 .concat [ 3 0 0 0], L_0x18f9360;
L_0x18fac60 .cmp/eeq 3, L_0x18fa8c0, L_0x18c2f60;
S_0x189e560 .scope module, "good1" "reference_module" 3 170, 3 4 0, S_0x189e3d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 3 "r";
    .port_info 3 /OUTPUT 3 "g";
P_0x18c2260 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x18c22a0 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x18c22e0 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x18c2320 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
v0x188d350_0 .net *"_ivl_12", 31 0, L_0x18f9080;  1 drivers
L_0x7fe788fd70a8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x188e780_0 .net *"_ivl_15", 29 0, L_0x7fe788fd70a8;  1 drivers
L_0x7fe788fd70f0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1885bb0_0 .net/2u *"_ivl_16", 31 0, L_0x7fe788fd70f0;  1 drivers
v0x1885e50_0 .net *"_ivl_18", 0 0, L_0x18f91c0;  1 drivers
v0x1886110_0 .net *"_ivl_2", 31 0, L_0x18e8d80;  1 drivers
v0x1886910_0 .net *"_ivl_23", 31 0, L_0x18f94f0;  1 drivers
L_0x7fe788fd7138 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1886dd0_0 .net *"_ivl_26", 29 0, L_0x7fe788fd7138;  1 drivers
L_0x7fe788fd7180 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x18e3d40_0 .net/2u *"_ivl_27", 31 0, L_0x7fe788fd7180;  1 drivers
v0x18e3e20_0 .net *"_ivl_29", 0 0, L_0x18f9670;  1 drivers
L_0x7fe788fd7018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x18e3f70_0 .net *"_ivl_5", 29 0, L_0x7fe788fd7018;  1 drivers
L_0x7fe788fd7060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x18e4050_0 .net/2u *"_ivl_6", 31 0, L_0x7fe788fd7060;  1 drivers
v0x18e4130_0 .net *"_ivl_8", 0 0, L_0x18f8f10;  1 drivers
v0x18e41f0_0 .net "clk", 0 0, v0x18e8490_0;  1 drivers
v0x18e42b0_0 .net "g", 3 1, L_0x18f9360;  alias, 1 drivers
v0x18e4390_0 .var "next", 1 0;
v0x18e4470_0 .net "r", 3 1, v0x18e55e0_0;  alias, 1 drivers
v0x18e4550_0 .net "resetn", 0 0, L_0x1885d80;  alias, 1 drivers
v0x18e4720_0 .var "state", 1 0;
E_0x18995b0 .event anyedge, v0x18e4470_0, v0x18e4720_0;
E_0x189a840 .event posedge, v0x18e41f0_0;
L_0x18e8d80 .concat [ 2 30 0 0], v0x18e4720_0, L_0x7fe788fd7018;
L_0x18f8f10 .cmp/eq 32, L_0x18e8d80, L_0x7fe788fd7060;
L_0x18f9080 .concat [ 2 30 0 0], v0x18e4720_0, L_0x7fe788fd70a8;
L_0x18f91c0 .cmp/eq 32, L_0x18f9080, L_0x7fe788fd70f0;
L_0x18f9360 .concat8 [ 1 1 1 0], L_0x18f8f10, L_0x18f91c0, L_0x18f9670;
L_0x18f94f0 .concat [ 2 30 0 0], v0x18e4720_0, L_0x7fe788fd7138;
L_0x18f9670 .cmp/eq 32, L_0x18f94f0, L_0x7fe788fd7180;
S_0x18e4880 .scope module, "stim1" "stimulus_gen" 3 165, 3 37 0, S_0x189e3d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 3 "r";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0x1885d80 .functor NOT 1, v0x18e56b0_0, C4<0>, C4<0>, C4<0>;
v0x18e5510_0 .net "clk", 0 0, v0x18e8490_0;  alias, 1 drivers
v0x18e55e0_0 .var "r", 3 1;
v0x18e56b0_0 .var "reset", 0 0;
v0x18e5780_0 .net "resetn", 0 0, L_0x1885d80;  alias, 1 drivers
v0x18e5850_0 .net "tb_match", 0 0, L_0x18fac60;  alias, 1 drivers
v0x18e5940_0 .var "wavedrom_enable", 0 0;
v0x18e59e0_0 .var "wavedrom_title", 511 0;
S_0x18e4b00 .scope task, "reset_test" "reset_test" 3 48, 3 48 0, S_0x18e4880;
 .timescale -12 -12;
v0x18e4d20_0 .var/2u "arfail", 0 0;
v0x18e4e00_0 .var "async", 0 0;
v0x18e4ec0_0 .var/2u "datafail", 0 0;
v0x18e4f60_0 .var/2u "srfail", 0 0;
E_0x18c7260 .event negedge, v0x18e41f0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x189a840;
    %wait E_0x189a840;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18e56b0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x189a840;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x18c7260;
    %load/vec4 v0x18e5850_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x18e4ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18e56b0_0, 0;
    %wait E_0x189a840;
    %load/vec4 v0x18e5850_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x18e4d20_0, 0, 1;
    %wait E_0x189a840;
    %load/vec4 v0x18e5850_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x18e4f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18e56b0_0, 0;
    %load/vec4 v0x18e4f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 62 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x18e4d20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x18e4e00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x18e4ec0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x18e4e00_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 64 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x18e5020 .scope task, "wavedrom_start" "wavedrom_start" 3 75, 3 75 0, S_0x18e4880;
 .timescale -12 -12;
v0x18e5220_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18e5300 .scope task, "wavedrom_stop" "wavedrom_stop" 3 78, 3 78 0, S_0x18e4880;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18e5b80 .scope module, "top_module1" "top_module" 3 176, 4 1 0, S_0x189e3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 3 "r";
    .port_info 3 /OUTPUT 3 "g";
P_0x18e5d60 .param/l "A" 0 4 11, C4<000>;
P_0x18e5da0 .param/l "B" 0 4 12, C4<001>;
P_0x18e5de0 .param/l "C" 0 4 13, C4<010>;
P_0x18e5e20 .param/l "D" 0 4 14, C4<011>;
L_0x1886040 .functor OR 1, L_0x18f9800, L_0x18f98f0, C4<0>, C4<0>;
L_0x18867c0 .functor OR 1, L_0x18f9ca0, L_0x18f9dc0, C4<0>, C4<0>;
L_0x1886cc0 .functor OR 1, L_0x18fa2f0, L_0x18fa430, C4<0>, C4<0>;
v0x18e60e0_0 .net *"_ivl_11", 0 0, L_0x1886040;  1 drivers
L_0x7fe788fd7258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x18e61c0_0 .net/2u *"_ivl_12", 0 0, L_0x7fe788fd7258;  1 drivers
L_0x7fe788fd72a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18e62a0_0 .net/2u *"_ivl_14", 0 0, L_0x7fe788fd72a0;  1 drivers
v0x18e6390_0 .net *"_ivl_16", 0 0, L_0x18f9b60;  1 drivers
L_0x7fe788fd71c8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x18e6470_0 .net/2u *"_ivl_2", 2 0, L_0x7fe788fd71c8;  1 drivers
L_0x7fe788fd72e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x18e65a0_0 .net/2u *"_ivl_20", 2 0, L_0x7fe788fd72e8;  1 drivers
v0x18e6680_0 .net *"_ivl_22", 0 0, L_0x18f9ca0;  1 drivers
L_0x7fe788fd7330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x18e6740_0 .net/2u *"_ivl_24", 2 0, L_0x7fe788fd7330;  1 drivers
v0x18e6820_0 .net *"_ivl_26", 0 0, L_0x18f9dc0;  1 drivers
v0x18e6970_0 .net *"_ivl_29", 0 0, L_0x18867c0;  1 drivers
L_0x7fe788fd7378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x18e6a30_0 .net/2u *"_ivl_30", 0 0, L_0x7fe788fd7378;  1 drivers
L_0x7fe788fd73c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18e6b10_0 .net/2u *"_ivl_32", 0 0, L_0x7fe788fd73c0;  1 drivers
v0x18e6bf0_0 .net *"_ivl_34", 0 0, L_0x18f9f90;  1 drivers
L_0x7fe788fd7408 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x18e6cd0_0 .net/2u *"_ivl_39", 2 0, L_0x7fe788fd7408;  1 drivers
v0x18e6db0_0 .net *"_ivl_4", 0 0, L_0x18f9800;  1 drivers
v0x18e6e70_0 .net *"_ivl_41", 0 0, L_0x18fa2f0;  1 drivers
L_0x7fe788fd7450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x18e6f30_0 .net/2u *"_ivl_43", 2 0, L_0x7fe788fd7450;  1 drivers
v0x18e7120_0 .net *"_ivl_45", 0 0, L_0x18fa430;  1 drivers
v0x18e71e0_0 .net *"_ivl_48", 0 0, L_0x1886cc0;  1 drivers
L_0x7fe788fd7498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x18e72a0_0 .net/2u *"_ivl_49", 0 0, L_0x7fe788fd7498;  1 drivers
L_0x7fe788fd74e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18e7380_0 .net/2u *"_ivl_51", 0 0, L_0x7fe788fd74e0;  1 drivers
v0x18e7460_0 .net *"_ivl_53", 0 0, L_0x18fa6d0;  1 drivers
L_0x7fe788fd7210 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x18e7540_0 .net/2u *"_ivl_6", 2 0, L_0x7fe788fd7210;  1 drivers
v0x18e7620_0 .net *"_ivl_8", 0 0, L_0x18f98f0;  1 drivers
v0x18e76e0_0 .net "clk", 0 0, v0x18e8490_0;  alias, 1 drivers
v0x18e7780_0 .net "g", 3 1, L_0x18fa160;  alias, 1 drivers
v0x18e7860_0 .net "r", 3 1, v0x18e55e0_0;  alias, 1 drivers
v0x18e7970_0 .net "resetn", 0 0, L_0x1885d80;  alias, 1 drivers
v0x18e7a60_0 .var "state", 3 1;
v0x18e7b40_0 .var "state_next", 3 1;
E_0x187d9f0 .event anyedge, v0x18e7a60_0, v0x18e4470_0;
E_0x18e6080/0 .event negedge, v0x18e4550_0;
E_0x18e6080/1 .event posedge, v0x18e41f0_0;
E_0x18e6080 .event/or E_0x18e6080/0, E_0x18e6080/1;
L_0x18f9800 .cmp/eq 3, v0x18e7a60_0, L_0x7fe788fd71c8;
L_0x18f98f0 .cmp/eq 3, v0x18e7a60_0, L_0x7fe788fd7210;
L_0x18f9b60 .functor MUXZ 1, L_0x7fe788fd72a0, L_0x7fe788fd7258, L_0x1886040, C4<>;
L_0x18f9ca0 .cmp/eq 3, v0x18e7a60_0, L_0x7fe788fd72e8;
L_0x18f9dc0 .cmp/eq 3, v0x18e7a60_0, L_0x7fe788fd7330;
L_0x18f9f90 .functor MUXZ 1, L_0x7fe788fd73c0, L_0x7fe788fd7378, L_0x18867c0, C4<>;
L_0x18fa160 .concat8 [ 1 1 1 0], L_0x18f9b60, L_0x18f9f90, L_0x18fa6d0;
L_0x18fa2f0 .cmp/eq 3, v0x18e7a60_0, L_0x7fe788fd7408;
L_0x18fa430 .cmp/eq 3, v0x18e7a60_0, L_0x7fe788fd7450;
L_0x18fa6d0 .functor MUXZ 1, L_0x7fe788fd74e0, L_0x7fe788fd7498, L_0x1886cc0, C4<>;
S_0x18e7ca0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 184, 3 184 0, S_0x189e3d0;
 .timescale -12 -12;
E_0x18e7e80 .event anyedge, v0x18e88b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18e88b0_0;
    %nor/r;
    %assign/vec4 v0x18e88b0_0, 0;
    %wait E_0x18e7e80;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18e4880;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18e56b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x18e55e0_0, 0;
    %wait E_0x189a840;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x18e55e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v0x18e4e00_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x18e4b00;
    %join;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x18e55e0_0, 0;
    %wait E_0x189a840;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x18e55e0_0, 0;
    %wait E_0x189a840;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x18e55e0_0, 0;
    %wait E_0x189a840;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x18e55e0_0, 0;
    %wait E_0x189a840;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x18e55e0_0, 0;
    %wait E_0x189a840;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x18e55e0_0, 0;
    %wait E_0x189a840;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x18e55e0_0, 0;
    %wait E_0x189a840;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x18e55e0_0, 0;
    %wait E_0x189a840;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x18e55e0_0, 0;
    %wait E_0x189a840;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x18e55e0_0, 0;
    %wait E_0x189a840;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x18e55e0_0, 0;
    %wait E_0x189a840;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x18e55e0_0, 0;
    %wait E_0x189a840;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x18e55e0_0, 0;
    %wait E_0x189a840;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x18e55e0_0, 0;
    %wait E_0x189a840;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x18e55e0_0, 0;
    %wait E_0x189a840;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x18e55e0_0, 0;
    %wait E_0x189a840;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x18e55e0_0, 0;
    %wait E_0x189a840;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x18e55e0_0, 0;
    %wait E_0x18c7260;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18e5300;
    %join;
    %wait E_0x189a840;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18e56b0_0, 0;
    %wait E_0x189a840;
    %wait E_0x189a840;
    %pushi/vec4 500, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18c7260;
    %vpi_func 3 120 "$random" 32 {0 0 0};
    %pushi/vec4 63, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x18e56b0_0, 0;
    %vpi_func 3 121 "$random" 32 {0 0 0};
    %pad/s 3;
    %assign/vec4 v0x18e55e0_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 124 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x189e560;
T_5 ;
    %wait E_0x189a840;
    %load/vec4 v0x18e4550_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x18e4720_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x18e4390_0;
    %assign/vec4 v0x18e4720_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x189e560;
T_6 ;
    %wait E_0x18995b0;
    %load/vec4 v0x18e4720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x18e4390_0, 0, 2;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x18e4470_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x18e4390_0, 0, 2;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x18e4470_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x18e4390_0, 0, 2;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x18e4470_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x18e4390_0, 0, 2;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x18e4390_0, 0, 2;
T_6.11 ;
T_6.9 ;
T_6.7 ;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x18e4470_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %pad/s 2;
    %store/vec4 v0x18e4390_0, 0, 2;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x18e4470_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %pad/s 2;
    %store/vec4 v0x18e4390_0, 0, 2;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x18e4470_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_6.16, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %pad/s 2;
    %store/vec4 v0x18e4390_0, 0, 2;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x18e5b80;
T_7 ;
    %wait E_0x18e6080;
    %load/vec4 v0x18e7970_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x18e7a60_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x18e7b40_0;
    %assign/vec4 v0x18e7a60_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x18e5b80;
T_8 ;
    %wait E_0x187d9f0;
    %load/vec4 v0x18e7a60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x18e7b40_0, 0, 3;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v0x18e7860_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_8.9, 4;
    %load/vec4 v0x18e7860_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.8, 9;
    %load/vec4 v0x18e7860_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x18e7b40_0, 0, 3;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x18e7860_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x18e7b40_0, 0, 3;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0x18e7860_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_8.14, 4;
    %load/vec4 v0x18e7860_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x18e7b40_0, 0, 3;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0x18e7860_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_8.18, 4;
    %load/vec4 v0x18e7860_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.18;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.17, 9;
    %load/vec4 v0x18e7860_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.15, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x18e7b40_0, 0, 3;
    %jmp T_8.16;
T_8.15 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x18e7b40_0, 0, 3;
T_8.16 ;
T_8.13 ;
T_8.11 ;
T_8.7 ;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v0x18e7860_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_8.21, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x18e7860_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
T_8.21;
    %jmp/0xz  T_8.19, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x18e7b40_0, 0, 3;
    %jmp T_8.20;
T_8.19 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x18e7b40_0, 0, 3;
T_8.20 ;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0x18e7860_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_8.24, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x18e7860_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
T_8.24;
    %jmp/0xz  T_8.22, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x18e7b40_0, 0, 3;
    %jmp T_8.23;
T_8.22 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x18e7b40_0, 0, 3;
T_8.23 ;
    %jmp T_8.5;
T_8.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x18e7b40_0, 0, 3;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x189e3d0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18e8490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18e88b0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x189e3d0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x18e8490_0;
    %inv;
    %store/vec4 v0x18e8490_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x189e3d0;
T_11 ;
    %vpi_call/w 3 157 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 158 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18e5510_0, v0x18e8a10_0, v0x18e8490_0, v0x18e8730_0, v0x18e8690_0, v0x18e85f0_0, v0x18e8530_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x189e3d0;
T_12 ;
    %load/vec4 v0x18e87d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x18e87d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18e87d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_12.1 ;
    %load/vec4 v0x18e87d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18e87d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 196 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 197 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18e87d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18e87d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 198 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x189e3d0;
T_13 ;
    %wait E_0x18999c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18e87d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18e87d0_0, 4, 32;
    %load/vec4 v0x18e8970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x18e87d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 209 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18e87d0_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18e87d0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18e87d0_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x18e85f0_0;
    %load/vec4 v0x18e85f0_0;
    %load/vec4 v0x18e8530_0;
    %xor;
    %load/vec4 v0x18e85f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x18e87d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 213 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18e87d0_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x18e87d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18e87d0_0, 4, 32;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2013_q2afsm/2013_q2afsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth1/human/2013_q2afsm/iter1/response3/top_module.sv";
