module sign_extend(
    input logic[15:0] Imm,
    output logic[31:0] SignImm
);
    int intImm = shortint'(Imm);
    assign SignImm = intImm;

endmodule
