{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 04 00:47:59 2018 " "Info: Processing started: Wed Apr 04 00:47:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ControlAscensor -c Display " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ControlAscensor -c Display" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Senyals_UC_PP_amunt.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Senyals_UC_PP_amunt.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Senyals_UC_PP_amunt " "Info: Found entity 1: Senyals_UC_PP_amunt" {  } { { "Senyals_UC_PP_amunt.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/Senyals_UC_PP_amunt.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Senyals_UC_PP_avall.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Senyals_UC_PP_avall.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Senyals_UC_PP_avall " "Info: Found entity 1: Senyals_UC_PP_avall" {  } { { "Senyals_UC_PP_avall.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/Senyals_UC_PP_avall.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Info: Found entity 1: Display" {  } { { "Display.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/Display.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Senyals_UC_P.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Senyals_UC_P.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Senyals_UC_P " "Info: Found entity 1: Senyals_UC_P" {  } { { "Senyals_UC_P.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/Senyals_UC_P.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Senyals_UC.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Senyals_UC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Senyals_UC " "Info: Found entity 1: Senyals_UC" {  } { { "Senyals_UC.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/Senyals_UC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Senyals_UC " "Info: Elaborating entity \"Senyals_UC\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Senyals_UC_P Senyals_UC_P:inst " "Info: Elaborating entity \"Senyals_UC_P\" for hierarchy \"Senyals_UC_P:inst\"" {  } { { "Senyals_UC.bdf" "inst" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/Senyals_UC.bdf" { { 8 280 440 104 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Senyals_UC_PP_amunt Senyals_UC_PP_amunt:inst1 " "Info: Elaborating entity \"Senyals_UC_PP_amunt\" for hierarchy \"Senyals_UC_PP_amunt:inst1\"" {  } { { "Senyals_UC.bdf" "inst1" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/Senyals_UC.bdf" { { 128 280 488 224 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Senyals_UC_PP_avall Senyals_UC_PP_avall:inst2 " "Info: Elaborating entity \"Senyals_UC_PP_avall\" for hierarchy \"Senyals_UC_PP_avall:inst2\"" {  } { { "Senyals_UC.bdf" "inst2" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/Senyals_UC.bdf" { { 248 280 480 344 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Info: Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Info: Implemented 16 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Info: Implemented 22 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "282 " "Info: Peak virtual memory: 282 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 04 00:48:00 2018 " "Info: Processing ended: Wed Apr 04 00:48:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
