# compile verilog/system verilog design source files
verilog blk_mem_gen_v8_4_3  --include "../../../../Gyro2AWSIoT.srcs/sources_1/ip/clk_wiz_0" \
"../../../../Gyro2AWSIoT.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib  --include "../../../../Gyro2AWSIoT.srcs/sources_1/ip/clk_wiz_0" \
"../../../../Gyro2AWSIoT.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../Gyro2AWSIoT.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../Gyro2AWSIoT.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../../SEA-master-latest/SEA-master/Demos/2.IoT/Gyro2AWSloT/FPGA_Project/Clk_Division.v" \
"../../../../../SEA-master-latest/SEA-master/Demos/2.IoT/Gyro2AWSloT/FPGA_Project/Driver_Gyro.v" \
"../../../../../SEA-master-latest/SEA-master/Demos/2.IoT/Gyro2AWSloT/FPGA_Project/Driver_IIC.v" \
"../../../../../SEA-master-latest/SEA-master/Demos/2.IoT/Gyro2AWSloT/FPGA_Project/Gyro2ram.v" \
"../../../../../SEA-master-latest/SEA-master/Demos/2.IoT/Gyro2AWSloT/FPGA_Project/qspi_slave.v" \
"../../../../../SEA-master-latest/SEA-master/Demos/2.IoT/Gyro2AWSloT/FPGA_Project/Gyro_Demo.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
