-- Copyright (C) 2019  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- Quartus Prime generated Memory Initialization File (.mif)

WIDTH=32;
DEPTH=64;

ADDRESS_RADIX=UNS;
DATA_RADIX=HEX;

CONTENT BEGIN
	[0..31]  :   0;
	32   :   05A805A8;
	33   :   05A805A8;
	34   :   05A805A8;
	35   :   05A805A8;
	36   :   07D806A6;
	37   :   0471018F;
	38   :   FE71FB8F;
	39   :   F95AF828;
	40   :   0764030F;
	41   :   FCF1F89C;
	42   :   F89CFCF1;
	43   :   030F0764;
	44   :   06A6FE71;
	45   :   F828FB8F;
	46   :   047107D8;
	47   :   018FF95A;
	48   :   05A8FA58;
	49   :   FA5805A8;
	50   :   05A8FA58;
	51   :   FA5805A8;
	52   :   0471F828;
	53   :   018F06A6;
	54   :   F95AFE71;
	55   :   07D8FB8F;
	56   :   030FF89C;
	57   :   0764FCF1;
	58   :   FCF10764;
	59   :   F89C030F;
	60   :   018FFB8F;
	61   :   06A6F828;
	62   :   07D8F95A;
	63   :   0471FE71;
END;
