Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Jul  8 04:29:01 2024
| Host         : DESKTOP-9CMCGP1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DEMO_wrapper_control_sets_placed.rpt
| Design       : DEMO_wrapper
| Device       : xc7z010
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   529 |
|    Minimum number of control sets                        |   525 |
|    Addition due to synthesis replication                 |     4 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1085 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   529 |
| >= 0 to < 4        |    43 |
| >= 4 to < 6        |    70 |
| >= 6 to < 8        |    26 |
| >= 8 to < 10       |    52 |
| >= 10 to < 12      |    23 |
| >= 12 to < 14      |    14 |
| >= 14 to < 16      |     3 |
| >= 16              |   298 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3600 |          578 |
| No           | No                    | Yes                    |             141 |           35 |
| No           | Yes                   | No                     |            2231 |          520 |
| Yes          | No                    | No                     |           13213 |         2667 |
| Yes          | No                    | Yes                    |             134 |           26 |
| Yes          | Yes                   | No                     |            1732 |          429 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                |                                                                                                                       Enable Signal                                                                                                                       |                                                                                                                           Set/Reset Signal                                                                                                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                           |                1 |              1 |         1.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                 |                1 |              1 |         1.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                           |                1 |              1 |         1.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                 |                1 |              1 |         1.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                 |                1 |              1 |         1.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                              |                1 |              1 |         1.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                          | DEMO_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                |                1 |              1 |         1.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                    | DEMO_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                    | DEMO_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                      | DEMO_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                            | DEMO_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                               |                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                               |                1 |              2 |         2.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                 | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                1 |              2 |         2.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                              |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                              |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                              |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                              |                1 |              3 |         3.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                            |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                              |                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                         |                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                              |                1 |              3 |         3.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                              |                1 |              3 |         3.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/index_selector_0/U0/index[3]                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                    | DEMO_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                          |                2 |              4 |         2.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/vio_0/inst/DECODER_INST/Read_int_i_3                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                      |                4 |              4 |         1.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                |                1 |              4 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                2 |              4 |         2.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                      |                2 |              4 |         2.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Ratio_Count[0]_i_1_n_0                                                                                          |                1 |              4 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                     | DEMO_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/load_count[3]_i_1_n_0                                                                                                                                                                                                                     | DEMO_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                2 |              4 |         2.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                             | DEMO_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                              |                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                              |                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                           |                                                                                                                                                                                                                                                                      |                4 |              4 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                          |                1 |              4 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                               |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | DEMO_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | DEMO_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                          | DEMO_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                             | DEMO_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                               | DEMO_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                1 |              4 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_3_0                                                                                   |                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                          | DEMO_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                             | DEMO_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                               | DEMO_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                2 |              4 |         2.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                      | DEMO_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/vio_0/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                            |                1 |              4 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/RESET_FLOPS[15].RST_FLOPS                                                                                                         |                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/vio_0/inst/DECODER_INST/E[0]                                                                                                                                                                                                                       | DEMO_i/vio_0/inst/PROBE_IN_WIDTH_INST/addr_count[3]_i_1__0_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                        | DEMO_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                2 |              5 |         2.50 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                     | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                |                1 |              5 |         5.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                1 |              5 |         5.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                           | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                1 |              5 |         5.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                  | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                2 |              5 |         2.50 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                1 |              5 |         5.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                2 |              5 |         2.50 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                   | DEMO_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                    | DEMO_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                        |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/circular_buffer_0/U0/full_counter                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[5]_i_2_n_0                                                                                     | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[5]_i_1_n_0                                                                                                |                2 |              6 |         3.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |              6 |         3.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                     | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                1 |              6 |         6.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |              6 |         3.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                     | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                1 |              6 |         6.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                        |                1 |              6 |         6.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                    | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/fpu_inst/fp32_addsub_inst/vld_reg_6[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                      |                3 |              7 |         2.33 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                                                                                                                                   | DEMO_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/vio_0/inst/PROBE_IN_WIDTH_INST/addr_count_reg[3]                                                                                                                                                                                                              |                1 |              7 |         7.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/fpu_inst/fp32_addsub_inst/expc_n_0                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                               | DEMO_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                               | DEMO_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                    | DEMO_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                          |                1 |              7 |         7.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                    | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/AXIFloat_0/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                      | DEMO_i/AXIFloat_0/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/AXIFloat_0/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                       | DEMO_i/AXIFloat_0/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/AXIFloat_0/U0/AXIFloat_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                 | DEMO_i/AXIFloat_0/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/AXIFloat_0/U0/AXIFloat_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                | DEMO_i/AXIFloat_0/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/AXIFloat_0/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                      | DEMO_i/AXIFloat_0/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                               | DEMO_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/AXIFloat_0/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                      | DEMO_i/AXIFloat_0/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/AXIFloat_0/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                       | DEMO_i/AXIFloat_0/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                        | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                               |                2 |              8 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/AXIFloat_0/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                      | DEMO_i/AXIFloat_0/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                             | DEMO_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                2 |              8 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                1 |              8 |         8.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                               |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                              | DEMO_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                             | DEMO_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                2 |              8 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                        | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/AXIFloat_0/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                      | DEMO_i/AXIFloat_0/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/AXIFloat_0/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                       | DEMO_i/AXIFloat_0/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                   | DEMO_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                     | DEMO_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                       | DEMO_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/AXIFloat_0/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                      | DEMO_i/AXIFloat_0/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                               |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       |                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/AXIFloat_0/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                      | DEMO_i/AXIFloat_0/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/AXIFloat_0/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                      | DEMO_i/AXIFloat_0/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/AXIFloat_0/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                      | DEMO_i/AXIFloat_0/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                 |                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_00110                                                                                                    | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_01100                                                                                                    | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                 | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              8 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/AXIFloat_0/U0/AXIFloat_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                | DEMO_i/AXIFloat_0/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/AXIFloat_0/U0/AXIFloat_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                | DEMO_i/AXIFloat_0/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                             | DEMO_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                2 |              9 |         4.50 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                               | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                2 |              9 |         4.50 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              9 |         4.50 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                             | DEMO_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                2 |              9 |         4.50 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                2 |              9 |         4.50 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              9 |         4.50 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                              | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                               | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                2 |              9 |         4.50 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                2 |              9 |         4.50 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                    | DEMO_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                    | DEMO_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                    | DEMO_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                2 |             10 |         5.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                    | DEMO_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                | DEMO_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                        |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                     | DEMO_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/AXIFloat_0/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                               |                2 |             10 |         5.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                   | DEMO_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                              |                3 |             10 |         3.33 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                | DEMO_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                    | DEMO_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                    | DEMO_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                    | DEMO_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                        | DEMO_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                              |                3 |             10 |         3.33 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                    | DEMO_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                        | DEMO_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                      |                4 |             12 |         3.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                      |                                                                                                                                                                                                                                                                      |                2 |             12 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                               |                2 |             12 |         6.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                2 |             12 |         6.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                4 |             12 |         3.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                               |                2 |             12 |         6.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                2 |             12 |         6.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                | DEMO_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                      |                                                                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                                      |                2 |             12 |         6.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                            |                                                                                                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                4 |             13 |         3.25 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                5 |             13 |         2.60 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                                                                      |                2 |             14 |         7.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                      |                2 |             14 |         7.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                          |                                                                                                                                                                                                                                                                      |                3 |             15 |         5.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/addr[9]_i_1_n_0                                                                                                                                                                                                                           | DEMO_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                |                6 |             16 |         2.67 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       |                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                 |                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                               |                2 |             16 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_00110                                                                                                    | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |             16 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                 | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                5 |             16 |         3.20 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/vio_0/inst/PROBE_IN_INST/Read_int                                                                                                                                                                                                                  | DEMO_i/vio_0/inst/DECODER_INST/addr_count_reg0                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_01100                                                                                                    | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |             16 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                 |                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                               |                2 |             16 |         8.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                4 |             16 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                      |                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                         |                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]  |                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        |                                                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  |                                                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/vio_0/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/vio_0/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                      | DEMO_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |             16 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                        | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                2 |             16 |         8.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                              |                5 |             17 |         3.40 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/fpu_inst/fp32_addsub_inst/vld_reg_5                                                                                                                                                                       | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/fpu_inst/fp32_addsub_inst/vld_reg_7                                                                                                                                                                                  |                3 |             17 |         5.67 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                4 |             17 |         4.25 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                            |                3 |             17 |         5.67 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                3 |             17 |         5.67 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                              |                5 |             17 |         3.40 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                3 |             17 |         5.67 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                   |                3 |             17 |         5.67 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                4 |             17 |         4.25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                              |                3 |             18 |         6.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                               |                3 |             18 |         6.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                               |                3 |             18 |         6.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                              |                3 |             18 |         6.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                    | DEMO_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                3 |             19 |         6.33 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/BUZZER_0/U0/clear                                                                                                                                                                                                                                             |                5 |             20 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/p_3_in                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                      |                4 |             20 |         5.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | DEMO_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                3 |             20 |         6.67 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                        |                5 |             21 |         4.20 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                                           |                4 |             21 |         5.25 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/fpu_inst/fp32_addsub_inst/diff_man[23]_i_1_n_0                                                                                                                                                                       |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                 |                                                                                                                                                                                                                                                                      |                3 |             24 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                      |                6 |             24 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                      |                                                                                                                                                                                                                                                                      |                6 |             24 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  |                                                                                                                                                                                                                                                                      |                3 |             24 |         8.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                 |                                                                                                                                                                                                                                                                      |                3 |             24 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                       | DEMO_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                     |                6 |             24 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        |                                                                                                                                                                                                                                                                      |                3 |             24 |         8.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                      |                5 |             25 |         5.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                5 |             25 |         5.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                      |                5 |             25 |         5.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                5 |             25 |         5.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                5 |             25 |         5.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                      |                5 |             25 |         5.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                5 |             25 |         5.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                      |                5 |             25 |         5.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                      |                5 |             25 |         5.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                      |                5 |             25 |         5.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                      |                5 |             25 |         5.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                                                                                                                                                 |                4 |             26 |         6.50 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                   | DEMO_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                   |                9 |             28 |         3.11 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                              |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                              |                4 |             28 |         7.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/sum_state_ant_reg_0                                                                                                                                                                                       | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/sum_state_ant_reg                                                                                                                                                                                                    |                5 |             29 |         5.80 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                6 |             31 |         5.17 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                5 |             31 |         6.20 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/fpu_inst/fp32_addsub_inst/wait_counter[31]_i_2_n_0                                                                                                                                                        | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/fpu_inst/fp32_addsub_inst/wait_counter[31]_i_1_n_0                                                                                                                                                                   |                8 |             31 |         3.88 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/add_fpu_inst/fp32_mult_inst/wait_counter[31]_i_2__0_n_0                                                                                                                                                                 | DEMO_i/FFT_0/U0/fpu_cascader_inst/add_fpu_inst/fp32_mult_inst/wait_counter[31]_i_1__0_n_0                                                                                                                                                                            |                8 |             31 |         3.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                               |                9 |             31 |         3.44 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[58]_44                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |               10 |             32 |         3.20 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[60]_45                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[63]_35                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[48]_50                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[49]_42                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[41]_7                                                                                                                                                                                        |                                                                                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[39]_8                                                                                                                                                                                        |                                                                                                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[54]_47                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[5]_26                                                                                                                                                                                        |                                                                                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[57]_38                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[9]_23                                                                                                                                                                                        |                                                                                                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[56]_46                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[3]_25                                                                                                                                                                                        |                                                                                                                                                                                                                                                                      |               10 |             32 |         3.20 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[44]_14                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[51]_40                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[55]_39                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[47]_4                                                                                                                                                                                        |                                                                                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[42]_13                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[7]_24                                                                                                                                                                                        |                                                                                                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[8]_31                                                                                                                                                                                        |                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[46]_12                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[4]_34                                                                                                                                                                                        |                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                        | DEMO_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |               32 |             32 |         1.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fft_output_array_reg[0]0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/fpu_inst/fp32_addsub_inst/vld_reg_4                                                                                                                                                                       | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/sum[31]_i_1_n_0                                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/sum_state_ant_reg_1[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/FFT_0/U0/fpu_cascader_inst/add_fpu_inst/fp32_mult_inst/cc[man][22]_i_1_n_0                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cycle_count[0]_i_1_n_0                                                                                                                                                                                                                    | DEMO_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fft_output_array_reg[10]0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/AXIFloat_0/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                              | DEMO_i/AXIFloat_0/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[40]_15                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fft_output_array_reg[5]0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fft_output_array_reg[7]0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fft_output_array_reg[6]0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fft_output_array_reg[8]0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fft_output_array_reg[11]0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fft_output_array_reg[9]0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                      |                4 |             32 |         8.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fft_output_array_reg[1]0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fft_output_array_reg[2]0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                      |               10 |             32 |         3.20 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fft_output_array_reg[4]0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fft_output_array_reg[3]0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[19]_56                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[24]_62                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[2]_33                                                                                                                                                                                        |                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[14]_28                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                      | DEMO_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |               10 |             32 |         3.20 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                        | DEMO_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |               10 |             32 |         3.20 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                           | DEMO_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                5 |             32 |         6.40 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                     | DEMO_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                5 |             32 |         6.40 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[0][31]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[20]_65                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[30]_59                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[32]_19                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                       | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |                7 |             32 |         4.57 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[33]_11                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[34]_17                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[11]_21                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[35]_9                                                                                                                                                                                        |                                                                                                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[23]_55                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[29]_53                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |               10 |             32 |         3.20 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[36]_18                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[37]_10                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[38]_16                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[13]_22                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[22]_63                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |               11 |             32 |         2.91 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[31]_51                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |               10 |             32 |         3.20 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[15]_20                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                       | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |                8 |             32 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[26]_60                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[18]_64                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[21]_57                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |               12 |             32 |         2.67 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[17]_58                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                        | DEMO_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |               32 |             32 |         1.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[28]_61                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                           | DEMO_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                5 |             32 |         6.40 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                      | DEMO_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                8 |             32 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                        | DEMO_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                7 |             32 |         4.57 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                     | DEMO_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                6 |             32 |         5.33 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[1]_27                                                                                                                                                                                        |                                                                                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[16]_66                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[10]_29                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[25]_54                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[27]_52                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[12]_30                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[50]_48                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[61]_37                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[43]_5                                                                                                                                                                                        |                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[59]_36                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[52]_49                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[53]_41                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[62]_43                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[6]_32                                                                                                                                                                                        |                                                                                                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[45]_6                                                                                                                                                                                        |                                                                                                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/circular_buffer_0/U0/new_vector_added                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |                6 |             33 |         5.50 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                              |                9 |             33 |         3.67 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/fpu_inst/fp32_addsub_inst/vld_reg_7                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                7 |             33 |         4.71 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                          |                9 |             34 |         3.78 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                               |                                                                                                                                                                                                                                                                      |                9 |             34 |         3.78 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                             |                                                                                                                                                                                                                                                                      |                9 |             34 |         3.78 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                      |                5 |             35 |         7.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                8 |             35 |         4.38 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                6 |             40 |         6.67 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                              |                6 |             41 |         6.83 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                      |                9 |             41 |         4.56 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                7 |             42 |         6.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                7 |             44 |         6.29 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                                                                      |                6 |             47 |         7.83 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                      |               10 |             47 |         4.70 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |               12 |             49 |         4.08 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |               11 |             49 |         4.45 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                                                      |               13 |             51 |         3.92 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                                                      |               13 |             51 |         3.92 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                    |                                                                                                                                                                                                                                                                      |                7 |             51 |         7.29 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                      |                8 |             51 |         6.38 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[29]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               14 |             64 |         4.57 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[27]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               13 |             64 |         4.92 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[13]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               16 |             64 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[4]0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                      |               13 |             64 |         4.92 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[49]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               16 |             64 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[9]0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                      |               15 |             64 |         4.27 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[45]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               12 |             64 |         5.33 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[39]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               14 |             64 |         4.57 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[33]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               12 |             64 |         5.33 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[31]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               12 |             64 |         5.33 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[0]0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                      |               15 |             64 |         4.27 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[47]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               13 |             64 |         4.92 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[40]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               14 |             64 |         4.57 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[24]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               14 |             64 |         4.57 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[2]0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                      |               16 |             64 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[20]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               14 |             64 |         4.57 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[28]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               11 |             64 |         5.82 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[23]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               13 |             64 |         4.92 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[34]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               14 |             64 |         4.57 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[30]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               12 |             64 |         5.33 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[17]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               13 |             64 |         4.92 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[36]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               12 |             64 |         5.33 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[16]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               10 |             64 |         6.40 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[61]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               16 |             64 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[58]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               14 |             64 |         4.57 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[5]0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                      |               13 |             64 |         4.92 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/fpu_inst/fp32_addsub_inst/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                      |               19 |             64 |         3.37 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/fpu_inst/fp32_addsub_inst/finished10_out                                                                                                                                                                  |                                                                                                                                                                                                                                                                      |               11 |             64 |         5.82 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/add_fpu_inst/fp32_mult_inst/finished10_out                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |                9 |             64 |         7.11 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[8]0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                      |               17 |             64 |         3.76 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                      |               21 |             64 |         3.05 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[6]0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                      |               15 |             64 |         4.27 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[38]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               15 |             64 |         4.27 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[7]0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                      |               13 |             64 |         4.92 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[63]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               16 |             64 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[60]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               16 |             64 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[62]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               15 |             64 |         4.27 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[59]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               12 |             64 |         5.33 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[22]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               13 |             64 |         4.92 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[44]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               12 |             64 |         5.33 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[21]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               13 |             64 |         4.92 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[11]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               16 |             64 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[14]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               15 |             64 |         4.27 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[12]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               16 |             64 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[43]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               14 |             64 |         4.57 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[3]0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                      |               14 |             64 |         4.57 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[37]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               12 |             64 |         5.33 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[32]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               12 |             64 |         5.33 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[26]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               12 |             64 |         5.33 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[57]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               13 |             64 |         4.92 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[35]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               13 |             64 |         4.92 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[1]0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                      |               14 |             64 |         4.57 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[56]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               14 |             64 |         4.57 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[41]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               11 |             64 |         5.82 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[10]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               14 |             64 |         4.57 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[55]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               17 |             64 |         3.76 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[15]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               16 |             64 |         4.00 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[54]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               14 |             64 |         4.57 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[53]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               14 |             64 |         4.57 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[46]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               12 |             64 |         5.33 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[19]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               14 |             64 |         4.57 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                  |                9 |             64 |         7.11 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[50]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               15 |             64 |         4.27 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[48]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               18 |             64 |         3.56 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[25]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               14 |             64 |         4.57 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[18]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               11 |             64 |         5.82 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[52]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               13 |             64 |         4.92 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[51]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               15 |             64 |         4.27 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/cos_reg[42]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                      |               12 |             64 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                      |               17 |             65 |         3.82 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |               10 |             79 |         7.90 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/ila_0/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                                |               11 |             80 |         7.27 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | DEMO_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |               11 |             85 |         7.73 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                      |               27 |            103 |         3.81 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/vio_0/inst/PROBE_IN_INST/read_done_reg_rep__2_n_0                                                                                                                                                                                                             |               51 |            196 |         3.84 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/vio_0/inst/PROBE_IN_INST/read_done_reg_rep__0_n_0                                                                                                                                                                                                             |               52 |            196 |         3.77 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/vio_0/inst/PROBE_IN_INST/read_done_reg_rep__1_n_0                                                                                                                                                                                                             |               52 |            196 |         3.77 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/vio_0/inst/PROBE_IN_INST/read_done_reg_rep_n_0                                                                                                                                                                                                                |               51 |            196 |         3.84 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           | DEMO_i/vio_0/inst/PROBE_IN_INST/read_done                                                                                                                                                                                                                            |               50 |            196 |         3.92 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/FFT_0/U0/fft_output0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                      |               65 |            384 |         5.91 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg_0[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                      |               93 |            490 |         5.27 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                      |              142 |            984 |         6.93 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/circular_buffer_0/U0/vector_64x32_bits_internal0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                      |              360 |           2048 |         5.69 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             | DEMO_i/circular_buffer_0/U0/vector_64x32_bits[2047]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                      |              351 |           2048 |         5.83 |
|  DEMO_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                      |              421 |           2725 |         6.47 |
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


