

================================================================
== Vitis HLS Report for 'example_Pipeline_RECEIVING_INPUT'
================================================================
* Date:           Tue Apr 26 03:20:25 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        project5_hls_opt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.030 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RECEIVING_INPUT  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ii = alloca i32 1"   --->   Operation 4 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%jj = alloca i32 1"   --->   Operation 5 'alloca' 'jj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %A_V_dest_V, i5 %A_V_id_V, i1 %A_V_last_V, i2 %A_V_user_V, i4 %A_V_strb_V, i4 %A_V_keep_V, i32 %A_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %jj"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %ii"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.03>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%ii_1 = load i64 %ii"   --->   Operation 10 'load' 'ii_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = trunc i64 %ii_1"   --->   Operation 11 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [hls/example.cpp:29]   --->   Operation 13 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty_14 = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %A_V_data_V, i4 %A_V_keep_V, i4 %A_V_strb_V, i2 %A_V_user_V, i1 %A_V_last_V, i5 %A_V_id_V, i6 %A_V_dest_V"   --->   Operation 14 'read' 'empty_14' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i54 %empty_14"   --->   Operation 15 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i54 %empty_14"   --->   Operation 16 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i54 %empty_14"   --->   Operation 17 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i54 %empty_14"   --->   Operation 18 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i54 %empty_14"   --->   Operation 19 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i54 %empty_14"   --->   Operation 20 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i54 %empty_14"   --->   Operation 21 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.77ns)   --->   "%icmp_ln58 = icmp_sgt  i64 %ii_1, i64 899" [hls/example.cpp:58]   --->   Operation 22 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (3.52ns)   --->   "%add_ln60 = add i64 %ii_1, i64 1" [hls/example.cpp:60]   --->   Operation 23 'add' 'add_ln60' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void, void" [hls/example.cpp:58]   --->   Operation 24 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%local_in_buffer_addr = getelementptr i32 %local_in_buffer, i64 0, i64 %ii_1" [hls/example.cpp:63]   --->   Operation 25 'getelementptr' 'local_in_buffer_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (3.25ns)   --->   "%store_ln63 = store i32 %tmp_data_V, i14 %local_in_buffer_addr" [hls/example.cpp:63]   --->   Operation 26 'store' 'store_ln63' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16000> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 27 'br' 'br_ln0' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%jj_load = load i32 %jj" [hls/example.cpp:59]   --->   Operation 28 'load' 'jj_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.55ns)   --->   "%jj_2 = add i32 %jj_load, i32 1" [hls/example.cpp:59]   --->   Operation 29 'add' 'jj_2' <Predicate = (icmp_ln58)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i32 %jj_load" [hls/example.cpp:59]   --->   Operation 30 'zext' 'zext_ln59' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr i32 %kernel, i64 0, i64 %zext_ln59" [hls/example.cpp:59]   --->   Operation 31 'getelementptr' 'kernel_addr' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.32ns)   --->   "%store_ln59 = store i32 %tmp_data_V, i4 %kernel_addr" [hls/example.cpp:59]   --->   Operation 32 'store' 'store_ln59' <Predicate = (icmp_ln58)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln61 = store i32 %jj_2, i32 %jj" [hls/example.cpp:61]   --->   Operation 33 'store' 'store_ln61' <Predicate = (icmp_ln58)> <Delay = 1.58>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln61 = br void" [hls/example.cpp:61]   --->   Operation 34 'br' 'br_ln61' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %tmp_last_V, void, void %.preheader1.preheader.exitStub" [hls/example.cpp:66]   --->   Operation 35 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln55 = store i64 %add_ln60, i64 %ii" [hls/example.cpp:55]   --->   Operation 36 'store' 'store_ln55' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln55 = br void %.preheader2" [hls/example.cpp:55]   --->   Operation 37 'br' 'br_ln55' <Predicate = (!tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %ii_out, i32 %empty"   --->   Operation 38 'write' 'write_ln0' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln283 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %tmp_keep_V_out, i4 %tmp_keep_V"   --->   Operation 39 'write' 'write_ln283' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln283 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %tmp_strb_V_out, i4 %tmp_strb_V"   --->   Operation 40 'write' 'write_ln283' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln283 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %tmp_user_V_out, i2 %tmp_user_V"   --->   Operation 41 'write' 'write_ln283' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln283 = write void @_ssdm_op_Write.ap_auto.i5P0A, i5 %tmp_id_V_out, i5 %tmp_id_V"   --->   Operation 42 'write' 'write_ln283' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln283 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %tmp_dest_V_out, i6 %tmp_dest_V"   --->   Operation 43 'write' 'write_ln283' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (tmp_last_V)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ local_in_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ ii_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tmp_keep_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tmp_strb_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tmp_user_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tmp_id_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tmp_dest_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ii                   (alloca       ) [ 011]
jj                   (alloca       ) [ 011]
specinterface_ln0    (specinterface) [ 000]
store_ln0            (store        ) [ 000]
store_ln0            (store        ) [ 000]
br_ln0               (br           ) [ 000]
ii_1                 (load         ) [ 000]
empty                (trunc        ) [ 000]
specpipeline_ln0     (specpipeline ) [ 000]
specloopname_ln29    (specloopname ) [ 000]
empty_14             (read         ) [ 000]
tmp_data_V           (extractvalue ) [ 000]
tmp_keep_V           (extractvalue ) [ 000]
tmp_strb_V           (extractvalue ) [ 000]
tmp_user_V           (extractvalue ) [ 000]
tmp_last_V           (extractvalue ) [ 011]
tmp_id_V             (extractvalue ) [ 000]
tmp_dest_V           (extractvalue ) [ 000]
icmp_ln58            (icmp         ) [ 011]
add_ln60             (add          ) [ 000]
br_ln58              (br           ) [ 000]
local_in_buffer_addr (getelementptr) [ 000]
store_ln63           (store        ) [ 000]
br_ln0               (br           ) [ 000]
jj_load              (load         ) [ 000]
jj_2                 (add          ) [ 000]
zext_ln59            (zext         ) [ 000]
kernel_addr          (getelementptr) [ 000]
store_ln59           (store        ) [ 000]
store_ln61           (store        ) [ 000]
br_ln61              (br           ) [ 000]
br_ln66              (br           ) [ 000]
store_ln55           (store        ) [ 000]
br_ln55              (br           ) [ 000]
write_ln0            (write        ) [ 000]
write_ln283          (write        ) [ 000]
write_ln283          (write        ) [ 000]
write_ln283          (write        ) [ 000]
write_ln283          (write        ) [ 000]
write_ln283          (write        ) [ 000]
ret_ln0              (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="local_in_buffer">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_in_buffer"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ii_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ii_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="tmp_keep_V_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_keep_V_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="tmp_strb_V_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_strb_V_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="tmp_user_V_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_user_V_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="tmp_id_V_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_id_V_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="tmp_dest_V_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_dest_V_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i2P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i5P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="ii_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ii/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="jj_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="jj/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="empty_14_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="54" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="4" slack="0"/>
<pin id="82" dir="0" index="3" bw="4" slack="0"/>
<pin id="83" dir="0" index="4" bw="2" slack="0"/>
<pin id="84" dir="0" index="5" bw="1" slack="0"/>
<pin id="85" dir="0" index="6" bw="5" slack="0"/>
<pin id="86" dir="0" index="7" bw="6" slack="0"/>
<pin id="87" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_14/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln0_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="write_ln283_write_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="4" slack="0"/>
<pin id="106" dir="0" index="2" bw="4" slack="0"/>
<pin id="107" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln283/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln283_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="4" slack="0"/>
<pin id="113" dir="0" index="2" bw="4" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln283/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="write_ln283_write_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="2" slack="0"/>
<pin id="120" dir="0" index="2" bw="2" slack="0"/>
<pin id="121" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln283/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln283_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="5" slack="0"/>
<pin id="127" dir="0" index="2" bw="5" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln283/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="write_ln283_write_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="0" slack="0"/>
<pin id="133" dir="0" index="1" bw="6" slack="0"/>
<pin id="134" dir="0" index="2" bw="6" slack="0"/>
<pin id="135" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln283/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="local_in_buffer_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="64" slack="0"/>
<pin id="142" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_in_buffer_addr/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln63_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="14" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="kernel_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="32" slack="0"/>
<pin id="155" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln59_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln0_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln0_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="64" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="ii_1_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="1"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ii_1/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="empty_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_data_V_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="54" slack="0"/>
<pin id="185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_keep_V_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="54" slack="0"/>
<pin id="191" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_strb_V_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="54" slack="0"/>
<pin id="196" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_user_V_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="54" slack="0"/>
<pin id="201" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_last_V_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="54" slack="0"/>
<pin id="206" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_id_V_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="54" slack="0"/>
<pin id="210" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_dest_V_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="54" slack="0"/>
<pin id="215" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln58_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="0"/>
<pin id="220" dir="0" index="1" bw="11" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="add_ln60_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="jj_load_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="jj_load/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="jj_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="jj_2/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="zext_ln59_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln61_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="1"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln55_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="0"/>
<pin id="251" dir="0" index="1" bw="64" slack="1"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/2 "/>
</bind>
</comp>

<comp id="254" class="1005" name="ii_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="0"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="ii "/>
</bind>
</comp>

<comp id="261" class="1005" name="jj_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="jj "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="30" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="30" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="88"><net_src comp="54" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="78" pin=4"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="78" pin=5"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="78" pin=6"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="78" pin=7"/></net>

<net id="101"><net_src comp="60" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="62" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="62" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="64" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="66" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="68" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="42" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="42" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="151" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="36" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="42" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="174" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="181"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="186"><net_src comp="78" pin="8"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="192"><net_src comp="78" pin="8"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="197"><net_src comp="78" pin="8"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="202"><net_src comp="78" pin="8"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="207"><net_src comp="78" pin="8"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="78" pin="8"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="216"><net_src comp="78" pin="8"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="222"><net_src comp="174" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="56" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="174" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="58" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="237"><net_src comp="230" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="30" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="230" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="248"><net_src comp="233" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="224" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="70" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="260"><net_src comp="254" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="264"><net_src comp="74" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="267"><net_src comp="261" pin="1"/><net_sink comp="244" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: kernel | {2 }
	Port: local_in_buffer | {2 }
	Port: ii_out | {2 }
	Port: tmp_keep_V_out | {2 }
	Port: tmp_strb_V_out | {2 }
	Port: tmp_user_V_out | {2 }
	Port: tmp_id_V_out | {2 }
	Port: tmp_dest_V_out | {2 }
 - Input state : 
	Port: example_Pipeline_RECEIVING_INPUT : A_V_data_V | {2 }
	Port: example_Pipeline_RECEIVING_INPUT : A_V_keep_V | {2 }
	Port: example_Pipeline_RECEIVING_INPUT : A_V_strb_V | {2 }
	Port: example_Pipeline_RECEIVING_INPUT : A_V_user_V | {2 }
	Port: example_Pipeline_RECEIVING_INPUT : A_V_last_V | {2 }
	Port: example_Pipeline_RECEIVING_INPUT : A_V_id_V | {2 }
	Port: example_Pipeline_RECEIVING_INPUT : A_V_dest_V | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		empty : 1
		icmp_ln58 : 1
		add_ln60 : 1
		br_ln58 : 2
		local_in_buffer_addr : 1
		store_ln63 : 1
		jj_2 : 1
		zext_ln59 : 1
		kernel_addr : 2
		store_ln59 : 3
		store_ln61 : 2
		br_ln66 : 1
		store_ln55 : 2
		write_ln0 : 2
		write_ln283 : 1
		write_ln283 : 1
		write_ln283 : 1
		write_ln283 : 1
		write_ln283 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |      add_ln60_fu_224     |    0    |    71   |
|          |        jj_2_fu_233       |    0    |    39   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln58_fu_218     |    0    |    29   |
|----------|--------------------------|---------|---------|
|   read   |    empty_14_read_fu_78   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |   write_ln0_write_fu_96  |    0    |    0    |
|          | write_ln283_write_fu_103 |    0    |    0    |
|   write  | write_ln283_write_fu_110 |    0    |    0    |
|          | write_ln283_write_fu_117 |    0    |    0    |
|          | write_ln283_write_fu_124 |    0    |    0    |
|          | write_ln283_write_fu_131 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |       empty_fu_178       |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     tmp_data_V_fu_183    |    0    |    0    |
|          |     tmp_keep_V_fu_189    |    0    |    0    |
|          |     tmp_strb_V_fu_194    |    0    |    0    |
|extractvalue|     tmp_user_V_fu_199    |    0    |    0    |
|          |     tmp_last_V_fu_204    |    0    |    0    |
|          |      tmp_id_V_fu_208     |    0    |    0    |
|          |     tmp_dest_V_fu_213    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |     zext_ln59_fu_239     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   139   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------+--------+
|          |   FF   |
+----------+--------+
|ii_reg_254|   64   |
|jj_reg_261|   32   |
+----------+--------+
|   Total  |   96   |
+----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   139  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   96   |    -   |
+-----------+--------+--------+
|   Total   |   96   |   139  |
+-----------+--------+--------+
