{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1759391191879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1759391191879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 02 15:46:31 2025 " "Processing started: Thu Oct 02 15:46:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1759391191879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1759391191879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDS_V2 -c DDS_V2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DDS_V2 -c DDS_V2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1759391191879 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 24 32 " "Parallel Compilation has detected 32 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 24 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1759391192044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/dds_v2/rtl/group2/circ_linebuf_800x8.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/group2/circ_linebuf_800x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 circ_linebuf_800x8 " "Found entity 1: circ_linebuf_800x8" {  } { { "../RTL/group2/circ_linebuf_800x8.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/group2/circ_linebuf_800x8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391192069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391192069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/dds_v2/rtl/group2/wave_draw_rgb565.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/group2/wave_draw_rgb565.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_draw_rgb565 " "Found entity 1: wave_draw_rgb565" {  } { { "../RTL/group2/wave_draw_rgb565.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/group2/wave_draw_rgb565.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391192069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391192069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/dds_v2/rtl/group2/wave_linebuf_pingpong.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/group2/wave_linebuf_pingpong.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_linebuf_pingpong " "Found entity 1: wave_linebuf_pingpong" {  } { { "../RTL/group2/wave_linebuf_pingpong.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/group2/wave_linebuf_pingpong.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391192074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391192074 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pattern_gen.v(73) " "Verilog HDL information at pattern_gen.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "../RTL/lcd/pattern_gen.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/lcd/pattern_gen.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1759391192074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/dds_v2/rtl/lcd/pattern_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/lcd/pattern_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pattern_gen " "Found entity 1: pattern_gen" {  } { { "../RTL/lcd/pattern_gen.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/lcd/pattern_gen.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391192074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391192074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/dds_v2/rtl/lcd/lcd_vtiming.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/lcd/lcd_vtiming.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_vtiming " "Found entity 1: lcd_vtiming" {  } { { "../RTL/lcd/lcd_vtiming.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/lcd/lcd_vtiming.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391192074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391192074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/dds_v2/rtl/lcd/lcd_hsync.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/lcd/lcd_hsync.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_hsync " "Found entity 1: lcd_hsync" {  } { { "../RTL/lcd/lcd_hsync.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/lcd/lcd_hsync.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391192074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391192074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/dds_v2/rtl/lcd/lcd_hde.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/lcd/lcd_hde.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_hde " "Found entity 1: lcd_hde" {  } { { "../RTL/lcd/lcd_hde.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/lcd/lcd_hde.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391192079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391192079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/dds_v2/rtl/lcd/lcd_drv.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/lcd/lcd_drv.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_DRV " "Found entity 1: LCD_DRV" {  } { { "../RTL/lcd/LCD_DRV.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/lcd/LCD_DRV.V" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391192079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391192079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/dds_v2/rtl/lcd/lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/lcd/lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_DRIVER " "Found entity 1: LCD_DRIVER" {  } { { "../RTL/lcd/LCD_DRIVER.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/lcd/LCD_DRIVER.V" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391192079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391192079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/dds_v2/rtl/group2/ram_800x8_dualclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/group2/ram_800x8_dualclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_800x8_dualclk " "Found entity 1: ram_800x8_dualclk" {  } { { "../RTL/group2/ram_800x8_dualclk.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/group2/ram_800x8_dualclk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391192079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391192079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/lcd_clk/ipcore/pll_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/lcd_clk/ipcore/pll_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_ip " "Found entity 1: pll_ip" {  } { { "ipcore/lcd_clk/ipcore/pll_ip.v" "" { Text "D:/FPGAprj/DDS_V2/PRJ/ipcore/lcd_clk/ipcore/pll_ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391192079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391192079 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "wave_gen_0_255_10s.v(283) " "Verilog HDL information at wave_gen_0_255_10s.v(283): always construct contains both blocking and non-blocking assignments" {  } { { "../RTL/wave_gen_0_255_10s.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/wave_gen_0_255_10s.v" 283 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1759391192084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/dds_v2/rtl/wave_gen_0_255_10s.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/wave_gen_0_255_10s.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen_0_255_10s " "Found entity 1: wave_gen_0_255_10s" {  } { { "../RTL/wave_gen_0_255_10s.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/wave_gen_0_255_10s.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391192084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391192084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/dds_v2/rtl/uart_tx_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/uart_tx_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_simple " "Found entity 1: uart_tx_simple" {  } { { "../RTL/uart_tx_simple.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/uart_tx_simple.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391192084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391192084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/dds_v2/rtl/digit_to_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/digit_to_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 digit_to_seg " "Found entity 1: digit_to_seg" {  } { { "../RTL/digit_to_seg.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/digit_to_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391192084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391192084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/dds_v2/rtl/bin8_to_dec3.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/bin8_to_dec3.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin8_to_dec3 " "Found entity 1: bin8_to_dec3" {  } { { "../RTL/bin8_to_dec3.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/bin8_to_dec3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391192084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391192084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/dds_v2/rtl/ad_in_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/ad_in_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD_IN_CTRL " "Found entity 1: AD_IN_CTRL" {  } { { "../RTL/AD_IN_CTRL.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/AD_IN_CTRL.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391192089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391192089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/dds_v2/rtl/seven_segment_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/seven_segment_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_display " "Found entity 1: seven_segment_display" {  } { { "../RTL/seven_segment_display.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/seven_segment_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391192089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391192089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/dds_v2/rtl/outctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/outctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 outctrl " "Found entity 1: outctrl" {  } { { "../RTL/outctrl.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/outctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391192089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391192089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/dds_v2/rtl/dds_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/dds_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_V2 " "Found entity 1: DDS_V2" {  } { { "../RTL/DDS_V2.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391192089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391192089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/dds_v2/rtl/da_out_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/da_out_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DA_OUT_CTRL " "Found entity 1: DA_OUT_CTRL" {  } { { "../RTL/DA_OUT_CTRL.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/DA_OUT_CTRL.V" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391192089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391192089 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DDS_V2 " "Elaborating entity \"DDS_V2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1759391192117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD_IN_CTRL AD_IN_CTRL:u_ad_in " "Elaborating entity \"AD_IN_CTRL\" for hierarchy \"AD_IN_CTRL:u_ad_in\"" {  } { { "../RTL/DDS_V2.V" "u_ad_in" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DA_OUT_CTRL DA_OUT_CTRL:u_da_out " "Elaborating entity \"DA_OUT_CTRL\" for hierarchy \"DA_OUT_CTRL:u_da_out\"" {  } { { "../RTL/DDS_V2.V" "u_da_out" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_gen_0_255_10s wave_gen_0_255_10s:u_wave " "Elaborating entity \"wave_gen_0_255_10s\" for hierarchy \"wave_gen_0_255_10s:u_wave\"" {  } { { "../RTL/DDS_V2.V" "u_wave" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192117 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_rom.data_a 0 wave_gen_0_255_10s.v(19) " "Net \"sin_rom.data_a\" at wave_gen_0_255_10s.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "../RTL/wave_gen_0_255_10s.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/wave_gen_0_255_10s.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1759391192126 "|DDS_V2|wave_gen_0_255_10s:u_wave"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_rom.waddr_a 0 wave_gen_0_255_10s.v(19) " "Net \"sin_rom.waddr_a\" at wave_gen_0_255_10s.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "../RTL/wave_gen_0_255_10s.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/wave_gen_0_255_10s.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1759391192126 "|DDS_V2|wave_gen_0_255_10s:u_wave"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_rom.we_a 0 wave_gen_0_255_10s.v(19) " "Net \"sin_rom.we_a\" at wave_gen_0_255_10s.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "../RTL/wave_gen_0_255_10s.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/wave_gen_0_255_10s.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1759391192126 "|DDS_V2|wave_gen_0_255_10s:u_wave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_DRIVER LCD_DRIVER:u_lcd " "Elaborating entity \"LCD_DRIVER\" for hierarchy \"LCD_DRIVER:u_lcd\"" {  } { { "../RTL/DDS_V2.V" "u_lcd" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_ip LCD_DRIVER:u_lcd\|pll_ip:pll_ip_inst " "Elaborating entity \"pll_ip\" for hierarchy \"LCD_DRIVER:u_lcd\|pll_ip:pll_ip_inst\"" {  } { { "../RTL/lcd/LCD_DRIVER.V" "pll_ip_inst" { Text "D:/FPGAprj/DDS_V2/RTL/lcd/LCD_DRIVER.V" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll LCD_DRIVER:u_lcd\|pll_ip:pll_ip_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"LCD_DRIVER:u_lcd\|pll_ip:pll_ip_inst\|altpll:altpll_component\"" {  } { { "ipcore/lcd_clk/ipcore/pll_ip.v" "altpll_component" { Text "D:/FPGAprj/DDS_V2/PRJ/ipcore/lcd_clk/ipcore/pll_ip.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_DRIVER:u_lcd\|pll_ip:pll_ip_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"LCD_DRIVER:u_lcd\|pll_ip:pll_ip_inst\|altpll:altpll_component\"" {  } { { "ipcore/lcd_clk/ipcore/pll_ip.v" "" { Text "D:/FPGAprj/DDS_V2/PRJ/ipcore/lcd_clk/ipcore/pll_ip.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_DRIVER:u_lcd\|pll_ip:pll_ip_inst\|altpll:altpll_component " "Instantiated megafunction \"LCD_DRIVER:u_lcd\|pll_ip:pll_ip_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3125 " "Parameter \"clk0_divide_by\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2079 " "Parameter \"clk0_multiply_by\" = \"2079\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_ip " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_ip\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SOURCE_SYNCHRONOUS " "Parameter \"operation_mode\" = \"SOURCE_SYNCHRONOUS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192158 ""}  } { { "ipcore/lcd_clk/ipcore/pll_ip.v" "" { Text "D:/FPGAprj/DDS_V2/PRJ/ipcore/lcd_clk/ipcore/pll_ip.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1759391192158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_ip_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_ip_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_ip_altpll " "Found entity 1: pll_ip_altpll" {  } { { "db/pll_ip_altpll.v" "" { Text "D:/FPGAprj/DDS_V2/PRJ/db/pll_ip_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391192189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391192189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_ip_altpll LCD_DRIVER:u_lcd\|pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated " "Elaborating entity \"pll_ip_altpll\" for hierarchy \"LCD_DRIVER:u_lcd\|pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_hsync LCD_DRIVER:u_lcd\|lcd_hsync:u_lcd_hsync " "Elaborating entity \"lcd_hsync\" for hierarchy \"LCD_DRIVER:u_lcd\|lcd_hsync:u_lcd_hsync\"" {  } { { "../RTL/lcd/LCD_DRIVER.V" "u_lcd_hsync" { Text "D:/FPGAprj/DDS_V2/RTL/lcd/LCD_DRIVER.V" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_hde LCD_DRIVER:u_lcd\|lcd_hde:u_lcd_hde " "Elaborating entity \"lcd_hde\" for hierarchy \"LCD_DRIVER:u_lcd\|lcd_hde:u_lcd_hde\"" {  } { { "../RTL/lcd/LCD_DRIVER.V" "u_lcd_hde" { Text "D:/FPGAprj/DDS_V2/RTL/lcd/LCD_DRIVER.V" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_vtiming LCD_DRIVER:u_lcd\|lcd_vtiming:u_lcd_vtiming " "Elaborating entity \"lcd_vtiming\" for hierarchy \"LCD_DRIVER:u_lcd\|lcd_vtiming:u_lcd_vtiming\"" {  } { { "../RTL/lcd/LCD_DRIVER.V" "u_lcd_vtiming" { Text "D:/FPGAprj/DDS_V2/RTL/lcd/LCD_DRIVER.V" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circ_linebuf_800x8 circ_linebuf_800x8:u_circ " "Elaborating entity \"circ_linebuf_800x8\" for hierarchy \"circ_linebuf_800x8:u_circ\"" {  } { { "../RTL/DDS_V2.V" "u_circ" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192189 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 circ_linebuf_800x8.v(63) " "Verilog HDL assignment warning at circ_linebuf_800x8.v(63): truncated value with size 32 to match size of target (10)" {  } { { "../RTL/group2/circ_linebuf_800x8.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/group2/circ_linebuf_800x8.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759391192189 "|DDS_V2|circ_linebuf_800x8:u_circ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 circ_linebuf_800x8.v(67) " "Verilog HDL assignment warning at circ_linebuf_800x8.v(67): truncated value with size 32 to match size of target (10)" {  } { { "../RTL/group2/circ_linebuf_800x8.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/group2/circ_linebuf_800x8.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759391192189 "|DDS_V2|circ_linebuf_800x8:u_circ"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_draw_rgb565 wave_draw_rgb565:u_draw " "Elaborating entity \"wave_draw_rgb565\" for hierarchy \"wave_draw_rgb565:u_draw\"" {  } { { "../RTL/DDS_V2.V" "u_draw" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192189 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 wave_draw_rgb565.v(22) " "Verilog HDL assignment warning at wave_draw_rgb565.v(22): truncated value with size 32 to match size of target (18)" {  } { { "../RTL/group2/wave_draw_rgb565.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/group2/wave_draw_rgb565.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759391192189 "|DDS_V2|wave_draw_rgb565:u_draw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 wave_draw_rgb565.v(23) " "Verilog HDL assignment warning at wave_draw_rgb565.v(23): truncated value with size 32 to match size of target (12)" {  } { { "../RTL/group2/wave_draw_rgb565.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/group2/wave_draw_rgb565.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759391192189 "|DDS_V2|wave_draw_rgb565:u_draw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 wave_draw_rgb565.v(25) " "Verilog HDL assignment warning at wave_draw_rgb565.v(25): truncated value with size 32 to match size of target (13)" {  } { { "../RTL/group2/wave_draw_rgb565.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/group2/wave_draw_rgb565.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759391192189 "|DDS_V2|wave_draw_rgb565:u_draw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 wave_draw_rgb565.v(26) " "Verilog HDL assignment warning at wave_draw_rgb565.v(26): truncated value with size 32 to match size of target (11)" {  } { { "../RTL/group2/wave_draw_rgb565.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/group2/wave_draw_rgb565.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759391192189 "|DDS_V2|wave_draw_rgb565:u_draw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 wave_draw_rgb565.v(32) " "Verilog HDL assignment warning at wave_draw_rgb565.v(32): truncated value with size 32 to match size of target (12)" {  } { { "../RTL/group2/wave_draw_rgb565.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/group2/wave_draw_rgb565.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759391192189 "|DDS_V2|wave_draw_rgb565:u_draw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 wave_draw_rgb565.v(33) " "Verilog HDL assignment warning at wave_draw_rgb565.v(33): truncated value with size 32 to match size of target (12)" {  } { { "../RTL/group2/wave_draw_rgb565.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/group2/wave_draw_rgb565.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759391192189 "|DDS_V2|wave_draw_rgb565:u_draw"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "circ_linebuf_800x8:u_circ\|mem_rtl_0 " "Inferred dual-clock RAM node \"circ_linebuf_800x8:u_circ\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1759391192307 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "circ_linebuf_800x8:u_circ\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"circ_linebuf_800x8:u_circ\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1759391192378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1759391192378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1759391192378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 800 " "Parameter NUMWORDS_A set to 800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1759391192378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1759391192378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1759391192378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 800 " "Parameter NUMWORDS_B set to 800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1759391192378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1759391192378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1759391192378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1759391192378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1759391192378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1759391192378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1759391192378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1759391192378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M9K " "Parameter RAM_BLOCK_TYPE set to M9K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1759391192378 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1759391192378 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1759391192378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "circ_linebuf_800x8:u_circ\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"circ_linebuf_800x8:u_circ\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759391192407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "circ_linebuf_800x8:u_circ\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"circ_linebuf_800x8:u_circ\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 800 " "Parameter \"NUMWORDS_A\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 800 " "Parameter \"NUMWORDS_B\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M9K " "Parameter \"RAM_BLOCK_TYPE\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391192407 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1759391192407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lue1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lue1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lue1 " "Found entity 1: altsyncram_lue1" {  } { { "db/altsyncram_lue1.tdf" "" { Text "D:/FPGAprj/DDS_V2/PRJ/db/altsyncram_lue1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391192429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391192429 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RTL/wave_gen_0_255_10s.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/wave_gen_0_255_10s.v" 290 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1759391192561 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1759391192561 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rgb\[0\] GND " "Pin \"lcd_rgb\[0\]\" is stuck at GND" {  } { { "../RTL/DDS_V2.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759391192602 "|DDS_V2|lcd_rgb[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rgb\[1\] GND " "Pin \"lcd_rgb\[1\]\" is stuck at GND" {  } { { "../RTL/DDS_V2.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759391192602 "|DDS_V2|lcd_rgb[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rgb\[2\] GND " "Pin \"lcd_rgb\[2\]\" is stuck at GND" {  } { { "../RTL/DDS_V2.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759391192602 "|DDS_V2|lcd_rgb[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rgb\[3\] GND " "Pin \"lcd_rgb\[3\]\" is stuck at GND" {  } { { "../RTL/DDS_V2.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759391192602 "|DDS_V2|lcd_rgb[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rgb\[4\] GND " "Pin \"lcd_rgb\[4\]\" is stuck at GND" {  } { { "../RTL/DDS_V2.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759391192602 "|DDS_V2|lcd_rgb[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rgb\[5\] GND " "Pin \"lcd_rgb\[5\]\" is stuck at GND" {  } { { "../RTL/DDS_V2.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759391192602 "|DDS_V2|lcd_rgb[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rgb\[6\] GND " "Pin \"lcd_rgb\[6\]\" is stuck at GND" {  } { { "../RTL/DDS_V2.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759391192602 "|DDS_V2|lcd_rgb[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rgb\[7\] GND " "Pin \"lcd_rgb\[7\]\" is stuck at GND" {  } { { "../RTL/DDS_V2.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759391192602 "|DDS_V2|lcd_rgb[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rgb\[8\] GND " "Pin \"lcd_rgb\[8\]\" is stuck at GND" {  } { { "../RTL/DDS_V2.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759391192602 "|DDS_V2|lcd_rgb[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rgb\[9\] GND " "Pin \"lcd_rgb\[9\]\" is stuck at GND" {  } { { "../RTL/DDS_V2.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759391192602 "|DDS_V2|lcd_rgb[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rgb\[10\] GND " "Pin \"lcd_rgb\[10\]\" is stuck at GND" {  } { { "../RTL/DDS_V2.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759391192602 "|DDS_V2|lcd_rgb[10]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1759391192602 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1759391192663 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGAprj/DDS_V2/PRJ/output_files/DDS_V2.map.smsg " "Generated suppressed messages file D:/FPGAprj/DDS_V2/PRJ/output_files/DDS_V2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1759391193308 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1759391193369 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759391193369 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "557 " "Implemented 557 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1759391193414 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1759391193414 ""} { "Info" "ICUT_CUT_TM_LCELLS" "506 " "Implemented 506 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1759391193414 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1759391193414 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1759391193414 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1759391193414 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1759391193427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 02 15:46:33 2025 " "Processing ended: Thu Oct 02 15:46:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1759391193427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1759391193427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1759391193427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1759391193427 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1759391194460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1759391194460 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 02 15:46:34 2025 " "Processing started: Thu Oct 02 15:46:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1759391194460 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1759391194460 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DDS_V2 -c DDS_V2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DDS_V2 -c DDS_V2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1759391194460 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1759391194504 ""}
{ "Info" "0" "" "Project  = DDS_V2" {  } {  } 0 0 "Project  = DDS_V2" 0 0 "Fitter" 0 0 1759391194504 ""}
{ "Info" "0" "" "Revision = DDS_V2" {  } {  } 0 0 "Revision = DDS_V2" 0 0 "Fitter" 0 0 1759391194504 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 24 32 " "Parallel Compilation has detected 32 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 24 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1759391194539 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DDS_V2 EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"DDS_V2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1759391194549 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1759391194569 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1759391194569 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1759391194569 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "LCD_DRIVER:u_lcd\|pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"LCD_DRIVER:u_lcd\|pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "LCD_DRIVER:u_lcd\|pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|wire_pll1_clk\[0\] 113 170 0 0 " "Implementing clock multiplication of 113, clock division of 170, and phase shift of 0 degrees (0 ps) for LCD_DRIVER:u_lcd\|pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_ip_altpll.v" "" { Text "D:/FPGAprj/DDS_V2/PRJ/db/pll_ip_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/FPGAprj/DDS_V2/PRJ/" { { 0 { 0 ""} 0 276 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1759391194604 ""}  } { { "db/pll_ip_altpll.v" "" { Text "D:/FPGAprj/DDS_V2/PRJ/db/pll_ip_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/FPGAprj/DDS_V2/PRJ/" { { 0 { 0 ""} 0 276 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1759391194604 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1759391194617 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1759391194719 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1759391194719 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1759391194719 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1759391194719 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGAprj/DDS_V2/PRJ/" { { 0 { 0 ""} 0 1265 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1759391194729 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGAprj/DDS_V2/PRJ/" { { 0 { 0 ""} 0 1267 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1759391194729 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGAprj/DDS_V2/PRJ/" { { 0 { 0 ""} 0 1269 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1759391194729 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGAprj/DDS_V2/PRJ/" { { 0 { 0 ""} 0 1271 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1759391194729 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGAprj/DDS_V2/PRJ/" { { 0 { 0 ""} 0 1273 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1759391194729 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1759391194729 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1759391194729 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1759391194729 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DDS_V2.sdc " "Synopsys Design Constraints File file not found: 'DDS_V2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1759391195070 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1759391195070 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1759391195070 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1759391195070 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1759391195070 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1759391195070 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_DRIVER:u_lcd\|pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node LCD_DRIVER:u_lcd\|pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1759391195091 ""}  } { { "db/pll_ip_altpll.v" "" { Text "D:/FPGAprj/DDS_V2/PRJ/db/pll_ip_altpll.v" 80 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DRIVER:u_lcd|pll_ip:pll_ip_inst|altpll:altpll_component|pll_ip_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGAprj/DDS_V2/PRJ/" { { 0 { 0 ""} 0 276 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1759391195091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1759391195091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dac_clk~output " "Destination node dac_clk~output" {  } { { "../RTL/DDS_V2.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 11 0 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dac_clk~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGAprj/DDS_V2/PRJ/" { { 0 { 0 ""} 0 1217 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1759391195091 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1759391195091 ""}  } { { "../RTL/DDS_V2.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 5 0 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGAprj/DDS_V2/PRJ/" { { 0 { 0 ""} 0 1248 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1759391195091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AD_IN_CTRL:u_ad_in\|ad_clk_r  " "Automatically promoted node AD_IN_CTRL:u_ad_in\|ad_clk_r " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1759391195091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AD_IN_CTRL:u_ad_in\|ad_clk_r~0 " "Destination node AD_IN_CTRL:u_ad_in\|ad_clk_r~0" {  } { { "../RTL/AD_IN_CTRL.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/AD_IN_CTRL.v" 13 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN_CTRL:u_ad_in|ad_clk_r~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGAprj/DDS_V2/PRJ/" { { 0 { 0 ""} 0 1020 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1759391195091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ad_clk~output " "Destination node ad_clk~output" {  } { { "../RTL/DDS_V2.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 10 0 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_clk~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGAprj/DDS_V2/PRJ/" { { 0 { 0 ""} 0 1216 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1759391195091 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1759391195091 ""}  } { { "../RTL/AD_IN_CTRL.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/AD_IN_CTRL.v" 13 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN_CTRL:u_ad_in|ad_clk_r } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGAprj/DDS_V2/PRJ/" { { 0 { 0 ""} 0 373 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1759391195091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p)) " "Automatically promoted node rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1759391195091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_DRIVER:u_lcd\|rst_n_int " "Destination node LCD_DRIVER:u_lcd\|rst_n_int" {  } { { "../RTL/lcd/LCD_DRIVER.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/lcd/LCD_DRIVER.V" 46 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DRIVER:u_lcd|rst_n_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGAprj/DDS_V2/PRJ/" { { 0 { 0 ""} 0 299 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1759391195091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "circ_linebuf_800x8:u_circ\|comb~0 " "Destination node circ_linebuf_800x8:u_circ\|comb~0" {  } { { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { circ_linebuf_800x8:u_circ|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGAprj/DDS_V2/PRJ/" { { 0 { 0 ""} 0 788 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1759391195091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_bl~output " "Destination node lcd_bl~output" {  } { { "../RTL/DDS_V2.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 19 0 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_bl~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGAprj/DDS_V2/PRJ/" { { 0 { 0 ""} 0 1245 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1759391195091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_rst~output " "Destination node lcd_rst~output" {  } { { "../RTL/DDS_V2.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 20 0 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rst~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGAprj/DDS_V2/PRJ/" { { 0 { 0 ""} 0 1246 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1759391195091 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1759391195091 ""}  } { { "../RTL/DDS_V2.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 6 0 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGAprj/DDS_V2/PRJ/" { { 0 { 0 ""} 0 1249 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1759391195091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_DRIVER:u_lcd\|rst_n_int  " "Automatically promoted node LCD_DRIVER:u_lcd\|rst_n_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1759391195091 ""}  } { { "../RTL/lcd/LCD_DRIVER.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/lcd/LCD_DRIVER.V" 46 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DRIVER:u_lcd|rst_n_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGAprj/DDS_V2/PRJ/" { { 0 { 0 ""} 0 299 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1759391195091 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1759391195258 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1759391195258 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1759391195258 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1759391195258 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1759391195258 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1759391195258 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1759391195258 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1759391195258 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1759391195268 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1759391195268 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1759391195268 ""}
{ "Warning" "WCUT_PLL_SOURCE_SYNC_COMP_CLK_NOT_TO_INPUT_REG" "LCD_DRIVER:u_lcd\|pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|pll1 0 " "PLL \"LCD_DRIVER:u_lcd\|pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|pll1\" in Source Synchronous mode with compensated output clock set to clk\[0\] is not fully compensated because it does not feed an I/O input register" {  } { { "db/pll_ip_altpll.v" "" { Text "D:/FPGAprj/DDS_V2/PRJ/db/pll_ip_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/lcd_clk/ipcore/pll_ip.v" "" { Text "D:/FPGAprj/DDS_V2/PRJ/ipcore/lcd_clk/ipcore/pll_ip.v" 94 0 0 } } { "../RTL/lcd/LCD_DRIVER.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/lcd/LCD_DRIVER.V" 43 0 0 } } { "../RTL/DDS_V2.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 73 0 0 } }  } 0 15062 "PLL \"%1!s!\" in Source Synchronous mode with compensated output clock set to clk\[%2!d!\] is not fully compensated because it does not feed an I/O input register" 0 0 "Fitter" 0 -1 1759391195278 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "LCD_DRIVER:u_lcd\|pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|pll1 clk\[0\] lcd_pclk~output " "PLL \"LCD_DRIVER:u_lcd\|pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"lcd_pclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_ip_altpll.v" "" { Text "D:/FPGAprj/DDS_V2/PRJ/db/pll_ip_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/lcd_clk/ipcore/pll_ip.v" "" { Text "D:/FPGAprj/DDS_V2/PRJ/ipcore/lcd_clk/ipcore/pll_ip.v" 94 0 0 } } { "../RTL/lcd/LCD_DRIVER.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/lcd/LCD_DRIVER.V" 43 0 0 } } { "../RTL/DDS_V2.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 73 0 0 } } { "../RTL/DDS_V2.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 22 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1759391195278 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "databit " "Node \"databit\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "databit" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1759391195299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "enable " "Node \"enable\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enable" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1759391195299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "shcp " "Node \"shcp\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "shcp" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1759391195299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "stcp " "Node \"stcp\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "stcp" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1759391195299 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_tx " "Node \"uart_tx\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_tx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1759391195299 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1759391195299 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759391195299 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1759391195619 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759391195690 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1759391195700 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1759391196281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759391196281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1759391196460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/FPGAprj/DDS_V2/PRJ/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1759391196771 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1759391196771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759391196970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1759391196970 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1759391196970 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.56 " "Total time spent on timing analysis during the Fitter is 0.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1759391196981 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1759391197011 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1759391197114 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1759391197134 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1759391197255 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759391197468 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1759391197693 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGAprj/DDS_V2/PRJ/output_files/DDS_V2.fit.smsg " "Generated suppressed messages file D:/FPGAprj/DDS_V2/PRJ/output_files/DDS_V2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1759391197734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6154 " "Peak virtual memory: 6154 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1759391197944 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 02 15:46:37 2025 " "Processing ended: Thu Oct 02 15:46:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1759391197944 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1759391197944 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1759391197944 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1759391197944 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1759391198875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1759391198875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 02 15:46:38 2025 " "Processing started: Thu Oct 02 15:46:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1759391198875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1759391198875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DDS_V2 -c DDS_V2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DDS_V2 -c DDS_V2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1759391198875 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1759391199193 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1759391199203 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4602 " "Peak virtual memory: 4602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1759391199316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 02 15:46:39 2025 " "Processing ended: Thu Oct 02 15:46:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1759391199316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1759391199316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1759391199316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1759391199316 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1759391199881 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1759391200342 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1759391200352 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 02 15:46:40 2025 " "Processing started: Thu Oct 02 15:46:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1759391200352 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1759391200352 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DDS_V2 -c DDS_V2 " "Command: quartus_sta DDS_V2 -c DDS_V2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1759391200352 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1759391200397 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 24 32 " "Parallel Compilation has detected 32 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 24 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1759391200468 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1759391200468 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1759391200489 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1759391200489 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DDS_V2.sdc " "Synopsys Design Constraints File file not found: 'DDS_V2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1759391200622 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1759391200622 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name sys_clk sys_clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name sys_clk sys_clk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1759391200622 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_lcd\|pll_ip_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 170 -multiply_by 113 -duty_cycle 50.00 -name \{u_lcd\|pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_lcd\|pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_lcd\|pll_ip_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 170 -multiply_by 113 -duty_cycle 50.00 -name \{u_lcd\|pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_lcd\|pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1759391200622 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1759391200622 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1759391200622 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AD_IN_CTRL:u_ad_in\|ad_clk_r AD_IN_CTRL:u_ad_in\|ad_clk_r " "create_clock -period 1.000 -name AD_IN_CTRL:u_ad_in\|ad_clk_r AD_IN_CTRL:u_ad_in\|ad_clk_r" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1759391200622 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1759391200622 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1759391200673 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1759391200673 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1759391200673 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1759391200673 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1759391200683 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1759391200683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.765 " "Worst-case setup slack is -1.765" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391200683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391200683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.765             -16.495 u_lcd\|pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.765             -16.495 u_lcd\|pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391200683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.467              -0.626 sys_clk  " "   -0.467              -0.626 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391200683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1759391200683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.042 " "Worst-case hold slack is -0.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391200683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391200683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.042              -0.042 sys_clk  " "   -0.042              -0.042 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391200683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.655               0.000 u_lcd\|pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.655               0.000 u_lcd\|pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391200683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1759391200683 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1759391200683 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1759391200683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391200683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391200683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 AD_IN_CTRL:u_ad_in\|ad_clk_r  " "   -1.487             -11.896 AD_IN_CTRL:u_ad_in\|ad_clk_r " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391200683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.668               0.000 sys_clk  " "    9.668               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391200683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.762               0.000 u_lcd\|pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.762               0.000 u_lcd\|pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391200683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1759391200683 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1759391200725 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1759391200735 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1759391200886 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1759391200926 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1759391200937 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1759391200937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.600 " "Worst-case setup slack is -1.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391200937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391200937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.600             -14.772 u_lcd\|pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.600             -14.772 u_lcd\|pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391200937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.421              -0.557 sys_clk  " "   -0.421              -0.557 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391200937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1759391200937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.007 " "Worst-case hold slack is -0.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391200937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391200937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.007              -0.007 sys_clk  " "   -0.007              -0.007 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391200937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.601               0.000 u_lcd\|pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.601               0.000 u_lcd\|pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391200937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1759391200937 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1759391200937 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1759391200947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391200947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391200947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 AD_IN_CTRL:u_ad_in\|ad_clk_r  " "   -1.487             -11.896 AD_IN_CTRL:u_ad_in\|ad_clk_r " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391200947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.672               0.000 sys_clk  " "    9.672               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391200947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.759               0.000 u_lcd\|pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.759               0.000 u_lcd\|pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391200947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1759391200947 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1759391200987 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1759391201084 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1759391201084 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1759391201084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.740 " "Worst-case setup slack is -0.740" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391201094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391201094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.740              -6.809 u_lcd\|pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.740              -6.809 u_lcd\|pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391201094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 sys_clk  " "    0.297               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391201094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1759391201094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.137 " "Worst-case hold slack is -0.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391201094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391201094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.137              -0.137 sys_clk  " "   -0.137              -0.137 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391201094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 u_lcd\|pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.262               0.000 u_lcd\|pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391201094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1759391201094 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1759391201094 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1759391201105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391201107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391201107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 AD_IN_CTRL:u_ad_in\|ad_clk_r  " "   -1.000              -8.000 AD_IN_CTRL:u_ad_in\|ad_clk_r " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391201107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.373               0.000 sys_clk  " "    9.373               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391201107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.781               0.000 u_lcd\|pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.781               0.000 u_lcd\|pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1759391201107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1759391201107 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1759391201321 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1759391201321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1759391201362 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 02 15:46:41 2025 " "Processing ended: Thu Oct 02 15:46:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1759391201362 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1759391201362 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1759391201362 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1759391201362 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 39 s " "Quartus II Full Compilation was successful. 0 errors, 39 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1759391201956 ""}
