
6_inturrupt_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000438  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080005cc  080005d4  000015d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080005cc  080005cc  000015d4  2**0
                  CONTENTS
  4 .ARM          00000000  080005cc  080005cc  000015d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  080005cc  080005d4  000015d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080005cc  080005cc  000015cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080005d0  080005d0  000015d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  000015d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000015d4  2**0
                  CONTENTS
 10 .bss          00000020  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000020  20000020  00002000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000015d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000a9a  00000000  00000000  00001604  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000031d  00000000  00000000  0000209e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000b0  00000000  00000000  000023c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000078  00000000  00000000  00002470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00015ad3  00000000  00000000  000024e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000d8f  00000000  00000000  00017fbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00076422  00000000  00000000  00018d4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0008f16c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000001bc  00000000  00000000  0008f1b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005a  00000000  00000000  0008f36c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000000 	.word	0x20000000
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080005b4 	.word	0x080005b4

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000004 	.word	0x20000004
 80001d0:	080005b4 	.word	0x080005b4

080001d4 <main>:
#define PIN8					(1U<<8)
#define LED_PIN					PIN8

char key;

int main(void){
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0


	RCC -> AHBENR |= GPIOEEN;
 80001d8:	4b16      	ldr	r3, [pc, #88]	@ (8000234 <main+0x60>)
 80001da:	695b      	ldr	r3, [r3, #20]
 80001dc:	4a15      	ldr	r2, [pc, #84]	@ (8000234 <main+0x60>)
 80001de:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80001e2:	6153      	str	r3, [r2, #20]

	GPIOE -> MODER |= (1U << 16);
 80001e4:	4b14      	ldr	r3, [pc, #80]	@ (8000238 <main+0x64>)
 80001e6:	681b      	ldr	r3, [r3, #0]
 80001e8:	4a13      	ldr	r2, [pc, #76]	@ (8000238 <main+0x64>)
 80001ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80001ee:	6013      	str	r3, [r2, #0]
	GPIOE -> MODER &=~(1U << 17);
 80001f0:	4b11      	ldr	r3, [pc, #68]	@ (8000238 <main+0x64>)
 80001f2:	681b      	ldr	r3, [r3, #0]
 80001f4:	4a10      	ldr	r2, [pc, #64]	@ (8000238 <main+0x64>)
 80001f6:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80001fa:	6013      	str	r3, [r2, #0]

	usart_rxtx_init();
 80001fc:	f000 f8cc 	bl	8000398 <usart_rxtx_init>
	usart_rxtx_interupt_init();
 8000200:	f000 f83c 	bl	800027c <usart_rxtx_interupt_init>

	while(1){
		key = usart1_read();
 8000204:	f000 f94e 	bl	80004a4 <usart1_read>
 8000208:	4603      	mov	r3, r0
 800020a:	461a      	mov	r2, r3
 800020c:	4b0b      	ldr	r3, [pc, #44]	@ (800023c <main+0x68>)
 800020e:	701a      	strb	r2, [r3, #0]
		if (key == '1'){
 8000210:	4b0a      	ldr	r3, [pc, #40]	@ (800023c <main+0x68>)
 8000212:	781b      	ldrb	r3, [r3, #0]
 8000214:	2b31      	cmp	r3, #49	@ 0x31
 8000216:	d106      	bne.n	8000226 <main+0x52>
			GPIOE -> ODR |= LED_PIN;
 8000218:	4b07      	ldr	r3, [pc, #28]	@ (8000238 <main+0x64>)
 800021a:	695b      	ldr	r3, [r3, #20]
 800021c:	4a06      	ldr	r2, [pc, #24]	@ (8000238 <main+0x64>)
 800021e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000222:	6153      	str	r3, [r2, #20]
 8000224:	e7ee      	b.n	8000204 <main+0x30>
		}
		else {
			GPIOE -> ODR |= ~LED_PIN;
 8000226:	4b04      	ldr	r3, [pc, #16]	@ (8000238 <main+0x64>)
 8000228:	695b      	ldr	r3, [r3, #20]
 800022a:	4a03      	ldr	r2, [pc, #12]	@ (8000238 <main+0x64>)
 800022c:	f463 7380 	orn	r3, r3, #256	@ 0x100
 8000230:	6153      	str	r3, [r2, #20]
		key = usart1_read();
 8000232:	e7e7      	b.n	8000204 <main+0x30>
 8000234:	40021000 	.word	0x40021000
 8000238:	48001000 	.word	0x48001000
 800023c:	2000001c 	.word	0x2000001c

08000240 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000240:	b480      	push	{r7}
 8000242:	b083      	sub	sp, #12
 8000244:	af00      	add	r7, sp, #0
 8000246:	4603      	mov	r3, r0
 8000248:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800024a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800024e:	2b00      	cmp	r3, #0
 8000250:	db0b      	blt.n	800026a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000252:	79fb      	ldrb	r3, [r7, #7]
 8000254:	f003 021f 	and.w	r2, r3, #31
 8000258:	4907      	ldr	r1, [pc, #28]	@ (8000278 <__NVIC_EnableIRQ+0x38>)
 800025a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800025e:	095b      	lsrs	r3, r3, #5
 8000260:	2001      	movs	r0, #1
 8000262:	fa00 f202 	lsl.w	r2, r0, r2
 8000266:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800026a:	bf00      	nop
 800026c:	370c      	adds	r7, #12
 800026e:	46bd      	mov	sp, r7
 8000270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000274:	4770      	bx	lr
 8000276:	bf00      	nop
 8000278:	e000e100 	.word	0xe000e100

0800027c <usart_rxtx_interupt_init>:
int __io_putchar(int ch){
	usart1_write(ch);
	return ch;
}

void usart_rxtx_interupt_init(void){
 800027c:	b580      	push	{r7, lr}
 800027e:	af00      	add	r7, sp, #0
	//Configuring USART GPIO Pins
	//Enable clock access
	RCC ->AHBENR |= GPIOAEN;
 8000280:	4b42      	ldr	r3, [pc, #264]	@ (800038c <usart_rxtx_interupt_init+0x110>)
 8000282:	695b      	ldr	r3, [r3, #20]
 8000284:	4a41      	ldr	r2, [pc, #260]	@ (800038c <usart_rxtx_interupt_init+0x110>)
 8000286:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800028a:	6153      	str	r3, [r2, #20]

	//Set PA9 to alternate function mode
	GPIOA -> MODER |= (1U <<19);
 800028c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000290:	681b      	ldr	r3, [r3, #0]
 8000292:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000296:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800029a:	6013      	str	r3, [r2, #0]
	GPIOA -> MODER &=~(1U <<18);
 800029c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80002a0:	681b      	ldr	r3, [r3, #0]
 80002a2:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80002a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80002aa:	6013      	str	r3, [r2, #0]

	//Set PA9 alternate function to (AF7)
	GPIOA -> AFR[1] |= (1U << 4);
 80002ac:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80002b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80002b2:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80002b6:	f043 0310 	orr.w	r3, r3, #16
 80002ba:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA -> AFR[1] |= (1U << 5);
 80002bc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80002c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80002c2:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80002c6:	f043 0320 	orr.w	r3, r3, #32
 80002ca:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA -> AFR[1] |= (1U << 6);
 80002cc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80002d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80002d2:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80002d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80002da:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA -> AFR[1] &=~(1U << 7);
 80002dc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80002e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80002e2:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80002e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80002ea:	6253      	str	r3, [r2, #36]	@ 0x24

	//Set PA10 to alternate function mode
	GPIOA -> MODER |= (1U <<21);
 80002ec:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80002f0:	681b      	ldr	r3, [r3, #0]
 80002f2:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80002f6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80002fa:	6013      	str	r3, [r2, #0]
	GPIOA -> MODER &=~(1U <<20);
 80002fc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000300:	681b      	ldr	r3, [r3, #0]
 8000302:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000306:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800030a:	6013      	str	r3, [r2, #0]

	//Set PA10 to alternate function
	GPIOA -> AFR[1] |= (1U << 8);
 800030c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000312:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000316:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800031a:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA -> AFR[1] |= (1U << 9);
 800031c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000320:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000322:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000326:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800032a:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA -> AFR[1] |= (1U << 10);
 800032c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000330:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000332:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000336:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800033a:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA -> AFR[1] &=~(1U << 11);
 800033c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000340:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000342:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000346:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800034a:	6253      	str	r3, [r2, #36]	@ 0x24

	//Configure UART module
	//Enable clock access to USART1
	RCC -> APB2ENR |= USART1EN;
 800034c:	4b0f      	ldr	r3, [pc, #60]	@ (800038c <usart_rxtx_interupt_init+0x110>)
 800034e:	699b      	ldr	r3, [r3, #24]
 8000350:	4a0e      	ldr	r2, [pc, #56]	@ (800038c <usart_rxtx_interupt_init+0x110>)
 8000352:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000356:	6193      	str	r3, [r2, #24]

	//Configure Baud rate
	uart_set_baudrate(USART1, APB1_CLK, USART_BAUDRATE);
 8000358:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800035c:	490c      	ldr	r1, [pc, #48]	@ (8000390 <usart_rxtx_interupt_init+0x114>)
 800035e:	480d      	ldr	r0, [pc, #52]	@ (8000394 <usart_rxtx_interupt_init+0x118>)
 8000360:	f000 f8b4 	bl	80004cc <uart_set_baudrate>

	//configure the transfer direction and Receiver direction
	USART1 -> CR1 = (CR1_TE | CR1_RE);
 8000364:	4b0b      	ldr	r3, [pc, #44]	@ (8000394 <usart_rxtx_interupt_init+0x118>)
 8000366:	220c      	movs	r2, #12
 8000368:	601a      	str	r2, [r3, #0]

	//Enable RXEI interrupt
	USART1 -> CR1 |= CR1_RXNEIE;
 800036a:	4b0a      	ldr	r3, [pc, #40]	@ (8000394 <usart_rxtx_interupt_init+0x118>)
 800036c:	681b      	ldr	r3, [r3, #0]
 800036e:	4a09      	ldr	r2, [pc, #36]	@ (8000394 <usart_rxtx_interupt_init+0x118>)
 8000370:	f043 0320 	orr.w	r3, r3, #32
 8000374:	6013      	str	r3, [r2, #0]

	//Enable USART1 interrupt in NVIC
	NVIC_EnableIRQ(USART1_IRQn);
 8000376:	2025      	movs	r0, #37	@ 0x25
 8000378:	f7ff ff62 	bl	8000240 <__NVIC_EnableIRQ>

	//Enable USART module
	USART1 -> CR1 |= CR1_UE;
 800037c:	4b05      	ldr	r3, [pc, #20]	@ (8000394 <usart_rxtx_interupt_init+0x118>)
 800037e:	681b      	ldr	r3, [r3, #0]
 8000380:	4a04      	ldr	r2, [pc, #16]	@ (8000394 <usart_rxtx_interupt_init+0x118>)
 8000382:	f043 0301 	orr.w	r3, r3, #1
 8000386:	6013      	str	r3, [r2, #0]

}
 8000388:	bf00      	nop
 800038a:	bd80      	pop	{r7, pc}
 800038c:	40021000 	.word	0x40021000
 8000390:	00f42400 	.word	0x00f42400
 8000394:	40013800 	.word	0x40013800

08000398 <usart_rxtx_init>:


void usart_rxtx_init(void){
 8000398:	b580      	push	{r7, lr}
 800039a:	af00      	add	r7, sp, #0
	//Configuring USART GPIO Pins
	//Enable clock access
	RCC ->AHBENR |= GPIOAEN;
 800039c:	4b3e      	ldr	r3, [pc, #248]	@ (8000498 <usart_rxtx_init+0x100>)
 800039e:	695b      	ldr	r3, [r3, #20]
 80003a0:	4a3d      	ldr	r2, [pc, #244]	@ (8000498 <usart_rxtx_init+0x100>)
 80003a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80003a6:	6153      	str	r3, [r2, #20]

	//Set PA9 to alternate function mode
	GPIOA -> MODER |= (1U <<19);
 80003a8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80003ac:	681b      	ldr	r3, [r3, #0]
 80003ae:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80003b2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80003b6:	6013      	str	r3, [r2, #0]
	GPIOA -> MODER &=~(1U <<18);
 80003b8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80003bc:	681b      	ldr	r3, [r3, #0]
 80003be:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80003c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80003c6:	6013      	str	r3, [r2, #0]

	//Set PA9 alternate function to (AF7)
	GPIOA -> AFR[1] |= (1U << 4);
 80003c8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80003cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80003ce:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80003d2:	f043 0310 	orr.w	r3, r3, #16
 80003d6:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA -> AFR[1] |= (1U << 5);
 80003d8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80003dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80003de:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80003e2:	f043 0320 	orr.w	r3, r3, #32
 80003e6:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA -> AFR[1] |= (1U << 6);
 80003e8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80003ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80003ee:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80003f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80003f6:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA -> AFR[1] &=~(1U << 7);
 80003f8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80003fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80003fe:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000402:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000406:	6253      	str	r3, [r2, #36]	@ 0x24

	//Set PA10 to alternate function mode
	GPIOA -> MODER |= (1U <<21);
 8000408:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800040c:	681b      	ldr	r3, [r3, #0]
 800040e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000412:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000416:	6013      	str	r3, [r2, #0]
	GPIOA -> MODER &=~(1U <<20);
 8000418:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800041c:	681b      	ldr	r3, [r3, #0]
 800041e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000422:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8000426:	6013      	str	r3, [r2, #0]

	//Set PA10 to alternate function
	GPIOA -> AFR[1] |= (1U << 8);
 8000428:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800042c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800042e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000432:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000436:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA -> AFR[1] |= (1U << 9);
 8000438:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800043c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800043e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000442:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000446:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA -> AFR[1] |= (1U << 10);
 8000448:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800044c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800044e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000452:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000456:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA -> AFR[1] &=~(1U << 11);
 8000458:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800045c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800045e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000462:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000466:	6253      	str	r3, [r2, #36]	@ 0x24

	//Configure UART module
	//Enable clock access to USART1
	RCC -> APB2ENR |= USART1EN;
 8000468:	4b0b      	ldr	r3, [pc, #44]	@ (8000498 <usart_rxtx_init+0x100>)
 800046a:	699b      	ldr	r3, [r3, #24]
 800046c:	4a0a      	ldr	r2, [pc, #40]	@ (8000498 <usart_rxtx_init+0x100>)
 800046e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000472:	6193      	str	r3, [r2, #24]

	//Configure Baud rate
	uart_set_baudrate(USART1, APB1_CLK, USART_BAUDRATE);
 8000474:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000478:	4908      	ldr	r1, [pc, #32]	@ (800049c <usart_rxtx_init+0x104>)
 800047a:	4809      	ldr	r0, [pc, #36]	@ (80004a0 <usart_rxtx_init+0x108>)
 800047c:	f000 f826 	bl	80004cc <uart_set_baudrate>

	//configure the transfer direction and Receiver direction
	USART1 -> CR1 = (CR1_TE | CR1_RE);
 8000480:	4b07      	ldr	r3, [pc, #28]	@ (80004a0 <usart_rxtx_init+0x108>)
 8000482:	220c      	movs	r2, #12
 8000484:	601a      	str	r2, [r3, #0]

	//Enable USART module
	USART1 -> CR1 |= CR1_UE;
 8000486:	4b06      	ldr	r3, [pc, #24]	@ (80004a0 <usart_rxtx_init+0x108>)
 8000488:	681b      	ldr	r3, [r3, #0]
 800048a:	4a05      	ldr	r2, [pc, #20]	@ (80004a0 <usart_rxtx_init+0x108>)
 800048c:	f043 0301 	orr.w	r3, r3, #1
 8000490:	6013      	str	r3, [r2, #0]

}
 8000492:	bf00      	nop
 8000494:	bd80      	pop	{r7, pc}
 8000496:	bf00      	nop
 8000498:	40021000 	.word	0x40021000
 800049c:	00f42400 	.word	0x00f42400
 80004a0:	40013800 	.word	0x40013800

080004a4 <usart1_read>:
	//Enable USART module
	USART1 -> CR1 |= CR1_UE;

}

char usart1_read(void){
 80004a4:	b480      	push	{r7}
 80004a6:	af00      	add	r7, sp, #0
	//Make sure the receiver data register is not empty
	while(!(USART1 -> ISR & ISR_RXNE)){}
 80004a8:	bf00      	nop
 80004aa:	4b07      	ldr	r3, [pc, #28]	@ (80004c8 <usart1_read+0x24>)
 80004ac:	69db      	ldr	r3, [r3, #28]
 80004ae:	f003 0320 	and.w	r3, r3, #32
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d0f9      	beq.n	80004aa <usart1_read+0x6>

	//Read data
	return USART1 -> TDR;
 80004b6:	4b04      	ldr	r3, [pc, #16]	@ (80004c8 <usart1_read+0x24>)
 80004b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80004ba:	b29b      	uxth	r3, r3
 80004bc:	b2db      	uxtb	r3, r3
}
 80004be:	4618      	mov	r0, r3
 80004c0:	46bd      	mov	sp, r7
 80004c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c6:	4770      	bx	lr
 80004c8:	40013800 	.word	0x40013800

080004cc <uart_set_baudrate>:

	//Write to transmit data
	USART1 -> TDR = (ch && 0xFF);
}

static void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t BaudRate){
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b084      	sub	sp, #16
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	60f8      	str	r0, [r7, #12]
 80004d4:	60b9      	str	r1, [r7, #8]
 80004d6:	607a      	str	r2, [r7, #4]
	USARTx -> BRR = compute_uart_bd(PeriphClk, BaudRate);
 80004d8:	6879      	ldr	r1, [r7, #4]
 80004da:	68b8      	ldr	r0, [r7, #8]
 80004dc:	f000 f808 	bl	80004f0 <compute_uart_bd>
 80004e0:	4603      	mov	r3, r0
 80004e2:	461a      	mov	r2, r3
 80004e4:	68fb      	ldr	r3, [r7, #12]
 80004e6:	60da      	str	r2, [r3, #12]
}
 80004e8:	bf00      	nop
 80004ea:	3710      	adds	r7, #16
 80004ec:	46bd      	mov	sp, r7
 80004ee:	bd80      	pop	{r7, pc}

080004f0 <compute_uart_bd>:

static uint16_t compute_uart_bd(uint32_t PeriphClk, uint32_t BaudRate){
 80004f0:	b480      	push	{r7}
 80004f2:	b083      	sub	sp, #12
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	6078      	str	r0, [r7, #4]
 80004f8:	6039      	str	r1, [r7, #0]
	return ((PeriphClk + (BaudRate/2U))/BaudRate);
 80004fa:	683b      	ldr	r3, [r7, #0]
 80004fc:	085a      	lsrs	r2, r3, #1
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	441a      	add	r2, r3
 8000502:	683b      	ldr	r3, [r7, #0]
 8000504:	fbb2 f3f3 	udiv	r3, r2, r3
 8000508:	b29b      	uxth	r3, r3
}
 800050a:	4618      	mov	r0, r3
 800050c:	370c      	adds	r7, #12
 800050e:	46bd      	mov	sp, r7
 8000510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000514:	4770      	bx	lr
	...

08000518 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000518:	480d      	ldr	r0, [pc, #52]	@ (8000550 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800051a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800051c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000520:	480c      	ldr	r0, [pc, #48]	@ (8000554 <LoopForever+0x6>)
  ldr r1, =_edata
 8000522:	490d      	ldr	r1, [pc, #52]	@ (8000558 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000524:	4a0d      	ldr	r2, [pc, #52]	@ (800055c <LoopForever+0xe>)
  movs r3, #0
 8000526:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000528:	e002      	b.n	8000530 <LoopCopyDataInit>

0800052a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800052a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800052c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800052e:	3304      	adds	r3, #4

08000530 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000530:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000532:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000534:	d3f9      	bcc.n	800052a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000536:	4a0a      	ldr	r2, [pc, #40]	@ (8000560 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000538:	4c0a      	ldr	r4, [pc, #40]	@ (8000564 <LoopForever+0x16>)
  movs r3, #0
 800053a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800053c:	e001      	b.n	8000542 <LoopFillZerobss>

0800053e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800053e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000540:	3204      	adds	r2, #4

08000542 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000542:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000544:	d3fb      	bcc.n	800053e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000546:	f000 f811 	bl	800056c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800054a:	f7ff fe43 	bl	80001d4 <main>

0800054e <LoopForever>:

LoopForever:
  b LoopForever
 800054e:	e7fe      	b.n	800054e <LoopForever>
  ldr   r0, =_estack
 8000550:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8000554:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000558:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800055c:	080005d4 	.word	0x080005d4
  ldr r2, =_sbss
 8000560:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000564:	20000020 	.word	0x20000020

08000568 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000568:	e7fe      	b.n	8000568 <ADC1_2_IRQHandler>
	...

0800056c <__libc_init_array>:
 800056c:	b570      	push	{r4, r5, r6, lr}
 800056e:	4d0d      	ldr	r5, [pc, #52]	@ (80005a4 <__libc_init_array+0x38>)
 8000570:	4c0d      	ldr	r4, [pc, #52]	@ (80005a8 <__libc_init_array+0x3c>)
 8000572:	1b64      	subs	r4, r4, r5
 8000574:	10a4      	asrs	r4, r4, #2
 8000576:	2600      	movs	r6, #0
 8000578:	42a6      	cmp	r6, r4
 800057a:	d109      	bne.n	8000590 <__libc_init_array+0x24>
 800057c:	4d0b      	ldr	r5, [pc, #44]	@ (80005ac <__libc_init_array+0x40>)
 800057e:	4c0c      	ldr	r4, [pc, #48]	@ (80005b0 <__libc_init_array+0x44>)
 8000580:	f000 f818 	bl	80005b4 <_init>
 8000584:	1b64      	subs	r4, r4, r5
 8000586:	10a4      	asrs	r4, r4, #2
 8000588:	2600      	movs	r6, #0
 800058a:	42a6      	cmp	r6, r4
 800058c:	d105      	bne.n	800059a <__libc_init_array+0x2e>
 800058e:	bd70      	pop	{r4, r5, r6, pc}
 8000590:	f855 3b04 	ldr.w	r3, [r5], #4
 8000594:	4798      	blx	r3
 8000596:	3601      	adds	r6, #1
 8000598:	e7ee      	b.n	8000578 <__libc_init_array+0xc>
 800059a:	f855 3b04 	ldr.w	r3, [r5], #4
 800059e:	4798      	blx	r3
 80005a0:	3601      	adds	r6, #1
 80005a2:	e7f2      	b.n	800058a <__libc_init_array+0x1e>
 80005a4:	080005cc 	.word	0x080005cc
 80005a8:	080005cc 	.word	0x080005cc
 80005ac:	080005cc 	.word	0x080005cc
 80005b0:	080005d0 	.word	0x080005d0

080005b4 <_init>:
 80005b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005b6:	bf00      	nop
 80005b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80005ba:	bc08      	pop	{r3}
 80005bc:	469e      	mov	lr, r3
 80005be:	4770      	bx	lr

080005c0 <_fini>:
 80005c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005c2:	bf00      	nop
 80005c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80005c6:	bc08      	pop	{r3}
 80005c8:	469e      	mov	lr, r3
 80005ca:	4770      	bx	lr
