{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 11 18:32:52 2023 " "Info: Processing started: Mon Sep 11 18:32:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TPADD2x3 -c TPADD2x3 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TPADD2x3 -c TPADD2x3 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Additionneur/ADD.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Additionneur/ADD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD-ARCH_ADD " "Info: Found design unit 1: ADD-ARCH_ADD" {  } { { "../Additionneur/ADD.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Additionneur/ADD.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Info: Found entity 1: ADD" {  } { { "../Additionneur/ADD.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Additionneur/ADD.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TPADD2x3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file TPADD2x3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TPADD2x3 " "Info: Found entity 1: TPADD2x3" {  } { { "TPADD2x3.bdf" "" { Schematic "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/TPADD2x3/TPADD2x3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TPADD2x3 " "Info: Elaborating entity \"TPADD2x3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ADD:inst " "Info: Elaborating entity \"ADD\" for hierarchy \"ADD:inst\"" {  } { { "TPADD2x3.bdf" "inst" { Schematic "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/TPADD2x3/TPADD2x3.bdf" { { 120 336 432 216 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 11 18:32:54 2023 " "Info: Processing ended: Mon Sep 11 18:32:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
