library ieee;
use ieee.std_logic_1164.all;

entity idk is
	port( SW	 		: in std_logic_vector(17 downto 0);
			CLOCK_50 : in std_logic;
			LEDR		: out std_logic_vector(17 downto 0);
			HEX0		: out std_logic_vector(6 downto 0);
			HEX1		: out std_logic_vector(6 downto 0));
end idk;

architecture pog of idk is
begin


end shell;