// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
// out is 32 bits unsigned
// in is 32 bits signed
// writing values > one of the max signed int32
// using the mod operator
// must write the values as a signed int32
// must write to 32 bits
// in = out is signed
endmodule
