// Seed: 103197332
module module_0 #(
    parameter id_3 = 32'd77
) (
    output tri id_0,
    output tri id_1
);
  parameter id_3 = 1;
  wire id_4;
  wire [-1 'b0 +  id_3 : -1] id_5;
  wire id_6;
  always @(id_4 != 1'b0 / -1 or negedge -1) begin : LABEL_0
    force id_5 = id_3;
  end
  assign module_2._id_7 = 0;
endmodule
module module_1 (
    output supply0 id_0
);
  wire id_2;
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
module module_2 #(
    parameter id_14 = 32'd72,
    parameter id_17 = 32'd21,
    parameter id_2  = 32'd55,
    parameter id_5  = 32'd19,
    parameter id_7  = 32'd99
) (
    input tri0 id_0,
    input wand id_1,
    input tri0 _id_2,
    input uwire id_3,
    input tri0 id_4,
    output wor _id_5,
    input tri id_6
    , id_12,
    input tri0 _id_7,
    output uwire id_8,
    input tri1 id_9,
    output supply0 id_10
);
  initial $clog2(94);
  ;
  logic id_13;
  wire  _id_14;
  assign id_5 = id_3;
  wire [1 : id_14] id_15 = -1'h0;
  wire id_16;
  ;
  assign id_14 = id_14;
  localparam [1 'b0 : id_2] id_17 = 1;
  logic id_18;
  ;
  module_0 modCall_1 (
      id_8,
      id_10
  );
  logic [id_5  ==  id_7  (  (  -1  )  >=  id_17  ) : -1] id_19;
  ;
endmodule
