-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

-- DATE "05/31/2024 14:22:13"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	TopLevel IS
    PORT (
	CLOCK_50 : IN std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0);
	SW : IN std_logic_vector(9 DOWNTO 0);
	LEDR : OUT std_logic_vector(9 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0)
	);
END TopLevel;

-- Design Ports Information
-- KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF TopLevel IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL \recop|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|data_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|data_mem|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|data_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|data_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|data_mem|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|data_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|data_mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|data_mem|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|data_mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|data_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|data_mem|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|data_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|data_mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|data_mem|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|data_mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|data_mem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|data_mem|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|data_mem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|data_mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|data_mem|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|data_mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\ : std_logic;
SIGNAL \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\ : std_logic;
SIGNAL \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ : std_logic;
SIGNAL \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ : std_logic;
SIGNAL \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ : std_logic;
SIGNAL \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ : std_logic;
SIGNAL \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ : std_logic;
SIGNAL \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ : std_logic;
SIGNAL \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\ : std_logic;
SIGNAL \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ : std_logic;
SIGNAL \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\ : std_logic;
SIGNAL \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\ : std_logic;
SIGNAL \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\ : std_logic;
SIGNAL \recop|recop_pll_inst|altpll_component|auto_generated|fb_clkin\ : std_logic;
SIGNAL \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\ : std_logic;
SIGNAL \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\ : std_logic;
SIGNAL \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\ : std_logic;
SIGNAL \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\ : std_logic;
SIGNAL \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ : std_logic;
SIGNAL \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ : std_logic;
SIGNAL \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ : std_logic;
SIGNAL \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ : std_logic;
SIGNAL \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ : std_logic;
SIGNAL \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ : std_logic;
SIGNAL \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ : std_logic;
SIGNAL \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk\ : std_logic;
SIGNAL \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~26\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~22\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~17_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~18\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~14\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~9_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~10\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~6\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~54\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~49_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|instruction_reg[13]~feeder_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|reg_dst~0_combout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \recop|control_unit_inst|reg_dst~q\ : std_logic;
SIGNAL \recop|datapath_inst|id_ex_r_dst[0]~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|instruction_reg[14]~feeder_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Equal0~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|id_ex_r_dst[1]~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|instruction_reg[15]~feeder_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Equal0~1_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Equal0~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|id_ex_r_dst[2]~2_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|id_fwd_src_b~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Equal2~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|instruction_reg[25]~feeder_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|alu_op~14_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|alu_op~21_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ex_dmem_read~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ex_dmem_read~1_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ex_dmem_read~q\ : std_logic;
SIGNAL \recop|control_unit_inst|mem_dmem_read~q\ : std_logic;
SIGNAL \recop|control_unit_inst|id_flush~1_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Equal3~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|id_flush~2_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Equal1~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Equal1~1_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Equal1~2_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|branch~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ex_reg_write~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ex_reg_write~1_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ex_reg_write~q\ : std_logic;
SIGNAL \recop|control_unit_inst|id_flush~4_combout\ : std_logic;
SIGNAL \recop|datapath_inst|instruction_reg[16]~1_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|id_fwd_src_a~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|id_flush~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|id_flush~3_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|alu_op~19_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|alu_op~20_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|alu_op.ALU_OR~reg0_q\ : std_logic;
SIGNAL \recop|datapath_inst|instruction_reg[4]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|id_ex_operand[4]~feeder_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Mux20~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Mux20~1_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|mem_mem_to_reg~q\ : std_logic;
SIGNAL \recop|control_unit_inst|mem_to_reg~q\ : std_logic;
SIGNAL \recop|control_unit_inst|mem_reg_write~q\ : std_logic;
SIGNAL \recop|control_unit_inst|wb_reg_write~q\ : std_logic;
SIGNAL \recop|control_unit_inst|forwarding_unit~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_a[15]~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_a[15]~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_a[15]~3_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|reg_write~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[3][5]~4_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[3][4]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[2][8]~10_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[2][4]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[6][1]~7_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[6][4]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[5][6]~6_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[5][4]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[7][0]~8_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[7][4]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[4][6]~5_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[4][4]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[4]~29_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[1][4]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[1][3]~9_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[1][4]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[4]~119_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|process_1~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[9][4]~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[9][4]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[10][4]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[10][7]~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[10][4]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[11][11]~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[11][4]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[8][4]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[8][10]~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[8][4]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[4]~28_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[14][4]~13_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[14][4]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[15][10]~14_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[15][4]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[12][5]~11_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[12][4]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[13][3]~12_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[13][4]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[4]~30_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|process_1~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[4]~31_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[4]~32_combout\ : std_logic;
SIGNAL \recop|datapath_inst|id_ex_reg_x[4]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_a[4]~14_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_a[4]~15_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b_temp[0]~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b_temp[0]~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b_temp[0]~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b_temp[0]~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|process_2~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|process_2~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[4]~30_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[14]~5_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[4]~31_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[4]~28_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[4]~29_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[4]~119_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[4]~32_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b_temp[4]~9_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|alu_src~2_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Mux21~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Mux21~1_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|alu_op~22_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|alu_op.ALU_AND~reg0_q\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b[3]~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[8][2]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[9][2]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[11][2]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[10][2]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[2]~43_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[3][2]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[5][2]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[7][2]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[7][2]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[6][2]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[4][2]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[4][2]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[2]~44_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[2][2]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[1][2]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[1][2]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[2]~107_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[14][2]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[14][2]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[15][2]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[13][2]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[12][2]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[2]~45_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[2]~46_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[2]~47_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b_temp[2]~12_combout\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~25_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|next_pc_reg[0]~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b[2]~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b[2]~4_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[2]~43_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[2]~44_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[2]~107_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[2]~45_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[2]~46_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[2]~47_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_a[2]~20_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_a[2]~21_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|alu_op~15_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|alu_op~26_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~28_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|alu_op~24_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|alu_op~25_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|alu_op.ALU_SUB~reg0_q\ : std_logic;
SIGNAL \recop|control_unit_inst|Mux14~1_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Mux14~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Mux14~2_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Mux14~3_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result[2]~13_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_a[15]~36_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|Add0~69_combout\ : std_logic;
SIGNAL \recop|datapath_inst|instruction_reg[1]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[10][1]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[10][1]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[8][1]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[11][1]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[9][1]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[1]~33_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[12][1]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[13][1]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[15][1]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[14][1]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[1]~35_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[1]~36_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[3][1]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[2][1]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[4][1]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[6][1]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[5][1]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[7][1]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[1]~34_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[1][1]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[1][1]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[1]~115_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[1]~37_combout\ : std_logic;
SIGNAL \recop|datapath_inst|pc~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|pc[0]~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b[1]~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[1]~33_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[1]~34_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[1]~115_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[1]~35_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[1]~36_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[1]~37_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b_temp[1]~10_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|Add0~68_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_a[1]~16_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[9][0]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[11][0]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[8][0]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[10][0]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[0]~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[3][0]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[2][0]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[2][0]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[6][0]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[4][0]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[7][0]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[5][0]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[0]~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[1][0]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[0]~139_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[15][0]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[13][0]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[14][0]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[0]~4_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[0]~6_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[0]~7_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_a[0]~4_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|Add0~66_cout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|Add0~2\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|Add0~6\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|Add0~9_sumout\ : std_logic;
SIGNAL \recop|control_unit_inst|alu_op~18_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|alu_op.ALU_A~reg0_q\ : std_logic;
SIGNAL \recop|control_unit_inst|alu_op~16_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|alu_op.ALU_MAX~reg0_q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[14][15]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[12][15]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[13][15]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[15][15]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[15]~8_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[11][15]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[10][15]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[9][15]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[8][15]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[8][15]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[15]~135_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[1][15]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[3][15]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[2][15]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[15]~10_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[6][15]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[5][15]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[5][15]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[4][15]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[7][15]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[15]~9_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[15]~11_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[15]~12_combout\ : std_logic;
SIGNAL \recop|datapath_inst|pc~15_combout\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~50\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~46\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~42\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~38\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~34\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~29_sumout\ : std_logic;
SIGNAL \recop|mem_io|ledr_reg[14]~feeder_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|alu_op~27_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ex_mem_write~q\ : std_logic;
SIGNAL \recop|control_unit_inst|mem_write~feeder_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|mem_write~q\ : std_logic;
SIGNAL \recop|datapath_inst|instruction_reg[3]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[15][3]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[14][3]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[12][3]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[13][3]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[3]~40_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[3]~41_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[8][3]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[10][3]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[10][3]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[9][3]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[11][3]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[3]~38_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[4][3]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[4][3]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[7][3]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[5][3]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[6][3]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[6][3]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[3]~39_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[2][3]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[1][3]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[3]~111_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[3]~42_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b_temp[3]~11_combout\ : std_logic;
SIGNAL \recop|datapath_inst|wr_data_addr[3]~56_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_wr_data_addr[9]~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_a[11]~28_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_a[11]~29_combout\ : std_logic;
SIGNAL \recop|datapath_inst|wr_data_addr[11]~4_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[2][12]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[6][12]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[5][12]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[4][12]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[7][12]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[12]~60_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[3][12]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[1][12]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[12]~95_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[14][12]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[12][12]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[12][12]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[13][12]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[13][12]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[15][12]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[12]~59_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[12]~61_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[8][12]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[8][12]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[11][12]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[9][12]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[10][12]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[12]~58_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[12]~62_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b_temp[12]~15_combout\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~37_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b[12]~21_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[12]~58_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[12]~59_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[12]~60_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[12]~95_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[12]~61_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[12]~62_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_a[12]~26_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_a[12]~27_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|alu_op~17_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|alu_op.ALU_SRL~reg0_q\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~76_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|alu_op~23_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|alu_op.ALU_SLL~reg0_q\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~78_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[11][13]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[11][13]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[9][13]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[8][13]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[13]~53_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[15][13]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[14][13]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[12][13]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[13][13]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[13]~54_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[7][13]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[6][13]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[4][13]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[5][13]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[13]~55_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[3][13]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[2][13]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[1][13]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[13]~99_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[13]~56_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[13]~57_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_a[13]~24_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_a[13]~25_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_a[14]~22_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_a[14]~23_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ShiftRight0~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~99_combout\ : std_logic;
SIGNAL \recop|datapath_inst|id_ex_operand[7]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[3][7]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[2][7]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[6][7]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[7][7]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[4][7]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[5][7]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[5][7]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[7]~14_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[1][7]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[1][7]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[7]~131_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[10][7]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[9][7]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[11][7]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[8][7]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[7]~13_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[15][7]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[12][7]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[13][7]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[14][7]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[7]~15_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[7]~16_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[7]~17_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b_temp[7]~6_combout\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~5_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b[7]~49_combout\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[4][9]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[5][9]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[6][9]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[7][9]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[9]~78_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[2][9]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[3][9]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[1][9]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[9]~91_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[10][9]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[8][9]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[8][9]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[9][9]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[11][9]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[9]~77_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[14][9]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[13][9]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[15][9]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[12][9]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[9]~79_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[9]~80_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[9]~81_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b_temp[9]~18_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b[9]~9_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_a[1]~17_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_a[0]~5_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ShiftLeft0~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~64_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[9]~70_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[9]~71_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[9]~91_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[9]~72_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[9]~73_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[9]~74_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_a[9]~30_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_a[8]~34_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_a[8]~35_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[3][8]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[2][8]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[6][8]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[4][8]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[7][8]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[5][8]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[8]~83_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[1][8]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[8]~87_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[12][8]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[12][8]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[15][8]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[14][8]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[13][8]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[8]~84_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[8]~85_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[8][8]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[11][8]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[11][8]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[10][8]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[9][8]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[8]~82_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[8]~86_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b_temp[8]~19_combout\ : std_logic;
SIGNAL \recop|datapath_inst|instruction_reg[8]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~53_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b[8]~5_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~42_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[11][10]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[10][10]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[10][10]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[8][10]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[9][10]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[10]~75_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[10]~81_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[10]~70_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[15][10]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[12][10]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[14][10]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[13][10]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[10]~71_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[7][10]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[4][10]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[4][10]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[6][10]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[5][10]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[5][10]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[10]~72_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[3][10]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[1][10]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[1][10]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[2][10]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[10]~73_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[10]~74_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[10]~75_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[10]~76_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b_temp[10]~17_combout\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~45_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b[10]~13_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|Add0~38\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|Add0~61_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ShiftLeft0~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~111_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[2][5]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[3][5]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[7][5]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[5][5]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[6][5]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[4][5]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[5]~24_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[1][5]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[5]~123_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[9][5]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[11][5]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[10][5]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[8][5]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[8][5]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[5]~23_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[15][5]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[15][5]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[13][5]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[12][5]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[14][5]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[5]~25_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[5]~26_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[5]~27_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b_temp[5]~8_combout\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~13_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b[5]~41_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ShiftLeft0~4_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~49_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ShiftRight0~5_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result[7]~44_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[10][6]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[10][6]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[11][6]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[11][6]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[9][6]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[8][6]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[6]~18_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[7][6]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[5][6]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[6][6]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[4][6]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[6]~19_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[2][6]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[3][6]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[1][6]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[6]~127_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[14][6]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[15][6]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[12][6]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[12][6]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[13][6]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[6]~20_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[6]~21_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[6]~22_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b_temp[6]~7_combout\ : std_logic;
SIGNAL \recop|datapath_inst|id_ex_operand[6]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b[6]~45_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ShiftRight0~10_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ShiftRight0~8_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~55_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[6]~18_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[6]~20_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[6]~21_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[6]~19_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[6]~127_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[6]~22_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_a[6]~10_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[5]~24_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[5]~123_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[5]~25_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[5]~26_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[5]~23_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[5]~27_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_a[5]~12_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|Add0~10\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|Add0~14\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|Add0~18\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|Add0~22\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|Add0~25_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~56_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~41_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ShiftRight0~9_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~54_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~57_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~58_combout\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \recop|datapath_inst|wr_data_addr[10]~44_combout\ : std_logic;
SIGNAL \recop|datapath_inst|wr_data_addr[8]~40_combout\ : std_logic;
SIGNAL \recop|datapath_inst|wr_data_addr[7]~36_combout\ : std_logic;
SIGNAL \recop|datapath_inst|wr_data_addr[9]~48_combout\ : std_logic;
SIGNAL \recop|datapath_inst|wr_data_addr[5]~28_combout\ : std_logic;
SIGNAL \recop|datapath_inst|wr_data_addr[6]~32_combout\ : std_logic;
SIGNAL \recop|mem_io|Equal12~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ : std_logic;
SIGNAL \recop|mem_io|hex0_reg[6]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|wr_data_addr[1]~60_combout\ : std_logic;
SIGNAL \recop|mem_io|Equal15~0_combout\ : std_logic;
SIGNAL \recop|mem_io|hex0_reg[3]~0_combout\ : std_logic;
SIGNAL \recop|mem_io|Equal14~0_combout\ : std_logic;
SIGNAL \recop|mem_io|hex1_reg[8]~0_combout\ : std_logic;
SIGNAL \recop|mem_io|hex3_reg[4]~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ex_datacall~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ex_datacall~1_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ex_datacall~q\ : std_logic;
SIGNAL \recop|control_unit_inst|datacall~q\ : std_logic;
SIGNAL \recop|mem_io|to_noc_reg[5]~0_combout\ : std_logic;
SIGNAL \recop|mem_io|hex2_reg[6]~feeder_combout\ : std_logic;
SIGNAL \recop|mem_io|hex2_reg[3]~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~19_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~20_combout\ : std_logic;
SIGNAL \recop|memory_arbiter|mem_wren~combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~21_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data[8]~7_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data[8]~8_combout\ : std_logic;
SIGNAL \recop|datapath_inst|reg_wr_data[6]~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_a[6]~11_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ShiftRight0~7_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~50_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|Add0~21_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~51_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~52_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~53_combout\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~22_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~23_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~24_combout\ : std_logic;
SIGNAL \recop|datapath_inst|reg_wr_data[5]~4_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_a[5]~13_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ShiftLeft0~5_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ShiftLeft0~10_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~109_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result[7]~103_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~110_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~112_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~113_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_a[10]~32_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_a[10]~33_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ShiftRight0~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~65_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ShiftLeft0~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~66_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[7]~13_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[7]~14_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[7]~131_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[7]~15_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[7]~16_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[7]~17_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_a[7]~8_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|Add0~26\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|Add0~30\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|Add0~33_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~67_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~68_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~69_combout\ : std_logic;
SIGNAL \recop|mem_io|hex1_reg[8]~feeder_combout\ : std_logic;
SIGNAL \recop|mem_io|hex2_reg[8]~feeder_combout\ : std_logic;
SIGNAL \recop|mem_io|hex3_reg[8]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~55_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~56_combout\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \recop|mem_io|switches_reg[8]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~57_combout\ : std_logic;
SIGNAL \recop|datapath_inst|reg_wr_data[8]~15_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|Add0~34\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|Add0~37_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~72_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ShiftLeft0~8_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~71_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~70_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~73_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~74_combout\ : std_logic;
SIGNAL \recop|mem_io|hex1_reg[9]~feeder_combout\ : std_logic;
SIGNAL \recop|mem_io|hex3_reg[9]~feeder_combout\ : std_logic;
SIGNAL \recop|mem_io|hex2_reg[9]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~49_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~50_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~51_combout\ : std_logic;
SIGNAL \recop|datapath_inst|reg_wr_data[9]~13_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_a[9]~31_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|LessThan0~17_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|LessThan0~11_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[3][14]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[6][14]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[4][14]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[7][14]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[5][14]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[5][14]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[14]~50_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[2][14]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[1][14]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[14]~103_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[14][14]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[15][14]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[13][14]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[12][14]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[14]~49_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[14]~51_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[9][14]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[8][14]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[8][14]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[11][14]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[11][14]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[14]~48_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[14]~52_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b_temp[14]~13_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b[14]~29_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|LessThan0~10_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|LessThan0~12_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|LessThan0~18_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|LessThan0~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|LessThan0~15_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|LessThan0~16_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|LessThan0~13_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|LessThan0~14_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|LessThan0~8_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|LessThan0~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|LessThan0~9_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|LessThan0~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|LessThan0~5_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|LessThan0~4_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|LessThan0~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|LessThan0~6_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|LessThan0~7_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result[2]~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result[2]~39_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ShiftLeft0~6_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ShiftLeft0~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~59_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~33_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ShiftRight0~11_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ShiftRight0~12_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~60_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|Add0~29_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~61_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~62_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~63_combout\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~16_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~17_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~18_combout\ : std_logic;
SIGNAL \recop|datapath_inst|reg_wr_data[7]~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_a[7]~9_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ShiftLeft0~7_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~100_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result[2]~8_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~80_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result[2]~10_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~97_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~98_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|Add0~62\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|Add0~58\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|Add0~53_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~101_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~102_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data[11]~9_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~43_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data[11]~11_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~44_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~45_combout\ : std_logic;
SIGNAL \recop|datapath_inst|reg_wr_data[12]~11_combout\ : std_logic;
SIGNAL \recop|datapath_inst|wr_data_addr[12]~20_combout\ : std_logic;
SIGNAL \recop|datapath_inst|wr_data_addr[13]~16_combout\ : std_logic;
SIGNAL \recop|datapath_inst|wr_data_addr[14]~12_combout\ : std_logic;
SIGNAL \recop|datapath_inst|instruction_reg[0]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|wr_data_addr[0]~24_combout\ : std_logic;
SIGNAL \recop|mem_io|Equal12~1_combout\ : std_logic;
SIGNAL \recop|mem_io|Equal18~0_combout\ : std_logic;
SIGNAL \recop|mem_io|ledr_reg[8]~0_combout\ : std_logic;
SIGNAL \recop|mem_io|hex0_reg[14]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~37_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~38_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~39_combout\ : std_logic;
SIGNAL \recop|datapath_inst|reg_wr_data[14]~9_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[10][14]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[14]~48_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[14]~49_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[14]~50_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[14]~103_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[14]~51_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[14]~52_combout\ : std_logic;
SIGNAL \recop|datapath_inst|pc~16_combout\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~30\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~1_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b[15]~53_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result[2]~4_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result[2]~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result[15]~75_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~91_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~92_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|Add0~54\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|Add0~49_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~93_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~94_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~95_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~96_combout\ : std_logic;
SIGNAL \recop|mem_io|to_noc_reg[29]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~40_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~41_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~42_combout\ : std_logic;
SIGNAL \recop|datapath_inst|reg_wr_data[13]~10_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[10][13]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[10][13]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[13]~53_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[13]~54_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[13]~55_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[13]~99_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[13]~56_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[13]~57_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b_temp[13]~14_combout\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~33_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b[13]~25_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ShiftRight0~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result[7]~40_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~106_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ShiftLeft0~9_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~104_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~105_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|Add0~57_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~107_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~108_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~46_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~47_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~48_combout\ : std_logic;
SIGNAL \recop|datapath_inst|reg_wr_data[11]~12_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[11][11]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[10][11]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[10][11]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[9][11]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[8][11]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[11]~63_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[14][11]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[13][11]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[12][11]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[15][11]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[11]~64_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[2][11]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[3][11]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[1][11]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[11]~66_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[6][11]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[4][11]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[4][11]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[5][11]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[5][11]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[7][11]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[11]~65_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[11]~67_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[11]~68_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[11]~69_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b_temp[11]~16_combout\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~41_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b[11]~17_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ShiftRight0~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~6_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~14_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~29_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~26_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~27_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~30_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result[2]~5_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~31_combout\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \recop|mem_io|hex2_reg[2]~feeder_combout\ : std_logic;
SIGNAL \recop|mem_io|hex3_reg[2]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~34_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~35_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~36_combout\ : std_logic;
SIGNAL \recop|datapath_inst|reg_wr_data[2]~8_combout\ : std_logic;
SIGNAL \recop|datapath_inst|wr_data_addr[2]~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data[8]~4_combout\ : std_logic;
SIGNAL \recop|mem_io|hex2_reg[0]~feeder_combout\ : std_logic;
SIGNAL \recop|mem_io|hex3_reg[0]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~5_combout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \recop|mem_io|switches_reg[0]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~6_combout\ : std_logic;
SIGNAL \recop|datapath_inst|reg_wr_data[0]~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[12][0]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[0]~4_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[0]~6_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[0]~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[0]~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[0]~139_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[0]~7_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b_temp[0]~4_combout\ : std_logic;
SIGNAL \recop|datapath_inst|pc~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b[0]~57_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ShiftRight0~6_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~20_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~21_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~23_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~22_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|Add0~5_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~24_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~25_combout\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~28_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~29_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~30_combout\ : std_logic;
SIGNAL \recop|datapath_inst|reg_wr_data[1]~6_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b[1]~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~77_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Mux16~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Mux16~1_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|alu_op.ALU_B~reg0_q\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result[2]~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_a[15]~6_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|Add0~50\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|Add0~46\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|Add0~41_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~82_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~79_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~81_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~83_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~84_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[15]~8_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[15]~135_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[15]~10_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[15]~9_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[15]~11_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_b[15]~12_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b_temp[15]~5_combout\ : std_logic;
SIGNAL \recop|datapath_inst|wr_data_addr[15]~8_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data[11]~13_combout\ : std_logic;
SIGNAL \recop|mem_io|hex3_reg[10]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~52_combout\ : std_logic;
SIGNAL \recop|mem_io|hex0_reg[10]~feeder_combout\ : std_logic;
SIGNAL \recop|mem_io|hex2_reg[10]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~53_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~54_combout\ : std_logic;
SIGNAL \recop|datapath_inst|reg_wr_data[10]~14_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[10]~76_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[10]~78_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[10]~77_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[10]~79_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[10]~80_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|forwarding_unit~1_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|id_fwd_src_a~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|eq_op_a[10]~3_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|id_fwd_src_b~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|eq_op_b[10]~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|Equal0~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|eq_op_b[11]~4_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[11]~63_combout\ : std_logic;
SIGNAL \recop|datapath_inst|eq_op_a[11]~4_combout\ : std_logic;
SIGNAL \recop|datapath_inst|Equal0~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|instruction_fetch~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|Equal0~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|eq_op_a[0]~11_combout\ : std_logic;
SIGNAL \recop|datapath_inst|eq_op_a[7]~14_combout\ : std_logic;
SIGNAL \recop|datapath_inst|eq_op_a[7]~6_combout\ : std_logic;
SIGNAL \recop|datapath_inst|eq_op_a[6]~13_combout\ : std_logic;
SIGNAL \recop|datapath_inst|eq_op_a[6]~5_combout\ : std_logic;
SIGNAL \recop|datapath_inst|eq_op_b[0]~13_combout\ : std_logic;
SIGNAL \recop|datapath_inst|eq_op_b[8]~19_combout\ : std_logic;
SIGNAL \recop|datapath_inst|eq_op_b[8]~7_combout\ : std_logic;
SIGNAL \recop|datapath_inst|eq_op_b[6]~17_combout\ : std_logic;
SIGNAL \recop|datapath_inst|eq_op_b[6]~5_combout\ : std_logic;
SIGNAL \recop|datapath_inst|eq_op_b[7]~18_combout\ : std_logic;
SIGNAL \recop|datapath_inst|eq_op_b[7]~6_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[8]~84_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[8]~85_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[8]~83_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[8]~87_combout\ : std_logic;
SIGNAL \recop|datapath_inst|eq_op_a[8]~15_combout\ : std_logic;
SIGNAL \recop|datapath_inst|eq_op_a[8]~7_combout\ : std_logic;
SIGNAL \recop|datapath_inst|Equal0~6_combout\ : std_logic;
SIGNAL \recop|datapath_inst|Equal0~4_combout\ : std_logic;
SIGNAL \recop|datapath_inst|Equal0~5_combout\ : std_logic;
SIGNAL \recop|datapath_inst|eq_op_a[3]~12_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[3]~38_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[3]~40_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[3]~41_combout\ : std_logic;
SIGNAL \recop|datapath_inst|eq_op_a[3]~8_combout\ : std_logic;
SIGNAL \recop|datapath_inst|eq_op_b[4]~16_combout\ : std_logic;
SIGNAL \recop|datapath_inst|eq_op_b[4]~9_combout\ : std_logic;
SIGNAL \recop|datapath_inst|eq_op_b[3]~15_combout\ : std_logic;
SIGNAL \recop|datapath_inst|eq_op_b[3]~8_combout\ : std_logic;
SIGNAL \recop|datapath_inst|Equal0~7_combout\ : std_logic;
SIGNAL \recop|datapath_inst|eq_op_a[0]~10_combout\ : std_logic;
SIGNAL \recop|datapath_inst|eq_op_a[0]~9_combout\ : std_logic;
SIGNAL \recop|datapath_inst|eq_op_b[0]~12_combout\ : std_logic;
SIGNAL \recop|datapath_inst|eq_op_b[0]~10_combout\ : std_logic;
SIGNAL \recop|datapath_inst|eq_op_b[1]~14_combout\ : std_logic;
SIGNAL \recop|datapath_inst|eq_op_b[1]~11_combout\ : std_logic;
SIGNAL \recop|datapath_inst|Equal0~8_combout\ : std_logic;
SIGNAL \recop|datapath_inst|Equal0~9_combout\ : std_logic;
SIGNAL \recop|datapath_inst|instruction_fetch~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b[4]~37_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~43_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ShiftRight0~4_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~45_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|Add0~17_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~46_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~47_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~48_combout\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \recop|mem_io|hex3_reg[4]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~25_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~26_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~27_combout\ : std_logic;
SIGNAL \recop|datapath_inst|reg_wr_data[4]~5_combout\ : std_logic;
SIGNAL \recop|datapath_inst|wr_data_addr[4]~52_combout\ : std_logic;
SIGNAL \recop|mem_io|Equal19~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data[11]~14_combout\ : std_logic;
SIGNAL \recop|mem_io|hex1_reg[15]~feeder_combout\ : std_logic;
SIGNAL \recop|mem_io|hex3_reg[15]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~10_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~12_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~15_combout\ : std_logic;
SIGNAL \recop|datapath_inst|reg_wr_data[15]~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_a[15]~7_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~19_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|Add0~45_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~87_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~88_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~85_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~86_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~89_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~90_combout\ : std_logic;
SIGNAL \recop|datapath_inst|eq_op_b[14]~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|eq_op_a[13]~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|eq_op_a[12]~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|eq_op_a[14]~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|eq_op_b[12]~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|eq_op_b[13]~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|Equal0~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|instruction_fetch~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|instruction_reg[16]~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|pc~14_combout\ : std_logic;
SIGNAL \recop|datapath_inst|instruction_reg[12]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|pc~13_combout\ : std_logic;
SIGNAL \recop|datapath_inst|id_ex_r_dst[3]~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[8]~5_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[11]~64_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[11]~66_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[11]~65_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[11]~67_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[11]~68_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[11]~69_combout\ : std_logic;
SIGNAL \recop|datapath_inst|pc~12_combout\ : std_logic;
SIGNAL \recop|datapath_inst|pc~11_combout\ : std_logic;
SIGNAL \recop|datapath_inst|instruction_reg[9]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|pc~10_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[8]~82_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[8]~86_combout\ : std_logic;
SIGNAL \recop|datapath_inst|pc~9_combout\ : std_logic;
SIGNAL \recop|datapath_inst|pc~8_combout\ : std_logic;
SIGNAL \recop|datapath_inst|instruction_reg[6]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|pc~7_combout\ : std_logic;
SIGNAL \recop|datapath_inst|instruction_reg[5]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|pc~6_combout\ : std_logic;
SIGNAL \recop|datapath_inst|instruction_reg[31]~feeder_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|pc_src[0]~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|pc~5_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_a[15]~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_a[3]~18_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_a[3]~19_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~35_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~36_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|Add0~13_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~32_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~34_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~37_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~38_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_alu_result[3]~feeder_combout\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \recop|mem_io|switches_reg[3]~feeder_combout\ : std_logic;
SIGNAL \recop|mem_io|hex3_reg[3]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~31_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~32_combout\ : std_logic;
SIGNAL \recop|datapath_inst|mem_wb_rd_data~33_combout\ : std_logic;
SIGNAL \recop|datapath_inst|reg_wr_data[3]~7_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|registers[3][3]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[3]~39_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[3]~111_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|q_a[3]~42_combout\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~21_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|pc~4_combout\ : std_logic;
SIGNAL \recop|datapath_inst|instruction_reg[30]~feeder_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|pc_src[1]~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|pc~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|instruction_reg[27]~feeder_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|alu_op~13_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|alu_src~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|alu_src~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand_b[3]~33_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~12_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~15_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|Add0~1_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~16_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~11_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~17_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~7_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_alu_result~18_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux6~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux5~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux4~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux3~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux2~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux1~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux0~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux13~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux12~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux11~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux10~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux9~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux8~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux7~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux20~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux19~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux18~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux17~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux16~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux15~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux14~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux27~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux26~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux25~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux24~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux23~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux22~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux21~0_combout\ : std_logic;
SIGNAL \recop|mem_io|hex4_reg[3]~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux34~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux33~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux32~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux31~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux30~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux29~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux28~0_combout\ : std_logic;
SIGNAL \recop|mem_io|Equal18~1_combout\ : std_logic;
SIGNAL \recop|mem_io|hex5_reg[3]~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux41~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux40~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux39~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux38~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux37~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux36~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|Mux35~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ex_mem_dst_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \recop|mem_io|hex4_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|mem_io|hex5_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|datapath_inst|pc\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|datapath_inst|mem_wb_dst_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \recop|datapath_inst|mem_wb_alu_result\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|datapath_inst|ex_mem_alu_result\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|prog_mem|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \recop|datapath_inst|id_ex_next_pc\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|mem_io|hex2_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|datapath_inst|ex_mem_wr_data_addr\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|datapath_inst|next_pc_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|mem_io|hex1_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|mem_io|hex0_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|datapath_inst|mem_wb_rd_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|mem_io|ledr_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|datapath_inst|id_ex_r_addr_z\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \recop|mem_io|hex3_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|data_mem|altsyncram_component|auto_generated|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|datapath_inst|id_ex_r_addr_x\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \recop|datapath_inst|id_ex_reg_x\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|mem_io|to_noc_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \recop|datapath_inst|id_ex_reg_z\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|control_unit_inst|alu_src\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|datapath_inst|id_ex_operand\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|control_unit_inst|mem_addr_src\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|mem_io|switches_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|datapath_inst|instruction_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \recop|recop_pll_inst|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\ : std_logic;
SIGNAL \ALT_INV_SW[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[0]~input_o\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_eq_op_b[8]~19_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_eq_op_a[8]~15_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_eq_op_b[7]~18_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_eq_op_a[7]~14_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_eq_op_b[6]~17_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_eq_op_a[6]~13_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_eq_op_b[4]~16_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_eq_op_b[3]~15_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_eq_op_a[3]~12_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_eq_op_b[1]~14_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_eq_op_b[0]~13_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_eq_op_b[0]~12_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_eq_op_a[0]~11_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_eq_op_a[0]~10_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_instruction_fetch~2_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_ex_datacall~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_pc_src[0]~1_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_pc_src[1]~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_ex_reg_write~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_instruction_fetch~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Equal0~9_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Equal0~8_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_eq_op_b[1]~11_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_eq_op_b[0]~10_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_eq_op_a[0]~9_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Equal0~7_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_eq_op_b[4]~9_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_eq_op_b[3]~8_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_eq_op_a[3]~8_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Equal0~6_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_eq_op_b[8]~7_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_eq_op_a[8]~7_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_eq_op_b[7]~6_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_eq_op_a[7]~6_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_eq_op_b[6]~5_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_eq_op_a[6]~5_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_eq_op_b[11]~4_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_eq_op_a[11]~4_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_eq_op_b[10]~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_eq_op_a[10]~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_eq_op_b[14]~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_eq_op_a[14]~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_eq_op_b[13]~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_eq_op_a[13]~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_eq_op_b[12]~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_id_fwd_src_b~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_eq_op_a[12]~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_id_fwd_src_a~1_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_forwarding_unit~1_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_datacall~q\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_Add0~69_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_Add0~68_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_a[15]~36_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_ex_dmem_read~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_alu_op~24_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Mux14~2_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_id_flush~4_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_alu_op~21_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_alu_op~19_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[8]~85_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[8]~84_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[8]~83_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[8]~82_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~86_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~85_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~84_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~83_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~82_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data~56_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[9]~81_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[9]~80_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[9]~79_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[9]~78_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[9]~77_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[10]~75_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[10]~74_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[10]~73_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[10]~72_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[10]~71_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[10]~70_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[10]~81_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[10]~80_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[10]~79_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[10]~78_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[10]~77_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[10]~76_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[10]~75_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~112_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~111_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~110_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~109_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data~55_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data~53_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[9]~74_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[9]~73_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[9]~72_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data~52_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[9]~71_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[9]~70_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data~50_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[11]~68_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[11]~67_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[11]~66_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[11]~65_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[11]~64_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[11]~63_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[11]~69_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[11]~68_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[11]~67_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[11]~66_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[11]~65_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[11]~64_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[11]~63_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~107_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~106_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~105_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~104_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result[7]~103_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data~49_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data~47_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[12]~61_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[12]~60_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[12]~59_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[12]~58_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[13]~56_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[13]~55_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[13]~54_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[13]~53_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[12]~62_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[12]~61_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[12]~60_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[12]~59_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[12]~58_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~101_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~100_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~99_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~98_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~97_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data~46_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data~44_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[13]~57_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[13]~56_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[13]~55_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[13]~54_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[13]~53_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~95_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~94_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~93_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~92_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~91_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data~43_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data~41_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~51_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~50_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~49_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~48_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[14]~52_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[14]~51_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[14]~50_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[14]~49_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[14]~48_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~89_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~88_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~87_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~10_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~86_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~85_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data~40_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data~38_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[2]~47_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[2]~46_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[2]~45_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[2]~44_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[2]~43_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[2]~47_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[2]~46_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[2]~45_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[2]~44_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[2]~43_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data~37_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data~35_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[3]~41_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[3]~40_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[3]~39_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[3]~38_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[3]~42_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[3]~41_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[3]~40_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[3]~39_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[3]~38_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data~34_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data~32_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[1]~36_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[1]~35_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[1]~34_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[1]~33_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[1]~37_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[1]~36_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[1]~35_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[1]~34_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[1]~33_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data~31_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data~29_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[4]~31_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[4]~30_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[4]~29_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[4]~28_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[4]~32_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[4]~31_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[4]~30_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[4]~29_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[4]~28_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data~28_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data~26_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[5]~27_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[5]~26_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[5]~25_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[5]~24_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[5]~23_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[5]~27_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[5]~26_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[5]~25_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[5]~24_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[5]~23_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data~25_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data~23_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[6]~21_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[6]~20_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[6]~19_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[6]~18_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[6]~22_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[6]~21_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[6]~20_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[6]~19_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[6]~18_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data~22_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data~20_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[7]~16_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[7]~15_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[7]~14_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[7]~13_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[7]~17_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[7]~16_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[7]~15_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[7]~14_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[7]~13_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data~19_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data~17_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[15]~12_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[15]~11_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[15]~10_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[15]~9_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[15]~8_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[15]~12_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[15]~11_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[15]~10_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[15]~9_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[15]~8_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~83_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~82_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~81_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~80_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~79_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~78_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~9_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~77_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~76_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result[15]~75_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data~16_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~14_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~13_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~11_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data~12_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~9_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data~10_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_alu_op~15_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_alu_op~14_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_id_flush~3_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_alu_src~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_alu_op~13_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_id_flush~2_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_id_flush~1_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_mem_dmem_read~q\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_id_fwd_src_b~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_id_fwd_src_a~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_id_flush~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~6_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~5_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~4_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_process_2~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_process_2~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~7_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~6_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~5_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~4_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_process_1~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_process_1~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_branch~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_ex_reg_write~q\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_id_ex_r_dst[1]~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_id_ex_r_dst[0]~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~7_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data~5_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~4_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~0_combout\ : std_logic;
SIGNAL \recop|mem_io|ALT_INV_Equal19~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~73_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~72_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~71_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~8_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~70_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~68_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~67_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~66_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~7_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~65_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~64_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~62_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~61_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~60_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~59_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~6_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~57_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~56_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~55_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~54_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~5_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~52_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~51_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~50_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~49_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~4_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~47_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~46_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~45_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result[7]~44_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~43_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~42_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~41_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result[7]~40_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~39_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~37_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~36_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~12_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~35_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~34_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~33_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~32_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~11_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~30_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~29_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~10_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~28_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~27_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~9_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~26_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~8_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~24_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~23_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~7_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~22_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~21_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~6_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~20_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~5_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~19_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~17_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~16_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~15_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_ex_mem_write~q\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~14_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~4_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~13_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_alu_op.ALU_XOR~reg0_q\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_alu_op.ALU_SUB~reg0_q\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~12_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~11_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~10_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~9_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~8_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_alu_op.ALU_ADD~reg0_q\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~7_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~6_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_alu_op.ALU_SLL~reg0_q\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_alu_op.ALU_AND~reg0_q\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~5_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~4_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_alu_op.ALU_OR~reg0_q\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_alu_op.ALU_A~reg0_q\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~18_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~17_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~16_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~15_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~14_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~13_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_b_temp[8]~19_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_alu_op.ALU_SRL~reg0_q\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_a[8]~35_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_a[8]~34_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_b_temp[9]~18_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~12_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_b_temp[10]~17_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_reg_wr_data[8]~15_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_a[10]~33_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_a[10]~32_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_reg_wr_data[10]~14_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_rd_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|datapath_inst|ALT_INV_operand_a[9]~31_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_a[9]~30_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~11_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_b_temp[11]~16_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_reg_wr_data[9]~13_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_a[11]~29_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_a[11]~28_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_reg_wr_data[11]~12_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~10_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_b_temp[12]~15_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_b_temp[13]~14_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_a[12]~27_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_a[12]~26_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_reg_wr_data[12]~11_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_a[13]~25_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_a[13]~24_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_reg_wr_data[13]~10_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_b_temp[14]~13_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_a[14]~23_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_a[14]~22_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_reg_wr_data[14]~9_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~9_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~8_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~7_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~6_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_b[2]~4_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_b_temp[2]~12_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_b[2]~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_a[2]~21_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_a[2]~20_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_b_temp[3]~11_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_reg_wr_data[2]~8_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_a[3]~19_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_a[3]~18_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_reg_wr_data[3]~7_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_b[1]~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_b_temp[1]~10_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_b[1]~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_a[1]~17_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_alu_result\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|mem_io|ALT_INV_hex3_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|mem_io|ALT_INV_hex2_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|mem_io|ALT_INV_hex1_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|mem_io|ALT_INV_hex0_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|mem_io|ALT_INV_ledr_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|datapath_inst|ALT_INV_operand_a[1]~16_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_reg_wr_data[1]~6_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_b_temp[4]~9_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_a[4]~15_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_a[4]~14_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_reg_wr_data[4]~5_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_b_temp[5]~8_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_a[5]~13_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_a[5]~12_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_reg_wr_data[5]~4_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_b_temp[6]~7_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_a[6]~11_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_a[6]~10_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_reg_wr_data[6]~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_b_temp[7]~6_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_a[7]~9_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_a[7]~8_combout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_b_temp[15]~5_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_reg_wr_data[7]~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_a[15]~7_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_a[15]~6_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_reg_wr_data[15]~1_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_alu_op.ALU_MAX~reg0_q\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_alu_op.ALU_B~reg0_q\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_b[3]~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_alu_src\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|datapath_inst|ALT_INV_operand_b_temp[0]~4_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_b_temp[0]~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_b_temp[0]~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_b_temp[0]~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_b_temp[0]~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_a[0]~5_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_a[0]~4_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_a[15]~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_a[15]~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_a[15]~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ex_mem_dst_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \recop|datapath_inst|ALT_INV_operand_a[15]~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_forwarding_unit~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_wb_reg_write~q\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_reg_wr_data[0]~0_combout\ : std_logic;
SIGNAL \recop|mem_io|ALT_INV_Equal18~1_combout\ : std_logic;
SIGNAL \recop|mem_io|ALT_INV_Equal14~0_combout\ : std_logic;
SIGNAL \recop|mem_io|ALT_INV_Equal15~0_combout\ : std_logic;
SIGNAL \recop|mem_io|ALT_INV_Equal18~0_combout\ : std_logic;
SIGNAL \recop|mem_io|ALT_INV_Equal12~1_combout\ : std_logic;
SIGNAL \recop|mem_io|ALT_INV_Equal12~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|ALT_INV_Mux35~0_combout\ : std_logic;
SIGNAL \recop|mem_io|ALT_INV_hex5_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \recop|mem_io|num_to_seven_seg|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \recop|mem_io|ALT_INV_hex4_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \recop|mem_io|num_to_seven_seg|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \recop|mem_io|num_to_seven_seg|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_b[0]~57_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_b[15]~53_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_b[7]~49_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_b[6]~45_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_b[5]~41_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_b[4]~37_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_b[3]~33_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_b[14]~29_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_b[13]~25_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_b[12]~21_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_b[11]~17_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_b[10]~13_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_b[9]~9_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand_b[8]~5_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~139_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~139_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[15]~135_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[15]~135_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[7]~131_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[7]~131_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[6]~127_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[6]~127_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[5]~123_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[5]~123_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[4]~119_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[4]~119_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[1]~115_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[1]~115_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[3]~111_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[3]~111_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[2]~107_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[2]~107_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[14]~103_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~103_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[13]~99_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[12]~95_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[13]~99_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[12]~95_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[9]~91_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[9]~91_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~87_combout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[8]~87_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_pc\ : std_logic_vector(15 DOWNTO 2);
SIGNAL \recop|prog_mem|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \recop|datapath_inst|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_instruction_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][8]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][8]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][8]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][8]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][8]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][8]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][8]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][8]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][8]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][8]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][8]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][8]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][8]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][8]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][8]~q\ : std_logic;
SIGNAL \recop|mem_io|ALT_INV_to_noc_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \recop|mem_io|ALT_INV_switches_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \recop|data_mem|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][10]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][10]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][10]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][10]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][10]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][10]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][10]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][10]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][10]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][10]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][10]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][10]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][10]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][10]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][10]~q\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][9]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][9]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][9]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][9]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][9]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][9]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][9]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][9]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][9]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][9]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][9]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][9]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][9]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][9]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][9]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][11]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][11]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][11]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][11]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][11]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][11]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][11]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][11]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][11]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][11]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][11]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][11]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][11]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][11]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][11]~q\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][12]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][12]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][12]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][12]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][12]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][12]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][12]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][12]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][12]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][12]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][12]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][12]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][12]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][12]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][12]~q\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][13]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][13]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][13]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][13]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][13]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][13]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][13]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][13]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][13]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][13]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][13]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][13]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][13]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][13]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][13]~q\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][14]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][14]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][14]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][14]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][14]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][14]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][14]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][14]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][14]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][14]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][14]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][14]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][14]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][14]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][14]~q\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][2]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][2]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][2]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][2]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][2]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][2]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][2]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][2]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][2]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][2]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][2]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][2]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][2]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][2]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][2]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][3]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][3]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][3]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][3]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][3]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][3]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][3]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][3]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][3]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][3]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][3]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][3]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][3]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][3]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][3]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][1]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][1]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][1]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][1]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][1]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][1]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][1]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][1]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][1]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][1]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][1]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][1]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][1]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][1]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][1]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][4]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][4]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][4]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][4]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][4]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][4]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][4]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][4]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][4]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][4]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][4]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][4]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][4]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][4]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][4]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][5]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][5]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][5]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][5]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][5]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][5]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][5]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][5]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][5]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][5]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][5]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][5]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][5]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][5]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][5]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][6]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][6]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][6]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][6]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][6]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][6]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][6]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][6]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][6]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][6]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][6]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][6]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][6]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][6]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][6]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][7]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][7]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][7]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][7]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][7]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][7]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][7]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][7]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][7]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][7]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][7]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][7]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][7]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][7]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][7]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][15]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][15]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][15]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][15]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][15]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][15]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][15]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][15]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][15]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][15]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][15]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][15]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][15]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][15]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][15]~q\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_ex_dmem_read~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][0]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][0]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][0]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][0]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][0]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][0]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][0]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][0]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][0]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][0]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][0]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][0]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][0]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][0]~q\ : std_logic;
SIGNAL \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][0]~q\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_reg_write~q\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_reg_dst~q\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_mem_addr_src\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|datapath_inst|alu_inst|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_id_ex_operand\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|datapath_inst|ALT_INV_id_ex_next_pc\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|datapath_inst|ALT_INV_id_ex_reg_z\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|datapath_inst|ALT_INV_id_ex_reg_x\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_alu_result\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|datapath_inst|ALT_INV_id_ex_r_addr_z\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \recop|control_unit_inst|ALT_INV_mem_reg_write~q\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_id_ex_r_addr_x\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \recop|control_unit_inst|ALT_INV_mem_to_reg~q\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_mem_write~q\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_KEY <= KEY;
ww_SW <= SW;
LEDR <= ww_LEDR;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\recop|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\recop|datapath_inst|ex_mem_alu_result\(15) & \recop|datapath_inst|ex_mem_alu_result\(0));

\recop|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\recop|datapath_inst|ex_mem_wr_data_addr\(12) & \recop|datapath_inst|ex_mem_wr_data_addr\(11) & \recop|datapath_inst|ex_mem_wr_data_addr\(10) & 
\recop|datapath_inst|ex_mem_wr_data_addr\(9) & \recop|datapath_inst|ex_mem_wr_data_addr\(8) & \recop|datapath_inst|ex_mem_wr_data_addr\(7) & \recop|datapath_inst|ex_mem_wr_data_addr\(6) & \recop|datapath_inst|ex_mem_wr_data_addr\(5) & 
\recop|datapath_inst|ex_mem_wr_data_addr\(4) & \recop|datapath_inst|ex_mem_wr_data_addr\(3) & \recop|datapath_inst|ex_mem_wr_data_addr\(2) & \recop|datapath_inst|ex_mem_wr_data_addr\(1));

\recop|data_mem|altsyncram_component|auto_generated|q_a\(0) <= \recop|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\recop|data_mem|altsyncram_component|auto_generated|q_a\(15) <= \recop|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);

\recop|data_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (\recop|datapath_inst|ex_mem_alu_result\(7) & \recop|datapath_inst|ex_mem_alu_result\(6));

\recop|data_mem|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\recop|datapath_inst|ex_mem_wr_data_addr\(12) & \recop|datapath_inst|ex_mem_wr_data_addr\(11) & \recop|datapath_inst|ex_mem_wr_data_addr\(10) & 
\recop|datapath_inst|ex_mem_wr_data_addr\(9) & \recop|datapath_inst|ex_mem_wr_data_addr\(8) & \recop|datapath_inst|ex_mem_wr_data_addr\(7) & \recop|datapath_inst|ex_mem_wr_data_addr\(6) & \recop|datapath_inst|ex_mem_wr_data_addr\(5) & 
\recop|datapath_inst|ex_mem_wr_data_addr\(4) & \recop|datapath_inst|ex_mem_wr_data_addr\(3) & \recop|datapath_inst|ex_mem_wr_data_addr\(2) & \recop|datapath_inst|ex_mem_wr_data_addr\(1));

\recop|data_mem|altsyncram_component|auto_generated|q_a\(6) <= \recop|data_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\recop|data_mem|altsyncram_component|auto_generated|q_a\(7) <= \recop|data_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);

\recop|data_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (\recop|datapath_inst|ex_mem_alu_result\(5) & \recop|datapath_inst|ex_mem_alu_result\(4));

\recop|data_mem|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\recop|datapath_inst|ex_mem_wr_data_addr\(12) & \recop|datapath_inst|ex_mem_wr_data_addr\(11) & \recop|datapath_inst|ex_mem_wr_data_addr\(10) & 
\recop|datapath_inst|ex_mem_wr_data_addr\(9) & \recop|datapath_inst|ex_mem_wr_data_addr\(8) & \recop|datapath_inst|ex_mem_wr_data_addr\(7) & \recop|datapath_inst|ex_mem_wr_data_addr\(6) & \recop|datapath_inst|ex_mem_wr_data_addr\(5) & 
\recop|datapath_inst|ex_mem_wr_data_addr\(4) & \recop|datapath_inst|ex_mem_wr_data_addr\(3) & \recop|datapath_inst|ex_mem_wr_data_addr\(2) & \recop|datapath_inst|ex_mem_wr_data_addr\(1));

\recop|data_mem|altsyncram_component|auto_generated|q_a\(4) <= \recop|data_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\recop|data_mem|altsyncram_component|auto_generated|q_a\(5) <= \recop|data_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);

\recop|data_mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ <= (\recop|datapath_inst|ex_mem_alu_result\(3) & \recop|datapath_inst|ex_mem_alu_result\(1));

\recop|data_mem|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\recop|datapath_inst|ex_mem_wr_data_addr\(12) & \recop|datapath_inst|ex_mem_wr_data_addr\(11) & \recop|datapath_inst|ex_mem_wr_data_addr\(10) & 
\recop|datapath_inst|ex_mem_wr_data_addr\(9) & \recop|datapath_inst|ex_mem_wr_data_addr\(8) & \recop|datapath_inst|ex_mem_wr_data_addr\(7) & \recop|datapath_inst|ex_mem_wr_data_addr\(6) & \recop|datapath_inst|ex_mem_wr_data_addr\(5) & 
\recop|datapath_inst|ex_mem_wr_data_addr\(4) & \recop|datapath_inst|ex_mem_wr_data_addr\(3) & \recop|datapath_inst|ex_mem_wr_data_addr\(2) & \recop|datapath_inst|ex_mem_wr_data_addr\(1));

\recop|data_mem|altsyncram_component|auto_generated|q_a\(1) <= \recop|data_mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);
\recop|data_mem|altsyncram_component|auto_generated|q_a\(3) <= \recop|data_mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(1);

\recop|data_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\recop|datapath_inst|ex_mem_alu_result\(14) & \recop|datapath_inst|ex_mem_alu_result\(2));

\recop|data_mem|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\recop|datapath_inst|ex_mem_wr_data_addr\(12) & \recop|datapath_inst|ex_mem_wr_data_addr\(11) & \recop|datapath_inst|ex_mem_wr_data_addr\(10) & 
\recop|datapath_inst|ex_mem_wr_data_addr\(9) & \recop|datapath_inst|ex_mem_wr_data_addr\(8) & \recop|datapath_inst|ex_mem_wr_data_addr\(7) & \recop|datapath_inst|ex_mem_wr_data_addr\(6) & \recop|datapath_inst|ex_mem_wr_data_addr\(5) & 
\recop|datapath_inst|ex_mem_wr_data_addr\(4) & \recop|datapath_inst|ex_mem_wr_data_addr\(3) & \recop|datapath_inst|ex_mem_wr_data_addr\(2) & \recop|datapath_inst|ex_mem_wr_data_addr\(1));

\recop|data_mem|altsyncram_component|auto_generated|q_a\(2) <= \recop|data_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\recop|data_mem|altsyncram_component|auto_generated|q_a\(14) <= \recop|data_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);

\recop|data_mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ <= (\recop|datapath_inst|ex_mem_alu_result\(13) & \recop|datapath_inst|ex_mem_alu_result\(12));

\recop|data_mem|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\recop|datapath_inst|ex_mem_wr_data_addr\(12) & \recop|datapath_inst|ex_mem_wr_data_addr\(11) & \recop|datapath_inst|ex_mem_wr_data_addr\(10) & 
\recop|datapath_inst|ex_mem_wr_data_addr\(9) & \recop|datapath_inst|ex_mem_wr_data_addr\(8) & \recop|datapath_inst|ex_mem_wr_data_addr\(7) & \recop|datapath_inst|ex_mem_wr_data_addr\(6) & \recop|datapath_inst|ex_mem_wr_data_addr\(5) & 
\recop|datapath_inst|ex_mem_wr_data_addr\(4) & \recop|datapath_inst|ex_mem_wr_data_addr\(3) & \recop|datapath_inst|ex_mem_wr_data_addr\(2) & \recop|datapath_inst|ex_mem_wr_data_addr\(1));

\recop|data_mem|altsyncram_component|auto_generated|q_a\(12) <= \recop|data_mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\recop|data_mem|altsyncram_component|auto_generated|q_a\(13) <= \recop|data_mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);

\recop|data_mem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ <= (\recop|datapath_inst|ex_mem_alu_result\(11) & \recop|datapath_inst|ex_mem_alu_result\(9));

\recop|data_mem|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\recop|datapath_inst|ex_mem_wr_data_addr\(12) & \recop|datapath_inst|ex_mem_wr_data_addr\(11) & \recop|datapath_inst|ex_mem_wr_data_addr\(10) & 
\recop|datapath_inst|ex_mem_wr_data_addr\(9) & \recop|datapath_inst|ex_mem_wr_data_addr\(8) & \recop|datapath_inst|ex_mem_wr_data_addr\(7) & \recop|datapath_inst|ex_mem_wr_data_addr\(6) & \recop|datapath_inst|ex_mem_wr_data_addr\(5) & 
\recop|datapath_inst|ex_mem_wr_data_addr\(4) & \recop|datapath_inst|ex_mem_wr_data_addr\(3) & \recop|datapath_inst|ex_mem_wr_data_addr\(2) & \recop|datapath_inst|ex_mem_wr_data_addr\(1));

\recop|data_mem|altsyncram_component|auto_generated|q_a\(9) <= \recop|data_mem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);
\recop|data_mem|altsyncram_component|auto_generated|q_a\(11) <= \recop|data_mem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(1);

\recop|data_mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\recop|datapath_inst|ex_mem_alu_result\(10) & \recop|datapath_inst|ex_mem_alu_result\(8));

\recop|data_mem|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\recop|datapath_inst|ex_mem_wr_data_addr\(12) & \recop|datapath_inst|ex_mem_wr_data_addr\(11) & \recop|datapath_inst|ex_mem_wr_data_addr\(10) & 
\recop|datapath_inst|ex_mem_wr_data_addr\(9) & \recop|datapath_inst|ex_mem_wr_data_addr\(8) & \recop|datapath_inst|ex_mem_wr_data_addr\(7) & \recop|datapath_inst|ex_mem_wr_data_addr\(6) & \recop|datapath_inst|ex_mem_wr_data_addr\(5) & 
\recop|datapath_inst|ex_mem_wr_data_addr\(4) & \recop|datapath_inst|ex_mem_wr_data_addr\(3) & \recop|datapath_inst|ex_mem_wr_data_addr\(2) & \recop|datapath_inst|ex_mem_wr_data_addr\(1));

\recop|data_mem|altsyncram_component|auto_generated|q_a\(8) <= \recop|data_mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\recop|data_mem|altsyncram_component|auto_generated|q_a\(10) <= \recop|data_mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);

\recop|prog_mem|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\recop|datapath_inst|pc\(13) & \recop|datapath_inst|pc\(12) & \recop|datapath_inst|pc\(11) & \recop|datapath_inst|pc\(10) & \recop|datapath_inst|pc\(9) & 
\recop|datapath_inst|pc\(8) & \recop|datapath_inst|pc\(7) & \recop|datapath_inst|pc\(6) & \recop|datapath_inst|pc\(5) & \recop|datapath_inst|pc\(4) & \recop|datapath_inst|pc\(3) & \recop|datapath_inst|pc\(2));

\recop|prog_mem|altsyncram_component|auto_generated|q_a\(16) <= \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\recop|prog_mem|altsyncram_component|auto_generated|q_a\(19) <= \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);

\recop|prog_mem|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\recop|datapath_inst|pc\(13) & \recop|datapath_inst|pc\(12) & \recop|datapath_inst|pc\(11) & \recop|datapath_inst|pc\(10) & \recop|datapath_inst|pc\(9) & 
\recop|datapath_inst|pc\(8) & \recop|datapath_inst|pc\(7) & \recop|datapath_inst|pc\(6) & \recop|datapath_inst|pc\(5) & \recop|datapath_inst|pc\(4) & \recop|datapath_inst|pc\(3) & \recop|datapath_inst|pc\(2));

\recop|prog_mem|altsyncram_component|auto_generated|q_a\(17) <= \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);
\recop|prog_mem|altsyncram_component|auto_generated|q_a\(18) <= \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(1);

\recop|prog_mem|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\recop|datapath_inst|pc\(13) & \recop|datapath_inst|pc\(12) & \recop|datapath_inst|pc\(11) & \recop|datapath_inst|pc\(10) & \recop|datapath_inst|pc\(9) & 
\recop|datapath_inst|pc\(8) & \recop|datapath_inst|pc\(7) & \recop|datapath_inst|pc\(6) & \recop|datapath_inst|pc\(5) & \recop|datapath_inst|pc\(4) & \recop|datapath_inst|pc\(3) & \recop|datapath_inst|pc\(2));

\recop|prog_mem|altsyncram_component|auto_generated|q_a\(20) <= \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);
\recop|prog_mem|altsyncram_component|auto_generated|q_a\(23) <= \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(1);

\recop|prog_mem|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\recop|datapath_inst|pc\(13) & \recop|datapath_inst|pc\(12) & \recop|datapath_inst|pc\(11) & \recop|datapath_inst|pc\(10) & \recop|datapath_inst|pc\(9) & 
\recop|datapath_inst|pc\(8) & \recop|datapath_inst|pc\(7) & \recop|datapath_inst|pc\(6) & \recop|datapath_inst|pc\(5) & \recop|datapath_inst|pc\(4) & \recop|datapath_inst|pc\(3) & \recop|datapath_inst|pc\(2));

\recop|prog_mem|altsyncram_component|auto_generated|q_a\(21) <= \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);
\recop|prog_mem|altsyncram_component|auto_generated|q_a\(22) <= \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(1);

\recop|prog_mem|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\recop|datapath_inst|pc\(13) & \recop|datapath_inst|pc\(12) & \recop|datapath_inst|pc\(11) & \recop|datapath_inst|pc\(10) & \recop|datapath_inst|pc\(9) & 
\recop|datapath_inst|pc\(8) & \recop|datapath_inst|pc\(7) & \recop|datapath_inst|pc\(6) & \recop|datapath_inst|pc\(5) & \recop|datapath_inst|pc\(4) & \recop|datapath_inst|pc\(3) & \recop|datapath_inst|pc\(2));

\recop|prog_mem|altsyncram_component|auto_generated|q_a\(24) <= \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);
\recop|prog_mem|altsyncram_component|auto_generated|q_a\(28) <= \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(1);

\recop|prog_mem|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\recop|datapath_inst|pc\(13) & \recop|datapath_inst|pc\(12) & \recop|datapath_inst|pc\(11) & \recop|datapath_inst|pc\(10) & \recop|datapath_inst|pc\(9) & 
\recop|datapath_inst|pc\(8) & \recop|datapath_inst|pc\(7) & \recop|datapath_inst|pc\(6) & \recop|datapath_inst|pc\(5) & \recop|datapath_inst|pc\(4) & \recop|datapath_inst|pc\(3) & \recop|datapath_inst|pc\(2));

\recop|prog_mem|altsyncram_component|auto_generated|q_a\(25) <= \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);
\recop|prog_mem|altsyncram_component|auto_generated|q_a\(29) <= \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(1);

\recop|prog_mem|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\recop|datapath_inst|pc\(13) & \recop|datapath_inst|pc\(12) & \recop|datapath_inst|pc\(11) & \recop|datapath_inst|pc\(10) & \recop|datapath_inst|pc\(9) & 
\recop|datapath_inst|pc\(8) & \recop|datapath_inst|pc\(7) & \recop|datapath_inst|pc\(6) & \recop|datapath_inst|pc\(5) & \recop|datapath_inst|pc\(4) & \recop|datapath_inst|pc\(3) & \recop|datapath_inst|pc\(2));

\recop|prog_mem|altsyncram_component|auto_generated|q_a\(26) <= \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);
\recop|prog_mem|altsyncram_component|auto_generated|q_a\(27) <= \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(1);

\recop|prog_mem|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\recop|datapath_inst|pc\(13) & \recop|datapath_inst|pc\(12) & \recop|datapath_inst|pc\(11) & \recop|datapath_inst|pc\(10) & \recop|datapath_inst|pc\(9) & 
\recop|datapath_inst|pc\(8) & \recop|datapath_inst|pc\(7) & \recop|datapath_inst|pc\(6) & \recop|datapath_inst|pc\(5) & \recop|datapath_inst|pc\(4) & \recop|datapath_inst|pc\(3) & \recop|datapath_inst|pc\(2));

\recop|prog_mem|altsyncram_component|auto_generated|q_a\(30) <= \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);
\recop|prog_mem|altsyncram_component|auto_generated|q_a\(31) <= \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(1);

\recop|prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\recop|datapath_inst|pc\(13) & \recop|datapath_inst|pc\(12) & \recop|datapath_inst|pc\(11) & \recop|datapath_inst|pc\(10) & \recop|datapath_inst|pc\(9) & 
\recop|datapath_inst|pc\(8) & \recop|datapath_inst|pc\(7) & \recop|datapath_inst|pc\(6) & \recop|datapath_inst|pc\(5) & \recop|datapath_inst|pc\(4) & \recop|datapath_inst|pc\(3) & \recop|datapath_inst|pc\(2));

\recop|prog_mem|altsyncram_component|auto_generated|q_a\(0) <= \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\recop|prog_mem|altsyncram_component|auto_generated|q_a\(15) <= \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);

\recop|prog_mem|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\recop|datapath_inst|pc\(13) & \recop|datapath_inst|pc\(12) & \recop|datapath_inst|pc\(11) & \recop|datapath_inst|pc\(10) & \recop|datapath_inst|pc\(9) & 
\recop|datapath_inst|pc\(8) & \recop|datapath_inst|pc\(7) & \recop|datapath_inst|pc\(6) & \recop|datapath_inst|pc\(5) & \recop|datapath_inst|pc\(4) & \recop|datapath_inst|pc\(3) & \recop|datapath_inst|pc\(2));

\recop|prog_mem|altsyncram_component|auto_generated|q_a\(6) <= \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\recop|prog_mem|altsyncram_component|auto_generated|q_a\(7) <= \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);

\recop|prog_mem|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\recop|datapath_inst|pc\(13) & \recop|datapath_inst|pc\(12) & \recop|datapath_inst|pc\(11) & \recop|datapath_inst|pc\(10) & \recop|datapath_inst|pc\(9) & 
\recop|datapath_inst|pc\(8) & \recop|datapath_inst|pc\(7) & \recop|datapath_inst|pc\(6) & \recop|datapath_inst|pc\(5) & \recop|datapath_inst|pc\(4) & \recop|datapath_inst|pc\(3) & \recop|datapath_inst|pc\(2));

\recop|prog_mem|altsyncram_component|auto_generated|q_a\(4) <= \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\recop|prog_mem|altsyncram_component|auto_generated|q_a\(5) <= \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);

\recop|prog_mem|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\recop|datapath_inst|pc\(13) & \recop|datapath_inst|pc\(12) & \recop|datapath_inst|pc\(11) & \recop|datapath_inst|pc\(10) & \recop|datapath_inst|pc\(9) & 
\recop|datapath_inst|pc\(8) & \recop|datapath_inst|pc\(7) & \recop|datapath_inst|pc\(6) & \recop|datapath_inst|pc\(5) & \recop|datapath_inst|pc\(4) & \recop|datapath_inst|pc\(3) & \recop|datapath_inst|pc\(2));

\recop|prog_mem|altsyncram_component|auto_generated|q_a\(1) <= \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);
\recop|prog_mem|altsyncram_component|auto_generated|q_a\(3) <= \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(1);

\recop|prog_mem|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\recop|datapath_inst|pc\(13) & \recop|datapath_inst|pc\(12) & \recop|datapath_inst|pc\(11) & \recop|datapath_inst|pc\(10) & \recop|datapath_inst|pc\(9) & 
\recop|datapath_inst|pc\(8) & \recop|datapath_inst|pc\(7) & \recop|datapath_inst|pc\(6) & \recop|datapath_inst|pc\(5) & \recop|datapath_inst|pc\(4) & \recop|datapath_inst|pc\(3) & \recop|datapath_inst|pc\(2));

\recop|prog_mem|altsyncram_component|auto_generated|q_a\(2) <= \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\recop|prog_mem|altsyncram_component|auto_generated|q_a\(14) <= \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);

\recop|prog_mem|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\recop|datapath_inst|pc\(13) & \recop|datapath_inst|pc\(12) & \recop|datapath_inst|pc\(11) & \recop|datapath_inst|pc\(10) & \recop|datapath_inst|pc\(9) & 
\recop|datapath_inst|pc\(8) & \recop|datapath_inst|pc\(7) & \recop|datapath_inst|pc\(6) & \recop|datapath_inst|pc\(5) & \recop|datapath_inst|pc\(4) & \recop|datapath_inst|pc\(3) & \recop|datapath_inst|pc\(2));

\recop|prog_mem|altsyncram_component|auto_generated|q_a\(12) <= \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\recop|prog_mem|altsyncram_component|auto_generated|q_a\(13) <= \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);

\recop|prog_mem|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\recop|datapath_inst|pc\(13) & \recop|datapath_inst|pc\(12) & \recop|datapath_inst|pc\(11) & \recop|datapath_inst|pc\(10) & \recop|datapath_inst|pc\(9) & 
\recop|datapath_inst|pc\(8) & \recop|datapath_inst|pc\(7) & \recop|datapath_inst|pc\(6) & \recop|datapath_inst|pc\(5) & \recop|datapath_inst|pc\(4) & \recop|datapath_inst|pc\(3) & \recop|datapath_inst|pc\(2));

\recop|prog_mem|altsyncram_component|auto_generated|q_a\(10) <= \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);
\recop|prog_mem|altsyncram_component|auto_generated|q_a\(11) <= \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(1);

\recop|prog_mem|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\recop|datapath_inst|pc\(13) & \recop|datapath_inst|pc\(12) & \recop|datapath_inst|pc\(11) & \recop|datapath_inst|pc\(10) & \recop|datapath_inst|pc\(9) & 
\recop|datapath_inst|pc\(8) & \recop|datapath_inst|pc\(7) & \recop|datapath_inst|pc\(6) & \recop|datapath_inst|pc\(5) & \recop|datapath_inst|pc\(4) & \recop|datapath_inst|pc\(3) & \recop|datapath_inst|pc\(2));

\recop|prog_mem|altsyncram_component|auto_generated|q_a\(8) <= \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\recop|prog_mem|altsyncram_component|auto_generated|q_a\(9) <= \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);

\recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\ <= \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(0);
\recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ <= \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(1);
\recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ <= \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(2);
\recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ <= \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(3);
\recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ <= \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(4);
\recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ <= \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(5);
\recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ <= \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(6);
\recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ <= \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(7);

\recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\ <= \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(0);
\recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ <= \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(1);
\recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ <= \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(2);
\recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ <= \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(3);
\recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ <= \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(4);
\recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ <= \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(5);
\recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ <= \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(6);
\recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ <= \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(7);

\recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\ <= (gnd & gnd & gnd & \CLOCK_50~input_o\);

\recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\ <= (\recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ & 
\recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ & \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ & 
\recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ & \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ & 
\recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ & \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ & 
\recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\);

\recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\ <= \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\(6);

\recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ & 
\recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ & \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ & 
\recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ & \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ & 
\recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ & \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ & 
\recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\);
\recop|recop_pll_inst|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\ <= NOT \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\;
\ALT_INV_SW[8]~input_o\ <= NOT \SW[8]~input_o\;
\ALT_INV_SW[3]~input_o\ <= NOT \SW[3]~input_o\;
\ALT_INV_SW[0]~input_o\ <= NOT \SW[0]~input_o\;
\ALT_INV_KEY[0]~input_o\ <= NOT \KEY[0]~input_o\;
\recop|datapath_inst|ALT_INV_eq_op_b[8]~19_combout\ <= NOT \recop|datapath_inst|eq_op_b[8]~19_combout\;
\recop|datapath_inst|ALT_INV_eq_op_a[8]~15_combout\ <= NOT \recop|datapath_inst|eq_op_a[8]~15_combout\;
\recop|datapath_inst|ALT_INV_eq_op_b[7]~18_combout\ <= NOT \recop|datapath_inst|eq_op_b[7]~18_combout\;
\recop|datapath_inst|ALT_INV_eq_op_a[7]~14_combout\ <= NOT \recop|datapath_inst|eq_op_a[7]~14_combout\;
\recop|datapath_inst|ALT_INV_eq_op_b[6]~17_combout\ <= NOT \recop|datapath_inst|eq_op_b[6]~17_combout\;
\recop|datapath_inst|ALT_INV_eq_op_a[6]~13_combout\ <= NOT \recop|datapath_inst|eq_op_a[6]~13_combout\;
\recop|datapath_inst|ALT_INV_eq_op_b[4]~16_combout\ <= NOT \recop|datapath_inst|eq_op_b[4]~16_combout\;
\recop|datapath_inst|ALT_INV_eq_op_b[3]~15_combout\ <= NOT \recop|datapath_inst|eq_op_b[3]~15_combout\;
\recop|datapath_inst|ALT_INV_eq_op_a[3]~12_combout\ <= NOT \recop|datapath_inst|eq_op_a[3]~12_combout\;
\recop|datapath_inst|ALT_INV_eq_op_b[1]~14_combout\ <= NOT \recop|datapath_inst|eq_op_b[1]~14_combout\;
\recop|datapath_inst|ALT_INV_eq_op_b[0]~13_combout\ <= NOT \recop|datapath_inst|eq_op_b[0]~13_combout\;
\recop|datapath_inst|ALT_INV_eq_op_b[0]~12_combout\ <= NOT \recop|datapath_inst|eq_op_b[0]~12_combout\;
\recop|datapath_inst|ALT_INV_eq_op_a[0]~11_combout\ <= NOT \recop|datapath_inst|eq_op_a[0]~11_combout\;
\recop|datapath_inst|ALT_INV_eq_op_a[0]~10_combout\ <= NOT \recop|datapath_inst|eq_op_a[0]~10_combout\;
\recop|datapath_inst|ALT_INV_instruction_fetch~2_combout\ <= NOT \recop|datapath_inst|instruction_fetch~2_combout\;
\recop|control_unit_inst|ALT_INV_ex_datacall~0_combout\ <= NOT \recop|control_unit_inst|ex_datacall~0_combout\;
\recop|control_unit_inst|ALT_INV_pc_src[0]~1_combout\ <= NOT \recop|control_unit_inst|pc_src[0]~1_combout\;
\recop|control_unit_inst|ALT_INV_pc_src[1]~0_combout\ <= NOT \recop|control_unit_inst|pc_src[1]~0_combout\;
\recop|control_unit_inst|ALT_INV_ex_reg_write~0_combout\ <= NOT \recop|control_unit_inst|ex_reg_write~0_combout\;
\recop|datapath_inst|ALT_INV_instruction_fetch~0_combout\ <= NOT \recop|datapath_inst|instruction_fetch~0_combout\;
\recop|datapath_inst|ALT_INV_Equal0~9_combout\ <= NOT \recop|datapath_inst|Equal0~9_combout\;
\recop|datapath_inst|ALT_INV_Equal0~8_combout\ <= NOT \recop|datapath_inst|Equal0~8_combout\;
\recop|datapath_inst|ALT_INV_eq_op_b[1]~11_combout\ <= NOT \recop|datapath_inst|eq_op_b[1]~11_combout\;
\recop|datapath_inst|ALT_INV_eq_op_b[0]~10_combout\ <= NOT \recop|datapath_inst|eq_op_b[0]~10_combout\;
\recop|datapath_inst|ALT_INV_eq_op_a[0]~9_combout\ <= NOT \recop|datapath_inst|eq_op_a[0]~9_combout\;
\recop|datapath_inst|ALT_INV_Equal0~7_combout\ <= NOT \recop|datapath_inst|Equal0~7_combout\;
\recop|datapath_inst|ALT_INV_eq_op_b[4]~9_combout\ <= NOT \recop|datapath_inst|eq_op_b[4]~9_combout\;
\recop|datapath_inst|ALT_INV_eq_op_b[3]~8_combout\ <= NOT \recop|datapath_inst|eq_op_b[3]~8_combout\;
\recop|datapath_inst|ALT_INV_eq_op_a[3]~8_combout\ <= NOT \recop|datapath_inst|eq_op_a[3]~8_combout\;
\recop|datapath_inst|ALT_INV_Equal0~6_combout\ <= NOT \recop|datapath_inst|Equal0~6_combout\;
\recop|datapath_inst|ALT_INV_eq_op_b[8]~7_combout\ <= NOT \recop|datapath_inst|eq_op_b[8]~7_combout\;
\recop|datapath_inst|ALT_INV_eq_op_a[8]~7_combout\ <= NOT \recop|datapath_inst|eq_op_a[8]~7_combout\;
\recop|datapath_inst|ALT_INV_eq_op_b[7]~6_combout\ <= NOT \recop|datapath_inst|eq_op_b[7]~6_combout\;
\recop|datapath_inst|ALT_INV_eq_op_a[7]~6_combout\ <= NOT \recop|datapath_inst|eq_op_a[7]~6_combout\;
\recop|datapath_inst|ALT_INV_eq_op_b[6]~5_combout\ <= NOT \recop|datapath_inst|eq_op_b[6]~5_combout\;
\recop|datapath_inst|ALT_INV_eq_op_a[6]~5_combout\ <= NOT \recop|datapath_inst|eq_op_a[6]~5_combout\;
\recop|datapath_inst|ALT_INV_Equal0~5_combout\ <= NOT \recop|datapath_inst|Equal0~5_combout\;
\recop|datapath_inst|ALT_INV_Equal0~4_combout\ <= NOT \recop|datapath_inst|Equal0~4_combout\;
\recop|datapath_inst|ALT_INV_Equal0~3_combout\ <= NOT \recop|datapath_inst|Equal0~3_combout\;
\recop|datapath_inst|ALT_INV_Equal0~2_combout\ <= NOT \recop|datapath_inst|Equal0~2_combout\;
\recop|datapath_inst|ALT_INV_eq_op_b[11]~4_combout\ <= NOT \recop|datapath_inst|eq_op_b[11]~4_combout\;
\recop|datapath_inst|ALT_INV_eq_op_a[11]~4_combout\ <= NOT \recop|datapath_inst|eq_op_a[11]~4_combout\;
\recop|datapath_inst|ALT_INV_eq_op_b[10]~3_combout\ <= NOT \recop|datapath_inst|eq_op_b[10]~3_combout\;
\recop|datapath_inst|ALT_INV_eq_op_a[10]~3_combout\ <= NOT \recop|datapath_inst|eq_op_a[10]~3_combout\;
\recop|datapath_inst|ALT_INV_Equal0~1_combout\ <= NOT \recop|datapath_inst|Equal0~1_combout\;
\recop|datapath_inst|ALT_INV_Equal0~0_combout\ <= NOT \recop|datapath_inst|Equal0~0_combout\;
\recop|datapath_inst|ALT_INV_eq_op_b[14]~2_combout\ <= NOT \recop|datapath_inst|eq_op_b[14]~2_combout\;
\recop|datapath_inst|ALT_INV_eq_op_a[14]~2_combout\ <= NOT \recop|datapath_inst|eq_op_a[14]~2_combout\;
\recop|datapath_inst|ALT_INV_eq_op_b[13]~1_combout\ <= NOT \recop|datapath_inst|eq_op_b[13]~1_combout\;
\recop|datapath_inst|ALT_INV_eq_op_a[13]~1_combout\ <= NOT \recop|datapath_inst|eq_op_a[13]~1_combout\;
\recop|datapath_inst|ALT_INV_eq_op_b[12]~0_combout\ <= NOT \recop|datapath_inst|eq_op_b[12]~0_combout\;
\recop|control_unit_inst|ALT_INV_id_fwd_src_b~1_combout\ <= NOT \recop|control_unit_inst|id_fwd_src_b~1_combout\;
\recop|datapath_inst|ALT_INV_eq_op_a[12]~0_combout\ <= NOT \recop|datapath_inst|eq_op_a[12]~0_combout\;
\recop|control_unit_inst|ALT_INV_id_fwd_src_a~1_combout\ <= NOT \recop|control_unit_inst|id_fwd_src_a~1_combout\;
\recop|control_unit_inst|ALT_INV_forwarding_unit~1_combout\ <= NOT \recop|control_unit_inst|forwarding_unit~1_combout\;
\recop|control_unit_inst|ALT_INV_datacall~q\ <= NOT \recop|control_unit_inst|datacall~q\;
\recop|datapath_inst|alu_inst|ALT_INV_Add0~69_combout\ <= NOT \recop|datapath_inst|alu_inst|Add0~69_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_Add0~68_combout\ <= NOT \recop|datapath_inst|alu_inst|Add0~68_combout\;
\recop|datapath_inst|ALT_INV_operand_a[15]~36_combout\ <= NOT \recop|datapath_inst|operand_a[15]~36_combout\;
\recop|control_unit_inst|ALT_INV_ex_dmem_read~0_combout\ <= NOT \recop|control_unit_inst|ex_dmem_read~0_combout\;
\recop|control_unit_inst|ALT_INV_Mux21~0_combout\ <= NOT \recop|control_unit_inst|Mux21~0_combout\;
\recop|control_unit_inst|ALT_INV_Mux20~0_combout\ <= NOT \recop|control_unit_inst|Mux20~0_combout\;
\recop|control_unit_inst|ALT_INV_alu_op~24_combout\ <= NOT \recop|control_unit_inst|alu_op~24_combout\;
\recop|control_unit_inst|ALT_INV_Mux14~2_combout\ <= NOT \recop|control_unit_inst|Mux14~2_combout\;
\recop|control_unit_inst|ALT_INV_Mux14~1_combout\ <= NOT \recop|control_unit_inst|Mux14~1_combout\;
\recop|control_unit_inst|ALT_INV_Mux14~0_combout\ <= NOT \recop|control_unit_inst|Mux14~0_combout\;
\recop|control_unit_inst|ALT_INV_id_flush~4_combout\ <= NOT \recop|control_unit_inst|id_flush~4_combout\;
\recop|control_unit_inst|ALT_INV_alu_op~21_combout\ <= NOT \recop|control_unit_inst|alu_op~21_combout\;
\recop|control_unit_inst|ALT_INV_alu_op~19_combout\ <= NOT \recop|control_unit_inst|alu_op~19_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[8]~85_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[8]~85_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[8]~84_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[8]~84_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[8]~83_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[8]~83_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[8]~82_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[8]~82_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~86_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[8]~86_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~85_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[8]~85_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~84_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[8]~84_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~83_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[8]~83_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~82_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[8]~82_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data~56_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data~56_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[9]~81_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[9]~81_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[9]~80_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[9]~80_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[9]~79_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[9]~79_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[9]~78_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[9]~78_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[9]~77_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[9]~77_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[10]~75_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[10]~75_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[10]~74_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[10]~74_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[10]~73_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[10]~73_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[10]~72_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[10]~72_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[10]~71_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[10]~71_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[10]~70_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[10]~70_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[10]~81_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[10]~81_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[10]~80_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[10]~80_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[10]~79_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[10]~79_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[10]~78_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[10]~78_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[10]~77_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[10]~77_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[10]~76_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[10]~76_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[10]~75_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[10]~75_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~112_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~112_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~111_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~111_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~110_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~110_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~109_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~109_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data~55_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data~55_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data~53_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data~53_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[9]~74_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[9]~74_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[9]~73_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[9]~73_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[9]~72_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[9]~72_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data~52_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data~52_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[9]~71_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[9]~71_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[9]~70_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[9]~70_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data~50_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data~50_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[11]~68_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[11]~68_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[11]~67_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[11]~67_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[11]~66_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[11]~66_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[11]~65_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[11]~65_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[11]~64_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[11]~64_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[11]~63_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[11]~63_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[11]~69_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[11]~69_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[11]~68_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[11]~68_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[11]~67_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[11]~67_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[11]~66_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[11]~66_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[11]~65_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[11]~65_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[11]~64_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[11]~64_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[11]~63_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[11]~63_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~107_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~107_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~106_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~106_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~105_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~105_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~104_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~104_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result[7]~103_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result[7]~103_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data~49_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data~49_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data~47_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data~47_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[12]~61_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[12]~61_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[12]~60_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[12]~60_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[12]~59_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[12]~59_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[12]~58_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[12]~58_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[13]~56_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[13]~56_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[13]~55_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[13]~55_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[13]~54_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[13]~54_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[13]~53_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[13]~53_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[12]~62_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[12]~62_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[12]~61_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[12]~61_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[12]~60_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[12]~60_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[12]~59_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[12]~59_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[12]~58_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[12]~58_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~101_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~101_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~100_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~100_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~99_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~99_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~98_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~98_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~97_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~97_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data~46_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data~46_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data~44_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data~44_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[13]~57_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[13]~57_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[13]~56_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[13]~56_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[13]~55_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[13]~55_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[13]~54_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[13]~54_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[13]~53_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[13]~53_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~95_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~95_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~94_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~94_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~93_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~93_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~92_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~92_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~91_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~91_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data~43_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data~43_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data~41_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data~41_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~51_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[14]~51_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~50_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[14]~50_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~49_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[14]~49_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~48_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[14]~48_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[14]~52_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[14]~52_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[14]~51_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[14]~51_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[14]~50_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[14]~50_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[14]~49_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[14]~49_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[14]~48_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[14]~48_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~89_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~89_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~88_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~88_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~87_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~87_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~10_combout\ <= NOT \recop|datapath_inst|alu_inst|ShiftLeft0~10_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~86_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~86_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~85_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~85_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data~40_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data~40_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data~38_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data~38_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[2]~47_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[2]~47_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[2]~46_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[2]~46_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[2]~45_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[2]~45_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[2]~44_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[2]~44_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[2]~43_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[2]~43_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[2]~47_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[2]~47_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[2]~46_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[2]~46_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[2]~45_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[2]~45_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[2]~44_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[2]~44_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[2]~43_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[2]~43_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data~37_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data~37_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data~35_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data~35_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[3]~41_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[3]~41_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[3]~40_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[3]~40_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[3]~39_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[3]~39_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[3]~38_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[3]~38_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[3]~42_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[3]~42_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[3]~41_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[3]~41_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[3]~40_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[3]~40_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[3]~39_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[3]~39_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[3]~38_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[3]~38_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data~34_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data~34_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data~32_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data~32_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[1]~36_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[1]~36_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[1]~35_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[1]~35_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[1]~34_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[1]~34_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[1]~33_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[1]~33_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[1]~37_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[1]~37_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[1]~36_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[1]~36_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[1]~35_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[1]~35_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[1]~34_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[1]~34_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[1]~33_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[1]~33_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data~31_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data~31_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data~29_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data~29_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[4]~31_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[4]~31_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[4]~30_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[4]~30_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[4]~29_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[4]~29_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[4]~28_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[4]~28_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[4]~32_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[4]~32_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[4]~31_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[4]~31_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[4]~30_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[4]~30_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[4]~29_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[4]~29_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[4]~28_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[4]~28_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data~28_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data~28_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data~26_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data~26_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[5]~27_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[5]~27_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[5]~26_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[5]~26_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[5]~25_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[5]~25_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[5]~24_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[5]~24_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[5]~23_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[5]~23_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[5]~27_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[5]~27_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[5]~26_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[5]~26_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[5]~25_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[5]~25_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[5]~24_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[5]~24_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[5]~23_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[5]~23_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data~25_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data~25_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data~23_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data~23_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[6]~21_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[6]~21_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[6]~20_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[6]~20_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[6]~19_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[6]~19_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[6]~18_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[6]~18_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[6]~22_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[6]~22_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[6]~21_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[6]~21_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[6]~20_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[6]~20_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[6]~19_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[6]~19_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[6]~18_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[6]~18_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data~22_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data~22_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data~20_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data~20_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[7]~16_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[7]~16_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[7]~15_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[7]~15_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[7]~14_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[7]~14_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[7]~13_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[7]~13_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[7]~17_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[7]~17_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[7]~16_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[7]~16_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[7]~15_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[7]~15_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[7]~14_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[7]~14_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[7]~13_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[7]~13_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data~19_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data~19_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data~17_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data~17_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[15]~12_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[15]~12_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[15]~11_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[15]~11_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[15]~10_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[15]~10_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[15]~9_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[15]~9_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[15]~8_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[15]~8_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[15]~12_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[15]~12_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[15]~11_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[15]~11_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[15]~10_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[15]~10_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[15]~9_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[15]~9_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[15]~8_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[15]~8_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~83_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~83_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~82_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~82_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~81_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~81_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~80_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~80_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~79_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~79_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~78_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~78_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~9_combout\ <= NOT \recop|datapath_inst|alu_inst|ShiftLeft0~9_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~77_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~77_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~76_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~76_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result[15]~75_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result[15]~75_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data~16_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data~16_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~14_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data[11]~14_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~13_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data[11]~13_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~11_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data[11]~11_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data~12_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data~12_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~9_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data[11]~9_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data~10_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data~10_combout\;
\recop|control_unit_inst|ALT_INV_alu_op~15_combout\ <= NOT \recop|control_unit_inst|alu_op~15_combout\;
\recop|control_unit_inst|ALT_INV_Mux16~0_combout\ <= NOT \recop|control_unit_inst|Mux16~0_combout\;
\recop|control_unit_inst|ALT_INV_alu_op~14_combout\ <= NOT \recop|control_unit_inst|alu_op~14_combout\;
\recop|control_unit_inst|ALT_INV_id_flush~3_combout\ <= NOT \recop|control_unit_inst|id_flush~3_combout\;
\recop|control_unit_inst|ALT_INV_alu_src~0_combout\ <= NOT \recop|control_unit_inst|alu_src~0_combout\;
\recop|control_unit_inst|ALT_INV_alu_op~13_combout\ <= NOT \recop|control_unit_inst|alu_op~13_combout\;
\recop|control_unit_inst|ALT_INV_id_flush~2_combout\ <= NOT \recop|control_unit_inst|id_flush~2_combout\;
\recop|control_unit_inst|ALT_INV_id_flush~1_combout\ <= NOT \recop|control_unit_inst|id_flush~1_combout\;
\recop|control_unit_inst|ALT_INV_mem_dmem_read~q\ <= NOT \recop|control_unit_inst|mem_dmem_read~q\;
\recop|control_unit_inst|ALT_INV_id_fwd_src_b~0_combout\ <= NOT \recop|control_unit_inst|id_fwd_src_b~0_combout\;
\recop|control_unit_inst|ALT_INV_id_fwd_src_a~0_combout\ <= NOT \recop|control_unit_inst|id_fwd_src_a~0_combout\;
\recop|control_unit_inst|ALT_INV_Equal3~0_combout\ <= NOT \recop|control_unit_inst|Equal3~0_combout\;
\recop|control_unit_inst|ALT_INV_Equal2~0_combout\ <= NOT \recop|control_unit_inst|Equal2~0_combout\;
\recop|control_unit_inst|ALT_INV_id_flush~0_combout\ <= NOT \recop|control_unit_inst|id_flush~0_combout\;
\recop|control_unit_inst|ALT_INV_Equal1~2_combout\ <= NOT \recop|control_unit_inst|Equal1~2_combout\;
\recop|control_unit_inst|ALT_INV_Equal1~1_combout\ <= NOT \recop|control_unit_inst|Equal1~1_combout\;
\recop|control_unit_inst|ALT_INV_Equal1~0_combout\ <= NOT \recop|control_unit_inst|Equal1~0_combout\;
\recop|control_unit_inst|ALT_INV_Equal0~2_combout\ <= NOT \recop|control_unit_inst|Equal0~2_combout\;
\recop|control_unit_inst|ALT_INV_Equal0~1_combout\ <= NOT \recop|control_unit_inst|Equal0~1_combout\;
\recop|control_unit_inst|ALT_INV_Equal0~0_combout\ <= NOT \recop|control_unit_inst|Equal0~0_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~6_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[0]~6_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~5_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[14]~5_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~4_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[0]~4_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~3_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[0]~3_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~2_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~1_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_process_2~1_combout\ <= NOT \recop|datapath_inst|registerfile_inst|process_2~1_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_process_2~0_combout\ <= NOT \recop|datapath_inst|registerfile_inst|process_2~0_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~0_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[0]~0_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~7_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[0]~7_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~6_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[0]~6_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~5_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[8]~5_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~4_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[0]~4_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~3_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[0]~3_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~2_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~1_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_process_1~1_combout\ <= NOT \recop|datapath_inst|registerfile_inst|process_1~1_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_process_1~0_combout\ <= NOT \recop|datapath_inst|registerfile_inst|process_1~0_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~0_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[0]~0_combout\;
\recop|control_unit_inst|ALT_INV_branch~0_combout\ <= NOT \recop|control_unit_inst|branch~0_combout\;
\recop|control_unit_inst|ALT_INV_ex_reg_write~q\ <= NOT \recop|control_unit_inst|ex_reg_write~q\;
\recop|datapath_inst|ALT_INV_id_ex_r_dst[1]~1_combout\ <= NOT \recop|datapath_inst|id_ex_r_dst[1]~1_combout\;
\recop|datapath_inst|ALT_INV_id_ex_r_dst[0]~0_combout\ <= NOT \recop|datapath_inst|id_ex_r_dst[0]~0_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~7_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data[8]~7_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data~5_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data~5_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~3_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data[11]~3_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~4_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data[8]~4_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data~2_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data~2_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~1_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data[8]~1_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~0_combout\ <= NOT \recop|datapath_inst|mem_wb_rd_data[8]~0_combout\;
\recop|mem_io|ALT_INV_Equal19~0_combout\ <= NOT \recop|mem_io|Equal19~0_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~73_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~73_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~72_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~72_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~71_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~71_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~8_combout\ <= NOT \recop|datapath_inst|alu_inst|ShiftLeft0~8_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~70_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~70_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~68_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~68_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~67_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~67_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~66_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~66_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~7_combout\ <= NOT \recop|datapath_inst|alu_inst|ShiftLeft0~7_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~65_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~65_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~64_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~64_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~62_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~62_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~61_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~61_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~60_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~60_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~59_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~59_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~6_combout\ <= NOT \recop|datapath_inst|alu_inst|ShiftLeft0~6_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~57_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~57_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~56_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~56_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~55_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~55_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~54_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~54_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~5_combout\ <= NOT \recop|datapath_inst|alu_inst|ShiftLeft0~5_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~52_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~52_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~51_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~51_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~50_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~50_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~49_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~49_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~4_combout\ <= NOT \recop|datapath_inst|alu_inst|ShiftLeft0~4_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~47_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~47_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~46_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~46_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~45_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~45_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result[7]~44_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result[7]~44_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~43_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~43_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~42_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~42_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~3_combout\ <= NOT \recop|datapath_inst|alu_inst|ShiftLeft0~3_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~41_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~41_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result[7]~40_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result[7]~40_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~39_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result[2]~39_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~37_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~37_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~36_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~36_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~12_combout\ <= NOT \recop|datapath_inst|alu_inst|ShiftRight0~12_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~2_combout\ <= NOT \recop|datapath_inst|alu_inst|ShiftLeft0~2_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~35_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~35_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~34_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~34_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~33_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~33_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~32_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~32_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~11_combout\ <= NOT \recop|datapath_inst|alu_inst|ShiftRight0~11_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~30_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~30_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~29_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~29_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~10_combout\ <= NOT \recop|datapath_inst|alu_inst|ShiftRight0~10_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~1_combout\ <= NOT \recop|datapath_inst|alu_inst|ShiftLeft0~1_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~28_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~28_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~27_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~27_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~9_combout\ <= NOT \recop|datapath_inst|alu_inst|ShiftRight0~9_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~26_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~26_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~8_combout\ <= NOT \recop|datapath_inst|alu_inst|ShiftRight0~8_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~24_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~24_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~23_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~23_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~7_combout\ <= NOT \recop|datapath_inst|alu_inst|ShiftRight0~7_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~0_combout\ <= NOT \recop|datapath_inst|alu_inst|ShiftLeft0~0_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~22_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~22_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~21_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~21_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~6_combout\ <= NOT \recop|datapath_inst|alu_inst|ShiftRight0~6_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~20_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~20_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~5_combout\ <= NOT \recop|datapath_inst|alu_inst|ShiftRight0~5_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~19_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~19_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~17_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~17_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~16_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~16_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~15_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~15_combout\;
\recop|control_unit_inst|ALT_INV_ex_mem_write~q\ <= NOT \recop|control_unit_inst|ex_mem_write~q\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~14_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~14_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~4_combout\ <= NOT \recop|datapath_inst|alu_inst|ShiftRight0~4_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~13_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result[2]~13_combout\;
\recop|control_unit_inst|ALT_INV_alu_op.ALU_XOR~reg0_q\ <= NOT \recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\;
\recop|control_unit_inst|ALT_INV_alu_op.ALU_SUB~reg0_q\ <= NOT \recop|control_unit_inst|alu_op.ALU_SUB~reg0_q\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~12_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~12_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~3_combout\ <= NOT \recop|datapath_inst|alu_inst|ShiftRight0~3_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~11_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~11_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~10_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result[2]~10_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~9_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result[2]~9_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~2_combout\ <= NOT \recop|datapath_inst|alu_inst|ShiftRight0~2_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~8_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result[2]~8_combout\;
\recop|control_unit_inst|ALT_INV_alu_op.ALU_ADD~reg0_q\ <= NOT \recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~7_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~7_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~6_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~6_combout\;
\recop|control_unit_inst|ALT_INV_alu_op.ALU_SLL~reg0_q\ <= NOT \recop|control_unit_inst|alu_op.ALU_SLL~reg0_q\;
\recop|control_unit_inst|ALT_INV_alu_op.ALU_AND~reg0_q\ <= NOT \recop|control_unit_inst|alu_op.ALU_AND~reg0_q\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~5_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result[2]~5_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~4_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result[2]~4_combout\;
\recop|control_unit_inst|ALT_INV_alu_op.ALU_OR~reg0_q\ <= NOT \recop|control_unit_inst|alu_op.ALU_OR~reg0_q\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~3_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result[2]~3_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~1_combout\ <= NOT \recop|datapath_inst|alu_inst|ShiftRight0~1_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~0_combout\ <= NOT \recop|datapath_inst|alu_inst|ShiftRight0~0_combout\;
\recop|control_unit_inst|ALT_INV_alu_op.ALU_A~reg0_q\ <= NOT \recop|control_unit_inst|alu_op.ALU_A~reg0_q\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result~2_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result~2_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~1_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result[2]~1_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~0_combout\ <= NOT \recop|datapath_inst|ex_mem_alu_result[2]~0_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_LessThan0~18_combout\ <= NOT \recop|datapath_inst|alu_inst|LessThan0~18_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_LessThan0~17_combout\ <= NOT \recop|datapath_inst|alu_inst|LessThan0~17_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_LessThan0~16_combout\ <= NOT \recop|datapath_inst|alu_inst|LessThan0~16_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_LessThan0~15_combout\ <= NOT \recop|datapath_inst|alu_inst|LessThan0~15_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_LessThan0~14_combout\ <= NOT \recop|datapath_inst|alu_inst|LessThan0~14_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_LessThan0~13_combout\ <= NOT \recop|datapath_inst|alu_inst|LessThan0~13_combout\;
\recop|datapath_inst|ALT_INV_operand_b_temp[8]~19_combout\ <= NOT \recop|datapath_inst|operand_b_temp[8]~19_combout\;
\recop|control_unit_inst|ALT_INV_alu_op.ALU_SRL~reg0_q\ <= NOT \recop|control_unit_inst|alu_op.ALU_SRL~reg0_q\;
\recop|datapath_inst|ALT_INV_operand_a[8]~35_combout\ <= NOT \recop|datapath_inst|operand_a[8]~35_combout\;
\recop|datapath_inst|ALT_INV_operand_a[8]~34_combout\ <= NOT \recop|datapath_inst|operand_a[8]~34_combout\;
\recop|datapath_inst|ALT_INV_operand_b_temp[9]~18_combout\ <= NOT \recop|datapath_inst|operand_b_temp[9]~18_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_LessThan0~12_combout\ <= NOT \recop|datapath_inst|alu_inst|LessThan0~12_combout\;
\recop|datapath_inst|ALT_INV_operand_b_temp[10]~17_combout\ <= NOT \recop|datapath_inst|operand_b_temp[10]~17_combout\;
\recop|datapath_inst|ALT_INV_reg_wr_data[8]~15_combout\ <= NOT \recop|datapath_inst|reg_wr_data[8]~15_combout\;
\recop|datapath_inst|ALT_INV_operand_a[10]~33_combout\ <= NOT \recop|datapath_inst|operand_a[10]~33_combout\;
\recop|datapath_inst|ALT_INV_operand_a[10]~32_combout\ <= NOT \recop|datapath_inst|operand_a[10]~32_combout\;
\recop|datapath_inst|ALT_INV_reg_wr_data[10]~14_combout\ <= NOT \recop|datapath_inst|reg_wr_data[10]~14_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data\(10) <= NOT \recop|datapath_inst|mem_wb_rd_data\(10);
\recop|datapath_inst|ALT_INV_operand_a[9]~31_combout\ <= NOT \recop|datapath_inst|operand_a[9]~31_combout\;
\recop|datapath_inst|ALT_INV_operand_a[9]~30_combout\ <= NOT \recop|datapath_inst|operand_a[9]~30_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_LessThan0~11_combout\ <= NOT \recop|datapath_inst|alu_inst|LessThan0~11_combout\;
\recop|datapath_inst|ALT_INV_operand_b_temp[11]~16_combout\ <= NOT \recop|datapath_inst|operand_b_temp[11]~16_combout\;
\recop|datapath_inst|ALT_INV_reg_wr_data[9]~13_combout\ <= NOT \recop|datapath_inst|reg_wr_data[9]~13_combout\;
\recop|datapath_inst|ALT_INV_operand_a[11]~29_combout\ <= NOT \recop|datapath_inst|operand_a[11]~29_combout\;
\recop|datapath_inst|ALT_INV_operand_a[11]~28_combout\ <= NOT \recop|datapath_inst|operand_a[11]~28_combout\;
\recop|datapath_inst|ALT_INV_reg_wr_data[11]~12_combout\ <= NOT \recop|datapath_inst|reg_wr_data[11]~12_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_LessThan0~10_combout\ <= NOT \recop|datapath_inst|alu_inst|LessThan0~10_combout\;
\recop|datapath_inst|ALT_INV_operand_b_temp[12]~15_combout\ <= NOT \recop|datapath_inst|operand_b_temp[12]~15_combout\;
\recop|datapath_inst|ALT_INV_operand_b_temp[13]~14_combout\ <= NOT \recop|datapath_inst|operand_b_temp[13]~14_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data\(11) <= NOT \recop|datapath_inst|mem_wb_rd_data\(11);
\recop|datapath_inst|ALT_INV_operand_a[12]~27_combout\ <= NOT \recop|datapath_inst|operand_a[12]~27_combout\;
\recop|datapath_inst|ALT_INV_operand_a[12]~26_combout\ <= NOT \recop|datapath_inst|operand_a[12]~26_combout\;
\recop|datapath_inst|ALT_INV_reg_wr_data[12]~11_combout\ <= NOT \recop|datapath_inst|reg_wr_data[12]~11_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data\(12) <= NOT \recop|datapath_inst|mem_wb_rd_data\(12);
\recop|datapath_inst|ALT_INV_operand_a[13]~25_combout\ <= NOT \recop|datapath_inst|operand_a[13]~25_combout\;
\recop|datapath_inst|ALT_INV_operand_a[13]~24_combout\ <= NOT \recop|datapath_inst|operand_a[13]~24_combout\;
\recop|datapath_inst|ALT_INV_reg_wr_data[13]~10_combout\ <= NOT \recop|datapath_inst|reg_wr_data[13]~10_combout\;
\recop|datapath_inst|ALT_INV_operand_b_temp[14]~13_combout\ <= NOT \recop|datapath_inst|operand_b_temp[14]~13_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data\(13) <= NOT \recop|datapath_inst|mem_wb_rd_data\(13);
\recop|datapath_inst|ALT_INV_operand_a[14]~23_combout\ <= NOT \recop|datapath_inst|operand_a[14]~23_combout\;
\recop|datapath_inst|ALT_INV_operand_a[14]~22_combout\ <= NOT \recop|datapath_inst|operand_a[14]~22_combout\;
\recop|datapath_inst|ALT_INV_reg_wr_data[14]~9_combout\ <= NOT \recop|datapath_inst|reg_wr_data[14]~9_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_LessThan0~9_combout\ <= NOT \recop|datapath_inst|alu_inst|LessThan0~9_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_LessThan0~8_combout\ <= NOT \recop|datapath_inst|alu_inst|LessThan0~8_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_LessThan0~7_combout\ <= NOT \recop|datapath_inst|alu_inst|LessThan0~7_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_LessThan0~6_combout\ <= NOT \recop|datapath_inst|alu_inst|LessThan0~6_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_LessThan0~5_combout\ <= NOT \recop|datapath_inst|alu_inst|LessThan0~5_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data\(14) <= NOT \recop|datapath_inst|mem_wb_rd_data\(14);
\recop|datapath_inst|ALT_INV_operand_b[2]~4_combout\ <= NOT \recop|datapath_inst|operand_b[2]~4_combout\;
\recop|datapath_inst|ALT_INV_operand_b_temp[2]~12_combout\ <= NOT \recop|datapath_inst|operand_b_temp[2]~12_combout\;
\recop|datapath_inst|ALT_INV_operand_b[2]~3_combout\ <= NOT \recop|datapath_inst|operand_b[2]~3_combout\;
\recop|datapath_inst|ALT_INV_operand_a[2]~21_combout\ <= NOT \recop|datapath_inst|operand_a[2]~21_combout\;
\recop|datapath_inst|ALT_INV_operand_a[2]~20_combout\ <= NOT \recop|datapath_inst|operand_a[2]~20_combout\;
\recop|datapath_inst|ALT_INV_operand_b_temp[3]~11_combout\ <= NOT \recop|datapath_inst|operand_b_temp[3]~11_combout\;
\recop|datapath_inst|ALT_INV_reg_wr_data[2]~8_combout\ <= NOT \recop|datapath_inst|reg_wr_data[2]~8_combout\;
\recop|datapath_inst|ALT_INV_operand_a[3]~19_combout\ <= NOT \recop|datapath_inst|operand_a[3]~19_combout\;
\recop|datapath_inst|ALT_INV_operand_a[3]~18_combout\ <= NOT \recop|datapath_inst|operand_a[3]~18_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_LessThan0~4_combout\ <= NOT \recop|datapath_inst|alu_inst|LessThan0~4_combout\;
\recop|datapath_inst|ALT_INV_reg_wr_data[3]~7_combout\ <= NOT \recop|datapath_inst|reg_wr_data[3]~7_combout\;
\recop|datapath_inst|ALT_INV_operand_b[1]~2_combout\ <= NOT \recop|datapath_inst|operand_b[1]~2_combout\;
\recop|datapath_inst|ALT_INV_operand_b_temp[1]~10_combout\ <= NOT \recop|datapath_inst|operand_b_temp[1]~10_combout\;
\recop|datapath_inst|ALT_INV_operand_b[1]~1_combout\ <= NOT \recop|datapath_inst|operand_b[1]~1_combout\;
\recop|datapath_inst|ALT_INV_operand_a[1]~17_combout\ <= NOT \recop|datapath_inst|operand_a[1]~17_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(5) <= NOT \recop|datapath_inst|ex_mem_wr_data_addr\(5);
\recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(6) <= NOT \recop|datapath_inst|ex_mem_wr_data_addr\(6);
\recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(7) <= NOT \recop|datapath_inst|ex_mem_wr_data_addr\(7);
\recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(8) <= NOT \recop|datapath_inst|ex_mem_wr_data_addr\(8);
\recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(10) <= NOT \recop|datapath_inst|ex_mem_wr_data_addr\(10);
\recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(9) <= NOT \recop|datapath_inst|ex_mem_wr_data_addr\(9);
\recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(4) <= NOT \recop|datapath_inst|ex_mem_wr_data_addr\(4);
\recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(3) <= NOT \recop|datapath_inst|ex_mem_wr_data_addr\(3);
\recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(1) <= NOT \recop|datapath_inst|ex_mem_wr_data_addr\(1);
\recop|datapath_inst|ALT_INV_ex_mem_alu_result\(0) <= NOT \recop|datapath_inst|ex_mem_alu_result\(0);
\recop|mem_io|ALT_INV_hex3_reg\(3) <= NOT \recop|mem_io|hex3_reg\(3);
\recop|mem_io|ALT_INV_hex3_reg\(2) <= NOT \recop|mem_io|hex3_reg\(2);
\recop|mem_io|ALT_INV_hex3_reg\(1) <= NOT \recop|mem_io|hex3_reg\(1);
\recop|mem_io|ALT_INV_hex3_reg\(0) <= NOT \recop|mem_io|hex3_reg\(0);
\recop|mem_io|ALT_INV_hex2_reg\(3) <= NOT \recop|mem_io|hex2_reg\(3);
\recop|mem_io|ALT_INV_hex2_reg\(2) <= NOT \recop|mem_io|hex2_reg\(2);
\recop|mem_io|ALT_INV_hex2_reg\(1) <= NOT \recop|mem_io|hex2_reg\(1);
\recop|mem_io|ALT_INV_hex2_reg\(0) <= NOT \recop|mem_io|hex2_reg\(0);
\recop|mem_io|ALT_INV_hex1_reg\(3) <= NOT \recop|mem_io|hex1_reg\(3);
\recop|mem_io|ALT_INV_hex1_reg\(2) <= NOT \recop|mem_io|hex1_reg\(2);
\recop|mem_io|ALT_INV_hex1_reg\(1) <= NOT \recop|mem_io|hex1_reg\(1);
\recop|mem_io|ALT_INV_hex1_reg\(0) <= NOT \recop|mem_io|hex1_reg\(0);
\recop|mem_io|ALT_INV_hex0_reg\(3) <= NOT \recop|mem_io|hex0_reg\(3);
\recop|mem_io|ALT_INV_hex0_reg\(2) <= NOT \recop|mem_io|hex0_reg\(2);
\recop|mem_io|ALT_INV_hex0_reg\(1) <= NOT \recop|mem_io|hex0_reg\(1);
\recop|mem_io|ALT_INV_hex0_reg\(0) <= NOT \recop|mem_io|hex0_reg\(0);
\recop|mem_io|ALT_INV_ledr_reg\(9) <= NOT \recop|mem_io|ledr_reg\(9);
\recop|mem_io|ALT_INV_ledr_reg\(8) <= NOT \recop|mem_io|ledr_reg\(8);
\recop|mem_io|ALT_INV_ledr_reg\(7) <= NOT \recop|mem_io|ledr_reg\(7);
\recop|mem_io|ALT_INV_ledr_reg\(6) <= NOT \recop|mem_io|ledr_reg\(6);
\recop|mem_io|ALT_INV_ledr_reg\(5) <= NOT \recop|mem_io|ledr_reg\(5);
\recop|mem_io|ALT_INV_ledr_reg\(4) <= NOT \recop|mem_io|ledr_reg\(4);
\recop|mem_io|ALT_INV_ledr_reg\(3) <= NOT \recop|mem_io|ledr_reg\(3);
\recop|mem_io|ALT_INV_ledr_reg\(2) <= NOT \recop|mem_io|ledr_reg\(2);
\recop|mem_io|ALT_INV_ledr_reg\(1) <= NOT \recop|mem_io|ledr_reg\(1);
\recop|mem_io|ALT_INV_ledr_reg\(0) <= NOT \recop|mem_io|ledr_reg\(0);
\recop|datapath_inst|ALT_INV_operand_a[1]~16_combout\ <= NOT \recop|datapath_inst|operand_a[1]~16_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_LessThan0~3_combout\ <= NOT \recop|datapath_inst|alu_inst|LessThan0~3_combout\;
\recop|datapath_inst|ALT_INV_reg_wr_data[1]~6_combout\ <= NOT \recop|datapath_inst|reg_wr_data[1]~6_combout\;
\recop|datapath_inst|ALT_INV_operand_b_temp[4]~9_combout\ <= NOT \recop|datapath_inst|operand_b_temp[4]~9_combout\;
\recop|datapath_inst|ALT_INV_operand_a[4]~15_combout\ <= NOT \recop|datapath_inst|operand_a[4]~15_combout\;
\recop|datapath_inst|ALT_INV_operand_a[4]~14_combout\ <= NOT \recop|datapath_inst|operand_a[4]~14_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_LessThan0~2_combout\ <= NOT \recop|datapath_inst|alu_inst|LessThan0~2_combout\;
\recop|datapath_inst|ALT_INV_reg_wr_data[4]~5_combout\ <= NOT \recop|datapath_inst|reg_wr_data[4]~5_combout\;
\recop|datapath_inst|ALT_INV_operand_b_temp[5]~8_combout\ <= NOT \recop|datapath_inst|operand_b_temp[5]~8_combout\;
\recop|datapath_inst|ALT_INV_operand_a[5]~13_combout\ <= NOT \recop|datapath_inst|operand_a[5]~13_combout\;
\recop|datapath_inst|ALT_INV_operand_a[5]~12_combout\ <= NOT \recop|datapath_inst|operand_a[5]~12_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_LessThan0~1_combout\ <= NOT \recop|datapath_inst|alu_inst|LessThan0~1_combout\;
\recop|datapath_inst|ALT_INV_reg_wr_data[5]~4_combout\ <= NOT \recop|datapath_inst|reg_wr_data[5]~4_combout\;
\recop|datapath_inst|ALT_INV_operand_b_temp[6]~7_combout\ <= NOT \recop|datapath_inst|operand_b_temp[6]~7_combout\;
\recop|datapath_inst|ALT_INV_operand_a[6]~11_combout\ <= NOT \recop|datapath_inst|operand_a[6]~11_combout\;
\recop|datapath_inst|ALT_INV_operand_a[6]~10_combout\ <= NOT \recop|datapath_inst|operand_a[6]~10_combout\;
\recop|datapath_inst|ALT_INV_reg_wr_data[6]~3_combout\ <= NOT \recop|datapath_inst|reg_wr_data[6]~3_combout\;
\recop|datapath_inst|ALT_INV_operand_b_temp[7]~6_combout\ <= NOT \recop|datapath_inst|operand_b_temp[7]~6_combout\;
\recop|datapath_inst|ALT_INV_operand_a[7]~9_combout\ <= NOT \recop|datapath_inst|operand_a[7]~9_combout\;
\recop|datapath_inst|ALT_INV_operand_a[7]~8_combout\ <= NOT \recop|datapath_inst|operand_a[7]~8_combout\;
\recop|datapath_inst|alu_inst|ALT_INV_LessThan0~0_combout\ <= NOT \recop|datapath_inst|alu_inst|LessThan0~0_combout\;
\recop|datapath_inst|ALT_INV_operand_b_temp[15]~5_combout\ <= NOT \recop|datapath_inst|operand_b_temp[15]~5_combout\;
\recop|datapath_inst|ALT_INV_reg_wr_data[7]~2_combout\ <= NOT \recop|datapath_inst|reg_wr_data[7]~2_combout\;
\recop|datapath_inst|ALT_INV_operand_a[15]~7_combout\ <= NOT \recop|datapath_inst|operand_a[15]~7_combout\;
\recop|datapath_inst|ALT_INV_operand_a[15]~6_combout\ <= NOT \recop|datapath_inst|operand_a[15]~6_combout\;
\recop|datapath_inst|ALT_INV_reg_wr_data[15]~1_combout\ <= NOT \recop|datapath_inst|reg_wr_data[15]~1_combout\;
\recop|datapath_inst|ALT_INV_mem_wb_rd_data\(15) <= NOT \recop|datapath_inst|mem_wb_rd_data\(15);
\recop|control_unit_inst|ALT_INV_alu_op.ALU_MAX~reg0_q\ <= NOT \recop|control_unit_inst|alu_op.ALU_MAX~reg0_q\;
\recop|control_unit_inst|ALT_INV_alu_op.ALU_B~reg0_q\ <= NOT \recop|control_unit_inst|alu_op.ALU_B~reg0_q\;
\recop|datapath_inst|ALT_INV_operand_b[3]~0_combout\ <= NOT \recop|datapath_inst|operand_b[3]~0_combout\;
\recop|control_unit_inst|ALT_INV_alu_src\(1) <= NOT \recop|control_unit_inst|alu_src\(1);
\recop|datapath_inst|ALT_INV_operand_b_temp[0]~4_combout\ <= NOT \recop|datapath_inst|operand_b_temp[0]~4_combout\;
\recop|datapath_inst|ALT_INV_operand_b_temp[0]~3_combout\ <= NOT \recop|datapath_inst|operand_b_temp[0]~3_combout\;
\recop|datapath_inst|ALT_INV_operand_b_temp[0]~2_combout\ <= NOT \recop|datapath_inst|operand_b_temp[0]~2_combout\;
\recop|datapath_inst|ALT_INV_operand_b_temp[0]~1_combout\ <= NOT \recop|datapath_inst|operand_b_temp[0]~1_combout\;
\recop|datapath_inst|ALT_INV_operand_b_temp[0]~0_combout\ <= NOT \recop|datapath_inst|operand_b_temp[0]~0_combout\;
\recop|datapath_inst|ALT_INV_operand_a[0]~5_combout\ <= NOT \recop|datapath_inst|operand_a[0]~5_combout\;
\recop|datapath_inst|ALT_INV_operand_a[0]~4_combout\ <= NOT \recop|datapath_inst|operand_a[0]~4_combout\;
\recop|datapath_inst|ALT_INV_operand_a[15]~3_combout\ <= NOT \recop|datapath_inst|operand_a[15]~3_combout\;
\recop|datapath_inst|ALT_INV_operand_a[15]~2_combout\ <= NOT \recop|datapath_inst|operand_a[15]~2_combout\;
\recop|datapath_inst|ALT_INV_operand_a[15]~1_combout\ <= NOT \recop|datapath_inst|operand_a[15]~1_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_dst_reg\(3) <= NOT \recop|datapath_inst|ex_mem_dst_reg\(3);
\recop|datapath_inst|ALT_INV_operand_a[15]~0_combout\ <= NOT \recop|datapath_inst|operand_a[15]~0_combout\;
\recop|datapath_inst|ALT_INV_ex_mem_dst_reg\(2) <= NOT \recop|datapath_inst|ex_mem_dst_reg\(2);
\recop|datapath_inst|ALT_INV_ex_mem_dst_reg\(1) <= NOT \recop|datapath_inst|ex_mem_dst_reg\(1);
\recop|datapath_inst|ALT_INV_ex_mem_dst_reg\(0) <= NOT \recop|datapath_inst|ex_mem_dst_reg\(0);
\recop|control_unit_inst|ALT_INV_forwarding_unit~0_combout\ <= NOT \recop|control_unit_inst|forwarding_unit~0_combout\;
\recop|control_unit_inst|ALT_INV_wb_reg_write~q\ <= NOT \recop|control_unit_inst|wb_reg_write~q\;
\recop|datapath_inst|ALT_INV_reg_wr_data[0]~0_combout\ <= NOT \recop|datapath_inst|reg_wr_data[0]~0_combout\;
\recop|mem_io|ALT_INV_Equal18~1_combout\ <= NOT \recop|mem_io|Equal18~1_combout\;
\recop|mem_io|ALT_INV_Equal14~0_combout\ <= NOT \recop|mem_io|Equal14~0_combout\;
\recop|mem_io|ALT_INV_Equal15~0_combout\ <= NOT \recop|mem_io|Equal15~0_combout\;
\recop|mem_io|ALT_INV_Equal18~0_combout\ <= NOT \recop|mem_io|Equal18~0_combout\;
\recop|mem_io|ALT_INV_Equal12~1_combout\ <= NOT \recop|mem_io|Equal12~1_combout\;
\recop|mem_io|ALT_INV_Equal12~0_combout\ <= NOT \recop|mem_io|Equal12~0_combout\;
\recop|mem_io|num_to_seven_seg|ALT_INV_Mux35~0_combout\ <= NOT \recop|mem_io|num_to_seven_seg|Mux35~0_combout\;
\recop|mem_io|ALT_INV_hex5_reg\(3) <= NOT \recop|mem_io|hex5_reg\(3);
\recop|mem_io|ALT_INV_hex5_reg\(2) <= NOT \recop|mem_io|hex5_reg\(2);
\recop|mem_io|ALT_INV_hex5_reg\(1) <= NOT \recop|mem_io|hex5_reg\(1);
\recop|mem_io|ALT_INV_hex5_reg\(0) <= NOT \recop|mem_io|hex5_reg\(0);
\recop|mem_io|num_to_seven_seg|ALT_INV_Mux28~0_combout\ <= NOT \recop|mem_io|num_to_seven_seg|Mux28~0_combout\;
\recop|mem_io|ALT_INV_hex4_reg\(3) <= NOT \recop|mem_io|hex4_reg\(3);
\recop|mem_io|ALT_INV_hex4_reg\(2) <= NOT \recop|mem_io|hex4_reg\(2);
\recop|mem_io|ALT_INV_hex4_reg\(1) <= NOT \recop|mem_io|hex4_reg\(1);
\recop|mem_io|ALT_INV_hex4_reg\(0) <= NOT \recop|mem_io|hex4_reg\(0);
\recop|mem_io|num_to_seven_seg|ALT_INV_Mux21~0_combout\ <= NOT \recop|mem_io|num_to_seven_seg|Mux21~0_combout\;
\recop|mem_io|num_to_seven_seg|ALT_INV_Mux14~0_combout\ <= NOT \recop|mem_io|num_to_seven_seg|Mux14~0_combout\;
\recop|mem_io|num_to_seven_seg|ALT_INV_Mux7~0_combout\ <= NOT \recop|mem_io|num_to_seven_seg|Mux7~0_combout\;
\recop|mem_io|num_to_seven_seg|ALT_INV_Mux0~0_combout\ <= NOT \recop|mem_io|num_to_seven_seg|Mux0~0_combout\;
\recop|datapath_inst|ALT_INV_operand_b[0]~57_combout\ <= NOT \recop|datapath_inst|operand_b[0]~57_combout\;
\recop|datapath_inst|ALT_INV_operand_b[15]~53_combout\ <= NOT \recop|datapath_inst|operand_b[15]~53_combout\;
\recop|datapath_inst|ALT_INV_operand_b[7]~49_combout\ <= NOT \recop|datapath_inst|operand_b[7]~49_combout\;
\recop|datapath_inst|ALT_INV_operand_b[6]~45_combout\ <= NOT \recop|datapath_inst|operand_b[6]~45_combout\;
\recop|datapath_inst|ALT_INV_operand_b[5]~41_combout\ <= NOT \recop|datapath_inst|operand_b[5]~41_combout\;
\recop|datapath_inst|ALT_INV_operand_b[4]~37_combout\ <= NOT \recop|datapath_inst|operand_b[4]~37_combout\;
\recop|datapath_inst|ALT_INV_operand_b[3]~33_combout\ <= NOT \recop|datapath_inst|operand_b[3]~33_combout\;
\recop|datapath_inst|ALT_INV_operand_b[14]~29_combout\ <= NOT \recop|datapath_inst|operand_b[14]~29_combout\;
\recop|datapath_inst|ALT_INV_operand_b[13]~25_combout\ <= NOT \recop|datapath_inst|operand_b[13]~25_combout\;
\recop|datapath_inst|ALT_INV_operand_b[12]~21_combout\ <= NOT \recop|datapath_inst|operand_b[12]~21_combout\;
\recop|datapath_inst|ALT_INV_operand_b[11]~17_combout\ <= NOT \recop|datapath_inst|operand_b[11]~17_combout\;
\recop|datapath_inst|ALT_INV_operand_b[10]~13_combout\ <= NOT \recop|datapath_inst|operand_b[10]~13_combout\;
\recop|datapath_inst|ALT_INV_operand_b[9]~9_combout\ <= NOT \recop|datapath_inst|operand_b[9]~9_combout\;
\recop|datapath_inst|ALT_INV_operand_b[8]~5_combout\ <= NOT \recop|datapath_inst|operand_b[8]~5_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~139_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[0]~139_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~139_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[0]~139_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[15]~135_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[15]~135_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[15]~135_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[15]~135_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[7]~131_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[7]~131_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[7]~131_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[7]~131_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[6]~127_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[6]~127_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[6]~127_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[6]~127_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[5]~123_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[5]~123_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[5]~123_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[5]~123_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[4]~119_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[4]~119_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[4]~119_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[4]~119_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[1]~115_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[1]~115_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[1]~115_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[1]~115_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[3]~111_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[3]~111_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[3]~111_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[3]~111_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[2]~107_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[2]~107_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[2]~107_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[2]~107_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[14]~103_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[14]~103_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~103_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[14]~103_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[13]~99_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[13]~99_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[12]~95_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[12]~95_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[13]~99_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[13]~99_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[12]~95_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[12]~95_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[9]~91_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[9]~91_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[9]~91_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[9]~91_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~87_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_a[8]~87_combout\;
\recop|datapath_inst|registerfile_inst|ALT_INV_q_b[8]~87_combout\ <= NOT \recop|datapath_inst|registerfile_inst|q_b[8]~87_combout\;
\recop|datapath_inst|ALT_INV_pc\(14) <= NOT \recop|datapath_inst|pc\(14);
\recop|datapath_inst|ALT_INV_pc\(15) <= NOT \recop|datapath_inst|pc\(15);
\recop|datapath_inst|ALT_INV_pc\(13) <= NOT \recop|datapath_inst|pc\(13);
\recop|datapath_inst|ALT_INV_pc\(12) <= NOT \recop|datapath_inst|pc\(12);
\recop|datapath_inst|ALT_INV_pc\(11) <= NOT \recop|datapath_inst|pc\(11);
\recop|datapath_inst|ALT_INV_pc\(10) <= NOT \recop|datapath_inst|pc\(10);
\recop|datapath_inst|ALT_INV_pc\(9) <= NOT \recop|datapath_inst|pc\(9);
\recop|datapath_inst|ALT_INV_pc\(8) <= NOT \recop|datapath_inst|pc\(8);
\recop|datapath_inst|ALT_INV_pc\(7) <= NOT \recop|datapath_inst|pc\(7);
\recop|datapath_inst|ALT_INV_pc\(6) <= NOT \recop|datapath_inst|pc\(6);
\recop|datapath_inst|ALT_INV_pc\(5) <= NOT \recop|datapath_inst|pc\(5);
\recop|datapath_inst|ALT_INV_pc\(4) <= NOT \recop|datapath_inst|pc\(4);
\recop|datapath_inst|ALT_INV_pc\(3) <= NOT \recop|datapath_inst|pc\(3);
\recop|datapath_inst|ALT_INV_pc\(2) <= NOT \recop|datapath_inst|pc\(2);
\recop|prog_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(9) <= NOT \recop|prog_mem|altsyncram_component|auto_generated|q_a\(9);
\recop|prog_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(8) <= NOT \recop|prog_mem|altsyncram_component|auto_generated|q_a\(8);
\recop|datapath_inst|ALT_INV_Add0~53_sumout\ <= NOT \recop|datapath_inst|Add0~53_sumout\;
\recop|datapath_inst|ALT_INV_Add0~49_sumout\ <= NOT \recop|datapath_inst|Add0~49_sumout\;
\recop|datapath_inst|ALT_INV_Add0~45_sumout\ <= NOT \recop|datapath_inst|Add0~45_sumout\;
\recop|datapath_inst|ALT_INV_Add0~41_sumout\ <= NOT \recop|datapath_inst|Add0~41_sumout\;
\recop|prog_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(13) <= NOT \recop|prog_mem|altsyncram_component|auto_generated|q_a\(13);
\recop|prog_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(12) <= NOT \recop|prog_mem|altsyncram_component|auto_generated|q_a\(12);
\recop|datapath_inst|ALT_INV_Add0~37_sumout\ <= NOT \recop|datapath_inst|Add0~37_sumout\;
\recop|datapath_inst|ALT_INV_Add0~33_sumout\ <= NOT \recop|datapath_inst|Add0~33_sumout\;
\recop|datapath_inst|ALT_INV_Add0~29_sumout\ <= NOT \recop|datapath_inst|Add0~29_sumout\;
\recop|prog_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(14) <= NOT \recop|prog_mem|altsyncram_component|auto_generated|q_a\(14);
\recop|datapath_inst|ALT_INV_Add0~25_sumout\ <= NOT \recop|datapath_inst|Add0~25_sumout\;
\recop|datapath_inst|ALT_INV_Add0~21_sumout\ <= NOT \recop|datapath_inst|Add0~21_sumout\;
\recop|prog_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(3) <= NOT \recop|prog_mem|altsyncram_component|auto_generated|q_a\(3);
\recop|prog_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \recop|prog_mem|altsyncram_component|auto_generated|q_a\(1);
\recop|prog_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(5) <= NOT \recop|prog_mem|altsyncram_component|auto_generated|q_a\(5);
\recop|prog_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(4) <= NOT \recop|prog_mem|altsyncram_component|auto_generated|q_a\(4);
\recop|datapath_inst|ALT_INV_Add0~17_sumout\ <= NOT \recop|datapath_inst|Add0~17_sumout\;
\recop|datapath_inst|ALT_INV_Add0~13_sumout\ <= NOT \recop|datapath_inst|Add0~13_sumout\;
\recop|prog_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(6) <= NOT \recop|prog_mem|altsyncram_component|auto_generated|q_a\(6);
\recop|datapath_inst|ALT_INV_Add0~9_sumout\ <= NOT \recop|datapath_inst|Add0~9_sumout\;
\recop|datapath_inst|ALT_INV_Add0~5_sumout\ <= NOT \recop|datapath_inst|Add0~5_sumout\;
\recop|datapath_inst|ALT_INV_Add0~1_sumout\ <= NOT \recop|datapath_inst|Add0~1_sumout\;
\recop|prog_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(15) <= NOT \recop|prog_mem|altsyncram_component|auto_generated|q_a\(15);
\recop|prog_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \recop|prog_mem|altsyncram_component|auto_generated|q_a\(0);
\recop|prog_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(31) <= NOT \recop|prog_mem|altsyncram_component|auto_generated|q_a\(31);
\recop|prog_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(30) <= NOT \recop|prog_mem|altsyncram_component|auto_generated|q_a\(30);
\recop|prog_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(27) <= NOT \recop|prog_mem|altsyncram_component|auto_generated|q_a\(27);
\recop|prog_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(25) <= NOT \recop|prog_mem|altsyncram_component|auto_generated|q_a\(25);
\recop|datapath_inst|ALT_INV_instruction_reg\(8) <= NOT \recop|datapath_inst|instruction_reg\(8);
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][8]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[15][8]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][8]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[14][8]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][8]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[13][8]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][8]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[12][8]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][8]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[2][8]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][8]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[1][8]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][8]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[7][8]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][8]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[6][8]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][8]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[5][8]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][8]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[4][8]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][8]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[3][8]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][8]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[11][8]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][8]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[10][8]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][8]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[9][8]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][8]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[8][8]~q\;
\recop|mem_io|ALT_INV_hex0_reg\(8) <= NOT \recop|mem_io|hex0_reg\(8);
\recop|mem_io|ALT_INV_hex1_reg\(8) <= NOT \recop|mem_io|hex1_reg\(8);
\recop|mem_io|ALT_INV_hex3_reg\(8) <= NOT \recop|mem_io|hex3_reg\(8);
\recop|mem_io|ALT_INV_hex2_reg\(8) <= NOT \recop|mem_io|hex2_reg\(8);
\recop|mem_io|ALT_INV_to_noc_reg\(24) <= NOT \recop|mem_io|to_noc_reg\(24);
\recop|mem_io|ALT_INV_to_noc_reg\(8) <= NOT \recop|mem_io|to_noc_reg\(8);
\recop|mem_io|ALT_INV_switches_reg\(8) <= NOT \recop|mem_io|switches_reg\(8);
\recop|data_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(10) <= NOT \recop|data_mem|altsyncram_component|auto_generated|q_a\(10);
\recop|data_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(8) <= NOT \recop|data_mem|altsyncram_component|auto_generated|q_a\(8);
\recop|datapath_inst|ALT_INV_instruction_reg\(9) <= NOT \recop|datapath_inst|instruction_reg\(9);
\recop|datapath_inst|ALT_INV_instruction_reg\(10) <= NOT \recop|datapath_inst|instruction_reg\(10);
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][10]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[2][10]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][10]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[1][10]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][10]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[3][10]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][10]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[7][10]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][10]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[6][10]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][10]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[5][10]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][10]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[4][10]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][10]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[15][10]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][10]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[14][10]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][10]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[13][10]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][10]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[12][10]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][10]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[11][10]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][10]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[10][10]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][10]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[9][10]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][10]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[8][10]~q\;
\recop|datapath_inst|alu_inst|ALT_INV_Add0~61_sumout\ <= NOT \recop|datapath_inst|alu_inst|Add0~61_sumout\;
\recop|mem_io|ALT_INV_ledr_reg\(10) <= NOT \recop|mem_io|ledr_reg\(10);
\recop|mem_io|ALT_INV_hex1_reg\(10) <= NOT \recop|mem_io|hex1_reg\(10);
\recop|mem_io|ALT_INV_hex0_reg\(10) <= NOT \recop|mem_io|hex0_reg\(10);
\recop|mem_io|ALT_INV_hex2_reg\(10) <= NOT \recop|mem_io|hex2_reg\(10);
\recop|mem_io|ALT_INV_hex3_reg\(10) <= NOT \recop|mem_io|hex3_reg\(10);
\recop|mem_io|ALT_INV_to_noc_reg\(10) <= NOT \recop|mem_io|to_noc_reg\(10);
\recop|mem_io|ALT_INV_to_noc_reg\(26) <= NOT \recop|mem_io|to_noc_reg\(26);
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][9]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[15][9]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][9]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[14][9]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][9]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[13][9]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][9]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[12][9]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][9]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[2][9]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][9]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[1][9]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][9]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[7][9]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][9]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[6][9]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][9]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[5][9]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][9]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[4][9]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][9]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[3][9]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][9]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[11][9]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][9]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[10][9]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][9]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[9][9]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][9]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[8][9]~q\;
\recop|mem_io|ALT_INV_hex0_reg\(9) <= NOT \recop|mem_io|hex0_reg\(9);
\recop|mem_io|ALT_INV_hex1_reg\(9) <= NOT \recop|mem_io|hex1_reg\(9);
\recop|mem_io|ALT_INV_hex3_reg\(9) <= NOT \recop|mem_io|hex3_reg\(9);
\recop|mem_io|ALT_INV_hex2_reg\(9) <= NOT \recop|mem_io|hex2_reg\(9);
\recop|mem_io|ALT_INV_to_noc_reg\(25) <= NOT \recop|mem_io|to_noc_reg\(25);
\recop|mem_io|ALT_INV_to_noc_reg\(9) <= NOT \recop|mem_io|to_noc_reg\(9);
\recop|mem_io|ALT_INV_switches_reg\(9) <= NOT \recop|mem_io|switches_reg\(9);
\recop|data_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(11) <= NOT \recop|data_mem|altsyncram_component|auto_generated|q_a\(11);
\recop|data_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(9) <= NOT \recop|data_mem|altsyncram_component|auto_generated|q_a\(9);
\recop|datapath_inst|ALT_INV_instruction_reg\(11) <= NOT \recop|datapath_inst|instruction_reg\(11);
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][11]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[2][11]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][11]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[1][11]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][11]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[3][11]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][11]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[7][11]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][11]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[6][11]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][11]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[5][11]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][11]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[4][11]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][11]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[15][11]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][11]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[14][11]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][11]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[13][11]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][11]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[12][11]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][11]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[11][11]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][11]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[10][11]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][11]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[9][11]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][11]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[8][11]~q\;
\recop|datapath_inst|alu_inst|ALT_INV_Add0~57_sumout\ <= NOT \recop|datapath_inst|alu_inst|Add0~57_sumout\;
\recop|mem_io|ALT_INV_ledr_reg\(11) <= NOT \recop|mem_io|ledr_reg\(11);
\recop|mem_io|ALT_INV_hex1_reg\(11) <= NOT \recop|mem_io|hex1_reg\(11);
\recop|mem_io|ALT_INV_hex0_reg\(11) <= NOT \recop|mem_io|hex0_reg\(11);
\recop|mem_io|ALT_INV_hex2_reg\(11) <= NOT \recop|mem_io|hex2_reg\(11);
\recop|mem_io|ALT_INV_hex3_reg\(11) <= NOT \recop|mem_io|hex3_reg\(11);
\recop|mem_io|ALT_INV_to_noc_reg\(11) <= NOT \recop|mem_io|to_noc_reg\(11);
\recop|mem_io|ALT_INV_to_noc_reg\(27) <= NOT \recop|mem_io|to_noc_reg\(27);
\recop|datapath_inst|ALT_INV_instruction_reg\(12) <= NOT \recop|datapath_inst|instruction_reg\(12);
\recop|datapath_inst|ALT_INV_instruction_reg\(13) <= NOT \recop|datapath_inst|instruction_reg\(13);
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][12]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[2][12]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][12]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[1][12]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][12]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[7][12]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][12]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[6][12]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][12]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[5][12]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][12]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[4][12]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][12]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[3][12]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][12]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[15][12]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][12]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[14][12]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][12]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[13][12]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][12]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[12][12]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][12]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[11][12]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][12]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[10][12]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][12]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[9][12]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][12]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[8][12]~q\;
\recop|datapath_inst|alu_inst|ALT_INV_Add0~53_sumout\ <= NOT \recop|datapath_inst|alu_inst|Add0~53_sumout\;
\recop|mem_io|ALT_INV_ledr_reg\(12) <= NOT \recop|mem_io|ledr_reg\(12);
\recop|data_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(13) <= NOT \recop|data_mem|altsyncram_component|auto_generated|q_a\(13);
\recop|data_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(12) <= NOT \recop|data_mem|altsyncram_component|auto_generated|q_a\(12);
\recop|mem_io|ALT_INV_hex1_reg\(12) <= NOT \recop|mem_io|hex1_reg\(12);
\recop|mem_io|ALT_INV_hex0_reg\(12) <= NOT \recop|mem_io|hex0_reg\(12);
\recop|mem_io|ALT_INV_hex2_reg\(12) <= NOT \recop|mem_io|hex2_reg\(12);
\recop|mem_io|ALT_INV_hex3_reg\(12) <= NOT \recop|mem_io|hex3_reg\(12);
\recop|mem_io|ALT_INV_to_noc_reg\(12) <= NOT \recop|mem_io|to_noc_reg\(12);
\recop|mem_io|ALT_INV_to_noc_reg\(28) <= NOT \recop|mem_io|to_noc_reg\(28);
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][13]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[2][13]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][13]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[1][13]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][13]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[7][13]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][13]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[6][13]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][13]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[5][13]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][13]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[4][13]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][13]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[3][13]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][13]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[15][13]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][13]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[14][13]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][13]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[13][13]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][13]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[12][13]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][13]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[11][13]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][13]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[10][13]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][13]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[9][13]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][13]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[8][13]~q\;
\recop|datapath_inst|alu_inst|ALT_INV_Add0~49_sumout\ <= NOT \recop|datapath_inst|alu_inst|Add0~49_sumout\;
\recop|mem_io|ALT_INV_ledr_reg\(13) <= NOT \recop|mem_io|ledr_reg\(13);
\recop|mem_io|ALT_INV_hex1_reg\(13) <= NOT \recop|mem_io|hex1_reg\(13);
\recop|mem_io|ALT_INV_hex0_reg\(13) <= NOT \recop|mem_io|hex0_reg\(13);
\recop|mem_io|ALT_INV_hex2_reg\(13) <= NOT \recop|mem_io|hex2_reg\(13);
\recop|mem_io|ALT_INV_hex3_reg\(13) <= NOT \recop|mem_io|hex3_reg\(13);
\recop|mem_io|ALT_INV_to_noc_reg\(13) <= NOT \recop|mem_io|to_noc_reg\(13);
\recop|mem_io|ALT_INV_to_noc_reg\(29) <= NOT \recop|mem_io|to_noc_reg\(29);
\recop|datapath_inst|ALT_INV_instruction_reg\(14) <= NOT \recop|datapath_inst|instruction_reg\(14);
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][14]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[2][14]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][14]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[1][14]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][14]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[7][14]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][14]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[6][14]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][14]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[5][14]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][14]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[4][14]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][14]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[3][14]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][14]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[15][14]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][14]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[14][14]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][14]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[13][14]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][14]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[12][14]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][14]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[11][14]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][14]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[10][14]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][14]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[9][14]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][14]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[8][14]~q\;
\recop|datapath_inst|alu_inst|ALT_INV_Add0~45_sumout\ <= NOT \recop|datapath_inst|alu_inst|Add0~45_sumout\;
\recop|mem_io|ALT_INV_ledr_reg\(14) <= NOT \recop|mem_io|ledr_reg\(14);
\recop|mem_io|ALT_INV_hex1_reg\(14) <= NOT \recop|mem_io|hex1_reg\(14);
\recop|mem_io|ALT_INV_hex0_reg\(14) <= NOT \recop|mem_io|hex0_reg\(14);
\recop|mem_io|ALT_INV_hex2_reg\(14) <= NOT \recop|mem_io|hex2_reg\(14);
\recop|mem_io|ALT_INV_hex3_reg\(14) <= NOT \recop|mem_io|hex3_reg\(14);
\recop|mem_io|ALT_INV_to_noc_reg\(14) <= NOT \recop|mem_io|to_noc_reg\(14);
\recop|mem_io|ALT_INV_to_noc_reg\(30) <= NOT \recop|mem_io|to_noc_reg\(30);
\recop|datapath_inst|ALT_INV_instruction_reg\(2) <= NOT \recop|datapath_inst|instruction_reg\(2);
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][2]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[15][2]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][2]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[14][2]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][2]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[13][2]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][2]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[12][2]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][2]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[2][2]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][2]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[1][2]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][2]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[7][2]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][2]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[6][2]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][2]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[5][2]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][2]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[4][2]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][2]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[3][2]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][2]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[11][2]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][2]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[10][2]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][2]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[9][2]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][2]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[8][2]~q\;
\recop|mem_io|ALT_INV_to_noc_reg\(18) <= NOT \recop|mem_io|to_noc_reg\(18);
\recop|mem_io|ALT_INV_to_noc_reg\(2) <= NOT \recop|mem_io|to_noc_reg\(2);
\recop|mem_io|ALT_INV_switches_reg\(2) <= NOT \recop|mem_io|switches_reg\(2);
\recop|data_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(14) <= NOT \recop|data_mem|altsyncram_component|auto_generated|q_a\(14);
\recop|data_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \recop|data_mem|altsyncram_component|auto_generated|q_a\(2);
\recop|datapath_inst|ALT_INV_instruction_reg\(3) <= NOT \recop|datapath_inst|instruction_reg\(3);
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][3]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[15][3]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][3]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[14][3]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][3]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[13][3]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][3]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[12][3]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][3]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[2][3]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][3]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[1][3]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][3]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[7][3]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][3]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[6][3]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][3]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[5][3]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][3]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[4][3]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][3]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[3][3]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][3]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[11][3]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][3]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[10][3]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][3]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[9][3]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][3]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[8][3]~q\;
\recop|mem_io|ALT_INV_to_noc_reg\(19) <= NOT \recop|mem_io|to_noc_reg\(19);
\recop|mem_io|ALT_INV_to_noc_reg\(3) <= NOT \recop|mem_io|to_noc_reg\(3);
\recop|mem_io|ALT_INV_switches_reg\(3) <= NOT \recop|mem_io|switches_reg\(3);
\recop|datapath_inst|ALT_INV_instruction_reg\(1) <= NOT \recop|datapath_inst|instruction_reg\(1);
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][1]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[15][1]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][1]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[14][1]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][1]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[13][1]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][1]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[12][1]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][1]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[2][1]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][1]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[1][1]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][1]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[7][1]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][1]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[6][1]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][1]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[5][1]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][1]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[4][1]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][1]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[3][1]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][1]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[11][1]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][1]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[10][1]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][1]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[9][1]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][1]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[8][1]~q\;
\recop|mem_io|ALT_INV_to_noc_reg\(17) <= NOT \recop|mem_io|to_noc_reg\(17);
\recop|mem_io|ALT_INV_to_noc_reg\(1) <= NOT \recop|mem_io|to_noc_reg\(1);
\recop|mem_io|ALT_INV_switches_reg\(1) <= NOT \recop|mem_io|switches_reg\(1);
\recop|data_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(3) <= NOT \recop|data_mem|altsyncram_component|auto_generated|q_a\(3);
\recop|data_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \recop|data_mem|altsyncram_component|auto_generated|q_a\(1);
\recop|datapath_inst|ALT_INV_instruction_reg\(4) <= NOT \recop|datapath_inst|instruction_reg\(4);
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][4]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[15][4]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][4]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[14][4]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][4]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[13][4]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][4]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[12][4]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][4]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[2][4]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][4]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[1][4]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][4]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[7][4]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][4]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[6][4]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][4]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[5][4]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][4]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[4][4]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][4]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[3][4]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][4]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[11][4]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][4]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[10][4]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][4]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[9][4]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][4]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[8][4]~q\;
\recop|mem_io|ALT_INV_hex0_reg\(4) <= NOT \recop|mem_io|hex0_reg\(4);
\recop|mem_io|ALT_INV_hex1_reg\(4) <= NOT \recop|mem_io|hex1_reg\(4);
\recop|mem_io|ALT_INV_hex3_reg\(4) <= NOT \recop|mem_io|hex3_reg\(4);
\recop|mem_io|ALT_INV_hex2_reg\(4) <= NOT \recop|mem_io|hex2_reg\(4);
\recop|mem_io|ALT_INV_to_noc_reg\(20) <= NOT \recop|mem_io|to_noc_reg\(20);
\recop|mem_io|ALT_INV_to_noc_reg\(4) <= NOT \recop|mem_io|to_noc_reg\(4);
\recop|mem_io|ALT_INV_switches_reg\(4) <= NOT \recop|mem_io|switches_reg\(4);
\recop|data_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(5) <= NOT \recop|data_mem|altsyncram_component|auto_generated|q_a\(5);
\recop|data_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(4) <= NOT \recop|data_mem|altsyncram_component|auto_generated|q_a\(4);
\recop|datapath_inst|ALT_INV_instruction_reg\(5) <= NOT \recop|datapath_inst|instruction_reg\(5);
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][5]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[15][5]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][5]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[14][5]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][5]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[13][5]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][5]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[12][5]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][5]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[2][5]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][5]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[1][5]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][5]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[7][5]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][5]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[6][5]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][5]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[5][5]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][5]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[4][5]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][5]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[3][5]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][5]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[11][5]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][5]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[10][5]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][5]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[9][5]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][5]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[8][5]~q\;
\recop|mem_io|ALT_INV_hex0_reg\(5) <= NOT \recop|mem_io|hex0_reg\(5);
\recop|mem_io|ALT_INV_hex1_reg\(5) <= NOT \recop|mem_io|hex1_reg\(5);
\recop|mem_io|ALT_INV_hex3_reg\(5) <= NOT \recop|mem_io|hex3_reg\(5);
\recop|mem_io|ALT_INV_hex2_reg\(5) <= NOT \recop|mem_io|hex2_reg\(5);
\recop|mem_io|ALT_INV_to_noc_reg\(21) <= NOT \recop|mem_io|to_noc_reg\(21);
\recop|mem_io|ALT_INV_to_noc_reg\(5) <= NOT \recop|mem_io|to_noc_reg\(5);
\recop|mem_io|ALT_INV_switches_reg\(5) <= NOT \recop|mem_io|switches_reg\(5);
\recop|datapath_inst|ALT_INV_instruction_reg\(6) <= NOT \recop|datapath_inst|instruction_reg\(6);
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][6]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[15][6]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][6]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[14][6]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][6]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[13][6]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][6]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[12][6]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][6]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[2][6]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][6]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[1][6]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][6]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[7][6]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][6]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[6][6]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][6]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[5][6]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][6]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[4][6]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][6]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[3][6]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][6]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[11][6]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][6]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[10][6]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][6]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[9][6]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][6]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[8][6]~q\;
\recop|mem_io|ALT_INV_hex0_reg\(6) <= NOT \recop|mem_io|hex0_reg\(6);
\recop|mem_io|ALT_INV_hex1_reg\(6) <= NOT \recop|mem_io|hex1_reg\(6);
\recop|mem_io|ALT_INV_hex3_reg\(6) <= NOT \recop|mem_io|hex3_reg\(6);
\recop|mem_io|ALT_INV_hex2_reg\(6) <= NOT \recop|mem_io|hex2_reg\(6);
\recop|mem_io|ALT_INV_to_noc_reg\(22) <= NOT \recop|mem_io|to_noc_reg\(22);
\recop|mem_io|ALT_INV_to_noc_reg\(6) <= NOT \recop|mem_io|to_noc_reg\(6);
\recop|mem_io|ALT_INV_switches_reg\(6) <= NOT \recop|mem_io|switches_reg\(6);
\recop|data_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(7) <= NOT \recop|data_mem|altsyncram_component|auto_generated|q_a\(7);
\recop|data_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(6) <= NOT \recop|data_mem|altsyncram_component|auto_generated|q_a\(6);
\recop|datapath_inst|ALT_INV_instruction_reg\(7) <= NOT \recop|datapath_inst|instruction_reg\(7);
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][7]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[15][7]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][7]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[14][7]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][7]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[13][7]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][7]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[12][7]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][7]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[2][7]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][7]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[1][7]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][7]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[7][7]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][7]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[6][7]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][7]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[5][7]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][7]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[4][7]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][7]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[3][7]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][7]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[11][7]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][7]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[10][7]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][7]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[9][7]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][7]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[8][7]~q\;
\recop|mem_io|ALT_INV_hex0_reg\(7) <= NOT \recop|mem_io|hex0_reg\(7);
\recop|mem_io|ALT_INV_hex1_reg\(7) <= NOT \recop|mem_io|hex1_reg\(7);
\recop|mem_io|ALT_INV_hex3_reg\(7) <= NOT \recop|mem_io|hex3_reg\(7);
\recop|mem_io|ALT_INV_hex2_reg\(7) <= NOT \recop|mem_io|hex2_reg\(7);
\recop|mem_io|ALT_INV_to_noc_reg\(23) <= NOT \recop|mem_io|to_noc_reg\(23);
\recop|mem_io|ALT_INV_to_noc_reg\(7) <= NOT \recop|mem_io|to_noc_reg\(7);
\recop|mem_io|ALT_INV_switches_reg\(7) <= NOT \recop|mem_io|switches_reg\(7);
\recop|datapath_inst|ALT_INV_instruction_reg\(15) <= NOT \recop|datapath_inst|instruction_reg\(15);
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][15]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[2][15]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][15]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[1][15]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][15]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[3][15]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][15]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[7][15]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][15]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[6][15]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][15]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[5][15]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][15]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[4][15]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][15]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[15][15]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][15]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[14][15]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][15]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[13][15]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][15]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[12][15]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][15]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[11][15]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][15]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[10][15]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][15]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[9][15]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][15]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[8][15]~q\;
\recop|datapath_inst|alu_inst|ALT_INV_Add0~41_sumout\ <= NOT \recop|datapath_inst|alu_inst|Add0~41_sumout\;
\recop|mem_io|ALT_INV_ledr_reg\(15) <= NOT \recop|mem_io|ledr_reg\(15);
\recop|mem_io|ALT_INV_hex1_reg\(15) <= NOT \recop|mem_io|hex1_reg\(15);
\recop|mem_io|ALT_INV_hex0_reg\(15) <= NOT \recop|mem_io|hex0_reg\(15);
\recop|mem_io|ALT_INV_hex2_reg\(15) <= NOT \recop|mem_io|hex2_reg\(15);
\recop|mem_io|ALT_INV_hex3_reg\(15) <= NOT \recop|mem_io|hex3_reg\(15);
\recop|mem_io|ALT_INV_to_noc_reg\(15) <= NOT \recop|mem_io|to_noc_reg\(15);
\recop|mem_io|ALT_INV_to_noc_reg\(31) <= NOT \recop|mem_io|to_noc_reg\(31);
\recop|datapath_inst|ALT_INV_instruction_reg\(0) <= NOT \recop|datapath_inst|instruction_reg\(0);
\recop|datapath_inst|ALT_INV_instruction_reg\(31) <= NOT \recop|datapath_inst|instruction_reg\(31);
\recop|datapath_inst|ALT_INV_instruction_reg\(30) <= NOT \recop|datapath_inst|instruction_reg\(30);
\recop|control_unit_inst|ALT_INV_ex_dmem_read~q\ <= NOT \recop|control_unit_inst|ex_dmem_read~q\;
\recop|datapath_inst|ALT_INV_instruction_reg\(26) <= NOT \recop|datapath_inst|instruction_reg\(26);
\recop|datapath_inst|ALT_INV_instruction_reg\(27) <= NOT \recop|datapath_inst|instruction_reg\(27);
\recop|datapath_inst|ALT_INV_instruction_reg\(29) <= NOT \recop|datapath_inst|instruction_reg\(29);
\recop|datapath_inst|ALT_INV_instruction_reg\(25) <= NOT \recop|datapath_inst|instruction_reg\(25);
\recop|datapath_inst|ALT_INV_instruction_reg\(28) <= NOT \recop|datapath_inst|instruction_reg\(28);
\recop|datapath_inst|ALT_INV_instruction_reg\(24) <= NOT \recop|datapath_inst|instruction_reg\(24);
\recop|datapath_inst|ALT_INV_instruction_reg\(22) <= NOT \recop|datapath_inst|instruction_reg\(22);
\recop|datapath_inst|ALT_INV_instruction_reg\(21) <= NOT \recop|datapath_inst|instruction_reg\(21);
\recop|datapath_inst|ALT_INV_instruction_reg\(20) <= NOT \recop|datapath_inst|instruction_reg\(20);
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][0]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[15][0]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][0]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[14][0]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][0]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[13][0]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][0]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[12][0]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][0]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[2][0]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][0]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[1][0]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][0]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[7][0]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][0]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[6][0]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][0]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[5][0]~q\;
\recop|datapath_inst|ALT_INV_instruction_reg\(23) <= NOT \recop|datapath_inst|instruction_reg\(23);
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][0]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[4][0]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][0]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[3][0]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][0]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[11][0]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][0]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[10][0]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][0]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[9][0]~q\;
\recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][0]~q\ <= NOT \recop|datapath_inst|registerfile_inst|registers[8][0]~q\;
\recop|control_unit_inst|ALT_INV_reg_write~q\ <= NOT \recop|control_unit_inst|reg_write~q\;
\recop|datapath_inst|ALT_INV_instruction_reg\(18) <= NOT \recop|datapath_inst|instruction_reg\(18);
\recop|datapath_inst|ALT_INV_instruction_reg\(17) <= NOT \recop|datapath_inst|instruction_reg\(17);
\recop|datapath_inst|ALT_INV_instruction_reg\(16) <= NOT \recop|datapath_inst|instruction_reg\(16);
\recop|control_unit_inst|ALT_INV_reg_dst~q\ <= NOT \recop|control_unit_inst|reg_dst~q\;
\recop|datapath_inst|ALT_INV_instruction_reg\(19) <= NOT \recop|datapath_inst|instruction_reg\(19);
\recop|mem_io|ALT_INV_to_noc_reg\(16) <= NOT \recop|mem_io|to_noc_reg\(16);
\recop|mem_io|ALT_INV_to_noc_reg\(0) <= NOT \recop|mem_io|to_noc_reg\(0);
\recop|mem_io|ALT_INV_switches_reg\(0) <= NOT \recop|mem_io|switches_reg\(0);
\recop|data_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(15) <= NOT \recop|data_mem|altsyncram_component|auto_generated|q_a\(15);
\recop|data_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \recop|data_mem|altsyncram_component|auto_generated|q_a\(0);
\recop|datapath_inst|alu_inst|ALT_INV_Add0~37_sumout\ <= NOT \recop|datapath_inst|alu_inst|Add0~37_sumout\;
\recop|datapath_inst|alu_inst|ALT_INV_Add0~33_sumout\ <= NOT \recop|datapath_inst|alu_inst|Add0~33_sumout\;
\recop|datapath_inst|alu_inst|ALT_INV_Add0~29_sumout\ <= NOT \recop|datapath_inst|alu_inst|Add0~29_sumout\;
\recop|datapath_inst|alu_inst|ALT_INV_Add0~25_sumout\ <= NOT \recop|datapath_inst|alu_inst|Add0~25_sumout\;
\recop|datapath_inst|alu_inst|ALT_INV_Add0~21_sumout\ <= NOT \recop|datapath_inst|alu_inst|Add0~21_sumout\;
\recop|datapath_inst|alu_inst|ALT_INV_Add0~17_sumout\ <= NOT \recop|datapath_inst|alu_inst|Add0~17_sumout\;
\recop|datapath_inst|alu_inst|ALT_INV_Add0~13_sumout\ <= NOT \recop|datapath_inst|alu_inst|Add0~13_sumout\;
\recop|datapath_inst|alu_inst|ALT_INV_Add0~9_sumout\ <= NOT \recop|datapath_inst|alu_inst|Add0~9_sumout\;
\recop|datapath_inst|alu_inst|ALT_INV_Add0~5_sumout\ <= NOT \recop|datapath_inst|alu_inst|Add0~5_sumout\;
\recop|control_unit_inst|ALT_INV_mem_addr_src\(0) <= NOT \recop|control_unit_inst|mem_addr_src\(0);
\recop|control_unit_inst|ALT_INV_mem_addr_src\(1) <= NOT \recop|control_unit_inst|mem_addr_src\(1);
\recop|datapath_inst|alu_inst|ALT_INV_Add0~1_sumout\ <= NOT \recop|datapath_inst|alu_inst|Add0~1_sumout\;
\recop|datapath_inst|ALT_INV_id_ex_operand\(8) <= NOT \recop|datapath_inst|id_ex_operand\(8);
\recop|datapath_inst|ALT_INV_id_ex_next_pc\(8) <= NOT \recop|datapath_inst|id_ex_next_pc\(8);
\recop|datapath_inst|ALT_INV_id_ex_reg_z\(8) <= NOT \recop|datapath_inst|id_ex_reg_z\(8);
\recop|datapath_inst|ALT_INV_id_ex_reg_x\(8) <= NOT \recop|datapath_inst|id_ex_reg_x\(8);
\recop|datapath_inst|ALT_INV_mem_wb_alu_result\(8) <= NOT \recop|datapath_inst|mem_wb_alu_result\(8);
\recop|datapath_inst|ALT_INV_mem_wb_rd_data\(8) <= NOT \recop|datapath_inst|mem_wb_rd_data\(8);
\recop|datapath_inst|ALT_INV_id_ex_operand\(9) <= NOT \recop|datapath_inst|id_ex_operand\(9);
\recop|datapath_inst|ALT_INV_id_ex_next_pc\(9) <= NOT \recop|datapath_inst|id_ex_next_pc\(9);
\recop|datapath_inst|ALT_INV_id_ex_reg_z\(9) <= NOT \recop|datapath_inst|id_ex_reg_z\(9);
\recop|datapath_inst|ALT_INV_id_ex_operand\(10) <= NOT \recop|datapath_inst|id_ex_operand\(10);
\recop|datapath_inst|ALT_INV_id_ex_next_pc\(10) <= NOT \recop|datapath_inst|id_ex_next_pc\(10);
\recop|datapath_inst|ALT_INV_id_ex_reg_z\(10) <= NOT \recop|datapath_inst|id_ex_reg_z\(10);
\recop|datapath_inst|ALT_INV_id_ex_reg_x\(10) <= NOT \recop|datapath_inst|id_ex_reg_x\(10);
\recop|datapath_inst|ALT_INV_ex_mem_alu_result\(10) <= NOT \recop|datapath_inst|ex_mem_alu_result\(10);
\recop|datapath_inst|ALT_INV_mem_wb_alu_result\(10) <= NOT \recop|datapath_inst|mem_wb_alu_result\(10);
\recop|datapath_inst|ALT_INV_id_ex_reg_x\(9) <= NOT \recop|datapath_inst|id_ex_reg_x\(9);
\recop|datapath_inst|ALT_INV_mem_wb_alu_result\(9) <= NOT \recop|datapath_inst|mem_wb_alu_result\(9);
\recop|datapath_inst|ALT_INV_mem_wb_rd_data\(9) <= NOT \recop|datapath_inst|mem_wb_rd_data\(9);
\recop|datapath_inst|ALT_INV_id_ex_operand\(11) <= NOT \recop|datapath_inst|id_ex_operand\(11);
\recop|datapath_inst|ALT_INV_id_ex_next_pc\(11) <= NOT \recop|datapath_inst|id_ex_next_pc\(11);
\recop|datapath_inst|ALT_INV_id_ex_reg_z\(11) <= NOT \recop|datapath_inst|id_ex_reg_z\(11);
\recop|datapath_inst|ALT_INV_id_ex_reg_x\(11) <= NOT \recop|datapath_inst|id_ex_reg_x\(11);
\recop|datapath_inst|ALT_INV_ex_mem_alu_result\(11) <= NOT \recop|datapath_inst|ex_mem_alu_result\(11);
\recop|datapath_inst|ALT_INV_mem_wb_alu_result\(11) <= NOT \recop|datapath_inst|mem_wb_alu_result\(11);
\recop|datapath_inst|ALT_INV_id_ex_operand\(12) <= NOT \recop|datapath_inst|id_ex_operand\(12);
\recop|datapath_inst|ALT_INV_id_ex_next_pc\(12) <= NOT \recop|datapath_inst|id_ex_next_pc\(12);
\recop|datapath_inst|ALT_INV_id_ex_reg_z\(12) <= NOT \recop|datapath_inst|id_ex_reg_z\(12);
\recop|datapath_inst|ALT_INV_id_ex_operand\(13) <= NOT \recop|datapath_inst|id_ex_operand\(13);
\recop|datapath_inst|ALT_INV_id_ex_next_pc\(13) <= NOT \recop|datapath_inst|id_ex_next_pc\(13);
\recop|datapath_inst|ALT_INV_id_ex_reg_z\(13) <= NOT \recop|datapath_inst|id_ex_reg_z\(13);
\recop|datapath_inst|ALT_INV_id_ex_reg_x\(12) <= NOT \recop|datapath_inst|id_ex_reg_x\(12);
\recop|datapath_inst|ALT_INV_ex_mem_alu_result\(12) <= NOT \recop|datapath_inst|ex_mem_alu_result\(12);
\recop|datapath_inst|ALT_INV_mem_wb_alu_result\(12) <= NOT \recop|datapath_inst|mem_wb_alu_result\(12);
\recop|datapath_inst|ALT_INV_id_ex_reg_x\(13) <= NOT \recop|datapath_inst|id_ex_reg_x\(13);
\recop|datapath_inst|ALT_INV_ex_mem_alu_result\(13) <= NOT \recop|datapath_inst|ex_mem_alu_result\(13);
\recop|datapath_inst|ALT_INV_mem_wb_alu_result\(13) <= NOT \recop|datapath_inst|mem_wb_alu_result\(13);
\recop|datapath_inst|ALT_INV_id_ex_operand\(14) <= NOT \recop|datapath_inst|id_ex_operand\(14);
\recop|datapath_inst|ALT_INV_id_ex_next_pc\(14) <= NOT \recop|datapath_inst|id_ex_next_pc\(14);
\recop|datapath_inst|ALT_INV_id_ex_reg_z\(14) <= NOT \recop|datapath_inst|id_ex_reg_z\(14);
\recop|datapath_inst|ALT_INV_id_ex_reg_x\(14) <= NOT \recop|datapath_inst|id_ex_reg_x\(14);
\recop|datapath_inst|ALT_INV_ex_mem_alu_result\(14) <= NOT \recop|datapath_inst|ex_mem_alu_result\(14);
\recop|datapath_inst|ALT_INV_mem_wb_alu_result\(14) <= NOT \recop|datapath_inst|mem_wb_alu_result\(14);
\recop|datapath_inst|ALT_INV_id_ex_operand\(2) <= NOT \recop|datapath_inst|id_ex_operand\(2);
\recop|datapath_inst|ALT_INV_id_ex_next_pc\(2) <= NOT \recop|datapath_inst|id_ex_next_pc\(2);
\recop|datapath_inst|ALT_INV_id_ex_reg_z\(2) <= NOT \recop|datapath_inst|id_ex_reg_z\(2);
\recop|datapath_inst|ALT_INV_id_ex_reg_x\(2) <= NOT \recop|datapath_inst|id_ex_reg_x\(2);
\recop|datapath_inst|ALT_INV_mem_wb_alu_result\(2) <= NOT \recop|datapath_inst|mem_wb_alu_result\(2);
\recop|datapath_inst|ALT_INV_mem_wb_rd_data\(2) <= NOT \recop|datapath_inst|mem_wb_rd_data\(2);
\recop|datapath_inst|ALT_INV_id_ex_operand\(3) <= NOT \recop|datapath_inst|id_ex_operand\(3);
\recop|datapath_inst|ALT_INV_id_ex_next_pc\(3) <= NOT \recop|datapath_inst|id_ex_next_pc\(3);
\recop|datapath_inst|ALT_INV_id_ex_reg_z\(3) <= NOT \recop|datapath_inst|id_ex_reg_z\(3);
\recop|datapath_inst|ALT_INV_id_ex_reg_x\(3) <= NOT \recop|datapath_inst|id_ex_reg_x\(3);
\recop|datapath_inst|ALT_INV_mem_wb_alu_result\(3) <= NOT \recop|datapath_inst|mem_wb_alu_result\(3);
\recop|datapath_inst|ALT_INV_mem_wb_rd_data\(3) <= NOT \recop|datapath_inst|mem_wb_rd_data\(3);
\recop|datapath_inst|ALT_INV_id_ex_operand\(1) <= NOT \recop|datapath_inst|id_ex_operand\(1);
\recop|datapath_inst|ALT_INV_id_ex_next_pc\(1) <= NOT \recop|datapath_inst|id_ex_next_pc\(1);
\recop|datapath_inst|ALT_INV_id_ex_reg_z\(1) <= NOT \recop|datapath_inst|id_ex_reg_z\(1);
\recop|datapath_inst|ALT_INV_id_ex_reg_x\(1) <= NOT \recop|datapath_inst|id_ex_reg_x\(1);
\recop|datapath_inst|ALT_INV_mem_wb_alu_result\(1) <= NOT \recop|datapath_inst|mem_wb_alu_result\(1);
\recop|datapath_inst|ALT_INV_mem_wb_rd_data\(1) <= NOT \recop|datapath_inst|mem_wb_rd_data\(1);
\recop|datapath_inst|ALT_INV_id_ex_operand\(4) <= NOT \recop|datapath_inst|id_ex_operand\(4);
\recop|datapath_inst|ALT_INV_id_ex_next_pc\(4) <= NOT \recop|datapath_inst|id_ex_next_pc\(4);
\recop|datapath_inst|ALT_INV_id_ex_reg_z\(4) <= NOT \recop|datapath_inst|id_ex_reg_z\(4);
\recop|datapath_inst|ALT_INV_id_ex_reg_x\(4) <= NOT \recop|datapath_inst|id_ex_reg_x\(4);
\recop|datapath_inst|ALT_INV_mem_wb_alu_result\(4) <= NOT \recop|datapath_inst|mem_wb_alu_result\(4);
\recop|datapath_inst|ALT_INV_mem_wb_rd_data\(4) <= NOT \recop|datapath_inst|mem_wb_rd_data\(4);
\recop|datapath_inst|ALT_INV_id_ex_operand\(5) <= NOT \recop|datapath_inst|id_ex_operand\(5);
\recop|datapath_inst|ALT_INV_id_ex_next_pc\(5) <= NOT \recop|datapath_inst|id_ex_next_pc\(5);
\recop|datapath_inst|ALT_INV_id_ex_reg_z\(5) <= NOT \recop|datapath_inst|id_ex_reg_z\(5);
\recop|datapath_inst|ALT_INV_id_ex_reg_x\(5) <= NOT \recop|datapath_inst|id_ex_reg_x\(5);
\recop|datapath_inst|ALT_INV_mem_wb_alu_result\(5) <= NOT \recop|datapath_inst|mem_wb_alu_result\(5);
\recop|datapath_inst|ALT_INV_mem_wb_rd_data\(5) <= NOT \recop|datapath_inst|mem_wb_rd_data\(5);
\recop|datapath_inst|ALT_INV_id_ex_operand\(6) <= NOT \recop|datapath_inst|id_ex_operand\(6);
\recop|datapath_inst|ALT_INV_id_ex_next_pc\(6) <= NOT \recop|datapath_inst|id_ex_next_pc\(6);
\recop|datapath_inst|ALT_INV_id_ex_reg_z\(6) <= NOT \recop|datapath_inst|id_ex_reg_z\(6);
\recop|datapath_inst|ALT_INV_id_ex_reg_x\(6) <= NOT \recop|datapath_inst|id_ex_reg_x\(6);
\recop|datapath_inst|ALT_INV_mem_wb_alu_result\(6) <= NOT \recop|datapath_inst|mem_wb_alu_result\(6);
\recop|datapath_inst|ALT_INV_mem_wb_rd_data\(6) <= NOT \recop|datapath_inst|mem_wb_rd_data\(6);
\recop|datapath_inst|ALT_INV_id_ex_operand\(7) <= NOT \recop|datapath_inst|id_ex_operand\(7);
\recop|datapath_inst|ALT_INV_id_ex_next_pc\(7) <= NOT \recop|datapath_inst|id_ex_next_pc\(7);
\recop|datapath_inst|ALT_INV_id_ex_reg_z\(7) <= NOT \recop|datapath_inst|id_ex_reg_z\(7);
\recop|datapath_inst|ALT_INV_id_ex_reg_x\(7) <= NOT \recop|datapath_inst|id_ex_reg_x\(7);
\recop|datapath_inst|ALT_INV_mem_wb_alu_result\(7) <= NOT \recop|datapath_inst|mem_wb_alu_result\(7);
\recop|datapath_inst|ALT_INV_mem_wb_rd_data\(7) <= NOT \recop|datapath_inst|mem_wb_rd_data\(7);
\recop|datapath_inst|ALT_INV_id_ex_operand\(15) <= NOT \recop|datapath_inst|id_ex_operand\(15);
\recop|datapath_inst|ALT_INV_id_ex_next_pc\(15) <= NOT \recop|datapath_inst|id_ex_next_pc\(15);
\recop|datapath_inst|ALT_INV_id_ex_reg_z\(15) <= NOT \recop|datapath_inst|id_ex_reg_z\(15);
\recop|datapath_inst|ALT_INV_id_ex_reg_x\(15) <= NOT \recop|datapath_inst|id_ex_reg_x\(15);
\recop|datapath_inst|ALT_INV_ex_mem_alu_result\(15) <= NOT \recop|datapath_inst|ex_mem_alu_result\(15);
\recop|datapath_inst|ALT_INV_mem_wb_alu_result\(15) <= NOT \recop|datapath_inst|mem_wb_alu_result\(15);
\recop|datapath_inst|ALT_INV_id_ex_operand\(0) <= NOT \recop|datapath_inst|id_ex_operand\(0);
\recop|datapath_inst|ALT_INV_id_ex_next_pc\(0) <= NOT \recop|datapath_inst|id_ex_next_pc\(0);
\recop|control_unit_inst|ALT_INV_alu_src\(0) <= NOT \recop|control_unit_inst|alu_src\(0);
\recop|datapath_inst|ALT_INV_id_ex_reg_z\(0) <= NOT \recop|datapath_inst|id_ex_reg_z\(0);
\recop|datapath_inst|ALT_INV_id_ex_r_addr_z\(2) <= NOT \recop|datapath_inst|id_ex_r_addr_z\(2);
\recop|datapath_inst|ALT_INV_id_ex_r_addr_z\(1) <= NOT \recop|datapath_inst|id_ex_r_addr_z\(1);
\recop|datapath_inst|ALT_INV_id_ex_r_addr_z\(0) <= NOT \recop|datapath_inst|id_ex_r_addr_z\(0);
\recop|datapath_inst|ALT_INV_id_ex_r_addr_z\(3) <= NOT \recop|datapath_inst|id_ex_r_addr_z\(3);
\recop|datapath_inst|ALT_INV_id_ex_reg_x\(0) <= NOT \recop|datapath_inst|id_ex_reg_x\(0);
\recop|control_unit_inst|ALT_INV_mem_reg_write~q\ <= NOT \recop|control_unit_inst|mem_reg_write~q\;
\recop|datapath_inst|ALT_INV_id_ex_r_addr_x\(2) <= NOT \recop|datapath_inst|id_ex_r_addr_x\(2);
\recop|datapath_inst|ALT_INV_id_ex_r_addr_x\(1) <= NOT \recop|datapath_inst|id_ex_r_addr_x\(1);
\recop|datapath_inst|ALT_INV_id_ex_r_addr_x\(0) <= NOT \recop|datapath_inst|id_ex_r_addr_x\(0);
\recop|datapath_inst|ALT_INV_id_ex_r_addr_x\(3) <= NOT \recop|datapath_inst|id_ex_r_addr_x\(3);
\recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(2) <= NOT \recop|datapath_inst|mem_wb_dst_reg\(2);
\recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(1) <= NOT \recop|datapath_inst|mem_wb_dst_reg\(1);
\recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(0) <= NOT \recop|datapath_inst|mem_wb_dst_reg\(0);
\recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(3) <= NOT \recop|datapath_inst|mem_wb_dst_reg\(3);
\recop|datapath_inst|ALT_INV_mem_wb_alu_result\(0) <= NOT \recop|datapath_inst|mem_wb_alu_result\(0);
\recop|datapath_inst|ALT_INV_mem_wb_rd_data\(0) <= NOT \recop|datapath_inst|mem_wb_rd_data\(0);
\recop|control_unit_inst|ALT_INV_mem_to_reg~q\ <= NOT \recop|control_unit_inst|mem_to_reg~q\;
\recop|datapath_inst|ALT_INV_ex_mem_alu_result\(9) <= NOT \recop|datapath_inst|ex_mem_alu_result\(9);
\recop|datapath_inst|ALT_INV_ex_mem_alu_result\(8) <= NOT \recop|datapath_inst|ex_mem_alu_result\(8);
\recop|datapath_inst|ALT_INV_ex_mem_alu_result\(7) <= NOT \recop|datapath_inst|ex_mem_alu_result\(7);
\recop|datapath_inst|ALT_INV_ex_mem_alu_result\(6) <= NOT \recop|datapath_inst|ex_mem_alu_result\(6);
\recop|datapath_inst|ALT_INV_ex_mem_alu_result\(5) <= NOT \recop|datapath_inst|ex_mem_alu_result\(5);
\recop|datapath_inst|ALT_INV_ex_mem_alu_result\(4) <= NOT \recop|datapath_inst|ex_mem_alu_result\(4);
\recop|datapath_inst|ALT_INV_ex_mem_alu_result\(3) <= NOT \recop|datapath_inst|ex_mem_alu_result\(3);
\recop|datapath_inst|ALT_INV_ex_mem_alu_result\(2) <= NOT \recop|datapath_inst|ex_mem_alu_result\(2);
\recop|datapath_inst|ALT_INV_ex_mem_alu_result\(1) <= NOT \recop|datapath_inst|ex_mem_alu_result\(1);
\recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(2) <= NOT \recop|datapath_inst|ex_mem_wr_data_addr\(2);
\recop|control_unit_inst|ALT_INV_mem_write~q\ <= NOT \recop|control_unit_inst|mem_write~q\;
\recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(11) <= NOT \recop|datapath_inst|ex_mem_wr_data_addr\(11);
\recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(15) <= NOT \recop|datapath_inst|ex_mem_wr_data_addr\(15);
\recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(14) <= NOT \recop|datapath_inst|ex_mem_wr_data_addr\(14);
\recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(13) <= NOT \recop|datapath_inst|ex_mem_wr_data_addr\(13);
\recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(12) <= NOT \recop|datapath_inst|ex_mem_wr_data_addr\(12);
\recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(0) <= NOT \recop|datapath_inst|ex_mem_wr_data_addr\(0);

-- Location: IOOBUF_X52_Y0_N2
\LEDR[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|ledr_reg\(0),
	devoe => ww_devoe,
	o => ww_LEDR(0));

-- Location: IOOBUF_X52_Y0_N19
\LEDR[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|ledr_reg\(1),
	devoe => ww_devoe,
	o => ww_LEDR(1));

-- Location: IOOBUF_X60_Y0_N2
\LEDR[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|ledr_reg\(2),
	devoe => ww_devoe,
	o => ww_LEDR(2));

-- Location: IOOBUF_X80_Y0_N2
\LEDR[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|ledr_reg\(3),
	devoe => ww_devoe,
	o => ww_LEDR(3));

-- Location: IOOBUF_X60_Y0_N19
\LEDR[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|ledr_reg\(4),
	devoe => ww_devoe,
	o => ww_LEDR(4));

-- Location: IOOBUF_X80_Y0_N19
\LEDR[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|ledr_reg\(5),
	devoe => ww_devoe,
	o => ww_LEDR(5));

-- Location: IOOBUF_X84_Y0_N2
\LEDR[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|ledr_reg\(6),
	devoe => ww_devoe,
	o => ww_LEDR(6));

-- Location: IOOBUF_X89_Y6_N5
\LEDR[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|ledr_reg\(7),
	devoe => ww_devoe,
	o => ww_LEDR(7));

-- Location: IOOBUF_X89_Y8_N5
\LEDR[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|ledr_reg\(8),
	devoe => ww_devoe,
	o => ww_LEDR(8));

-- Location: IOOBUF_X89_Y6_N22
\LEDR[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|ledr_reg\(9),
	devoe => ww_devoe,
	o => ww_LEDR(9));

-- Location: IOOBUF_X89_Y8_N39
\HEX0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(0));

-- Location: IOOBUF_X89_Y11_N79
\HEX0[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(1));

-- Location: IOOBUF_X89_Y11_N96
\HEX0[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(2));

-- Location: IOOBUF_X89_Y4_N79
\HEX0[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(3));

-- Location: IOOBUF_X89_Y13_N56
\HEX0[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(4));

-- Location: IOOBUF_X89_Y13_N39
\HEX0[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(5));

-- Location: IOOBUF_X89_Y4_N96
\HEX0[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(6));

-- Location: IOOBUF_X89_Y6_N39
\HEX1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|Mux13~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(0));

-- Location: IOOBUF_X89_Y6_N56
\HEX1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|Mux12~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(1));

-- Location: IOOBUF_X89_Y16_N39
\HEX1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|Mux11~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(2));

-- Location: IOOBUF_X89_Y16_N56
\HEX1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|Mux10~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(3));

-- Location: IOOBUF_X89_Y15_N39
\HEX1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|Mux9~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(4));

-- Location: IOOBUF_X89_Y15_N56
\HEX1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|Mux8~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(5));

-- Location: IOOBUF_X89_Y8_N56
\HEX1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|ALT_INV_Mux7~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(6));

-- Location: IOOBUF_X89_Y9_N22
\HEX2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|Mux20~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(0));

-- Location: IOOBUF_X89_Y23_N39
\HEX2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|Mux19~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(1));

-- Location: IOOBUF_X89_Y23_N56
\HEX2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|Mux18~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(2));

-- Location: IOOBUF_X89_Y20_N79
\HEX2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|Mux17~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(3));

-- Location: IOOBUF_X89_Y25_N39
\HEX2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|Mux16~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(4));

-- Location: IOOBUF_X89_Y20_N96
\HEX2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|Mux15~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(5));

-- Location: IOOBUF_X89_Y25_N56
\HEX2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|ALT_INV_Mux14~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(6));

-- Location: IOOBUF_X89_Y16_N5
\HEX3[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|Mux27~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(0));

-- Location: IOOBUF_X89_Y16_N22
\HEX3[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|Mux26~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(1));

-- Location: IOOBUF_X89_Y4_N45
\HEX3[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|Mux25~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(2));

-- Location: IOOBUF_X89_Y4_N62
\HEX3[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|Mux24~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(3));

-- Location: IOOBUF_X89_Y21_N39
\HEX3[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|Mux23~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(4));

-- Location: IOOBUF_X89_Y11_N62
\HEX3[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|Mux22~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(5));

-- Location: IOOBUF_X89_Y9_N5
\HEX3[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|ALT_INV_Mux21~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(6));

-- Location: IOOBUF_X89_Y11_N45
\HEX4[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|Mux34~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(0));

-- Location: IOOBUF_X89_Y13_N5
\HEX4[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|Mux33~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(1));

-- Location: IOOBUF_X89_Y13_N22
\HEX4[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|Mux32~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(2));

-- Location: IOOBUF_X89_Y8_N22
\HEX4[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|Mux31~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(3));

-- Location: IOOBUF_X89_Y15_N22
\HEX4[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|Mux30~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(4));

-- Location: IOOBUF_X89_Y15_N5
\HEX4[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|Mux29~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(5));

-- Location: IOOBUF_X89_Y20_N45
\HEX4[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|ALT_INV_Mux28~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(6));

-- Location: IOOBUF_X89_Y20_N62
\HEX5[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|Mux41~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(0));

-- Location: IOOBUF_X89_Y21_N56
\HEX5[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|Mux40~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(1));

-- Location: IOOBUF_X89_Y25_N22
\HEX5[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|Mux39~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(2));

-- Location: IOOBUF_X89_Y23_N22
\HEX5[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|Mux38~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(3));

-- Location: IOOBUF_X89_Y9_N56
\HEX5[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|Mux37~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(4));

-- Location: IOOBUF_X89_Y23_N5
\HEX5[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|Mux36~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(5));

-- Location: IOOBUF_X89_Y9_N39
\HEX5[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|mem_io|num_to_seven_seg|ALT_INV_Mux35~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(6));

-- Location: IOIBUF_X32_Y0_N1
\CLOCK_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: PLLREFCLKSELECT_X0_Y21_N0
\recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT\ : cyclonev_pll_refclk_select
-- pragma translate_off
GENERIC MAP (
	pll_auto_clk_sw_en => "false",
	pll_clk_loss_edge => "both_edges",
	pll_clk_loss_sw_en => "false",
	pll_clk_sw_dly => 0,
	pll_clkin_0_src => "clk_0",
	pll_clkin_1_src => "ref_clk1",
	pll_manu_clk_sw_en => "false",
	pll_sw_refclk_src => "clk_0")
-- pragma translate_on
PORT MAP (
	clkin => \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\,
	clkout => \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\,
	extswitchbuf => \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\);

-- Location: FRACTIONALPLL_X0_Y15_N0
\recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL\ : cyclonev_fractional_pll
-- pragma translate_off
GENERIC MAP (
	dsm_accumulator_reset_value => 0,
	forcelock => "false",
	mimic_fbclk_type => "gclk_far",
	nreset_invert => "true",
	output_clock_frequency => "320.0 mhz",
	pll_atb => 0,
	pll_bwctrl => 6000,
	pll_cmp_buf_dly => "0 ps",
	pll_cp_comp => "true",
	pll_cp_current => 10,
	pll_ctrl_override_setting => "false",
	pll_dsm_dither => "disable",
	pll_dsm_out_sel => "disable",
	pll_dsm_reset => "false",
	pll_ecn_bypass => "false",
	pll_ecn_test_en => "false",
	pll_enable => "true",
	pll_fbclk_mux_1 => "glb",
	pll_fbclk_mux_2 => "fb_1",
	pll_fractional_carry_out => 32,
	pll_fractional_division => 1,
	pll_fractional_division_string => "'0'",
	pll_fractional_value_ready => "true",
	pll_lf_testen => "false",
	pll_lock_fltr_cfg => 25,
	pll_lock_fltr_test => "false",
	pll_m_cnt_bypass_en => "false",
	pll_m_cnt_coarse_dly => "0 ps",
	pll_m_cnt_fine_dly => "0 ps",
	pll_m_cnt_hi_div => 16,
	pll_m_cnt_in_src => "ph_mux_clk",
	pll_m_cnt_lo_div => 16,
	pll_m_cnt_odd_div_duty_en => "false",
	pll_m_cnt_ph_mux_prst => 0,
	pll_m_cnt_prst => 1,
	pll_n_cnt_bypass_en => "false",
	pll_n_cnt_coarse_dly => "0 ps",
	pll_n_cnt_fine_dly => "0 ps",
	pll_n_cnt_hi_div => 1,
	pll_n_cnt_lo_div => 1,
	pll_n_cnt_odd_div_duty_en => "false",
	pll_ref_buf_dly => "0 ps",
	pll_reg_boost => 0,
	pll_regulator_bypass => "false",
	pll_ripplecap_ctrl => 0,
	pll_slf_rst => "false",
	pll_tclk_mux_en => "false",
	pll_tclk_sel => "n_src",
	pll_test_enable => "false",
	pll_testdn_enable => "false",
	pll_testup_enable => "false",
	pll_unlock_fltr_cfg => 2,
	pll_vco_div => 2,
	pll_vco_ph0_en => "true",
	pll_vco_ph1_en => "true",
	pll_vco_ph2_en => "true",
	pll_vco_ph3_en => "true",
	pll_vco_ph4_en => "true",
	pll_vco_ph5_en => "true",
	pll_vco_ph6_en => "true",
	pll_vco_ph7_en => "true",
	pll_vctrl_test_voltage => 750,
	reference_clock_frequency => "20.0 mhz",
	vccd0g_atb => "disable",
	vccd0g_output => 0,
	vccd1g_atb => "disable",
	vccd1g_output => 0,
	vccm1g_tap => 2,
	vccr_pd => "false",
	vcodiv_override => "false",
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	coreclkfb => \recop|recop_pll_inst|altpll_component|auto_generated|fb_clkin\,
	ecnc1test => \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\,
	nresync => GND,
	refclkin => \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\,
	shift => \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiftdonein => \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiften => \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\,
	up => \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	cntnen => \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	fbclk => \recop|recop_pll_inst|altpll_component|auto_generated|fb_clkin\,
	tclk => \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\,
	vcoph => \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\,
	mhi => \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\);

-- Location: PLLRECONFIG_X0_Y19_N0
\recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG\ : cyclonev_pll_reconfig
-- pragma translate_off
GENERIC MAP (
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	cntnen => \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	mhi => \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\,
	shift => \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiftenm => \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\,
	up => \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	shiften => \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\);

-- Location: PLLOUTPUTCOUNTER_X0_Y20_N1
\recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 4,
	dprio0_cnt_lo_div => 4,
	dprio0_cnt_odd_div_even_duty_en => "false",
	duty_cycle => 50,
	output_clock_frequency => "40.0 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 0,
  output_counter_index => 6)
-- pragma translate_on
PORT MAP (
	nen0 => \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiften => \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\,
	tclk0 => \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\,
	up0 => \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	vco0ph => \recop|recop_pll_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk\);

-- Location: CLKCTRL_G0
\recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk\,
	outclk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\);

-- Location: LABCELL_X66_Y6_N0
\recop|datapath_inst|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Add0~25_sumout\ = SUM(( \recop|datapath_inst|pc\(2) ) + ( VCC ) + ( !VCC ))
-- \recop|datapath_inst|Add0~26\ = CARRY(( \recop|datapath_inst|pc\(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_pc\(2),
	cin => GND,
	sumout => \recop|datapath_inst|Add0~25_sumout\,
	cout => \recop|datapath_inst|Add0~26\);

-- Location: LABCELL_X66_Y6_N3
\recop|datapath_inst|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Add0~21_sumout\ = SUM(( \recop|datapath_inst|pc\(3) ) + ( GND ) + ( \recop|datapath_inst|Add0~26\ ))
-- \recop|datapath_inst|Add0~22\ = CARRY(( \recop|datapath_inst|pc\(3) ) + ( GND ) + ( \recop|datapath_inst|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_pc\(3),
	cin => \recop|datapath_inst|Add0~26\,
	sumout => \recop|datapath_inst|Add0~21_sumout\,
	cout => \recop|datapath_inst|Add0~22\);

-- Location: LABCELL_X66_Y6_N6
\recop|datapath_inst|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Add0~17_sumout\ = SUM(( \recop|datapath_inst|pc\(4) ) + ( GND ) + ( \recop|datapath_inst|Add0~22\ ))
-- \recop|datapath_inst|Add0~18\ = CARRY(( \recop|datapath_inst|pc\(4) ) + ( GND ) + ( \recop|datapath_inst|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_pc\(4),
	cin => \recop|datapath_inst|Add0~22\,
	sumout => \recop|datapath_inst|Add0~17_sumout\,
	cout => \recop|datapath_inst|Add0~18\);

-- Location: LABCELL_X66_Y6_N9
\recop|datapath_inst|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Add0~13_sumout\ = SUM(( \recop|datapath_inst|pc\(5) ) + ( GND ) + ( \recop|datapath_inst|Add0~18\ ))
-- \recop|datapath_inst|Add0~14\ = CARRY(( \recop|datapath_inst|pc\(5) ) + ( GND ) + ( \recop|datapath_inst|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_pc\(5),
	cin => \recop|datapath_inst|Add0~18\,
	sumout => \recop|datapath_inst|Add0~13_sumout\,
	cout => \recop|datapath_inst|Add0~14\);

-- Location: LABCELL_X66_Y6_N12
\recop|datapath_inst|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Add0~9_sumout\ = SUM(( \recop|datapath_inst|pc\(6) ) + ( GND ) + ( \recop|datapath_inst|Add0~14\ ))
-- \recop|datapath_inst|Add0~10\ = CARRY(( \recop|datapath_inst|pc\(6) ) + ( GND ) + ( \recop|datapath_inst|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_pc\(6),
	cin => \recop|datapath_inst|Add0~14\,
	sumout => \recop|datapath_inst|Add0~9_sumout\,
	cout => \recop|datapath_inst|Add0~10\);

-- Location: LABCELL_X66_Y6_N15
\recop|datapath_inst|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Add0~5_sumout\ = SUM(( \recop|datapath_inst|pc\(7) ) + ( GND ) + ( \recop|datapath_inst|Add0~10\ ))
-- \recop|datapath_inst|Add0~6\ = CARRY(( \recop|datapath_inst|pc\(7) ) + ( GND ) + ( \recop|datapath_inst|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_pc\(7),
	cin => \recop|datapath_inst|Add0~10\,
	sumout => \recop|datapath_inst|Add0~5_sumout\,
	cout => \recop|datapath_inst|Add0~6\);

-- Location: LABCELL_X66_Y6_N18
\recop|datapath_inst|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Add0~53_sumout\ = SUM(( \recop|datapath_inst|pc\(8) ) + ( GND ) + ( \recop|datapath_inst|Add0~6\ ))
-- \recop|datapath_inst|Add0~54\ = CARRY(( \recop|datapath_inst|pc\(8) ) + ( GND ) + ( \recop|datapath_inst|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_pc\(8),
	cin => \recop|datapath_inst|Add0~6\,
	sumout => \recop|datapath_inst|Add0~53_sumout\,
	cout => \recop|datapath_inst|Add0~54\);

-- Location: LABCELL_X66_Y6_N21
\recop|datapath_inst|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Add0~49_sumout\ = SUM(( \recop|datapath_inst|pc\(9) ) + ( GND ) + ( \recop|datapath_inst|Add0~54\ ))
-- \recop|datapath_inst|Add0~50\ = CARRY(( \recop|datapath_inst|pc\(9) ) + ( GND ) + ( \recop|datapath_inst|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_pc\(9),
	cin => \recop|datapath_inst|Add0~54\,
	sumout => \recop|datapath_inst|Add0~49_sumout\,
	cout => \recop|datapath_inst|Add0~50\);

-- Location: M10K_X58_Y8_N0
\recop|prog_mem|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000048000000002002",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./code/bin/multiply.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem|altsyncram:altsyncram_component|altsyncram_4ah1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \recop|recop_pll_inst|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	portaaddr => \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: MLABCELL_X59_Y6_N54
\recop|datapath_inst|instruction_reg[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|instruction_reg[13]~feeder_combout\ = ( \recop|prog_mem|altsyncram_component|auto_generated|q_a\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|prog_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	combout => \recop|datapath_inst|instruction_reg[13]~feeder_combout\);

-- Location: M10K_X69_Y5_N0
\recop|prog_mem|altsyncram_component|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F10473CCF7541DC0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./code/bin/multiply.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem|altsyncram:altsyncram_component|altsyncram_4ah1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \recop|recop_pll_inst|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	portaaddr => \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y6_N0
\recop|prog_mem|altsyncram_component|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000838C716B5AD56AC0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./code/bin/multiply.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem|altsyncram:altsyncram_component|altsyncram_4ah1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \recop|recop_pll_inst|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	portaaddr => \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: FF_X67_Y5_N26
\recop|datapath_inst|instruction_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|prog_mem|altsyncram_component|auto_generated|q_a\(28),
	sclr => \recop|datapath_inst|instruction_reg[16]~0_combout\,
	sload => VCC,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|instruction_reg\(28));

-- Location: LABCELL_X67_Y4_N24
\recop|control_unit_inst|reg_dst~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|reg_dst~0_combout\ = ( \recop|datapath_inst|instruction_reg\(28) & ( \recop|control_unit_inst|id_flush~3_combout\ & ( (\recop|datapath_inst|instruction_reg\(30) & \recop|datapath_inst|instruction_reg\(31)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(30),
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(31),
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(28),
	dataf => \recop|control_unit_inst|ALT_INV_id_flush~3_combout\,
	combout => \recop|control_unit_inst|reg_dst~0_combout\);

-- Location: IOIBUF_X36_Y0_N1
\KEY[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: FF_X67_Y4_N26
\recop|control_unit_inst|reg_dst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|control_unit_inst|reg_dst~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|control_unit_inst|reg_dst~q\);

-- Location: M10K_X69_Y7_N0
\recop|prog_mem|altsyncram_component|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003A261A0050140D142",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./code/bin/multiply.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem|altsyncram:altsyncram_component|altsyncram_4ah1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \recop|recop_pll_inst|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	portaaddr => \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: FF_X66_Y7_N47
\recop|datapath_inst|instruction_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|prog_mem|altsyncram_component|auto_generated|q_a\(20),
	sclr => \recop|datapath_inst|instruction_reg[16]~0_combout\,
	sload => VCC,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|instruction_reg\(20));

-- Location: FF_X70_Y5_N29
\recop|datapath_inst|id_ex_r_addr_z[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|instruction_reg\(20),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_r_addr_z\(0));

-- Location: FF_X73_Y6_N5
\recop|datapath_inst|id_ex_operand[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|instruction_reg\(12),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_operand\(12));

-- Location: LABCELL_X68_Y5_N30
\recop|datapath_inst|id_ex_r_dst[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|id_ex_r_dst[0]~0_combout\ = ( \recop|datapath_inst|id_ex_operand\(12) & ( (\recop|datapath_inst|id_ex_r_addr_z\(0)) # (\recop|control_unit_inst|reg_dst~q\) ) ) # ( !\recop|datapath_inst|id_ex_operand\(12) & ( 
-- (!\recop|control_unit_inst|reg_dst~q\ & \recop|datapath_inst|id_ex_r_addr_z\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_reg_dst~q\,
	datad => \recop|datapath_inst|ALT_INV_id_ex_r_addr_z\(0),
	dataf => \recop|datapath_inst|ALT_INV_id_ex_operand\(12),
	combout => \recop|datapath_inst|id_ex_r_dst[0]~0_combout\);

-- Location: M10K_X69_Y9_N0
\recop|prog_mem|altsyncram_component|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003D150F03F0FC0D573",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./code/bin/multiply.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem|altsyncram:altsyncram_component|altsyncram_4ah1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \recop|recop_pll_inst|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	portaaddr => \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: FF_X66_Y7_N32
\recop|datapath_inst|instruction_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|prog_mem|altsyncram_component|auto_generated|q_a\(22),
	sclr => \recop|datapath_inst|instruction_reg[16]~0_combout\,
	sload => VCC,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|instruction_reg\(22));

-- Location: FF_X70_Y5_N14
\recop|datapath_inst|id_ex_r_addr_z[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|instruction_reg\(22),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_r_addr_z\(2));

-- Location: M10K_X69_Y4_N0
\recop|prog_mem|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001555410550",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./code/bin/multiply.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem|altsyncram:altsyncram_component|altsyncram_4ah1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \recop|recop_pll_inst|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	portaaddr => \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LABCELL_X64_Y4_N33
\recop|datapath_inst|instruction_reg[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|instruction_reg[14]~feeder_combout\ = ( \recop|prog_mem|altsyncram_component|auto_generated|q_a\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|prog_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	combout => \recop|datapath_inst|instruction_reg[14]~feeder_combout\);

-- Location: FF_X64_Y4_N35
\recop|datapath_inst|instruction_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|instruction_reg[14]~feeder_combout\,
	sclr => \recop|datapath_inst|instruction_reg[16]~0_combout\,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|instruction_reg\(14));

-- Location: FF_X68_Y5_N56
\recop|datapath_inst|id_ex_operand[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|instruction_reg\(14),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_operand\(14));

-- Location: LABCELL_X68_Y5_N15
\recop|control_unit_inst|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Equal0~0_combout\ = ( \recop|datapath_inst|instruction_reg\(18) & ( (!\recop|control_unit_inst|reg_dst~q\ & (!\recop|datapath_inst|id_ex_r_addr_z\(2))) # (\recop|control_unit_inst|reg_dst~q\ & 
-- ((!\recop|datapath_inst|id_ex_operand\(14)))) ) ) # ( !\recop|datapath_inst|instruction_reg\(18) & ( (!\recop|control_unit_inst|reg_dst~q\ & (\recop|datapath_inst|id_ex_r_addr_z\(2))) # (\recop|control_unit_inst|reg_dst~q\ & 
-- ((\recop|datapath_inst|id_ex_operand\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111111110011110000001111001111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|control_unit_inst|ALT_INV_reg_dst~q\,
	datac => \recop|datapath_inst|ALT_INV_id_ex_r_addr_z\(2),
	datad => \recop|datapath_inst|ALT_INV_id_ex_operand\(14),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(18),
	combout => \recop|control_unit_inst|Equal0~0_combout\);

-- Location: FF_X66_Y7_N26
\recop|datapath_inst|instruction_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|prog_mem|altsyncram_component|auto_generated|q_a\(21),
	sclr => \recop|datapath_inst|instruction_reg[16]~0_combout\,
	sload => VCC,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|instruction_reg\(21));

-- Location: FF_X70_Y5_N44
\recop|datapath_inst|id_ex_r_addr_z[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|instruction_reg\(21),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_r_addr_z\(1));

-- Location: FF_X70_Y7_N11
\recop|datapath_inst|id_ex_operand[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|instruction_reg\(13),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_operand\(13));

-- Location: LABCELL_X66_Y5_N18
\recop|datapath_inst|id_ex_r_dst[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|id_ex_r_dst[1]~1_combout\ = ( \recop|control_unit_inst|reg_dst~q\ & ( \recop|datapath_inst|id_ex_operand\(13) ) ) # ( !\recop|control_unit_inst|reg_dst~q\ & ( \recop|datapath_inst|id_ex_r_addr_z\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_id_ex_r_addr_z\(1),
	datad => \recop|datapath_inst|ALT_INV_id_ex_operand\(13),
	dataf => \recop|control_unit_inst|ALT_INV_reg_dst~q\,
	combout => \recop|datapath_inst|id_ex_r_dst[1]~1_combout\);

-- Location: M10K_X58_Y9_N0
\recop|prog_mem|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001080294A52A2520",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./code/bin/multiply.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem|altsyncram:altsyncram_component|altsyncram_4ah1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \recop|recop_pll_inst|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	portaaddr => \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: MLABCELL_X59_Y9_N54
\recop|datapath_inst|instruction_reg[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|instruction_reg[15]~feeder_combout\ = ( \recop|prog_mem|altsyncram_component|auto_generated|q_a\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|prog_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	combout => \recop|datapath_inst|instruction_reg[15]~feeder_combout\);

-- Location: FF_X59_Y9_N56
\recop|datapath_inst|instruction_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|instruction_reg[15]~feeder_combout\,
	sclr => \recop|datapath_inst|instruction_reg[16]~0_combout\,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|instruction_reg\(15));

-- Location: FF_X68_Y5_N26
\recop|datapath_inst|id_ex_operand[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|instruction_reg\(15),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_operand\(15));

-- Location: M10K_X69_Y3_N0
\recop|prog_mem|altsyncram_component|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003A240A11549910100",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./code/bin/multiply.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem|altsyncram:altsyncram_component|altsyncram_4ah1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \recop|recop_pll_inst|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	portaaddr => \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: FF_X66_Y5_N41
\recop|datapath_inst|instruction_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|prog_mem|altsyncram_component|auto_generated|q_a\(19),
	sclr => \recop|datapath_inst|instruction_reg[16]~0_combout\,
	sload => VCC,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|instruction_reg\(19));

-- Location: LABCELL_X68_Y5_N45
\recop|control_unit_inst|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Equal0~1_combout\ = ( \recop|control_unit_inst|reg_dst~q\ & ( !\recop|datapath_inst|id_ex_operand\(15) $ (!\recop|datapath_inst|instruction_reg\(19)) ) ) # ( !\recop|control_unit_inst|reg_dst~q\ & ( 
-- !\recop|datapath_inst|id_ex_r_addr_z\(3) $ (!\recop|datapath_inst|instruction_reg\(19)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000001010101101010100101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_id_ex_operand\(15),
	datac => \recop|datapath_inst|ALT_INV_id_ex_r_addr_z\(3),
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(19),
	dataf => \recop|control_unit_inst|ALT_INV_reg_dst~q\,
	combout => \recop|control_unit_inst|Equal0~1_combout\);

-- Location: LABCELL_X66_Y5_N45
\recop|control_unit_inst|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Equal0~2_combout\ = ( !\recop|control_unit_inst|Equal0~1_combout\ & ( \recop|datapath_inst|instruction_reg\(16) & ( (\recop|datapath_inst|id_ex_r_dst[0]~0_combout\ & (!\recop|control_unit_inst|Equal0~0_combout\ & 
-- (!\recop|datapath_inst|instruction_reg\(17) $ (\recop|datapath_inst|id_ex_r_dst[1]~1_combout\)))) ) ) ) # ( !\recop|control_unit_inst|Equal0~1_combout\ & ( !\recop|datapath_inst|instruction_reg\(16) & ( (!\recop|datapath_inst|id_ex_r_dst[0]~0_combout\ & 
-- (!\recop|control_unit_inst|Equal0~0_combout\ & (!\recop|datapath_inst|instruction_reg\(17) $ (\recop|datapath_inst|id_ex_r_dst[1]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000001000000000000000000000000100000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	datab => \recop|datapath_inst|ALT_INV_id_ex_r_dst[0]~0_combout\,
	datac => \recop|control_unit_inst|ALT_INV_Equal0~0_combout\,
	datad => \recop|datapath_inst|ALT_INV_id_ex_r_dst[1]~1_combout\,
	datae => \recop|control_unit_inst|ALT_INV_Equal0~1_combout\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	combout => \recop|control_unit_inst|Equal0~2_combout\);

-- Location: LABCELL_X67_Y5_N21
\recop|datapath_inst|id_ex_r_dst[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|id_ex_r_dst[2]~2_combout\ = ( \recop|datapath_inst|id_ex_operand\(14) & ( (\recop|datapath_inst|id_ex_r_addr_z\(2)) # (\recop|control_unit_inst|reg_dst~q\) ) ) # ( !\recop|datapath_inst|id_ex_operand\(14) & ( 
-- (!\recop|control_unit_inst|reg_dst~q\ & \recop|datapath_inst|id_ex_r_addr_z\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_reg_dst~q\,
	datad => \recop|datapath_inst|ALT_INV_id_ex_r_addr_z\(2),
	dataf => \recop|datapath_inst|ALT_INV_id_ex_operand\(14),
	combout => \recop|datapath_inst|id_ex_r_dst[2]~2_combout\);

-- Location: FF_X67_Y5_N23
\recop|datapath_inst|ex_mem_dst_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|id_ex_r_dst[2]~2_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|ex_mem_dst_reg\(2));

-- Location: FF_X67_Y5_N53
\recop|datapath_inst|ex_mem_dst_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|id_ex_r_dst[1]~1_combout\,
	sload => VCC,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|ex_mem_dst_reg\(1));

-- Location: FF_X67_Y5_N35
\recop|datapath_inst|ex_mem_dst_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|id_ex_r_dst[0]~0_combout\,
	sload => VCC,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|ex_mem_dst_reg\(0));

-- Location: LABCELL_X66_Y5_N24
\recop|control_unit_inst|id_fwd_src_b~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|id_fwd_src_b~0_combout\ = ( \recop|datapath_inst|ex_mem_dst_reg\(1) & ( \recop|datapath_inst|ex_mem_dst_reg\(0) & ( (\recop|datapath_inst|instruction_reg\(21) & (\recop|datapath_inst|instruction_reg\(20) & 
-- (!\recop|datapath_inst|ex_mem_dst_reg\(2) $ (\recop|datapath_inst|instruction_reg\(22))))) ) ) ) # ( !\recop|datapath_inst|ex_mem_dst_reg\(1) & ( \recop|datapath_inst|ex_mem_dst_reg\(0) & ( (!\recop|datapath_inst|instruction_reg\(21) & 
-- (\recop|datapath_inst|instruction_reg\(20) & (!\recop|datapath_inst|ex_mem_dst_reg\(2) $ (\recop|datapath_inst|instruction_reg\(22))))) ) ) ) # ( \recop|datapath_inst|ex_mem_dst_reg\(1) & ( !\recop|datapath_inst|ex_mem_dst_reg\(0) & ( 
-- (\recop|datapath_inst|instruction_reg\(21) & (!\recop|datapath_inst|instruction_reg\(20) & (!\recop|datapath_inst|ex_mem_dst_reg\(2) $ (\recop|datapath_inst|instruction_reg\(22))))) ) ) ) # ( !\recop|datapath_inst|ex_mem_dst_reg\(1) & ( 
-- !\recop|datapath_inst|ex_mem_dst_reg\(0) & ( (!\recop|datapath_inst|instruction_reg\(21) & (!\recop|datapath_inst|instruction_reg\(20) & (!\recop|datapath_inst|ex_mem_dst_reg\(2) $ (\recop|datapath_inst|instruction_reg\(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000001000000001000000001000000001000000001000000001000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_dst_reg\(2),
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(22),
	datae => \recop|datapath_inst|ALT_INV_ex_mem_dst_reg\(1),
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_dst_reg\(0),
	combout => \recop|control_unit_inst|id_fwd_src_b~0_combout\);

-- Location: LABCELL_X66_Y5_N15
\recop|control_unit_inst|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Equal2~0_combout\ = ( \recop|datapath_inst|ex_mem_dst_reg\(3) & ( !\recop|datapath_inst|instruction_reg\(19) ) ) # ( !\recop|datapath_inst|ex_mem_dst_reg\(3) & ( \recop|datapath_inst|instruction_reg\(19) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(19),
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_dst_reg\(3),
	combout => \recop|control_unit_inst|Equal2~0_combout\);

-- Location: M10K_X58_Y4_N0
\recop|prog_mem|altsyncram_component|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001015415555550551",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./code/bin/multiply.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem|altsyncram:altsyncram_component|altsyncram_4ah1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \recop|recop_pll_inst|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	portaaddr => \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: MLABCELL_X59_Y6_N12
\recop|datapath_inst|instruction_reg[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|instruction_reg[25]~feeder_combout\ = ( \recop|prog_mem|altsyncram_component|auto_generated|q_a\(25) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|prog_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	combout => \recop|datapath_inst|instruction_reg[25]~feeder_combout\);

-- Location: FF_X59_Y6_N14
\recop|datapath_inst|instruction_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|instruction_reg[25]~feeder_combout\,
	sclr => \recop|datapath_inst|instruction_reg[16]~0_combout\,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|instruction_reg\(25));

-- Location: FF_X59_Y4_N26
\recop|datapath_inst|instruction_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|prog_mem|altsyncram_component|auto_generated|q_a\(29),
	sclr => \recop|datapath_inst|instruction_reg[16]~0_combout\,
	sload => VCC,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|instruction_reg\(29));

-- Location: M10K_X58_Y3_N0
\recop|prog_mem|altsyncram_component|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010410040100404044",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./code/bin/multiply.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem|altsyncram:altsyncram_component|altsyncram_4ah1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \recop|recop_pll_inst|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	portaaddr => \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: FF_X59_Y4_N29
\recop|datapath_inst|instruction_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|prog_mem|altsyncram_component|auto_generated|q_a\(26),
	sclr => \recop|datapath_inst|instruction_reg[16]~0_combout\,
	sload => VCC,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|instruction_reg\(26));

-- Location: FF_X65_Y6_N38
\recop|datapath_inst|instruction_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|prog_mem|altsyncram_component|auto_generated|q_a\(24),
	sclr => \recop|datapath_inst|instruction_reg[16]~0_combout\,
	sload => VCC,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|instruction_reg\(24));

-- Location: MLABCELL_X59_Y4_N39
\recop|control_unit_inst|alu_op~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|alu_op~14_combout\ = ( !\recop|datapath_inst|instruction_reg\(26) & ( \recop|datapath_inst|instruction_reg\(25) & ( (!\recop|datapath_inst|instruction_reg\(29) & !\recop|datapath_inst|instruction_reg\(27)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000101000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(29),
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(27),
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(26),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(25),
	combout => \recop|control_unit_inst|alu_op~14_combout\);

-- Location: LABCELL_X63_Y4_N48
\recop|control_unit_inst|alu_op~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|alu_op~21_combout\ = ( \recop|control_unit_inst|alu_op~14_combout\ & ( !\recop|datapath_inst|instruction_reg\(24) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(24),
	datae => \recop|control_unit_inst|ALT_INV_alu_op~14_combout\,
	combout => \recop|control_unit_inst|alu_op~21_combout\);

-- Location: LABCELL_X62_Y4_N45
\recop|control_unit_inst|ex_dmem_read~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|ex_dmem_read~0_combout\ = ( \recop|control_unit_inst|id_flush~3_combout\ & ( (\recop|datapath_inst|instruction_reg\(31) & !\recop|datapath_inst|instruction_reg\(28)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(31),
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(28),
	dataf => \recop|control_unit_inst|ALT_INV_id_flush~3_combout\,
	combout => \recop|control_unit_inst|ex_dmem_read~0_combout\);

-- Location: LABCELL_X61_Y4_N21
\recop|control_unit_inst|ex_dmem_read~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|ex_dmem_read~1_combout\ = ( \recop|control_unit_inst|alu_op~21_combout\ & ( \recop|control_unit_inst|ex_dmem_read~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \recop|control_unit_inst|ALT_INV_alu_op~21_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_ex_dmem_read~0_combout\,
	combout => \recop|control_unit_inst|ex_dmem_read~1_combout\);

-- Location: FF_X61_Y4_N23
\recop|control_unit_inst|ex_dmem_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|control_unit_inst|ex_dmem_read~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|control_unit_inst|ex_dmem_read~q\);

-- Location: FF_X62_Y4_N20
\recop|control_unit_inst|mem_dmem_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|control_unit_inst|ex_dmem_read~q\,
	sload => VCC,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|control_unit_inst|mem_dmem_read~q\);

-- Location: LABCELL_X62_Y4_N18
\recop|control_unit_inst|id_flush~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|id_flush~1_combout\ = ( \recop|control_unit_inst|mem_dmem_read~q\ & ( !\recop|datapath_inst|instruction_reg\(28) & ( (!\recop|datapath_inst|instruction_reg\(27) & (\recop|datapath_inst|instruction_reg\(25) & 
-- (!\recop|datapath_inst|instruction_reg\(29) & \recop|datapath_inst|instruction_reg\(26)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(27),
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(25),
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(29),
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(26),
	datae => \recop|control_unit_inst|ALT_INV_mem_dmem_read~q\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(28),
	combout => \recop|control_unit_inst|id_flush~1_combout\);

-- Location: LABCELL_X66_Y7_N36
\recop|control_unit_inst|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Equal3~0_combout\ = ( \recop|datapath_inst|ex_mem_dst_reg\(3) & ( !\recop|datapath_inst|instruction_reg\(23) ) ) # ( !\recop|datapath_inst|ex_mem_dst_reg\(3) & ( \recop|datapath_inst|instruction_reg\(23) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(23),
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_dst_reg\(3),
	combout => \recop|control_unit_inst|Equal3~0_combout\);

-- Location: LABCELL_X60_Y5_N3
\recop|control_unit_inst|id_flush~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|id_flush~2_combout\ = ( \recop|control_unit_inst|id_flush~1_combout\ & ( \recop|control_unit_inst|Equal3~0_combout\ & ( (!\recop|control_unit_inst|Equal2~0_combout\ & \recop|control_unit_inst|id_fwd_src_a~0_combout\) ) ) ) # ( 
-- \recop|control_unit_inst|id_flush~1_combout\ & ( !\recop|control_unit_inst|Equal3~0_combout\ & ( ((!\recop|control_unit_inst|Equal2~0_combout\ & \recop|control_unit_inst|id_fwd_src_a~0_combout\)) # (\recop|control_unit_inst|id_fwd_src_b~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010111010101110100000000000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_id_fwd_src_b~0_combout\,
	datab => \recop|control_unit_inst|ALT_INV_Equal2~0_combout\,
	datac => \recop|control_unit_inst|ALT_INV_id_fwd_src_a~0_combout\,
	datae => \recop|control_unit_inst|ALT_INV_id_flush~1_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_Equal3~0_combout\,
	combout => \recop|control_unit_inst|id_flush~2_combout\);

-- Location: LABCELL_X68_Y5_N33
\recop|control_unit_inst|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Equal1~0_combout\ = ( \recop|datapath_inst|id_ex_r_addr_z\(2) & ( !\recop|datapath_inst|instruction_reg\(22) $ (((\recop|control_unit_inst|reg_dst~q\ & !\recop|datapath_inst|id_ex_operand\(14)))) ) ) # ( 
-- !\recop|datapath_inst|id_ex_r_addr_z\(2) & ( !\recop|datapath_inst|instruction_reg\(22) $ (((!\recop|control_unit_inst|reg_dst~q\) # (!\recop|datapath_inst|id_ex_operand\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011010000011110101101010100101111100001010010111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_reg_dst~q\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(22),
	datad => \recop|datapath_inst|ALT_INV_id_ex_operand\(14),
	dataf => \recop|datapath_inst|ALT_INV_id_ex_r_addr_z\(2),
	combout => \recop|control_unit_inst|Equal1~0_combout\);

-- Location: LABCELL_X68_Y5_N3
\recop|control_unit_inst|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Equal1~1_combout\ = ( \recop|control_unit_inst|reg_dst~q\ & ( !\recop|datapath_inst|id_ex_operand\(15) $ (!\recop|datapath_inst|instruction_reg\(23)) ) ) # ( !\recop|control_unit_inst|reg_dst~q\ & ( 
-- !\recop|datapath_inst|id_ex_r_addr_z\(3) $ (!\recop|datapath_inst|instruction_reg\(23)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000001010101101010100101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_id_ex_operand\(15),
	datac => \recop|datapath_inst|ALT_INV_id_ex_r_addr_z\(3),
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(23),
	dataf => \recop|control_unit_inst|ALT_INV_reg_dst~q\,
	combout => \recop|control_unit_inst|Equal1~1_combout\);

-- Location: LABCELL_X68_Y5_N36
\recop|control_unit_inst|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Equal1~2_combout\ = ( !\recop|control_unit_inst|Equal1~1_combout\ & ( \recop|datapath_inst|id_ex_r_dst[1]~1_combout\ & ( (!\recop|control_unit_inst|Equal1~0_combout\ & (\recop|datapath_inst|instruction_reg\(21) & 
-- (!\recop|datapath_inst|id_ex_r_dst[0]~0_combout\ $ (\recop|datapath_inst|instruction_reg\(20))))) ) ) ) # ( !\recop|control_unit_inst|Equal1~1_combout\ & ( !\recop|datapath_inst|id_ex_r_dst[1]~1_combout\ & ( (!\recop|control_unit_inst|Equal1~0_combout\ & 
-- (!\recop|datapath_inst|instruction_reg\(21) & (!\recop|datapath_inst|id_ex_r_dst[0]~0_combout\ $ (\recop|datapath_inst|instruction_reg\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000001000000000000000000000100000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_Equal1~0_combout\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	datac => \recop|datapath_inst|ALT_INV_id_ex_r_dst[0]~0_combout\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datae => \recop|control_unit_inst|ALT_INV_Equal1~1_combout\,
	dataf => \recop|datapath_inst|ALT_INV_id_ex_r_dst[1]~1_combout\,
	combout => \recop|control_unit_inst|Equal1~2_combout\);

-- Location: MLABCELL_X59_Y4_N27
\recop|control_unit_inst|branch~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|branch~0_combout\ = ( \recop|datapath_inst|instruction_reg\(26) & ( !\recop|datapath_inst|instruction_reg\(28) & ( (!\recop|datapath_inst|instruction_reg\(29) & !\recop|datapath_inst|instruction_reg\(27)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100010001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(29),
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(27),
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(26),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(28),
	combout => \recop|control_unit_inst|branch~0_combout\);

-- Location: LABCELL_X62_Y4_N27
\recop|control_unit_inst|ex_reg_write~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|ex_reg_write~0_combout\ = ( !\recop|datapath_inst|instruction_reg\(28) & ( \recop|datapath_inst|instruction_reg\(29) ) ) # ( !\recop|datapath_inst|instruction_reg\(28) & ( !\recop|datapath_inst|instruction_reg\(29) & ( 
-- ((!\recop|datapath_inst|instruction_reg\(24) & ((!\recop|datapath_inst|instruction_reg\(25)) # (\recop|datapath_inst|instruction_reg\(26)))) # (\recop|datapath_inst|instruction_reg\(24) & ((!\recop|datapath_inst|instruction_reg\(26)) # 
-- (\recop|datapath_inst|instruction_reg\(25))))) # (\recop|datapath_inst|instruction_reg\(27)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101101111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(24),
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(25),
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(26),
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(27),
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(28),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(29),
	combout => \recop|control_unit_inst|ex_reg_write~0_combout\);

-- Location: LABCELL_X63_Y4_N9
\recop|control_unit_inst|ex_reg_write~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|ex_reg_write~1_combout\ = ( !\recop|control_unit_inst|ex_reg_write~0_combout\ & ( \recop|control_unit_inst|id_flush~4_combout\ & ( (\KEY[0]~input_o\ & !\recop|control_unit_inst|id_flush~2_combout\) ) ) ) # ( 
-- !\recop|control_unit_inst|ex_reg_write~0_combout\ & ( !\recop|control_unit_inst|id_flush~4_combout\ & ( (!\recop|control_unit_inst|Equal0~2_combout\ & (!\recop|control_unit_inst|Equal1~2_combout\ & (\KEY[0]~input_o\ & 
-- !\recop|control_unit_inst|id_flush~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000001111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_Equal0~2_combout\,
	datab => \recop|control_unit_inst|ALT_INV_Equal1~2_combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \recop|control_unit_inst|ALT_INV_id_flush~2_combout\,
	datae => \recop|control_unit_inst|ALT_INV_ex_reg_write~0_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_id_flush~4_combout\,
	combout => \recop|control_unit_inst|ex_reg_write~1_combout\);

-- Location: FF_X63_Y4_N11
\recop|control_unit_inst|ex_reg_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|control_unit_inst|ex_reg_write~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|control_unit_inst|ex_reg_write~q\);

-- Location: LABCELL_X63_Y4_N57
\recop|control_unit_inst|id_flush~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|id_flush~4_combout\ = ( \recop|control_unit_inst|ex_reg_write~q\ & ( (!\recop|control_unit_inst|ex_dmem_read~q\ & ((!\recop|datapath_inst|instruction_reg\(25)) # (!\recop|control_unit_inst|branch~0_combout\))) ) ) # ( 
-- !\recop|control_unit_inst|ex_reg_write~q\ & ( !\recop|control_unit_inst|ex_dmem_read~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110000001100110011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|control_unit_inst|ALT_INV_ex_dmem_read~q\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(25),
	datad => \recop|control_unit_inst|ALT_INV_branch~0_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_ex_reg_write~q\,
	combout => \recop|control_unit_inst|id_flush~4_combout\);

-- Location: LABCELL_X61_Y5_N33
\recop|datapath_inst|instruction_reg[16]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|instruction_reg[16]~1_combout\ = ( \recop|control_unit_inst|Equal1~2_combout\ & ( \recop|control_unit_inst|id_flush~4_combout\ & ( (!\recop|control_unit_inst|id_flush~2_combout\) # (!\KEY[0]~input_o\) ) ) ) # ( 
-- !\recop|control_unit_inst|Equal1~2_combout\ & ( \recop|control_unit_inst|id_flush~4_combout\ & ( (!\recop|control_unit_inst|id_flush~2_combout\) # (!\KEY[0]~input_o\) ) ) ) # ( \recop|control_unit_inst|Equal1~2_combout\ & ( 
-- !\recop|control_unit_inst|id_flush~4_combout\ & ( !\KEY[0]~input_o\ ) ) ) # ( !\recop|control_unit_inst|Equal1~2_combout\ & ( !\recop|control_unit_inst|id_flush~4_combout\ & ( (!\KEY[0]~input_o\) # ((!\recop|control_unit_inst|Equal0~2_combout\ & 
-- !\recop|control_unit_inst|id_flush~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100011111000111100001111000011111100111111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_Equal0~2_combout\,
	datab => \recop|control_unit_inst|ALT_INV_id_flush~2_combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datae => \recop|control_unit_inst|ALT_INV_Equal1~2_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_id_flush~4_combout\,
	combout => \recop|datapath_inst|instruction_reg[16]~1_combout\);

-- Location: FF_X66_Y5_N29
\recop|datapath_inst|instruction_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|prog_mem|altsyncram_component|auto_generated|q_a\(17),
	sclr => \recop|datapath_inst|instruction_reg[16]~0_combout\,
	sload => VCC,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|instruction_reg\(17));

-- Location: LABCELL_X66_Y5_N9
\recop|control_unit_inst|id_fwd_src_a~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|id_fwd_src_a~0_combout\ = ( \recop|datapath_inst|ex_mem_dst_reg\(1) & ( \recop|datapath_inst|ex_mem_dst_reg\(0) & ( (\recop|datapath_inst|instruction_reg\(17) & (\recop|datapath_inst|instruction_reg\(16) & 
-- (!\recop|datapath_inst|instruction_reg\(18) $ (\recop|datapath_inst|ex_mem_dst_reg\(2))))) ) ) ) # ( !\recop|datapath_inst|ex_mem_dst_reg\(1) & ( \recop|datapath_inst|ex_mem_dst_reg\(0) & ( (!\recop|datapath_inst|instruction_reg\(17) & 
-- (\recop|datapath_inst|instruction_reg\(16) & (!\recop|datapath_inst|instruction_reg\(18) $ (\recop|datapath_inst|ex_mem_dst_reg\(2))))) ) ) ) # ( \recop|datapath_inst|ex_mem_dst_reg\(1) & ( !\recop|datapath_inst|ex_mem_dst_reg\(0) & ( 
-- (\recop|datapath_inst|instruction_reg\(17) & (!\recop|datapath_inst|instruction_reg\(16) & (!\recop|datapath_inst|instruction_reg\(18) $ (\recop|datapath_inst|ex_mem_dst_reg\(2))))) ) ) ) # ( !\recop|datapath_inst|ex_mem_dst_reg\(1) & ( 
-- !\recop|datapath_inst|ex_mem_dst_reg\(0) & ( (!\recop|datapath_inst|instruction_reg\(17) & (!\recop|datapath_inst|instruction_reg\(16) & (!\recop|datapath_inst|instruction_reg\(18) $ (\recop|datapath_inst|ex_mem_dst_reg\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000100000010000000001000000001000000000100000010000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(18),
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datad => \recop|datapath_inst|ALT_INV_ex_mem_dst_reg\(2),
	datae => \recop|datapath_inst|ALT_INV_ex_mem_dst_reg\(1),
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_dst_reg\(0),
	combout => \recop|control_unit_inst|id_fwd_src_a~0_combout\);

-- Location: LABCELL_X61_Y6_N27
\recop|control_unit_inst|id_flush~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|id_flush~0_combout\ = ( \recop|control_unit_inst|Equal0~2_combout\ & ( \recop|control_unit_inst|Equal1~2_combout\ & ( ((\recop|control_unit_inst|ex_reg_write~q\ & (\recop|datapath_inst|instruction_reg\(25) & 
-- \recop|control_unit_inst|branch~0_combout\))) # (\recop|control_unit_inst|ex_dmem_read~q\) ) ) ) # ( !\recop|control_unit_inst|Equal0~2_combout\ & ( \recop|control_unit_inst|Equal1~2_combout\ & ( ((\recop|control_unit_inst|ex_reg_write~q\ & 
-- (\recop|datapath_inst|instruction_reg\(25) & \recop|control_unit_inst|branch~0_combout\))) # (\recop|control_unit_inst|ex_dmem_read~q\) ) ) ) # ( \recop|control_unit_inst|Equal0~2_combout\ & ( !\recop|control_unit_inst|Equal1~2_combout\ & ( 
-- ((\recop|control_unit_inst|ex_reg_write~q\ & (\recop|datapath_inst|instruction_reg\(25) & \recop|control_unit_inst|branch~0_combout\))) # (\recop|control_unit_inst|ex_dmem_read~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110001111100001111000111110000111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_ex_reg_write~q\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(25),
	datac => \recop|control_unit_inst|ALT_INV_ex_dmem_read~q\,
	datad => \recop|control_unit_inst|ALT_INV_branch~0_combout\,
	datae => \recop|control_unit_inst|ALT_INV_Equal0~2_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_Equal1~2_combout\,
	combout => \recop|control_unit_inst|id_flush~0_combout\);

-- Location: LABCELL_X61_Y6_N33
\recop|control_unit_inst|id_flush~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|id_flush~3_combout\ = ( !\recop|control_unit_inst|id_flush~0_combout\ & ( \recop|control_unit_inst|id_flush~1_combout\ & ( (!\recop|control_unit_inst|id_fwd_src_a~0_combout\ & ((!\recop|control_unit_inst|id_fwd_src_b~0_combout\) # 
-- ((\recop|control_unit_inst|Equal3~0_combout\)))) # (\recop|control_unit_inst|id_fwd_src_a~0_combout\ & (\recop|control_unit_inst|Equal2~0_combout\ & ((!\recop|control_unit_inst|id_fwd_src_b~0_combout\) # (\recop|control_unit_inst|Equal3~0_combout\)))) ) ) 
-- ) # ( !\recop|control_unit_inst|id_flush~0_combout\ & ( !\recop|control_unit_inst|id_flush~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000010001100101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_id_fwd_src_a~0_combout\,
	datab => \recop|control_unit_inst|ALT_INV_id_fwd_src_b~0_combout\,
	datac => \recop|control_unit_inst|ALT_INV_Equal2~0_combout\,
	datad => \recop|control_unit_inst|ALT_INV_Equal3~0_combout\,
	datae => \recop|control_unit_inst|ALT_INV_id_flush~0_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_id_flush~1_combout\,
	combout => \recop|control_unit_inst|id_flush~3_combout\);

-- Location: LABCELL_X63_Y4_N54
\recop|control_unit_inst|alu_op~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|alu_op~19_combout\ = ( \recop|control_unit_inst|alu_op~14_combout\ & ( \recop|datapath_inst|instruction_reg\(24) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(24),
	dataf => \recop|control_unit_inst|ALT_INV_alu_op~14_combout\,
	combout => \recop|control_unit_inst|alu_op~19_combout\);

-- Location: LABCELL_X71_Y4_N42
\recop|control_unit_inst|alu_op~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|alu_op~20_combout\ = ( \recop|control_unit_inst|alu_op~19_combout\ & ( \recop|datapath_inst|instruction_reg\(28) & ( (\KEY[0]~input_o\ & ((!\recop|control_unit_inst|ex_dmem_read~q\) # ((!\recop|control_unit_inst|Equal0~2_combout\ 
-- & !\recop|control_unit_inst|Equal1~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_Equal0~2_combout\,
	datab => \recop|control_unit_inst|ALT_INV_ex_dmem_read~q\,
	datac => \recop|control_unit_inst|ALT_INV_Equal1~2_combout\,
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \recop|control_unit_inst|ALT_INV_alu_op~19_combout\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(28),
	combout => \recop|control_unit_inst|alu_op~20_combout\);

-- Location: FF_X71_Y4_N44
\recop|control_unit_inst|alu_op.ALU_OR~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|control_unit_inst|alu_op~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|control_unit_inst|alu_op.ALU_OR~reg0_q\);

-- Location: M10K_X49_Y6_N0
\recop|prog_mem|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000830000000004000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./code/bin/multiply.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem|altsyncram:altsyncram_component|altsyncram_4ah1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \recop|recop_pll_inst|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	portaaddr => \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y6_N42
\recop|datapath_inst|instruction_reg[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|instruction_reg[4]~feeder_combout\ = ( \recop|prog_mem|altsyncram_component|auto_generated|q_a\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|prog_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	combout => \recop|datapath_inst|instruction_reg[4]~feeder_combout\);

-- Location: FF_X50_Y6_N44
\recop|datapath_inst|instruction_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|instruction_reg[4]~feeder_combout\,
	sclr => \recop|datapath_inst|instruction_reg[16]~0_combout\,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|instruction_reg\(4));

-- Location: LABCELL_X63_Y6_N42
\recop|datapath_inst|id_ex_operand[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|id_ex_operand[4]~feeder_combout\ = ( \recop|datapath_inst|instruction_reg\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(4),
	combout => \recop|datapath_inst|id_ex_operand[4]~feeder_combout\);

-- Location: FF_X63_Y6_N43
\recop|datapath_inst|id_ex_operand[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|id_ex_operand[4]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_operand\(4));

-- Location: MLABCELL_X59_Y4_N42
\recop|control_unit_inst|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Mux20~0_combout\ = ( \recop|datapath_inst|instruction_reg\(24) & ( \recop|datapath_inst|instruction_reg\(25) & ( (!\recop|datapath_inst|instruction_reg\(29) & (\recop|datapath_inst|instruction_reg\(31) & 
-- !\recop|datapath_inst|instruction_reg\(30))) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(24) & ( \recop|datapath_inst|instruction_reg\(25) & ( (!\recop|datapath_inst|instruction_reg\(29) & (\recop|datapath_inst|instruction_reg\(31) & 
-- !\recop|datapath_inst|instruction_reg\(30))) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(24) & ( !\recop|datapath_inst|instruction_reg\(25) & ( (\recop|datapath_inst|instruction_reg\(29) & (!\recop|datapath_inst|instruction_reg\(31) & 
-- \recop|datapath_inst|instruction_reg\(30))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000000000000000000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(29),
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(31),
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(30),
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(24),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(25),
	combout => \recop|control_unit_inst|Mux20~0_combout\);

-- Location: LABCELL_X61_Y4_N36
\recop|control_unit_inst|Mux20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Mux20~1_combout\ = ( !\recop|datapath_inst|instruction_reg\(28) & ( \recop|control_unit_inst|id_flush~3_combout\ & ( (\recop|control_unit_inst|Mux20~0_combout\ & (!\recop|datapath_inst|instruction_reg\(26) & 
-- !\recop|datapath_inst|instruction_reg\(27))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_Mux20~0_combout\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(26),
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(27),
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(28),
	dataf => \recop|control_unit_inst|ALT_INV_id_flush~3_combout\,
	combout => \recop|control_unit_inst|Mux20~1_combout\);

-- Location: FF_X61_Y4_N38
\recop|control_unit_inst|mem_addr_src[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|control_unit_inst|Mux20~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|control_unit_inst|mem_addr_src\(1));

-- Location: FF_X61_Y7_N17
\recop|control_unit_inst|mem_mem_to_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|control_unit_inst|ex_dmem_read~q\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|control_unit_inst|mem_mem_to_reg~q\);

-- Location: FF_X67_Y7_N5
\recop|control_unit_inst|mem_to_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|control_unit_inst|mem_mem_to_reg~q\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|control_unit_inst|mem_to_reg~q\);

-- Location: FF_X70_Y5_N38
\recop|control_unit_inst|mem_reg_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|control_unit_inst|ex_reg_write~q\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|control_unit_inst|mem_reg_write~q\);

-- Location: FF_X70_Y5_N2
\recop|control_unit_inst|wb_reg_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|control_unit_inst|mem_reg_write~q\,
	sload => VCC,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|control_unit_inst|wb_reg_write~q\);

-- Location: FF_X67_Y7_N47
\recop|datapath_inst|mem_wb_dst_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_dst_reg\(2),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|mem_wb_dst_reg\(2));

-- Location: FF_X67_Y7_N20
\recop|datapath_inst|mem_wb_dst_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_dst_reg\(0),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|mem_wb_dst_reg\(0));

-- Location: FF_X67_Y7_N50
\recop|datapath_inst|mem_wb_dst_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_dst_reg\(1),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|mem_wb_dst_reg\(1));

-- Location: LABCELL_X70_Y5_N18
\recop|control_unit_inst|forwarding_unit~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|forwarding_unit~0_combout\ = ( \recop|datapath_inst|mem_wb_dst_reg\(3) & ( \recop|datapath_inst|mem_wb_dst_reg\(1) & ( \recop|control_unit_inst|wb_reg_write~q\ ) ) ) # ( !\recop|datapath_inst|mem_wb_dst_reg\(3) & ( 
-- \recop|datapath_inst|mem_wb_dst_reg\(1) & ( \recop|control_unit_inst|wb_reg_write~q\ ) ) ) # ( \recop|datapath_inst|mem_wb_dst_reg\(3) & ( !\recop|datapath_inst|mem_wb_dst_reg\(1) & ( \recop|control_unit_inst|wb_reg_write~q\ ) ) ) # ( 
-- !\recop|datapath_inst|mem_wb_dst_reg\(3) & ( !\recop|datapath_inst|mem_wb_dst_reg\(1) & ( (\recop|control_unit_inst|wb_reg_write~q\ & ((\recop|datapath_inst|mem_wb_dst_reg\(0)) # (\recop|datapath_inst|mem_wb_dst_reg\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_wb_reg_write~q\,
	datab => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(2),
	datad => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(0),
	datae => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(3),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(1),
	combout => \recop|control_unit_inst|forwarding_unit~0_combout\);

-- Location: FF_X68_Y6_N38
\recop|datapath_inst|id_ex_r_addr_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|instruction_reg\(19),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_r_addr_x\(3));

-- Location: LABCELL_X68_Y6_N30
\recop|datapath_inst|operand_a[15]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_a[15]~1_combout\ = ( \recop|datapath_inst|ex_mem_dst_reg\(0) & ( \recop|control_unit_inst|mem_reg_write~q\ & ( !\recop|datapath_inst|id_ex_r_addr_x\(3) $ (\recop|datapath_inst|ex_mem_dst_reg\(3)) ) ) ) # ( 
-- !\recop|datapath_inst|ex_mem_dst_reg\(0) & ( \recop|control_unit_inst|mem_reg_write~q\ & ( (!\recop|datapath_inst|id_ex_r_addr_x\(3) & (!\recop|datapath_inst|ex_mem_dst_reg\(3) & ((\recop|datapath_inst|ex_mem_dst_reg\(1)) # 
-- (\recop|datapath_inst|ex_mem_dst_reg\(2))))) # (\recop|datapath_inst|id_ex_r_addr_x\(3) & (((\recop|datapath_inst|ex_mem_dst_reg\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000101010010101011010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_id_ex_r_addr_x\(3),
	datab => \recop|datapath_inst|ALT_INV_ex_mem_dst_reg\(2),
	datac => \recop|datapath_inst|ALT_INV_ex_mem_dst_reg\(1),
	datad => \recop|datapath_inst|ALT_INV_ex_mem_dst_reg\(3),
	datae => \recop|datapath_inst|ALT_INV_ex_mem_dst_reg\(0),
	dataf => \recop|control_unit_inst|ALT_INV_mem_reg_write~q\,
	combout => \recop|datapath_inst|operand_a[15]~1_combout\);

-- Location: FF_X68_Y6_N53
\recop|datapath_inst|id_ex_r_addr_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|instruction_reg\(17),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_r_addr_x\(1));

-- Location: FF_X68_Y6_N11
\recop|datapath_inst|id_ex_r_addr_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|instruction_reg\(16),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_r_addr_x\(0));

-- Location: LABCELL_X68_Y6_N6
\recop|datapath_inst|operand_a[15]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_a[15]~2_combout\ = ( \recop|datapath_inst|mem_wb_dst_reg\(1) & ( \recop|datapath_inst|mem_wb_dst_reg\(0) & ( (\recop|datapath_inst|id_ex_r_addr_x\(1) & (\recop|datapath_inst|id_ex_r_addr_x\(0) & 
-- (!\recop|datapath_inst|mem_wb_dst_reg\(2) $ (\recop|datapath_inst|id_ex_r_addr_x\(2))))) ) ) ) # ( !\recop|datapath_inst|mem_wb_dst_reg\(1) & ( \recop|datapath_inst|mem_wb_dst_reg\(0) & ( (!\recop|datapath_inst|id_ex_r_addr_x\(1) & 
-- (\recop|datapath_inst|id_ex_r_addr_x\(0) & (!\recop|datapath_inst|mem_wb_dst_reg\(2) $ (\recop|datapath_inst|id_ex_r_addr_x\(2))))) ) ) ) # ( \recop|datapath_inst|mem_wb_dst_reg\(1) & ( !\recop|datapath_inst|mem_wb_dst_reg\(0) & ( 
-- (\recop|datapath_inst|id_ex_r_addr_x\(1) & (!\recop|datapath_inst|id_ex_r_addr_x\(0) & (!\recop|datapath_inst|mem_wb_dst_reg\(2) $ (\recop|datapath_inst|id_ex_r_addr_x\(2))))) ) ) ) # ( !\recop|datapath_inst|mem_wb_dst_reg\(1) & ( 
-- !\recop|datapath_inst|mem_wb_dst_reg\(0) & ( (!\recop|datapath_inst|id_ex_r_addr_x\(1) & (!\recop|datapath_inst|id_ex_r_addr_x\(0) & (!\recop|datapath_inst|mem_wb_dst_reg\(2) $ (\recop|datapath_inst|id_ex_r_addr_x\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001000000000010000010000000000000000100000100000000001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_id_ex_r_addr_x\(1),
	datab => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(2),
	datac => \recop|datapath_inst|ALT_INV_id_ex_r_addr_x\(2),
	datad => \recop|datapath_inst|ALT_INV_id_ex_r_addr_x\(0),
	datae => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(1),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(0),
	combout => \recop|datapath_inst|operand_a[15]~2_combout\);

-- Location: LABCELL_X68_Y6_N48
\recop|datapath_inst|operand_a[15]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_a[15]~3_combout\ = ( \recop|datapath_inst|mem_wb_dst_reg\(3) & ( \recop|datapath_inst|operand_a[15]~2_combout\ & ( (\recop|control_unit_inst|forwarding_unit~0_combout\ & (\recop|datapath_inst|id_ex_r_addr_x\(3) & 
-- ((!\recop|datapath_inst|operand_a[15]~1_combout\) # (!\recop|datapath_inst|operand_a[15]~0_combout\)))) ) ) ) # ( !\recop|datapath_inst|mem_wb_dst_reg\(3) & ( \recop|datapath_inst|operand_a[15]~2_combout\ & ( 
-- (\recop|control_unit_inst|forwarding_unit~0_combout\ & (!\recop|datapath_inst|id_ex_r_addr_x\(3) & ((!\recop|datapath_inst|operand_a[15]~1_combout\) # (!\recop|datapath_inst|operand_a[15]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010000000000010100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_forwarding_unit~0_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_a[15]~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_id_ex_r_addr_x\(3),
	datad => \recop|datapath_inst|ALT_INV_operand_a[15]~0_combout\,
	datae => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(3),
	dataf => \recop|datapath_inst|ALT_INV_operand_a[15]~2_combout\,
	combout => \recop|datapath_inst|operand_a[15]~3_combout\);

-- Location: FF_X67_Y7_N41
\recop|control_unit_inst|reg_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|control_unit_inst|mem_reg_write~q\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|control_unit_inst|reg_write~q\);

-- Location: LABCELL_X67_Y7_N12
\recop|datapath_inst|registerfile_inst|registers[3][5]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[3][5]~4_combout\ = ( \recop|datapath_inst|mem_wb_dst_reg\(3) & ( \recop|datapath_inst|mem_wb_dst_reg\(0) & ( !\KEY[0]~input_o\ ) ) ) # ( !\recop|datapath_inst|mem_wb_dst_reg\(3) & ( 
-- \recop|datapath_inst|mem_wb_dst_reg\(0) & ( (!\KEY[0]~input_o\) # ((\recop|control_unit_inst|reg_write~q\ & (\recop|datapath_inst|mem_wb_dst_reg\(1) & !\recop|datapath_inst|mem_wb_dst_reg\(2)))) ) ) ) # ( \recop|datapath_inst|mem_wb_dst_reg\(3) & ( 
-- !\recop|datapath_inst|mem_wb_dst_reg\(0) & ( !\KEY[0]~input_o\ ) ) ) # ( !\recop|datapath_inst|mem_wb_dst_reg\(3) & ( !\recop|datapath_inst|mem_wb_dst_reg\(0) & ( !\KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101011101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \recop|control_unit_inst|ALT_INV_reg_write~q\,
	datac => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(1),
	datad => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(2),
	datae => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(3),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(0),
	combout => \recop|datapath_inst|registerfile_inst|registers[3][5]~4_combout\);

-- Location: FF_X65_Y7_N38
\recop|datapath_inst|registerfile_inst|registers[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[4]~5_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[3][5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[3][4]~q\);

-- Location: LABCELL_X67_Y7_N48
\recop|datapath_inst|registerfile_inst|registers[2][8]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[2][8]~10_combout\ = ( \recop|datapath_inst|mem_wb_dst_reg\(1) & ( \recop|datapath_inst|mem_wb_dst_reg\(0) & ( !\KEY[0]~input_o\ ) ) ) # ( !\recop|datapath_inst|mem_wb_dst_reg\(1) & ( 
-- \recop|datapath_inst|mem_wb_dst_reg\(0) & ( !\KEY[0]~input_o\ ) ) ) # ( \recop|datapath_inst|mem_wb_dst_reg\(1) & ( !\recop|datapath_inst|mem_wb_dst_reg\(0) & ( (!\KEY[0]~input_o\) # ((!\recop|datapath_inst|mem_wb_dst_reg\(3) & 
-- (!\recop|datapath_inst|mem_wb_dst_reg\(2) & \recop|control_unit_inst|reg_write~q\))) ) ) ) # ( !\recop|datapath_inst|mem_wb_dst_reg\(1) & ( !\recop|datapath_inst|mem_wb_dst_reg\(0) & ( !\KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111100011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(3),
	datab => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(2),
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \recop|control_unit_inst|ALT_INV_reg_write~q\,
	datae => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(1),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(0),
	combout => \recop|datapath_inst|registerfile_inst|registers[2][8]~10_combout\);

-- Location: FF_X65_Y9_N35
\recop|datapath_inst|registerfile_inst|registers[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[4]~5_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[2][8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[2][4]~q\);

-- Location: MLABCELL_X65_Y8_N48
\recop|datapath_inst|registerfile_inst|registers[6][1]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[6][1]~7_combout\ = ( \KEY[0]~input_o\ & ( \recop|datapath_inst|mem_wb_dst_reg\(1) & ( (\recop|datapath_inst|mem_wb_dst_reg\(2) & (!\recop|datapath_inst|mem_wb_dst_reg\(3) & 
-- (!\recop|datapath_inst|mem_wb_dst_reg\(0) & \recop|control_unit_inst|reg_write~q\))) ) ) ) # ( !\KEY[0]~input_o\ & ( \recop|datapath_inst|mem_wb_dst_reg\(1) ) ) # ( !\KEY[0]~input_o\ & ( !\recop|datapath_inst|mem_wb_dst_reg\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(2),
	datab => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(3),
	datac => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(0),
	datad => \recop|control_unit_inst|ALT_INV_reg_write~q\,
	datae => \ALT_INV_KEY[0]~input_o\,
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(1),
	combout => \recop|datapath_inst|registerfile_inst|registers[6][1]~7_combout\);

-- Location: FF_X65_Y9_N50
\recop|datapath_inst|registerfile_inst|registers[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[4]~5_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[6][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[6][4]~q\);

-- Location: MLABCELL_X65_Y8_N18
\recop|datapath_inst|registerfile_inst|registers[5][6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[5][6]~6_combout\ = ( \recop|control_unit_inst|reg_write~q\ & ( \recop|datapath_inst|mem_wb_dst_reg\(1) & ( !\KEY[0]~input_o\ ) ) ) # ( !\recop|control_unit_inst|reg_write~q\ & ( 
-- \recop|datapath_inst|mem_wb_dst_reg\(1) & ( !\KEY[0]~input_o\ ) ) ) # ( \recop|control_unit_inst|reg_write~q\ & ( !\recop|datapath_inst|mem_wb_dst_reg\(1) & ( (!\KEY[0]~input_o\) # ((\recop|datapath_inst|mem_wb_dst_reg\(2) & 
-- (\recop|datapath_inst|mem_wb_dst_reg\(0) & !\recop|datapath_inst|mem_wb_dst_reg\(3)))) ) ) ) # ( !\recop|control_unit_inst|reg_write~q\ & ( !\recop|datapath_inst|mem_wb_dst_reg\(1) & ( !\KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011011100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(2),
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(0),
	datad => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(3),
	datae => \recop|control_unit_inst|ALT_INV_reg_write~q\,
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(1),
	combout => \recop|datapath_inst|registerfile_inst|registers[5][6]~6_combout\);

-- Location: FF_X65_Y9_N44
\recop|datapath_inst|registerfile_inst|registers[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[4]~5_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[5][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[5][4]~q\);

-- Location: MLABCELL_X65_Y8_N0
\recop|datapath_inst|registerfile_inst|registers[7][0]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[7][0]~8_combout\ = ( \KEY[0]~input_o\ & ( \recop|datapath_inst|mem_wb_dst_reg\(1) & ( (\recop|datapath_inst|mem_wb_dst_reg\(0) & (!\recop|datapath_inst|mem_wb_dst_reg\(3) & 
-- (\recop|datapath_inst|mem_wb_dst_reg\(2) & \recop|control_unit_inst|reg_write~q\))) ) ) ) # ( !\KEY[0]~input_o\ & ( \recop|datapath_inst|mem_wb_dst_reg\(1) ) ) # ( !\KEY[0]~input_o\ & ( !\recop|datapath_inst|mem_wb_dst_reg\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(0),
	datab => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(3),
	datac => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(2),
	datad => \recop|control_unit_inst|ALT_INV_reg_write~q\,
	datae => \ALT_INV_KEY[0]~input_o\,
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(1),
	combout => \recop|datapath_inst|registerfile_inst|registers[7][0]~8_combout\);

-- Location: FF_X65_Y7_N59
\recop|datapath_inst|registerfile_inst|registers[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[4]~5_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[7][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[7][4]~q\);

-- Location: LABCELL_X61_Y8_N48
\recop|datapath_inst|registerfile_inst|registers[4][6]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[4][6]~5_combout\ = ( \KEY[0]~input_o\ & ( \recop|control_unit_inst|reg_write~q\ & ( (\recop|datapath_inst|mem_wb_dst_reg\(2) & (!\recop|datapath_inst|mem_wb_dst_reg\(3) & 
-- (!\recop|datapath_inst|mem_wb_dst_reg\(1) & !\recop|datapath_inst|mem_wb_dst_reg\(0)))) ) ) ) # ( !\KEY[0]~input_o\ & ( \recop|control_unit_inst|reg_write~q\ ) ) # ( !\KEY[0]~input_o\ & ( !\recop|control_unit_inst|reg_write~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(2),
	datab => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(3),
	datac => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(1),
	datad => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(0),
	datae => \ALT_INV_KEY[0]~input_o\,
	dataf => \recop|control_unit_inst|ALT_INV_reg_write~q\,
	combout => \recop|datapath_inst|registerfile_inst|registers[4][6]~5_combout\);

-- Location: FF_X65_Y8_N59
\recop|datapath_inst|registerfile_inst|registers[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[4]~5_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[4][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[4][4]~q\);

-- Location: MLABCELL_X65_Y9_N51
\recop|datapath_inst|registerfile_inst|q_a[4]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[4]~29_combout\ = ( \recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|registerfile_inst|registers[7][4]~q\ ) ) ) # ( 
-- !\recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|registerfile_inst|registers[6][4]~q\ ) ) ) # ( \recop|datapath_inst|instruction_reg\(16) & ( !\recop|datapath_inst|instruction_reg\(17) & ( 
-- \recop|datapath_inst|registerfile_inst|registers[5][4]~q\ ) ) ) # ( !\recop|datapath_inst|instruction_reg\(16) & ( !\recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|registerfile_inst|registers[4][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][4]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][4]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][4]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][4]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	combout => \recop|datapath_inst|registerfile_inst|q_a[4]~29_combout\);

-- Location: MLABCELL_X65_Y8_N27
\recop|datapath_inst|registerfile_inst|registers[1][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[1][4]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[4]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[4]~5_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[1][4]~feeder_combout\);

-- Location: LABCELL_X67_Y7_N51
\recop|datapath_inst|registerfile_inst|registers[1][3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[1][3]~9_combout\ = ( \recop|datapath_inst|mem_wb_dst_reg\(0) & ( \recop|datapath_inst|mem_wb_dst_reg\(1) & ( !\KEY[0]~input_o\ ) ) ) # ( !\recop|datapath_inst|mem_wb_dst_reg\(0) & ( 
-- \recop|datapath_inst|mem_wb_dst_reg\(1) & ( !\KEY[0]~input_o\ ) ) ) # ( \recop|datapath_inst|mem_wb_dst_reg\(0) & ( !\recop|datapath_inst|mem_wb_dst_reg\(1) & ( (!\KEY[0]~input_o\) # ((!\recop|datapath_inst|mem_wb_dst_reg\(3) & 
-- (!\recop|datapath_inst|mem_wb_dst_reg\(2) & \recop|control_unit_inst|reg_write~q\))) ) ) ) # ( !\recop|datapath_inst|mem_wb_dst_reg\(0) & ( !\recop|datapath_inst|mem_wb_dst_reg\(1) & ( !\KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000100011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(3),
	datab => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(2),
	datac => \recop|control_unit_inst|ALT_INV_reg_write~q\,
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(0),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(1),
	combout => \recop|datapath_inst|registerfile_inst|registers[1][3]~9_combout\);

-- Location: FF_X65_Y8_N29
\recop|datapath_inst|registerfile_inst|registers[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[1][4]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[1][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[1][4]~q\);

-- Location: MLABCELL_X65_Y9_N0
\recop|datapath_inst|registerfile_inst|q_a[4]~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[4]~119_combout\ = ( !\recop|datapath_inst|instruction_reg\(17) & ( ((!\recop|datapath_inst|instruction_reg\(18) & (\recop|datapath_inst|instruction_reg\(16) & 
-- (\recop|datapath_inst|registerfile_inst|registers[1][4]~q\))) # (\recop|datapath_inst|instruction_reg\(18) & (((\recop|datapath_inst|registerfile_inst|q_a[4]~29_combout\))))) ) ) # ( \recop|datapath_inst|instruction_reg\(17) & ( 
-- (!\recop|datapath_inst|instruction_reg\(18) & ((!\recop|datapath_inst|instruction_reg\(16) & (((\recop|datapath_inst|registerfile_inst|registers[2][4]~q\)))) # (\recop|datapath_inst|instruction_reg\(16) & 
-- (\recop|datapath_inst|registerfile_inst|registers[3][4]~q\)))) # (\recop|datapath_inst|instruction_reg\(18) & ((((\recop|datapath_inst|registerfile_inst|q_a[4]~29_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000111010000000000000011111111110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][4]~q\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][4]~q\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(18),
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[4]~29_combout\,
	datag => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][4]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[4]~119_combout\);

-- Location: LABCELL_X66_Y5_N12
\recop|datapath_inst|registerfile_inst|process_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|process_1~0_combout\ = ( \recop|datapath_inst|mem_wb_dst_reg\(0) & ( (\recop|datapath_inst|instruction_reg\(16) & (\recop|control_unit_inst|reg_write~q\ & (!\recop|datapath_inst|instruction_reg\(17) $ 
-- (\recop|datapath_inst|mem_wb_dst_reg\(1))))) ) ) # ( !\recop|datapath_inst|mem_wb_dst_reg\(0) & ( (!\recop|datapath_inst|instruction_reg\(16) & (\recop|control_unit_inst|reg_write~q\ & (!\recop|datapath_inst|instruction_reg\(17) $ 
-- (\recop|datapath_inst|mem_wb_dst_reg\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000100000010000000010000000010000000010000001000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datac => \recop|control_unit_inst|ALT_INV_reg_write~q\,
	datad => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(1),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(0),
	combout => \recop|datapath_inst|registerfile_inst|process_1~0_combout\);

-- Location: LABCELL_X66_Y5_N48
\recop|datapath_inst|registerfile_inst|q_a[8]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\ = ( !\recop|datapath_inst|instruction_reg\(18) & ( (\recop|datapath_inst|instruction_reg\(19) & ((!\recop|datapath_inst|mem_wb_dst_reg\(3)) # 
-- ((!\recop|datapath_inst|registerfile_inst|process_1~0_combout\) # (\recop|datapath_inst|mem_wb_dst_reg\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100100011001100110010001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(3),
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(19),
	datac => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(2),
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_process_1~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(18),
	combout => \recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\);

-- Location: LABCELL_X67_Y7_N0
\recop|datapath_inst|registerfile_inst|q_a[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\ = ( \recop|datapath_inst|mem_wb_dst_reg\(2) & ( \recop|datapath_inst|registerfile_inst|process_1~0_combout\ & ( (!\recop|datapath_inst|instruction_reg\(19) & 
-- ((!\recop|datapath_inst|instruction_reg\(18)) # (\recop|datapath_inst|mem_wb_dst_reg\(3)))) ) ) ) # ( !\recop|datapath_inst|mem_wb_dst_reg\(2) & ( \recop|datapath_inst|registerfile_inst|process_1~0_combout\ & ( (!\recop|datapath_inst|instruction_reg\(19) 
-- & ((\recop|datapath_inst|instruction_reg\(18)) # (\recop|datapath_inst|mem_wb_dst_reg\(3)))) ) ) ) # ( \recop|datapath_inst|mem_wb_dst_reg\(2) & ( !\recop|datapath_inst|registerfile_inst|process_1~0_combout\ & ( !\recop|datapath_inst|instruction_reg\(19) 
-- ) ) ) # ( !\recop|datapath_inst|mem_wb_dst_reg\(2) & ( !\recop|datapath_inst|registerfile_inst|process_1~0_combout\ & ( !\recop|datapath_inst|instruction_reg\(19) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000101010001010101010001010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(19),
	datab => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(3),
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(18),
	datae => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(2),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_process_1~0_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\);

-- Location: LABCELL_X61_Y8_N27
\recop|datapath_inst|registerfile_inst|registers[9][4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[9][4]~1_combout\ = ( \KEY[0]~input_o\ & ( \recop|control_unit_inst|reg_write~q\ & ( (!\recop|datapath_inst|mem_wb_dst_reg\(1) & (\recop|datapath_inst|mem_wb_dst_reg\(0) & 
-- (\recop|datapath_inst|mem_wb_dst_reg\(3) & !\recop|datapath_inst|mem_wb_dst_reg\(2)))) ) ) ) # ( !\KEY[0]~input_o\ & ( \recop|control_unit_inst|reg_write~q\ ) ) # ( !\KEY[0]~input_o\ & ( !\recop|control_unit_inst|reg_write~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(1),
	datab => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(0),
	datac => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(3),
	datad => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(2),
	datae => \ALT_INV_KEY[0]~input_o\,
	dataf => \recop|control_unit_inst|ALT_INV_reg_write~q\,
	combout => \recop|datapath_inst|registerfile_inst|registers[9][4]~1_combout\);

-- Location: FF_X62_Y7_N2
\recop|datapath_inst|registerfile_inst|registers[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[4]~5_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[9][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[9][4]~q\);

-- Location: LABCELL_X61_Y7_N39
\recop|datapath_inst|registerfile_inst|registers[10][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[10][4]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[4]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[4]~5_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[10][4]~feeder_combout\);

-- Location: LABCELL_X67_Y7_N15
\recop|datapath_inst|registerfile_inst|registers[10][7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[10][7]~2_combout\ = ( \recop|datapath_inst|mem_wb_dst_reg\(0) & ( \recop|datapath_inst|mem_wb_dst_reg\(3) & ( !\KEY[0]~input_o\ ) ) ) # ( !\recop|datapath_inst|mem_wb_dst_reg\(0) & ( 
-- \recop|datapath_inst|mem_wb_dst_reg\(3) & ( (!\KEY[0]~input_o\) # ((\recop|control_unit_inst|reg_write~q\ & (!\recop|datapath_inst|mem_wb_dst_reg\(2) & \recop|datapath_inst|mem_wb_dst_reg\(1)))) ) ) ) # ( \recop|datapath_inst|mem_wb_dst_reg\(0) & ( 
-- !\recop|datapath_inst|mem_wb_dst_reg\(3) & ( !\KEY[0]~input_o\ ) ) ) # ( !\recop|datapath_inst|mem_wb_dst_reg\(0) & ( !\recop|datapath_inst|mem_wb_dst_reg\(3) & ( !\KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101110101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \recop|control_unit_inst|ALT_INV_reg_write~q\,
	datac => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(2),
	datad => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(1),
	datae => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(0),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(3),
	combout => \recop|datapath_inst|registerfile_inst|registers[10][7]~2_combout\);

-- Location: FF_X61_Y7_N41
\recop|datapath_inst|registerfile_inst|registers[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[10][4]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[10][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[10][4]~q\);

-- Location: LABCELL_X61_Y8_N57
\recop|datapath_inst|registerfile_inst|registers[11][11]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[11][11]~3_combout\ = ( \KEY[0]~input_o\ & ( \recop|control_unit_inst|reg_write~q\ & ( (\recop|datapath_inst|mem_wb_dst_reg\(1) & (\recop|datapath_inst|mem_wb_dst_reg\(0) & 
-- (\recop|datapath_inst|mem_wb_dst_reg\(3) & !\recop|datapath_inst|mem_wb_dst_reg\(2)))) ) ) ) # ( !\KEY[0]~input_o\ & ( \recop|control_unit_inst|reg_write~q\ ) ) # ( !\KEY[0]~input_o\ & ( !\recop|control_unit_inst|reg_write~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(1),
	datab => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(0),
	datac => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(3),
	datad => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(2),
	datae => \ALT_INV_KEY[0]~input_o\,
	dataf => \recop|control_unit_inst|ALT_INV_reg_write~q\,
	combout => \recop|datapath_inst|registerfile_inst|registers[11][11]~3_combout\);

-- Location: FF_X62_Y7_N20
\recop|datapath_inst|registerfile_inst|registers[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[4]~5_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[11][11]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[11][4]~q\);

-- Location: LABCELL_X61_Y7_N42
\recop|datapath_inst|registerfile_inst|registers[8][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[8][4]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[4]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[4]~5_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[8][4]~feeder_combout\);

-- Location: MLABCELL_X65_Y8_N54
\recop|datapath_inst|registerfile_inst|registers[8][10]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[8][10]~0_combout\ = ( \recop|datapath_inst|mem_wb_dst_reg\(3) & ( \recop|datapath_inst|mem_wb_dst_reg\(1) & ( !\KEY[0]~input_o\ ) ) ) # ( !\recop|datapath_inst|mem_wb_dst_reg\(3) & ( 
-- \recop|datapath_inst|mem_wb_dst_reg\(1) & ( !\KEY[0]~input_o\ ) ) ) # ( \recop|datapath_inst|mem_wb_dst_reg\(3) & ( !\recop|datapath_inst|mem_wb_dst_reg\(1) & ( (!\KEY[0]~input_o\) # ((!\recop|datapath_inst|mem_wb_dst_reg\(2) & 
-- (!\recop|datapath_inst|mem_wb_dst_reg\(0) & \recop|control_unit_inst|reg_write~q\))) ) ) ) # ( !\recop|datapath_inst|mem_wb_dst_reg\(3) & ( !\recop|datapath_inst|mem_wb_dst_reg\(1) & ( !\KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001110110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(2),
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(0),
	datad => \recop|control_unit_inst|ALT_INV_reg_write~q\,
	datae => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(3),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(1),
	combout => \recop|datapath_inst|registerfile_inst|registers[8][10]~0_combout\);

-- Location: FF_X61_Y7_N44
\recop|datapath_inst|registerfile_inst|registers[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[8][4]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[8][10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[8][4]~q\);

-- Location: LABCELL_X62_Y7_N3
\recop|datapath_inst|registerfile_inst|q_a[4]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[4]~28_combout\ = ( \recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|registerfile_inst|registers[8][4]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16) & 
-- (\recop|datapath_inst|registerfile_inst|registers[10][4]~q\)) # (\recop|datapath_inst|instruction_reg\(16) & ((\recop|datapath_inst|registerfile_inst|registers[11][4]~q\))) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(17) & ( 
-- \recop|datapath_inst|registerfile_inst|registers[8][4]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16)) # (\recop|datapath_inst|registerfile_inst|registers[9][4]~q\) ) ) ) # ( \recop|datapath_inst|instruction_reg\(17) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[8][4]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16) & (\recop|datapath_inst|registerfile_inst|registers[10][4]~q\)) # (\recop|datapath_inst|instruction_reg\(16) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[11][4]~q\))) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(17) & ( !\recop|datapath_inst|registerfile_inst|registers[8][4]~q\ & ( (\recop|datapath_inst|registerfile_inst|registers[9][4]~q\ & 
-- \recop|datapath_inst|instruction_reg\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100000011111111110101111101010011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][4]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][4]~q\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][4]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][4]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[4]~28_combout\);

-- Location: LABCELL_X67_Y7_N18
\recop|datapath_inst|registerfile_inst|registers[14][4]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[14][4]~13_combout\ = ( \recop|datapath_inst|mem_wb_dst_reg\(0) & ( \recop|datapath_inst|mem_wb_dst_reg\(1) & ( !\KEY[0]~input_o\ ) ) ) # ( !\recop|datapath_inst|mem_wb_dst_reg\(0) & ( 
-- \recop|datapath_inst|mem_wb_dst_reg\(1) & ( (!\KEY[0]~input_o\) # ((\recop|datapath_inst|mem_wb_dst_reg\(2) & (\recop|datapath_inst|mem_wb_dst_reg\(3) & \recop|control_unit_inst|reg_write~q\))) ) ) ) # ( \recop|datapath_inst|mem_wb_dst_reg\(0) & ( 
-- !\recop|datapath_inst|mem_wb_dst_reg\(1) & ( !\KEY[0]~input_o\ ) ) ) # ( !\recop|datapath_inst|mem_wb_dst_reg\(0) & ( !\recop|datapath_inst|mem_wb_dst_reg\(1) & ( !\KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010111010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(2),
	datac => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(3),
	datad => \recop|control_unit_inst|ALT_INV_reg_write~q\,
	datae => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(0),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(1),
	combout => \recop|datapath_inst|registerfile_inst|registers[14][4]~13_combout\);

-- Location: FF_X65_Y5_N20
\recop|datapath_inst|registerfile_inst|registers[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[4]~5_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[14][4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[14][4]~q\);

-- Location: LABCELL_X67_Y7_N45
\recop|datapath_inst|registerfile_inst|registers[15][10]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[15][10]~14_combout\ = ( \recop|datapath_inst|mem_wb_dst_reg\(2) & ( \recop|datapath_inst|mem_wb_dst_reg\(3) & ( (!\KEY[0]~input_o\) # ((\recop|datapath_inst|mem_wb_dst_reg\(0) & 
-- (\recop|control_unit_inst|reg_write~q\ & \recop|datapath_inst|mem_wb_dst_reg\(1)))) ) ) ) # ( !\recop|datapath_inst|mem_wb_dst_reg\(2) & ( \recop|datapath_inst|mem_wb_dst_reg\(3) & ( !\KEY[0]~input_o\ ) ) ) # ( \recop|datapath_inst|mem_wb_dst_reg\(2) & ( 
-- !\recop|datapath_inst|mem_wb_dst_reg\(3) & ( !\KEY[0]~input_o\ ) ) ) # ( !\recop|datapath_inst|mem_wb_dst_reg\(2) & ( !\recop|datapath_inst|mem_wb_dst_reg\(3) & ( !\KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(0),
	datab => \recop|control_unit_inst|ALT_INV_reg_write~q\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(1),
	datae => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(2),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(3),
	combout => \recop|datapath_inst|registerfile_inst|registers[15][10]~14_combout\);

-- Location: FF_X65_Y5_N14
\recop|datapath_inst|registerfile_inst|registers[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[4]~5_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[15][10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[15][4]~q\);

-- Location: MLABCELL_X65_Y8_N15
\recop|datapath_inst|registerfile_inst|registers[12][5]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[12][5]~11_combout\ = ( \recop|control_unit_inst|reg_write~q\ & ( \recop|datapath_inst|mem_wb_dst_reg\(1) & ( !\KEY[0]~input_o\ ) ) ) # ( !\recop|control_unit_inst|reg_write~q\ & ( 
-- \recop|datapath_inst|mem_wb_dst_reg\(1) & ( !\KEY[0]~input_o\ ) ) ) # ( \recop|control_unit_inst|reg_write~q\ & ( !\recop|datapath_inst|mem_wb_dst_reg\(1) & ( (!\KEY[0]~input_o\) # ((\recop|datapath_inst|mem_wb_dst_reg\(2) & 
-- (\recop|datapath_inst|mem_wb_dst_reg\(3) & !\recop|datapath_inst|mem_wb_dst_reg\(0)))) ) ) ) # ( !\recop|control_unit_inst|reg_write~q\ & ( !\recop|datapath_inst|mem_wb_dst_reg\(1) & ( !\KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100011111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(2),
	datab => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(3),
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(0),
	datae => \recop|control_unit_inst|ALT_INV_reg_write~q\,
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(1),
	combout => \recop|datapath_inst|registerfile_inst|registers[12][5]~11_combout\);

-- Location: FF_X65_Y3_N5
\recop|datapath_inst|registerfile_inst|registers[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[4]~5_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[12][5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[12][4]~q\);

-- Location: LABCELL_X67_Y7_N21
\recop|datapath_inst|registerfile_inst|registers[13][3]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[13][3]~12_combout\ = ( \recop|datapath_inst|mem_wb_dst_reg\(1) & ( \recop|datapath_inst|mem_wb_dst_reg\(0) & ( !\KEY[0]~input_o\ ) ) ) # ( !\recop|datapath_inst|mem_wb_dst_reg\(1) & ( 
-- \recop|datapath_inst|mem_wb_dst_reg\(0) & ( (!\KEY[0]~input_o\) # ((\recop|datapath_inst|mem_wb_dst_reg\(2) & (\recop|control_unit_inst|reg_write~q\ & \recop|datapath_inst|mem_wb_dst_reg\(3)))) ) ) ) # ( \recop|datapath_inst|mem_wb_dst_reg\(1) & ( 
-- !\recop|datapath_inst|mem_wb_dst_reg\(0) & ( !\KEY[0]~input_o\ ) ) ) # ( !\recop|datapath_inst|mem_wb_dst_reg\(1) & ( !\recop|datapath_inst|mem_wb_dst_reg\(0) & ( !\KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010111010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(2),
	datac => \recop|control_unit_inst|ALT_INV_reg_write~q\,
	datad => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(3),
	datae => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(1),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(0),
	combout => \recop|datapath_inst|registerfile_inst|registers[13][3]~12_combout\);

-- Location: FF_X65_Y5_N26
\recop|datapath_inst|registerfile_inst|registers[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[4]~5_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[13][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[13][4]~q\);

-- Location: MLABCELL_X65_Y5_N0
\recop|datapath_inst|registerfile_inst|q_a[4]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[4]~30_combout\ = ( \recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|registerfile_inst|registers[13][4]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16) & 
-- (\recop|datapath_inst|registerfile_inst|registers[14][4]~q\)) # (\recop|datapath_inst|instruction_reg\(16) & ((\recop|datapath_inst|registerfile_inst|registers[15][4]~q\))) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(17) & ( 
-- \recop|datapath_inst|registerfile_inst|registers[13][4]~q\ & ( (\recop|datapath_inst|registerfile_inst|registers[12][4]~q\) # (\recop|datapath_inst|instruction_reg\(16)) ) ) ) # ( \recop|datapath_inst|instruction_reg\(17) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[13][4]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16) & (\recop|datapath_inst|registerfile_inst|registers[14][4]~q\)) # (\recop|datapath_inst|instruction_reg\(16) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[15][4]~q\))) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(17) & ( !\recop|datapath_inst|registerfile_inst|registers[13][4]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16) & 
-- \recop|datapath_inst|registerfile_inst|registers[12][4]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010100110101001100001111111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][4]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][4]~q\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][4]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][4]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[4]~30_combout\);

-- Location: LABCELL_X66_Y5_N54
\recop|datapath_inst|registerfile_inst|process_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|process_1~1_combout\ = ( \recop|datapath_inst|registerfile_inst|process_1~0_combout\ & ( (!\recop|datapath_inst|mem_wb_dst_reg\(3) & (!\recop|datapath_inst|instruction_reg\(19) & 
-- (!\recop|datapath_inst|mem_wb_dst_reg\(2) $ (\recop|datapath_inst|instruction_reg\(18))))) # (\recop|datapath_inst|mem_wb_dst_reg\(3) & (\recop|datapath_inst|instruction_reg\(19) & (!\recop|datapath_inst|mem_wb_dst_reg\(2) $ 
-- (\recop|datapath_inst|instruction_reg\(18))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010010000000010011001000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(3),
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(19),
	datac => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(2),
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(18),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_process_1~0_combout\,
	combout => \recop|datapath_inst|registerfile_inst|process_1~1_combout\);

-- Location: MLABCELL_X65_Y5_N27
\recop|datapath_inst|registerfile_inst|q_a[4]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[4]~31_combout\ = ( \recop|datapath_inst|registerfile_inst|process_1~1_combout\ & ( \recop|datapath_inst|registerfile_inst|q_a[8]~5_combout\ & ( (\recop|datapath_inst|reg_wr_data[4]~5_combout\) # 
-- (\recop|datapath_inst|registerfile_inst|q_a[4]~30_combout\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|process_1~1_combout\ & ( \recop|datapath_inst|registerfile_inst|q_a[8]~5_combout\ & ( \recop|datapath_inst|registerfile_inst|q_a[4]~30_combout\ ) 
-- ) ) # ( \recop|datapath_inst|registerfile_inst|process_1~1_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_a[8]~5_combout\ & ( \recop|datapath_inst|reg_wr_data[4]~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001101010101010101010111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[4]~30_combout\,
	datab => \recop|datapath_inst|ALT_INV_reg_wr_data[4]~5_combout\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_process_1~1_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~5_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[4]~31_combout\);

-- Location: MLABCELL_X65_Y7_N39
\recop|datapath_inst|registerfile_inst|q_a[4]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[4]~32_combout\ = ( \recop|datapath_inst|registerfile_inst|q_a[4]~31_combout\ ) # ( !\recop|datapath_inst|registerfile_inst|q_a[4]~31_combout\ & ( (!\recop|datapath_inst|registerfile_inst|q_a[4]~119_combout\ & 
-- (\recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\ & ((\recop|datapath_inst|registerfile_inst|q_a[4]~28_combout\)))) # (\recop|datapath_inst|registerfile_inst|q_a[4]~119_combout\ & (((\recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\ & 
-- \recop|datapath_inst|registerfile_inst|q_a[4]~28_combout\)) # (\recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111000001010011011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[4]~119_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~1_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~2_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[4]~28_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[4]~31_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[4]~32_combout\);

-- Location: LABCELL_X63_Y6_N48
\recop|datapath_inst|id_ex_reg_x[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|id_ex_reg_x[4]~feeder_combout\ = ( \recop|datapath_inst|registerfile_inst|q_a[4]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[4]~32_combout\,
	combout => \recop|datapath_inst|id_ex_reg_x[4]~feeder_combout\);

-- Location: FF_X63_Y6_N50
\recop|datapath_inst|id_ex_reg_x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|id_ex_reg_x[4]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_reg_x\(4));

-- Location: LABCELL_X68_Y6_N21
\recop|datapath_inst|operand_a[4]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_a[4]~14_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(4) & ( \recop|datapath_inst|operand_a[15]~1_combout\ & ( (\recop|datapath_inst|operand_a[15]~0_combout\) # (\recop|datapath_inst|id_ex_reg_x\(4)) ) ) ) # ( 
-- !\recop|datapath_inst|ex_mem_alu_result\(4) & ( \recop|datapath_inst|operand_a[15]~1_combout\ & ( (\recop|datapath_inst|id_ex_reg_x\(4) & !\recop|datapath_inst|operand_a[15]~0_combout\) ) ) ) # ( \recop|datapath_inst|ex_mem_alu_result\(4) & ( 
-- !\recop|datapath_inst|operand_a[15]~1_combout\ & ( \recop|datapath_inst|id_ex_reg_x\(4) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result\(4) & ( !\recop|datapath_inst|operand_a[15]~1_combout\ & ( \recop|datapath_inst|id_ex_reg_x\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_id_ex_reg_x\(4),
	datac => \recop|datapath_inst|ALT_INV_operand_a[15]~0_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(4),
	dataf => \recop|datapath_inst|ALT_INV_operand_a[15]~1_combout\,
	combout => \recop|datapath_inst|operand_a[4]~14_combout\);

-- Location: LABCELL_X68_Y6_N24
\recop|datapath_inst|operand_a[4]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_a[4]~15_combout\ = ( \recop|datapath_inst|reg_wr_data[4]~5_combout\ & ( (\recop|datapath_inst|operand_a[4]~14_combout\) # (\recop|datapath_inst|operand_a[15]~3_combout\) ) ) # ( !\recop|datapath_inst|reg_wr_data[4]~5_combout\ 
-- & ( (!\recop|datapath_inst|operand_a[15]~3_combout\ & \recop|datapath_inst|operand_a[4]~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_operand_a[15]~3_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[4]~14_combout\,
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[4]~5_combout\,
	combout => \recop|datapath_inst|operand_a[4]~15_combout\);

-- Location: LABCELL_X70_Y5_N15
\recop|datapath_inst|operand_b_temp[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b_temp[0]~0_combout\ = ( \recop|datapath_inst|id_ex_r_addr_z\(0) & ( \recop|datapath_inst|ex_mem_dst_reg\(2) & ( (\recop|datapath_inst|ex_mem_dst_reg\(0) & (\recop|datapath_inst|id_ex_r_addr_z\(2) & 
-- (!\recop|datapath_inst|id_ex_r_addr_z\(1) $ (\recop|datapath_inst|ex_mem_dst_reg\(1))))) ) ) ) # ( !\recop|datapath_inst|id_ex_r_addr_z\(0) & ( \recop|datapath_inst|ex_mem_dst_reg\(2) & ( (!\recop|datapath_inst|ex_mem_dst_reg\(0) & 
-- (\recop|datapath_inst|id_ex_r_addr_z\(2) & (!\recop|datapath_inst|id_ex_r_addr_z\(1) $ (\recop|datapath_inst|ex_mem_dst_reg\(1))))) ) ) ) # ( \recop|datapath_inst|id_ex_r_addr_z\(0) & ( !\recop|datapath_inst|ex_mem_dst_reg\(2) & ( 
-- (\recop|datapath_inst|ex_mem_dst_reg\(0) & (!\recop|datapath_inst|id_ex_r_addr_z\(2) & (!\recop|datapath_inst|id_ex_r_addr_z\(1) $ (\recop|datapath_inst|ex_mem_dst_reg\(1))))) ) ) ) # ( !\recop|datapath_inst|id_ex_r_addr_z\(0) & ( 
-- !\recop|datapath_inst|ex_mem_dst_reg\(2) & ( (!\recop|datapath_inst|ex_mem_dst_reg\(0) & (!\recop|datapath_inst|id_ex_r_addr_z\(2) & (!\recop|datapath_inst|id_ex_r_addr_z\(1) $ (\recop|datapath_inst|ex_mem_dst_reg\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000100000010000000001000000001000000000100000010000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_dst_reg\(0),
	datab => \recop|datapath_inst|ALT_INV_id_ex_r_addr_z\(1),
	datac => \recop|datapath_inst|ALT_INV_id_ex_r_addr_z\(2),
	datad => \recop|datapath_inst|ALT_INV_ex_mem_dst_reg\(1),
	datae => \recop|datapath_inst|ALT_INV_id_ex_r_addr_z\(0),
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_dst_reg\(2),
	combout => \recop|datapath_inst|operand_b_temp[0]~0_combout\);

-- Location: LABCELL_X70_Y5_N45
\recop|datapath_inst|operand_b_temp[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b_temp[0]~2_combout\ = ( \recop|datapath_inst|mem_wb_dst_reg\(2) & ( \recop|datapath_inst|mem_wb_dst_reg\(0) & ( (\recop|datapath_inst|id_ex_r_addr_z\(0) & (\recop|datapath_inst|id_ex_r_addr_z\(2) & 
-- (!\recop|datapath_inst|id_ex_r_addr_z\(1) $ (\recop|datapath_inst|mem_wb_dst_reg\(1))))) ) ) ) # ( !\recop|datapath_inst|mem_wb_dst_reg\(2) & ( \recop|datapath_inst|mem_wb_dst_reg\(0) & ( (\recop|datapath_inst|id_ex_r_addr_z\(0) & 
-- (!\recop|datapath_inst|id_ex_r_addr_z\(2) & (!\recop|datapath_inst|id_ex_r_addr_z\(1) $ (\recop|datapath_inst|mem_wb_dst_reg\(1))))) ) ) ) # ( \recop|datapath_inst|mem_wb_dst_reg\(2) & ( !\recop|datapath_inst|mem_wb_dst_reg\(0) & ( 
-- (!\recop|datapath_inst|id_ex_r_addr_z\(0) & (\recop|datapath_inst|id_ex_r_addr_z\(2) & (!\recop|datapath_inst|id_ex_r_addr_z\(1) $ (\recop|datapath_inst|mem_wb_dst_reg\(1))))) ) ) ) # ( !\recop|datapath_inst|mem_wb_dst_reg\(2) & ( 
-- !\recop|datapath_inst|mem_wb_dst_reg\(0) & ( (!\recop|datapath_inst|id_ex_r_addr_z\(0) & (!\recop|datapath_inst|id_ex_r_addr_z\(2) & (!\recop|datapath_inst|id_ex_r_addr_z\(1) $ (\recop|datapath_inst|mem_wb_dst_reg\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000100000000010000000001001000000000100000000010000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_id_ex_r_addr_z\(0),
	datab => \recop|datapath_inst|ALT_INV_id_ex_r_addr_z\(1),
	datac => \recop|datapath_inst|ALT_INV_id_ex_r_addr_z\(2),
	datad => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(1),
	datae => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(2),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(0),
	combout => \recop|datapath_inst|operand_b_temp[0]~2_combout\);

-- Location: LABCELL_X70_Y5_N33
\recop|datapath_inst|operand_b_temp[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b_temp[0]~1_combout\ = ( \recop|datapath_inst|ex_mem_dst_reg\(3) & ( \recop|datapath_inst|ex_mem_dst_reg\(1) & ( (\recop|control_unit_inst|mem_reg_write~q\ & \recop|datapath_inst|id_ex_r_addr_z\(3)) ) ) ) # ( 
-- !\recop|datapath_inst|ex_mem_dst_reg\(3) & ( \recop|datapath_inst|ex_mem_dst_reg\(1) & ( (\recop|control_unit_inst|mem_reg_write~q\ & !\recop|datapath_inst|id_ex_r_addr_z\(3)) ) ) ) # ( \recop|datapath_inst|ex_mem_dst_reg\(3) & ( 
-- !\recop|datapath_inst|ex_mem_dst_reg\(1) & ( (\recop|control_unit_inst|mem_reg_write~q\ & \recop|datapath_inst|id_ex_r_addr_z\(3)) ) ) ) # ( !\recop|datapath_inst|ex_mem_dst_reg\(3) & ( !\recop|datapath_inst|ex_mem_dst_reg\(1) & ( 
-- (\recop|control_unit_inst|mem_reg_write~q\ & (!\recop|datapath_inst|id_ex_r_addr_z\(3) & ((\recop|datapath_inst|ex_mem_dst_reg\(0)) # (\recop|datapath_inst|ex_mem_dst_reg\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001000100000100010001000101000100010001000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_mem_reg_write~q\,
	datab => \recop|datapath_inst|ALT_INV_id_ex_r_addr_z\(3),
	datac => \recop|datapath_inst|ALT_INV_ex_mem_dst_reg\(2),
	datad => \recop|datapath_inst|ALT_INV_ex_mem_dst_reg\(0),
	datae => \recop|datapath_inst|ALT_INV_ex_mem_dst_reg\(3),
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_dst_reg\(1),
	combout => \recop|datapath_inst|operand_b_temp[0]~1_combout\);

-- Location: LABCELL_X70_Y5_N39
\recop|datapath_inst|operand_b_temp[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b_temp[0]~3_combout\ = ( \recop|datapath_inst|operand_b_temp[0]~2_combout\ & ( \recop|datapath_inst|operand_b_temp[0]~1_combout\ & ( (\recop|control_unit_inst|forwarding_unit~0_combout\ & 
-- (!\recop|datapath_inst|operand_b_temp[0]~0_combout\ & (!\recop|datapath_inst|id_ex_r_addr_z\(3) $ (\recop|datapath_inst|mem_wb_dst_reg\(3))))) ) ) ) # ( \recop|datapath_inst|operand_b_temp[0]~2_combout\ & ( 
-- !\recop|datapath_inst|operand_b_temp[0]~1_combout\ & ( (\recop|control_unit_inst|forwarding_unit~0_combout\ & (!\recop|datapath_inst|id_ex_r_addr_z\(3) $ (\recop|datapath_inst|mem_wb_dst_reg\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000000010100000000000000000100000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_forwarding_unit~0_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~0_combout\,
	datac => \recop|datapath_inst|ALT_INV_id_ex_r_addr_z\(3),
	datad => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(3),
	datae => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~2_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~1_combout\,
	combout => \recop|datapath_inst|operand_b_temp[0]~3_combout\);

-- Location: LABCELL_X67_Y7_N30
\recop|datapath_inst|registerfile_inst|process_2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|process_2~0_combout\ = ( \recop|datapath_inst|mem_wb_dst_reg\(1) & ( (\recop|control_unit_inst|reg_write~q\ & (\recop|datapath_inst|instruction_reg\(21) & (!\recop|datapath_inst|instruction_reg\(20) $ 
-- (\recop|datapath_inst|mem_wb_dst_reg\(0))))) ) ) # ( !\recop|datapath_inst|mem_wb_dst_reg\(1) & ( (\recop|control_unit_inst|reg_write~q\ & (!\recop|datapath_inst|instruction_reg\(21) & (!\recop|datapath_inst|instruction_reg\(20) $ 
-- (\recop|datapath_inst|mem_wb_dst_reg\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100000000001000010000000000000000001000010000000000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datab => \recop|control_unit_inst|ALT_INV_reg_write~q\,
	datac => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(0),
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(1),
	combout => \recop|datapath_inst|registerfile_inst|process_2~0_combout\);

-- Location: LABCELL_X66_Y7_N12
\recop|datapath_inst|registerfile_inst|process_2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|process_2~1_combout\ = ( \recop|datapath_inst|mem_wb_dst_reg\(3) & ( (\recop|datapath_inst|registerfile_inst|process_2~0_combout\ & (\recop|datapath_inst|instruction_reg\(23) & 
-- (!\recop|datapath_inst|instruction_reg\(22) $ (\recop|datapath_inst|mem_wb_dst_reg\(2))))) ) ) # ( !\recop|datapath_inst|mem_wb_dst_reg\(3) & ( (\recop|datapath_inst|registerfile_inst|process_2~0_combout\ & (!\recop|datapath_inst|instruction_reg\(23) & 
-- (!\recop|datapath_inst|instruction_reg\(22) $ (\recop|datapath_inst|mem_wb_dst_reg\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100000000010000010000000000000000010000010000000001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_process_2~0_combout\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(22),
	datac => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(2),
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(23),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(3),
	combout => \recop|datapath_inst|registerfile_inst|process_2~1_combout\);

-- Location: MLABCELL_X65_Y5_N15
\recop|datapath_inst|registerfile_inst|q_b[4]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[4]~30_combout\ = ( \recop|datapath_inst|instruction_reg\(21) & ( \recop|datapath_inst|instruction_reg\(20) & ( \recop|datapath_inst|registerfile_inst|registers[15][4]~q\ ) ) ) # ( 
-- !\recop|datapath_inst|instruction_reg\(21) & ( \recop|datapath_inst|instruction_reg\(20) & ( \recop|datapath_inst|registerfile_inst|registers[13][4]~q\ ) ) ) # ( \recop|datapath_inst|instruction_reg\(21) & ( !\recop|datapath_inst|instruction_reg\(20) & ( 
-- \recop|datapath_inst|registerfile_inst|registers[14][4]~q\ ) ) ) # ( !\recop|datapath_inst|instruction_reg\(21) & ( !\recop|datapath_inst|instruction_reg\(20) & ( \recop|datapath_inst|registerfile_inst|registers[12][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][4]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][4]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][4]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][4]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	combout => \recop|datapath_inst|registerfile_inst|q_b[4]~30_combout\);

-- Location: LABCELL_X66_Y7_N57
\recop|datapath_inst|registerfile_inst|q_b[14]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[14]~5_combout\ = ( \recop|datapath_inst|registerfile_inst|process_2~0_combout\ & ( (\recop|datapath_inst|instruction_reg\(22) & (\recop|datapath_inst|instruction_reg\(23) & 
-- ((!\recop|datapath_inst|mem_wb_dst_reg\(2)) # (!\recop|datapath_inst|mem_wb_dst_reg\(3))))) ) ) # ( !\recop|datapath_inst|registerfile_inst|process_2~0_combout\ & ( (\recop|datapath_inst|instruction_reg\(22) & \recop|datapath_inst|instruction_reg\(23)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011100000000000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(2),
	datab => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(3),
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(22),
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(23),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_process_2~0_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[14]~5_combout\);

-- Location: LABCELL_X66_Y7_N21
\recop|datapath_inst|registerfile_inst|q_b[4]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[4]~31_combout\ = ( \recop|datapath_inst|reg_wr_data[4]~5_combout\ & ( ((\recop|datapath_inst|registerfile_inst|q_b[4]~30_combout\ & \recop|datapath_inst|registerfile_inst|q_b[14]~5_combout\)) # 
-- (\recop|datapath_inst|registerfile_inst|process_2~1_combout\) ) ) # ( !\recop|datapath_inst|reg_wr_data[4]~5_combout\ & ( (\recop|datapath_inst|registerfile_inst|q_b[4]~30_combout\ & \recop|datapath_inst|registerfile_inst|q_b[14]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_process_2~1_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[4]~30_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~5_combout\,
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[4]~5_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[4]~31_combout\);

-- Location: LABCELL_X62_Y7_N27
\recop|datapath_inst|registerfile_inst|q_b[4]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[4]~28_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[9][4]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[11][4]~q\ & ( ((!\recop|datapath_inst|instruction_reg\(21) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[8][4]~q\))) # (\recop|datapath_inst|instruction_reg\(21) & (\recop|datapath_inst|registerfile_inst|registers[10][4]~q\))) # (\recop|datapath_inst|instruction_reg\(20)) ) ) ) # ( 
-- !\recop|datapath_inst|registerfile_inst|registers[9][4]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[11][4]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21) & (!\recop|datapath_inst|instruction_reg\(20) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[8][4]~q\)))) # (\recop|datapath_inst|instruction_reg\(21) & (((\recop|datapath_inst|registerfile_inst|registers[10][4]~q\)) # (\recop|datapath_inst|instruction_reg\(20)))) ) ) ) # ( 
-- \recop|datapath_inst|registerfile_inst|registers[9][4]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[11][4]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21) & (((\recop|datapath_inst|registerfile_inst|registers[8][4]~q\)) # 
-- (\recop|datapath_inst|instruction_reg\(20)))) # (\recop|datapath_inst|instruction_reg\(21) & (!\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[10][4]~q\))) ) ) ) # ( 
-- !\recop|datapath_inst|registerfile_inst|registers[9][4]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[11][4]~q\ & ( (!\recop|datapath_inst|instruction_reg\(20) & ((!\recop|datapath_inst|instruction_reg\(21) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[8][4]~q\))) # (\recop|datapath_inst|instruction_reg\(21) & (\recop|datapath_inst|registerfile_inst|registers[10][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][4]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][4]~q\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][4]~q\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][4]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[4]~28_combout\);

-- Location: LABCELL_X67_Y7_N24
\recop|datapath_inst|registerfile_inst|q_b[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\ = ( \recop|datapath_inst|registerfile_inst|process_2~0_combout\ & ( (!\recop|datapath_inst|instruction_reg\(23) & ((!\recop|datapath_inst|instruction_reg\(22) $ 
-- (!\recop|datapath_inst|mem_wb_dst_reg\(2))) # (\recop|datapath_inst|mem_wb_dst_reg\(3)))) ) ) # ( !\recop|datapath_inst|registerfile_inst|process_2~0_combout\ & ( !\recop|datapath_inst|instruction_reg\(23) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000101010101000100010101010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(23),
	datab => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(3),
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(22),
	datad => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(2),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_process_2~0_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\);

-- Location: LABCELL_X66_Y7_N54
\recop|datapath_inst|registerfile_inst|q_b[14]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ = ( !\recop|datapath_inst|instruction_reg\(22) & ( (\recop|datapath_inst|instruction_reg\(23) & (((!\recop|datapath_inst|mem_wb_dst_reg\(3)) # 
-- (!\recop|datapath_inst|registerfile_inst|process_2~0_combout\)) # (\recop|datapath_inst|mem_wb_dst_reg\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111101000000001111110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(2),
	datab => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(3),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_process_2~0_combout\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(23),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(22),
	combout => \recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\);

-- Location: MLABCELL_X65_Y7_N6
\recop|datapath_inst|registerfile_inst|q_b[4]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[4]~29_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[7][4]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[6][4]~q\ & ( ((!\recop|datapath_inst|instruction_reg\(20) & 
-- (\recop|datapath_inst|registerfile_inst|registers[4][4]~q\)) # (\recop|datapath_inst|instruction_reg\(20) & ((\recop|datapath_inst|registerfile_inst|registers[5][4]~q\)))) # (\recop|datapath_inst|instruction_reg\(21)) ) ) ) # ( 
-- !\recop|datapath_inst|registerfile_inst|registers[7][4]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[6][4]~q\ & ( (!\recop|datapath_inst|instruction_reg\(20) & (((\recop|datapath_inst|instruction_reg\(21))) # 
-- (\recop|datapath_inst|registerfile_inst|registers[4][4]~q\))) # (\recop|datapath_inst|instruction_reg\(20) & (((\recop|datapath_inst|registerfile_inst|registers[5][4]~q\ & !\recop|datapath_inst|instruction_reg\(21))))) ) ) ) # ( 
-- \recop|datapath_inst|registerfile_inst|registers[7][4]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[6][4]~q\ & ( (!\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[4][4]~q\ & 
-- ((!\recop|datapath_inst|instruction_reg\(21))))) # (\recop|datapath_inst|instruction_reg\(20) & (((\recop|datapath_inst|instruction_reg\(21)) # (\recop|datapath_inst|registerfile_inst|registers[5][4]~q\)))) ) ) ) # ( 
-- !\recop|datapath_inst|registerfile_inst|registers[7][4]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[6][4]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21) & ((!\recop|datapath_inst|instruction_reg\(20) & 
-- (\recop|datapath_inst|registerfile_inst|registers[4][4]~q\)) # (\recop|datapath_inst|instruction_reg\(20) & ((\recop|datapath_inst|registerfile_inst|registers[5][4]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][4]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][4]~q\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][4]~q\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][4]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[4]~29_combout\);

-- Location: MLABCELL_X65_Y7_N12
\recop|datapath_inst|registerfile_inst|q_b[4]~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[4]~119_combout\ = ( !\recop|datapath_inst|instruction_reg\(21) & ( ((!\recop|datapath_inst|instruction_reg\(22) & (\recop|datapath_inst|registerfile_inst|registers[1][4]~q\ & 
-- ((\recop|datapath_inst|instruction_reg\(20))))) # (\recop|datapath_inst|instruction_reg\(22) & (((\recop|datapath_inst|registerfile_inst|q_b[4]~29_combout\))))) ) ) # ( \recop|datapath_inst|instruction_reg\(21) & ( 
-- (!\recop|datapath_inst|instruction_reg\(22) & (((!\recop|datapath_inst|instruction_reg\(20) & ((\recop|datapath_inst|registerfile_inst|registers[2][4]~q\))) # (\recop|datapath_inst|instruction_reg\(20) & 
-- (\recop|datapath_inst|registerfile_inst|registers[3][4]~q\))))) # (\recop|datapath_inst|instruction_reg\(22) & ((((\recop|datapath_inst|registerfile_inst|q_b[4]~29_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000011000011111100001100001111110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][4]~q\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(22),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][4]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[4]~29_combout\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datag => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][4]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[4]~119_combout\);

-- Location: MLABCELL_X65_Y7_N48
\recop|datapath_inst|registerfile_inst|q_b[4]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[4]~32_combout\ = ( \recop|datapath_inst|registerfile_inst|q_b[4]~119_combout\ & ( (((\recop|datapath_inst|registerfile_inst|q_b[4]~28_combout\ & \recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\)) # 
-- (\recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\)) # (\recop|datapath_inst|registerfile_inst|q_b[4]~31_combout\) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[4]~119_combout\ & ( ((\recop|datapath_inst|registerfile_inst|q_b[4]~28_combout\ & 
-- \recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\)) # (\recop|datapath_inst|registerfile_inst|q_b[4]~31_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101110111010101010111011101011111011111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[4]~31_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[4]~28_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~2_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~1_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[4]~119_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[4]~32_combout\);

-- Location: FF_X65_Y7_N49
\recop|datapath_inst|id_ex_reg_z[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|q_b[4]~32_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_reg_z\(4));

-- Location: LABCELL_X71_Y5_N30
\recop|datapath_inst|operand_b_temp[4]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b_temp[4]~9_combout\ = ( \recop|datapath_inst|id_ex_reg_z\(4) & ( (!\recop|datapath_inst|operand_b_temp[0]~0_combout\) # ((!\recop|datapath_inst|operand_b_temp[0]~1_combout\) # (\recop|datapath_inst|ex_mem_alu_result\(4))) ) ) 
-- # ( !\recop|datapath_inst|id_ex_reg_z\(4) & ( (\recop|datapath_inst|operand_b_temp[0]~0_combout\ & (\recop|datapath_inst|ex_mem_alu_result\(4) & \recop|datapath_inst|operand_b_temp[0]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001111111111110011111111111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~0_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(4),
	datad => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~1_combout\,
	dataf => \recop|datapath_inst|ALT_INV_id_ex_reg_z\(4),
	combout => \recop|datapath_inst|operand_b_temp[4]~9_combout\);

-- Location: LABCELL_X71_Y4_N0
\recop|control_unit_inst|alu_src~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|alu_src~2_combout\ = ( !\recop|datapath_inst|instruction_reg\(31) & ( \recop|control_unit_inst|id_flush~3_combout\ & ( (\recop|datapath_inst|instruction_reg\(30) & ((\recop|control_unit_inst|alu_op~14_combout\) # 
-- (\recop|datapath_inst|instruction_reg\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(28),
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(30),
	datad => \recop|control_unit_inst|ALT_INV_alu_op~14_combout\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(31),
	dataf => \recop|control_unit_inst|ALT_INV_id_flush~3_combout\,
	combout => \recop|control_unit_inst|alu_src~2_combout\);

-- Location: FF_X71_Y4_N2
\recop|control_unit_inst|alu_src[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|control_unit_inst|alu_src~2_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|control_unit_inst|alu_src\(0));

-- Location: LABCELL_X62_Y4_N12
\recop|control_unit_inst|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Mux21~0_combout\ = ( \recop|datapath_inst|instruction_reg\(29) & ( (!\recop|datapath_inst|instruction_reg\(26) & (!\recop|datapath_inst|instruction_reg\(27) & !\recop|datapath_inst|instruction_reg\(25))) ) ) # ( 
-- !\recop|datapath_inst|instruction_reg\(29) & ( (!\recop|datapath_inst|instruction_reg\(26) & (!\recop|datapath_inst|instruction_reg\(27) & \recop|datapath_inst|instruction_reg\(25))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(26),
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(27),
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(25),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(29),
	combout => \recop|control_unit_inst|Mux21~0_combout\);

-- Location: LABCELL_X62_Y4_N15
\recop|control_unit_inst|Mux21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Mux21~1_combout\ = ( \recop|datapath_inst|instruction_reg\(30) & ( (!\recop|datapath_inst|instruction_reg\(24) & (\recop|control_unit_inst|Mux21~0_combout\ & \recop|control_unit_inst|ex_dmem_read~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(24),
	datac => \recop|control_unit_inst|ALT_INV_Mux21~0_combout\,
	datad => \recop|control_unit_inst|ALT_INV_ex_dmem_read~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(30),
	combout => \recop|control_unit_inst|Mux21~1_combout\);

-- Location: FF_X62_Y4_N17
\recop|control_unit_inst|mem_addr_src[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|control_unit_inst|Mux21~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|control_unit_inst|mem_addr_src\(0));

-- Location: LABCELL_X71_Y4_N45
\recop|control_unit_inst|alu_op~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|alu_op~22_combout\ = ( \recop|control_unit_inst|alu_op~21_combout\ & ( \recop|datapath_inst|instruction_reg\(28) & ( (\KEY[0]~input_o\ & ((!\recop|control_unit_inst|ex_dmem_read~q\) # ((!\recop|control_unit_inst|Equal0~2_combout\ 
-- & !\recop|control_unit_inst|Equal1~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_Equal0~2_combout\,
	datab => \recop|control_unit_inst|ALT_INV_ex_dmem_read~q\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \recop|control_unit_inst|ALT_INV_Equal1~2_combout\,
	datae => \recop|control_unit_inst|ALT_INV_alu_op~21_combout\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(28),
	combout => \recop|control_unit_inst|alu_op~22_combout\);

-- Location: FF_X71_Y4_N47
\recop|control_unit_inst|alu_op.ALU_AND~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|control_unit_inst|alu_op~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|control_unit_inst|alu_op.ALU_AND~reg0_q\);

-- Location: FF_X67_Y7_N59
\recop|datapath_inst|mem_wb_alu_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(0),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|mem_wb_alu_result\(0));

-- Location: FF_X64_Y4_N50
\recop|datapath_inst|instruction_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|prog_mem|altsyncram_component|auto_generated|q_a\(2),
	sclr => \recop|datapath_inst|instruction_reg[16]~0_combout\,
	sload => VCC,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|instruction_reg\(2));

-- Location: FF_X71_Y4_N8
\recop|datapath_inst|id_ex_operand[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|instruction_reg\(2),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_operand\(2));

-- Location: LABCELL_X71_Y4_N33
\recop|datapath_inst|operand_b[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b[3]~0_combout\ = ( !\recop|control_unit_inst|alu_src\(0) & ( !\recop|control_unit_inst|alu_src\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \recop|control_unit_inst|ALT_INV_alu_src\(0),
	dataf => \recop|control_unit_inst|ALT_INV_alu_src\(1),
	combout => \recop|datapath_inst|operand_b[3]~0_combout\);

-- Location: FF_X63_Y5_N23
\recop|datapath_inst|registerfile_inst|registers[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[2]~8_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[8][10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[8][2]~q\);

-- Location: FF_X64_Y5_N53
\recop|datapath_inst|registerfile_inst|registers[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[2]~8_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[9][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[9][2]~q\);

-- Location: FF_X64_Y5_N56
\recop|datapath_inst|registerfile_inst|registers[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[2]~8_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[11][11]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[11][2]~q\);

-- Location: FF_X64_Y5_N32
\recop|datapath_inst|registerfile_inst|registers[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[2]~8_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[10][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[10][2]~q\);

-- Location: LABCELL_X64_Y5_N57
\recop|datapath_inst|registerfile_inst|q_b[2]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[2]~43_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[11][2]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[10][2]~q\ & ( ((!\recop|datapath_inst|instruction_reg\(20) & 
-- (\recop|datapath_inst|registerfile_inst|registers[8][2]~q\)) # (\recop|datapath_inst|instruction_reg\(20) & ((\recop|datapath_inst|registerfile_inst|registers[9][2]~q\)))) # (\recop|datapath_inst|instruction_reg\(21)) ) ) ) # ( 
-- !\recop|datapath_inst|registerfile_inst|registers[11][2]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[10][2]~q\ & ( (!\recop|datapath_inst|instruction_reg\(20) & (((\recop|datapath_inst|registerfile_inst|registers[8][2]~q\)) # 
-- (\recop|datapath_inst|instruction_reg\(21)))) # (\recop|datapath_inst|instruction_reg\(20) & (!\recop|datapath_inst|instruction_reg\(21) & ((\recop|datapath_inst|registerfile_inst|registers[9][2]~q\)))) ) ) ) # ( 
-- \recop|datapath_inst|registerfile_inst|registers[11][2]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[10][2]~q\ & ( (!\recop|datapath_inst|instruction_reg\(20) & (!\recop|datapath_inst|instruction_reg\(21) & 
-- (\recop|datapath_inst|registerfile_inst|registers[8][2]~q\))) # (\recop|datapath_inst|instruction_reg\(20) & (((\recop|datapath_inst|registerfile_inst|registers[9][2]~q\)) # (\recop|datapath_inst|instruction_reg\(21)))) ) ) ) # ( 
-- !\recop|datapath_inst|registerfile_inst|registers[11][2]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[10][2]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21) & ((!\recop|datapath_inst|instruction_reg\(20) & 
-- (\recop|datapath_inst|registerfile_inst|registers[8][2]~q\)) # (\recop|datapath_inst|instruction_reg\(20) & ((\recop|datapath_inst|registerfile_inst|registers[9][2]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][2]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][2]~q\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][2]~q\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][2]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[2]~43_combout\);

-- Location: FF_X64_Y8_N35
\recop|datapath_inst|registerfile_inst|registers[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[2]~8_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[3][5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[3][2]~q\);

-- Location: FF_X65_Y9_N17
\recop|datapath_inst|registerfile_inst|registers[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[2]~8_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[5][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[5][2]~q\);

-- Location: LABCELL_X64_Y9_N39
\recop|datapath_inst|registerfile_inst|registers[7][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[7][2]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[2]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[2]~8_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[7][2]~feeder_combout\);

-- Location: FF_X64_Y9_N41
\recop|datapath_inst|registerfile_inst|registers[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[7][2]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[7][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[7][2]~q\);

-- Location: FF_X65_Y9_N56
\recop|datapath_inst|registerfile_inst|registers[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[2]~8_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[6][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[6][2]~q\);

-- Location: LABCELL_X67_Y9_N48
\recop|datapath_inst|registerfile_inst|registers[4][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[4][2]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[2]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[2]~8_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[4][2]~feeder_combout\);

-- Location: FF_X67_Y9_N50
\recop|datapath_inst|registerfile_inst|registers[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[4][2]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[4][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[4][2]~q\);

-- Location: LABCELL_X64_Y9_N6
\recop|datapath_inst|registerfile_inst|q_b[2]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[2]~44_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[4][2]~q\ & ( \recop|datapath_inst|instruction_reg\(20) & ( (!\recop|datapath_inst|instruction_reg\(21) & 
-- (\recop|datapath_inst|registerfile_inst|registers[5][2]~q\)) # (\recop|datapath_inst|instruction_reg\(21) & ((\recop|datapath_inst|registerfile_inst|registers[7][2]~q\))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[4][2]~q\ & ( 
-- \recop|datapath_inst|instruction_reg\(20) & ( (!\recop|datapath_inst|instruction_reg\(21) & (\recop|datapath_inst|registerfile_inst|registers[5][2]~q\)) # (\recop|datapath_inst|instruction_reg\(21) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[7][2]~q\))) ) ) ) # ( \recop|datapath_inst|registerfile_inst|registers[4][2]~q\ & ( !\recop|datapath_inst|instruction_reg\(20) & ( (!\recop|datapath_inst|instruction_reg\(21)) # 
-- (\recop|datapath_inst|registerfile_inst|registers[6][2]~q\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[4][2]~q\ & ( !\recop|datapath_inst|instruction_reg\(20) & ( (\recop|datapath_inst|instruction_reg\(21) & 
-- \recop|datapath_inst|registerfile_inst|registers[6][2]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][2]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][2]~q\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][2]~q\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][2]~q\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	combout => \recop|datapath_inst|registerfile_inst|q_b[2]~44_combout\);

-- Location: FF_X64_Y8_N53
\recop|datapath_inst|registerfile_inst|registers[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[2]~8_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[2][8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[2][2]~q\);

-- Location: LABCELL_X64_Y9_N21
\recop|datapath_inst|registerfile_inst|registers[1][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[1][2]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[2]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[2]~8_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[1][2]~feeder_combout\);

-- Location: FF_X64_Y9_N23
\recop|datapath_inst|registerfile_inst|registers[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[1][2]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[1][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[1][2]~q\);

-- Location: LABCELL_X64_Y8_N45
\recop|datapath_inst|registerfile_inst|q_b[2]~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[2]~107_combout\ = ( !\recop|datapath_inst|instruction_reg\(21) & ( ((!\recop|datapath_inst|instruction_reg\(22) & (((\recop|datapath_inst|registerfile_inst|registers[1][2]~q\ & 
-- \recop|datapath_inst|instruction_reg\(20))))) # (\recop|datapath_inst|instruction_reg\(22) & (\recop|datapath_inst|registerfile_inst|q_b[2]~44_combout\))) ) ) # ( \recop|datapath_inst|instruction_reg\(21) & ( (!\recop|datapath_inst|instruction_reg\(22) & 
-- (((!\recop|datapath_inst|instruction_reg\(20) & ((\recop|datapath_inst|registerfile_inst|registers[2][2]~q\))) # (\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[3][2]~q\))))) # 
-- (\recop|datapath_inst|instruction_reg\(22) & (((\recop|datapath_inst|registerfile_inst|q_b[2]~44_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000011110101010100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][2]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[2]~44_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][2]~q\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(22),
	datag => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][2]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[2]~107_combout\);

-- Location: LABCELL_X66_Y3_N24
\recop|datapath_inst|registerfile_inst|registers[14][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[14][2]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[2]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[2]~8_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[14][2]~feeder_combout\);

-- Location: FF_X66_Y3_N26
\recop|datapath_inst|registerfile_inst|registers[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[14][2]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[14][4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[14][2]~q\);

-- Location: FF_X66_Y3_N44
\recop|datapath_inst|registerfile_inst|registers[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[2]~8_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[15][10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[15][2]~q\);

-- Location: FF_X66_Y3_N32
\recop|datapath_inst|registerfile_inst|registers[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[2]~8_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[13][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[13][2]~q\);

-- Location: FF_X65_Y3_N50
\recop|datapath_inst|registerfile_inst|registers[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[2]~8_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[12][5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[12][2]~q\);

-- Location: LABCELL_X66_Y3_N57
\recop|datapath_inst|registerfile_inst|q_b[2]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[2]~45_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[12][2]~q\ & ( \recop|datapath_inst|instruction_reg\(20) & ( (!\recop|datapath_inst|instruction_reg\(21) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[13][2]~q\))) # (\recop|datapath_inst|instruction_reg\(21) & (\recop|datapath_inst|registerfile_inst|registers[15][2]~q\)) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[12][2]~q\ & ( 
-- \recop|datapath_inst|instruction_reg\(20) & ( (!\recop|datapath_inst|instruction_reg\(21) & ((\recop|datapath_inst|registerfile_inst|registers[13][2]~q\))) # (\recop|datapath_inst|instruction_reg\(21) & 
-- (\recop|datapath_inst|registerfile_inst|registers[15][2]~q\)) ) ) ) # ( \recop|datapath_inst|registerfile_inst|registers[12][2]~q\ & ( !\recop|datapath_inst|instruction_reg\(20) & ( (!\recop|datapath_inst|instruction_reg\(21)) # 
-- (\recop|datapath_inst|registerfile_inst|registers[14][2]~q\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[12][2]~q\ & ( !\recop|datapath_inst|instruction_reg\(20) & ( (\recop|datapath_inst|registerfile_inst|registers[14][2]~q\ & 
-- \recop|datapath_inst|instruction_reg\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][2]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][2]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][2]~q\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][2]~q\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	combout => \recop|datapath_inst|registerfile_inst|q_b[2]~45_combout\);

-- Location: MLABCELL_X65_Y4_N24
\recop|datapath_inst|registerfile_inst|q_b[2]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[2]~46_combout\ = ( \recop|datapath_inst|registerfile_inst|process_2~1_combout\ & ( \recop|datapath_inst|reg_wr_data[2]~8_combout\ ) ) # ( !\recop|datapath_inst|registerfile_inst|process_2~1_combout\ & ( 
-- \recop|datapath_inst|reg_wr_data[2]~8_combout\ & ( (\recop|datapath_inst|registerfile_inst|q_b[14]~5_combout\ & \recop|datapath_inst|registerfile_inst|q_b[2]~45_combout\) ) ) ) # ( \recop|datapath_inst|registerfile_inst|process_2~1_combout\ & ( 
-- !\recop|datapath_inst|reg_wr_data[2]~8_combout\ & ( (\recop|datapath_inst|registerfile_inst|q_b[14]~5_combout\ & \recop|datapath_inst|registerfile_inst|q_b[2]~45_combout\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|process_2~1_combout\ & ( 
-- !\recop|datapath_inst|reg_wr_data[2]~8_combout\ & ( (\recop|datapath_inst|registerfile_inst|q_b[14]~5_combout\ & \recop|datapath_inst|registerfile_inst|q_b[2]~45_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~5_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[2]~45_combout\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_process_2~1_combout\,
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[2]~8_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[2]~46_combout\);

-- Location: MLABCELL_X65_Y4_N48
\recop|datapath_inst|registerfile_inst|q_b[2]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[2]~47_combout\ = ( \recop|datapath_inst|registerfile_inst|q_b[2]~107_combout\ & ( \recop|datapath_inst|registerfile_inst|q_b[2]~46_combout\ ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[2]~107_combout\ & ( 
-- \recop|datapath_inst|registerfile_inst|q_b[2]~46_combout\ ) ) # ( \recop|datapath_inst|registerfile_inst|q_b[2]~107_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_b[2]~46_combout\ & ( ((\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & 
-- \recop|datapath_inst|registerfile_inst|q_b[2]~43_combout\)) # (\recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[2]~107_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_b[2]~46_combout\ & 
-- ( (\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & \recop|datapath_inst|registerfile_inst|q_b[2]~43_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010101010101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~2_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~1_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[2]~43_combout\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[2]~107_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[2]~46_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[2]~47_combout\);

-- Location: FF_X65_Y4_N53
\recop|datapath_inst|id_ex_reg_z[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|registerfile_inst|q_b[2]~47_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_reg_z\(2));

-- Location: LABCELL_X71_Y7_N18
\recop|datapath_inst|operand_b_temp[2]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b_temp[2]~12_combout\ = ( \recop|datapath_inst|operand_b_temp[0]~1_combout\ & ( (!\recop|datapath_inst|operand_b_temp[0]~0_combout\ & (\recop|datapath_inst|id_ex_reg_z\(2))) # (\recop|datapath_inst|operand_b_temp[0]~0_combout\ 
-- & ((\recop|datapath_inst|ex_mem_alu_result\(2)))) ) ) # ( !\recop|datapath_inst|operand_b_temp[0]~1_combout\ & ( \recop|datapath_inst|id_ex_reg_z\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~0_combout\,
	datac => \recop|datapath_inst|ALT_INV_id_ex_reg_z\(2),
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(2),
	dataf => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~1_combout\,
	combout => \recop|datapath_inst|operand_b_temp[2]~12_combout\);

-- Location: LABCELL_X63_Y4_N3
\recop|datapath_inst|next_pc_reg[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|next_pc_reg[0]~0_combout\ = ( !\recop|control_unit_inst|id_flush~2_combout\ & ( (\KEY[0]~input_o\ & (((!\recop|control_unit_inst|Equal0~2_combout\ & !\recop|control_unit_inst|Equal1~2_combout\)) # 
-- (\recop|control_unit_inst|id_flush~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001111000010000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_Equal0~2_combout\,
	datab => \recop|control_unit_inst|ALT_INV_Equal1~2_combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \recop|control_unit_inst|ALT_INV_id_flush~4_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_id_flush~2_combout\,
	combout => \recop|datapath_inst|next_pc_reg[0]~0_combout\);

-- Location: FF_X66_Y6_N1
\recop|datapath_inst|next_pc_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|Add0~25_sumout\,
	sclr => \recop|datapath_inst|instruction_fetch~1_combout\,
	ena => \recop|datapath_inst|next_pc_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|next_pc_reg\(2));

-- Location: FF_X71_Y4_N37
\recop|datapath_inst|id_ex_next_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|next_pc_reg\(2),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_next_pc\(2));

-- Location: LABCELL_X71_Y4_N15
\recop|datapath_inst|operand_b[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b[2]~3_combout\ = ( \recop|control_unit_inst|alu_src\(1) & ( (\recop|datapath_inst|id_ex_next_pc\(2) & !\recop|control_unit_inst|alu_src\(0)) ) ) # ( !\recop|control_unit_inst|alu_src\(1) & ( 
-- (\recop|datapath_inst|id_ex_operand\(2) & \recop|control_unit_inst|alu_src\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_id_ex_next_pc\(2),
	datac => \recop|datapath_inst|ALT_INV_id_ex_operand\(2),
	datad => \recop|control_unit_inst|ALT_INV_alu_src\(0),
	dataf => \recop|control_unit_inst|ALT_INV_alu_src\(1),
	combout => \recop|datapath_inst|operand_b[2]~3_combout\);

-- Location: MLABCELL_X72_Y7_N51
\recop|datapath_inst|operand_b[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b[2]~4_combout\ = ( !\recop|datapath_inst|operand_b[2]~3_combout\ & ( (!\recop|datapath_inst|operand_b[3]~0_combout\) # ((!\recop|datapath_inst|operand_b_temp[0]~3_combout\ & 
-- ((!\recop|datapath_inst|operand_b_temp[2]~12_combout\))) # (\recop|datapath_inst|operand_b_temp[0]~3_combout\ & (!\recop|datapath_inst|reg_wr_data[2]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011011100111111101101110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~3_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_b[3]~0_combout\,
	datac => \recop|datapath_inst|ALT_INV_reg_wr_data[2]~8_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_b_temp[2]~12_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_b[2]~3_combout\,
	combout => \recop|datapath_inst|operand_b[2]~4_combout\);

-- Location: LABCELL_X64_Y5_N0
\recop|datapath_inst|registerfile_inst|q_a[2]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[2]~43_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[8][2]~q\ & ( \recop|datapath_inst|instruction_reg\(16) & ( (!\recop|datapath_inst|instruction_reg\(17) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[9][2]~q\))) # (\recop|datapath_inst|instruction_reg\(17) & (\recop|datapath_inst|registerfile_inst|registers[11][2]~q\)) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[8][2]~q\ & ( 
-- \recop|datapath_inst|instruction_reg\(16) & ( (!\recop|datapath_inst|instruction_reg\(17) & ((\recop|datapath_inst|registerfile_inst|registers[9][2]~q\))) # (\recop|datapath_inst|instruction_reg\(17) & 
-- (\recop|datapath_inst|registerfile_inst|registers[11][2]~q\)) ) ) ) # ( \recop|datapath_inst|registerfile_inst|registers[8][2]~q\ & ( !\recop|datapath_inst|instruction_reg\(16) & ( (!\recop|datapath_inst|instruction_reg\(17)) # 
-- (\recop|datapath_inst|registerfile_inst|registers[10][2]~q\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[8][2]~q\ & ( !\recop|datapath_inst|instruction_reg\(16) & ( (\recop|datapath_inst|instruction_reg\(17) & 
-- \recop|datapath_inst|registerfile_inst|registers[10][2]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][2]~q\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][2]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][2]~q\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][2]~q\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	combout => \recop|datapath_inst|registerfile_inst|q_a[2]~43_combout\);

-- Location: MLABCELL_X65_Y9_N57
\recop|datapath_inst|registerfile_inst|q_a[2]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[2]~44_combout\ = ( \recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|registerfile_inst|registers[7][2]~q\ ) ) ) # ( 
-- !\recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|registerfile_inst|registers[6][2]~q\ ) ) ) # ( \recop|datapath_inst|instruction_reg\(16) & ( !\recop|datapath_inst|instruction_reg\(17) & ( 
-- \recop|datapath_inst|registerfile_inst|registers[5][2]~q\ ) ) ) # ( !\recop|datapath_inst|instruction_reg\(16) & ( !\recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|registerfile_inst|registers[4][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][2]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][2]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][2]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][2]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	combout => \recop|datapath_inst|registerfile_inst|q_a[2]~44_combout\);

-- Location: LABCELL_X64_Y8_N24
\recop|datapath_inst|registerfile_inst|q_a[2]~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[2]~107_combout\ = ( !\recop|datapath_inst|instruction_reg\(17) & ( ((!\recop|datapath_inst|instruction_reg\(18) & (\recop|datapath_inst|instruction_reg\(16) & 
-- (\recop|datapath_inst|registerfile_inst|registers[1][2]~q\))) # (\recop|datapath_inst|instruction_reg\(18) & (((\recop|datapath_inst|registerfile_inst|q_a[2]~44_combout\))))) ) ) # ( \recop|datapath_inst|instruction_reg\(17) & ( 
-- (!\recop|datapath_inst|instruction_reg\(18) & ((!\recop|datapath_inst|instruction_reg\(16) & (((\recop|datapath_inst|registerfile_inst|registers[2][2]~q\)))) # (\recop|datapath_inst|instruction_reg\(16) & 
-- (\recop|datapath_inst|registerfile_inst|registers[3][2]~q\)))) # (\recop|datapath_inst|instruction_reg\(18) & ((((\recop|datapath_inst|registerfile_inst|q_a[2]~44_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000111010001110100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][2]~q\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][2]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[2]~44_combout\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(18),
	datag => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][2]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[2]~107_combout\);

-- Location: LABCELL_X66_Y3_N21
\recop|datapath_inst|registerfile_inst|q_a[2]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[2]~45_combout\ = ( \recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|registerfile_inst|registers[14][2]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16)) # 
-- (\recop|datapath_inst|registerfile_inst|registers[15][2]~q\) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|registerfile_inst|registers[14][2]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[12][2]~q\))) # (\recop|datapath_inst|instruction_reg\(16) & (\recop|datapath_inst|registerfile_inst|registers[13][2]~q\)) ) ) ) # ( \recop|datapath_inst|instruction_reg\(17) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[14][2]~q\ & ( (\recop|datapath_inst|instruction_reg\(16) & \recop|datapath_inst|registerfile_inst|registers[15][2]~q\) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(17) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[14][2]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16) & ((\recop|datapath_inst|registerfile_inst|registers[12][2]~q\))) # (\recop|datapath_inst|instruction_reg\(16) & 
-- (\recop|datapath_inst|registerfile_inst|registers[13][2]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000100010001000100000101101011111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][2]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][2]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][2]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][2]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[2]~45_combout\);

-- Location: LABCELL_X66_Y3_N51
\recop|datapath_inst|registerfile_inst|q_a[2]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[2]~46_combout\ = ( \recop|datapath_inst|registerfile_inst|process_1~1_combout\ & ( \recop|datapath_inst|reg_wr_data[2]~8_combout\ ) ) # ( !\recop|datapath_inst|registerfile_inst|process_1~1_combout\ & ( 
-- \recop|datapath_inst|reg_wr_data[2]~8_combout\ & ( (\recop|datapath_inst|registerfile_inst|q_a[2]~45_combout\ & \recop|datapath_inst|registerfile_inst|q_a[8]~5_combout\) ) ) ) # ( \recop|datapath_inst|registerfile_inst|process_1~1_combout\ & ( 
-- !\recop|datapath_inst|reg_wr_data[2]~8_combout\ & ( (\recop|datapath_inst|registerfile_inst|q_a[2]~45_combout\ & \recop|datapath_inst|registerfile_inst|q_a[8]~5_combout\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|process_1~1_combout\ & ( 
-- !\recop|datapath_inst|reg_wr_data[2]~8_combout\ & ( (\recop|datapath_inst|registerfile_inst|q_a[2]~45_combout\ & \recop|datapath_inst|registerfile_inst|q_a[8]~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[2]~45_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~5_combout\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_process_1~1_combout\,
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[2]~8_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[2]~46_combout\);

-- Location: MLABCELL_X65_Y4_N42
\recop|datapath_inst|registerfile_inst|q_a[2]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[2]~47_combout\ = ( \recop|datapath_inst|registerfile_inst|q_a[2]~107_combout\ & ( \recop|datapath_inst|registerfile_inst|q_a[2]~46_combout\ ) ) # ( !\recop|datapath_inst|registerfile_inst|q_a[2]~107_combout\ & ( 
-- \recop|datapath_inst|registerfile_inst|q_a[2]~46_combout\ ) ) # ( \recop|datapath_inst|registerfile_inst|q_a[2]~107_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_a[2]~46_combout\ & ( ((\recop|datapath_inst|registerfile_inst|q_a[2]~43_combout\ & 
-- \recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\)) # (\recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_a[2]~107_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_a[2]~46_combout\ & 
-- ( (\recop|datapath_inst|registerfile_inst|q_a[2]~43_combout\ & \recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~2_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[2]~43_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~1_combout\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[2]~107_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[2]~46_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[2]~47_combout\);

-- Location: FF_X65_Y4_N34
\recop|datapath_inst|id_ex_reg_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|registerfile_inst|q_a[2]~47_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_reg_x\(2));

-- Location: LABCELL_X71_Y4_N12
\recop|datapath_inst|operand_a[2]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_a[2]~20_combout\ = ( \recop|datapath_inst|operand_a[15]~0_combout\ & ( (!\recop|datapath_inst|operand_a[15]~1_combout\ & (\recop|datapath_inst|id_ex_reg_x\(2))) # (\recop|datapath_inst|operand_a[15]~1_combout\ & 
-- ((\recop|datapath_inst|ex_mem_alu_result\(2)))) ) ) # ( !\recop|datapath_inst|operand_a[15]~0_combout\ & ( \recop|datapath_inst|id_ex_reg_x\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_id_ex_reg_x\(2),
	datac => \recop|datapath_inst|ALT_INV_operand_a[15]~1_combout\,
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(2),
	dataf => \recop|datapath_inst|ALT_INV_operand_a[15]~0_combout\,
	combout => \recop|datapath_inst|operand_a[2]~20_combout\);

-- Location: MLABCELL_X72_Y4_N54
\recop|datapath_inst|operand_a[2]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_a[2]~21_combout\ = ( \recop|datapath_inst|operand_a[15]~3_combout\ & ( \recop|datapath_inst|reg_wr_data[2]~8_combout\ ) ) # ( !\recop|datapath_inst|operand_a[15]~3_combout\ & ( \recop|datapath_inst|operand_a[2]~20_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_reg_wr_data[2]~8_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[2]~20_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[15]~3_combout\,
	combout => \recop|datapath_inst|operand_a[2]~21_combout\);

-- Location: LABCELL_X63_Y4_N0
\recop|control_unit_inst|alu_op~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|alu_op~15_combout\ = (\recop|control_unit_inst|ex_dmem_read~q\ & ((\recop|control_unit_inst|Equal1~2_combout\) # (\recop|control_unit_inst|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011100000000011101110000000001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_Equal0~2_combout\,
	datab => \recop|control_unit_inst|ALT_INV_Equal1~2_combout\,
	datad => \recop|control_unit_inst|ALT_INV_ex_dmem_read~q\,
	combout => \recop|control_unit_inst|alu_op~15_combout\);

-- Location: LABCELL_X63_Y4_N36
\recop|control_unit_inst|alu_op~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|alu_op~26_combout\ = ( !\recop|datapath_inst|instruction_reg\(25) & ( \recop|control_unit_inst|alu_op~13_combout\ & ( (\recop|datapath_inst|instruction_reg\(28) & (!\recop|datapath_inst|instruction_reg\(24) & 
-- (!\recop|control_unit_inst|alu_op~15_combout\ & \KEY[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(28),
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(24),
	datac => \recop|control_unit_inst|ALT_INV_alu_op~15_combout\,
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(25),
	dataf => \recop|control_unit_inst|ALT_INV_alu_op~13_combout\,
	combout => \recop|control_unit_inst|alu_op~26_combout\);

-- Location: FF_X63_Y4_N38
\recop|control_unit_inst|alu_op.ALU_XOR~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|control_unit_inst|alu_op~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\);

-- Location: LABCELL_X73_Y4_N42
\recop|datapath_inst|ex_mem_alu_result~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~28_combout\ = ( \recop|control_unit_inst|alu_op.ALU_OR~reg0_q\ & ( \recop|datapath_inst|operand_b[2]~4_combout\ & ( \recop|datapath_inst|operand_a[2]~21_combout\ ) ) ) # ( 
-- !\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\ & ( \recop|datapath_inst|operand_b[2]~4_combout\ & ( (\recop|datapath_inst|operand_a[2]~21_combout\ & \recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\) ) ) ) # ( \recop|control_unit_inst|alu_op.ALU_OR~reg0_q\ 
-- & ( !\recop|datapath_inst|operand_b[2]~4_combout\ & ( (\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\) # (\recop|datapath_inst|operand_a[2]~21_combout\) ) ) ) # ( !\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\ & ( 
-- !\recop|datapath_inst|operand_b[2]~4_combout\ & ( (!\recop|datapath_inst|operand_a[2]~21_combout\ & \recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100010001000100010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[2]~21_combout\,
	datab => \recop|control_unit_inst|ALT_INV_alu_op.ALU_XOR~reg0_q\,
	datae => \recop|control_unit_inst|ALT_INV_alu_op.ALU_OR~reg0_q\,
	dataf => \recop|datapath_inst|ALT_INV_operand_b[2]~4_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~28_combout\);

-- Location: LABCELL_X62_Y4_N30
\recop|control_unit_inst|alu_op~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|alu_op~24_combout\ = ( \recop|datapath_inst|instruction_reg\(24) & ( (!\recop|datapath_inst|instruction_reg\(27) & (!\recop|datapath_inst|instruction_reg\(26) & (!\recop|datapath_inst|instruction_reg\(29) & 
-- !\recop|datapath_inst|instruction_reg\(25)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(27),
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(26),
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(29),
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(25),
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(24),
	combout => \recop|control_unit_inst|alu_op~24_combout\);

-- Location: LABCELL_X63_Y4_N18
\recop|control_unit_inst|alu_op~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|alu_op~25_combout\ = ( \recop|control_unit_inst|alu_op~24_combout\ & ( \recop|control_unit_inst|Equal0~2_combout\ & ( (\recop|datapath_inst|instruction_reg\(28) & (\KEY[0]~input_o\ & !\recop|control_unit_inst|ex_dmem_read~q\)) ) ) 
-- ) # ( \recop|control_unit_inst|alu_op~24_combout\ & ( !\recop|control_unit_inst|Equal0~2_combout\ & ( (\recop|datapath_inst|instruction_reg\(28) & (\KEY[0]~input_o\ & ((!\recop|control_unit_inst|ex_dmem_read~q\) # 
-- (!\recop|control_unit_inst|Equal1~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001000000000000000000000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(28),
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \recop|control_unit_inst|ALT_INV_ex_dmem_read~q\,
	datad => \recop|control_unit_inst|ALT_INV_Equal1~2_combout\,
	datae => \recop|control_unit_inst|ALT_INV_alu_op~24_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_Equal0~2_combout\,
	combout => \recop|control_unit_inst|alu_op~25_combout\);

-- Location: FF_X63_Y4_N19
\recop|control_unit_inst|alu_op.ALU_SUB~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|control_unit_inst|alu_op~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|control_unit_inst|alu_op.ALU_SUB~reg0_q\);

-- Location: LABCELL_X62_Y4_N39
\recop|control_unit_inst|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Mux14~1_combout\ = ( \recop|datapath_inst|instruction_reg\(30) & ( (!\recop|datapath_inst|instruction_reg\(24) & (\recop|datapath_inst|instruction_reg\(25) & (!\recop|datapath_inst|instruction_reg\(26) & 
-- !\recop|datapath_inst|instruction_reg\(31)))) # (\recop|datapath_inst|instruction_reg\(24) & (!\recop|datapath_inst|instruction_reg\(25) $ ((!\recop|datapath_inst|instruction_reg\(26))))) ) ) # ( !\recop|datapath_inst|instruction_reg\(30) & ( 
-- (\recop|datapath_inst|instruction_reg\(24) & ((!\recop|datapath_inst|instruction_reg\(25) & (\recop|datapath_inst|instruction_reg\(26))) # (\recop|datapath_inst|instruction_reg\(25) & (!\recop|datapath_inst|instruction_reg\(26) & 
-- \recop|datapath_inst|instruction_reg\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010100000001000001010000110100000101000011010000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(24),
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(25),
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(26),
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(31),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(30),
	combout => \recop|control_unit_inst|Mux14~1_combout\);

-- Location: LABCELL_X62_Y4_N54
\recop|control_unit_inst|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Mux14~0_combout\ = ( !\recop|datapath_inst|instruction_reg\(26) & ( (!\recop|datapath_inst|instruction_reg\(24) & !\recop|datapath_inst|instruction_reg\(25)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(24),
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(25),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(26),
	combout => \recop|control_unit_inst|Mux14~0_combout\);

-- Location: LABCELL_X62_Y4_N57
\recop|control_unit_inst|Mux14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Mux14~2_combout\ = ( !\recop|datapath_inst|instruction_reg\(27) & ( (!\recop|datapath_inst|instruction_reg\(29) & ((!\recop|datapath_inst|instruction_reg\(28) & (\recop|control_unit_inst|Mux14~1_combout\)) # 
-- (\recop|datapath_inst|instruction_reg\(28) & ((!\recop|control_unit_inst|Mux14~0_combout\))))) # (\recop|datapath_inst|instruction_reg\(29) & (!\recop|datapath_inst|instruction_reg\(28) & ((\recop|control_unit_inst|Mux14~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101001001100001010100100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(29),
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(28),
	datac => \recop|control_unit_inst|ALT_INV_Mux14~1_combout\,
	datad => \recop|control_unit_inst|ALT_INV_Mux14~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(27),
	combout => \recop|control_unit_inst|Mux14~2_combout\);

-- Location: LABCELL_X63_Y4_N24
\recop|control_unit_inst|Mux14~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Mux14~3_combout\ = ( \recop|control_unit_inst|Mux14~2_combout\ & ( \recop|control_unit_inst|id_flush~4_combout\ & ( (!\recop|control_unit_inst|id_flush~2_combout\ & \KEY[0]~input_o\) ) ) ) # ( 
-- \recop|control_unit_inst|Mux14~2_combout\ & ( !\recop|control_unit_inst|id_flush~4_combout\ & ( (!\recop|control_unit_inst|id_flush~2_combout\ & (\KEY[0]~input_o\ & (!\recop|control_unit_inst|Equal0~2_combout\ & 
-- !\recop|control_unit_inst|Equal1~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_id_flush~2_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \recop|control_unit_inst|ALT_INV_Equal0~2_combout\,
	datad => \recop|control_unit_inst|ALT_INV_Equal1~2_combout\,
	datae => \recop|control_unit_inst|ALT_INV_Mux14~2_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_id_flush~4_combout\,
	combout => \recop|control_unit_inst|Mux14~3_combout\);

-- Location: FF_X63_Y4_N26
\recop|control_unit_inst|alu_op.ALU_ADD~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|control_unit_inst|Mux14~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\);

-- Location: MLABCELL_X72_Y6_N27
\recop|datapath_inst|ex_mem_alu_result[2]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result[2]~13_combout\ = ( \recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\ & ( !\recop|control_unit_inst|alu_op.ALU_SUB~reg0_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_alu_op.ALU_SUB~reg0_q\,
	dataf => \recop|control_unit_inst|ALT_INV_alu_op.ALU_ADD~reg0_q\,
	combout => \recop|datapath_inst|ex_mem_alu_result[2]~13_combout\);

-- Location: LABCELL_X68_Y6_N15
\recop|datapath_inst|operand_a[15]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_a[15]~36_combout\ = ( \recop|datapath_inst|operand_a[15]~1_combout\ & ( (!\recop|datapath_inst|operand_a[15]~0_combout\ & (\recop|datapath_inst|operand_a[15]~2_combout\ & (!\recop|datapath_inst|mem_wb_dst_reg\(3) $ 
-- (\recop|datapath_inst|id_ex_r_addr_x\(3))))) ) ) # ( !\recop|datapath_inst|operand_a[15]~1_combout\ & ( (\recop|datapath_inst|operand_a[15]~2_combout\ & (!\recop|datapath_inst|mem_wb_dst_reg\(3) $ (\recop|datapath_inst|id_ex_r_addr_x\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000101000010100000010100001000000001000000100000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(3),
	datab => \recop|datapath_inst|ALT_INV_operand_a[15]~0_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_a[15]~2_combout\,
	datad => \recop|datapath_inst|ALT_INV_id_ex_r_addr_x\(3),
	dataf => \recop|datapath_inst|ALT_INV_operand_a[15]~1_combout\,
	combout => \recop|datapath_inst|operand_a[15]~36_combout\);

-- Location: MLABCELL_X72_Y7_N54
\recop|datapath_inst|alu_inst|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|Add0~69_combout\ = ( \recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\ & ( \recop|datapath_inst|operand_b_temp[0]~3_combout\ & ( (!\recop|datapath_inst|operand_b[2]~3_combout\ & 
-- ((!\recop|datapath_inst|reg_wr_data[2]~8_combout\) # (!\recop|datapath_inst|operand_b[3]~0_combout\))) ) ) ) # ( !\recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\ & ( \recop|datapath_inst|operand_b_temp[0]~3_combout\ & ( 
-- ((\recop|datapath_inst|reg_wr_data[2]~8_combout\ & \recop|datapath_inst|operand_b[3]~0_combout\)) # (\recop|datapath_inst|operand_b[2]~3_combout\) ) ) ) # ( \recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\ & ( 
-- !\recop|datapath_inst|operand_b_temp[0]~3_combout\ & ( (!\recop|datapath_inst|operand_b[2]~3_combout\ & ((!\recop|datapath_inst|operand_b_temp[2]~12_combout\) # (!\recop|datapath_inst|operand_b[3]~0_combout\))) ) ) ) # ( 
-- !\recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\ & ( !\recop|datapath_inst|operand_b_temp[0]~3_combout\ & ( ((\recop|datapath_inst|operand_b_temp[2]~12_combout\ & \recop|datapath_inst|operand_b[3]~0_combout\)) # 
-- (\recop|datapath_inst|operand_b[2]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011111101010101010000001010101011101111010101010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[2]~3_combout\,
	datab => \recop|datapath_inst|ALT_INV_reg_wr_data[2]~8_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_b_temp[2]~12_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[3]~0_combout\,
	datae => \recop|control_unit_inst|ALT_INV_alu_op.ALU_ADD~reg0_q\,
	dataf => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~3_combout\,
	combout => \recop|datapath_inst|alu_inst|Add0~69_combout\);

-- Location: M10K_X58_Y5_N0
\recop|prog_mem|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000048201BBC4F128F38",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./code/bin/multiply.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem|altsyncram:altsyncram_component|altsyncram_4ah1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \recop|recop_pll_inst|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	portaaddr => \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: MLABCELL_X59_Y5_N15
\recop|datapath_inst|instruction_reg[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|instruction_reg[1]~feeder_combout\ = ( \recop|prog_mem|altsyncram_component|auto_generated|q_a\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|prog_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	combout => \recop|datapath_inst|instruction_reg[1]~feeder_combout\);

-- Location: FF_X59_Y5_N17
\recop|datapath_inst|instruction_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|instruction_reg[1]~feeder_combout\,
	sclr => \recop|datapath_inst|instruction_reg[16]~0_combout\,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|instruction_reg\(1));

-- Location: LABCELL_X61_Y5_N42
\recop|datapath_inst|registerfile_inst|registers[10][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[10][1]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[1]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[1]~6_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[10][1]~feeder_combout\);

-- Location: FF_X61_Y5_N44
\recop|datapath_inst|registerfile_inst|registers[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[10][1]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[10][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[10][1]~q\);

-- Location: FF_X63_Y5_N5
\recop|datapath_inst|registerfile_inst|registers[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[1]~6_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[8][10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[8][1]~q\);

-- Location: FF_X64_Y5_N17
\recop|datapath_inst|registerfile_inst|registers[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[1]~6_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[11][11]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[11][1]~q\);

-- Location: FF_X64_Y5_N26
\recop|datapath_inst|registerfile_inst|registers[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[1]~6_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[9][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[9][1]~q\);

-- Location: LABCELL_X64_Y5_N15
\recop|datapath_inst|registerfile_inst|q_a[1]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[1]~33_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[11][1]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[9][1]~q\ & ( ((!\recop|datapath_inst|instruction_reg\(17) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[8][1]~q\))) # (\recop|datapath_inst|instruction_reg\(17) & (\recop|datapath_inst|registerfile_inst|registers[10][1]~q\))) # (\recop|datapath_inst|instruction_reg\(16)) ) ) ) # ( 
-- !\recop|datapath_inst|registerfile_inst|registers[11][1]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[9][1]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16) & ((!\recop|datapath_inst|instruction_reg\(17) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[8][1]~q\))) # (\recop|datapath_inst|instruction_reg\(17) & (\recop|datapath_inst|registerfile_inst|registers[10][1]~q\)))) # (\recop|datapath_inst|instruction_reg\(16) & 
-- (((!\recop|datapath_inst|instruction_reg\(17))))) ) ) ) # ( \recop|datapath_inst|registerfile_inst|registers[11][1]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[9][1]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16) & 
-- ((!\recop|datapath_inst|instruction_reg\(17) & ((\recop|datapath_inst|registerfile_inst|registers[8][1]~q\))) # (\recop|datapath_inst|instruction_reg\(17) & (\recop|datapath_inst|registerfile_inst|registers[10][1]~q\)))) # 
-- (\recop|datapath_inst|instruction_reg\(16) & (((\recop|datapath_inst|instruction_reg\(17))))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[11][1]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[9][1]~q\ & ( 
-- (!\recop|datapath_inst|instruction_reg\(16) & ((!\recop|datapath_inst|instruction_reg\(17) & ((\recop|datapath_inst|registerfile_inst|registers[8][1]~q\))) # (\recop|datapath_inst|instruction_reg\(17) & 
-- (\recop|datapath_inst|registerfile_inst|registers[10][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][1]~q\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][1]~q\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][1]~q\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][1]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[1]~33_combout\);

-- Location: FF_X66_Y4_N17
\recop|datapath_inst|registerfile_inst|registers[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[1]~6_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[12][5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[12][1]~q\);

-- Location: FF_X66_Y4_N19
\recop|datapath_inst|registerfile_inst|registers[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[1]~6_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[13][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[13][1]~q\);

-- Location: FF_X66_Y4_N26
\recop|datapath_inst|registerfile_inst|registers[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[1]~6_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[15][10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[15][1]~q\);

-- Location: FF_X63_Y4_N53
\recop|datapath_inst|registerfile_inst|registers[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[1]~6_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[14][4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[14][1]~q\);

-- Location: LABCELL_X66_Y4_N27
\recop|datapath_inst|registerfile_inst|q_a[1]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[1]~35_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[14][1]~q\ & ( \recop|datapath_inst|instruction_reg\(16) & ( (!\recop|datapath_inst|instruction_reg\(17) & 
-- (\recop|datapath_inst|registerfile_inst|registers[13][1]~q\)) # (\recop|datapath_inst|instruction_reg\(17) & ((\recop|datapath_inst|registerfile_inst|registers[15][1]~q\))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[14][1]~q\ & ( 
-- \recop|datapath_inst|instruction_reg\(16) & ( (!\recop|datapath_inst|instruction_reg\(17) & (\recop|datapath_inst|registerfile_inst|registers[13][1]~q\)) # (\recop|datapath_inst|instruction_reg\(17) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[15][1]~q\))) ) ) ) # ( \recop|datapath_inst|registerfile_inst|registers[14][1]~q\ & ( !\recop|datapath_inst|instruction_reg\(16) & ( (\recop|datapath_inst|registerfile_inst|registers[12][1]~q\) # 
-- (\recop|datapath_inst|instruction_reg\(17)) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[14][1]~q\ & ( !\recop|datapath_inst|instruction_reg\(16) & ( (!\recop|datapath_inst|instruction_reg\(17) & 
-- \recop|datapath_inst|registerfile_inst|registers[12][1]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][1]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][1]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][1]~q\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][1]~q\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	combout => \recop|datapath_inst|registerfile_inst|q_a[1]~35_combout\);

-- Location: LABCELL_X66_Y4_N15
\recop|datapath_inst|registerfile_inst|q_a[1]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[1]~36_combout\ = ( \recop|datapath_inst|registerfile_inst|process_1~1_combout\ & ( ((\recop|datapath_inst|registerfile_inst|q_a[1]~35_combout\ & \recop|datapath_inst|registerfile_inst|q_a[8]~5_combout\)) # 
-- (\recop|datapath_inst|reg_wr_data[1]~6_combout\) ) ) # ( !\recop|datapath_inst|registerfile_inst|process_1~1_combout\ & ( (\recop|datapath_inst|registerfile_inst|q_a[1]~35_combout\ & \recop|datapath_inst|registerfile_inst|q_a[8]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[1]~35_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~5_combout\,
	datad => \recop|datapath_inst|ALT_INV_reg_wr_data[1]~6_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_process_1~1_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[1]~36_combout\);

-- Location: FF_X66_Y8_N5
\recop|datapath_inst|registerfile_inst|registers[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[1]~6_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[3][5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[3][1]~q\);

-- Location: FF_X67_Y8_N11
\recop|datapath_inst|registerfile_inst|registers[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[1]~6_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[2][8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[2][1]~q\);

-- Location: FF_X65_Y8_N53
\recop|datapath_inst|registerfile_inst|registers[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[1]~6_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[4][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[4][1]~q\);

-- Location: FF_X65_Y8_N14
\recop|datapath_inst|registerfile_inst|registers[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[1]~6_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[6][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[6][1]~q\);

-- Location: FF_X66_Y8_N35
\recop|datapath_inst|registerfile_inst|registers[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[1]~6_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[5][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[5][1]~q\);

-- Location: FF_X66_Y8_N8
\recop|datapath_inst|registerfile_inst|registers[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[1]~6_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[7][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[7][1]~q\);

-- Location: MLABCELL_X65_Y8_N39
\recop|datapath_inst|registerfile_inst|q_a[1]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[1]~34_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[7][1]~q\ & ( \recop|datapath_inst|instruction_reg\(17) & ( (\recop|datapath_inst|registerfile_inst|registers[6][1]~q\) # 
-- (\recop|datapath_inst|instruction_reg\(16)) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[7][1]~q\ & ( \recop|datapath_inst|instruction_reg\(17) & ( (!\recop|datapath_inst|instruction_reg\(16) & 
-- \recop|datapath_inst|registerfile_inst|registers[6][1]~q\) ) ) ) # ( \recop|datapath_inst|registerfile_inst|registers[7][1]~q\ & ( !\recop|datapath_inst|instruction_reg\(17) & ( (!\recop|datapath_inst|instruction_reg\(16) & 
-- (\recop|datapath_inst|registerfile_inst|registers[4][1]~q\)) # (\recop|datapath_inst|instruction_reg\(16) & ((\recop|datapath_inst|registerfile_inst|registers[5][1]~q\))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[7][1]~q\ & ( 
-- !\recop|datapath_inst|instruction_reg\(17) & ( (!\recop|datapath_inst|instruction_reg\(16) & (\recop|datapath_inst|registerfile_inst|registers[4][1]~q\)) # (\recop|datapath_inst|instruction_reg\(16) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[5][1]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][1]~q\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][1]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][1]~q\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][1]~q\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	combout => \recop|datapath_inst|registerfile_inst|q_a[1]~34_combout\);

-- Location: MLABCELL_X65_Y8_N45
\recop|datapath_inst|registerfile_inst|registers[1][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[1][1]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[1]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[1]~6_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[1][1]~feeder_combout\);

-- Location: FF_X65_Y8_N47
\recop|datapath_inst|registerfile_inst|registers[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[1][1]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[1][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[1][1]~q\);

-- Location: LABCELL_X66_Y8_N24
\recop|datapath_inst|registerfile_inst|q_a[1]~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[1]~115_combout\ = ( !\recop|datapath_inst|instruction_reg\(17) & ( ((!\recop|datapath_inst|instruction_reg\(18) & (\recop|datapath_inst|instruction_reg\(16) & 
-- (\recop|datapath_inst|registerfile_inst|registers[1][1]~q\))) # (\recop|datapath_inst|instruction_reg\(18) & (((\recop|datapath_inst|registerfile_inst|q_a[1]~34_combout\))))) ) ) # ( \recop|datapath_inst|instruction_reg\(17) & ( 
-- (!\recop|datapath_inst|instruction_reg\(18) & ((!\recop|datapath_inst|instruction_reg\(16) & (((\recop|datapath_inst|registerfile_inst|registers[2][1]~q\)))) # (\recop|datapath_inst|instruction_reg\(16) & 
-- (\recop|datapath_inst|registerfile_inst|registers[3][1]~q\)))) # (\recop|datapath_inst|instruction_reg\(18) & ((((\recop|datapath_inst|registerfile_inst|q_a[1]~34_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000111010000000000000011111111110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][1]~q\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][1]~q\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(18),
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[1]~34_combout\,
	datag => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][1]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[1]~115_combout\);

-- Location: LABCELL_X67_Y4_N42
\recop|datapath_inst|registerfile_inst|q_a[1]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[1]~37_combout\ = ( \recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\ & ( \recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\ & ( ((\recop|datapath_inst|registerfile_inst|q_a[1]~115_combout\) # 
-- (\recop|datapath_inst|registerfile_inst|q_a[1]~36_combout\)) # (\recop|datapath_inst|registerfile_inst|q_a[1]~33_combout\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\ & ( \recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\ & ( 
-- (\recop|datapath_inst|registerfile_inst|q_a[1]~115_combout\) # (\recop|datapath_inst|registerfile_inst|q_a[1]~36_combout\) ) ) ) # ( \recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\ & ( 
-- (\recop|datapath_inst|registerfile_inst|q_a[1]~36_combout\) # (\recop|datapath_inst|registerfile_inst|q_a[1]~33_combout\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\ & ( 
-- \recop|datapath_inst|registerfile_inst|q_a[1]~36_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011011101110111011100111111001111110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[1]~33_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[1]~36_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[1]~115_combout\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~1_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~2_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[1]~37_combout\);

-- Location: LABCELL_X64_Y6_N18
\recop|datapath_inst|pc~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|pc~2_combout\ = ( \recop|datapath_inst|registerfile_inst|q_a[1]~37_combout\ & ( \recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\recop|control_unit_inst|pc_src[1]~0_combout\) # (\recop|datapath_inst|instruction_reg\(1)) ) ) ) 
-- # ( !\recop|datapath_inst|registerfile_inst|q_a[1]~37_combout\ & ( \recop|datapath_inst|instruction_fetch~0_combout\ & ( (\recop|datapath_inst|instruction_reg\(1) & \recop|control_unit_inst|pc_src[1]~0_combout\) ) ) ) # ( 
-- \recop|datapath_inst|registerfile_inst|q_a[1]~37_combout\ & ( !\recop|datapath_inst|instruction_fetch~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(1),
	datac => \recop|control_unit_inst|ALT_INV_pc_src[1]~0_combout\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[1]~37_combout\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_fetch~0_combout\,
	combout => \recop|datapath_inst|pc~2_combout\);

-- Location: LABCELL_X64_Y6_N48
\recop|datapath_inst|pc[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|pc[0]~1_combout\ = ( \recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\KEY[0]~input_o\) # ((\recop|control_unit_inst|id_flush~3_combout\ & ((\recop|control_unit_inst|pc_src[0]~1_combout\) # 
-- (\recop|control_unit_inst|pc_src[1]~0_combout\)))) ) ) # ( !\recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\KEY[0]~input_o\) # ((\recop|control_unit_inst|id_flush~3_combout\ & \recop|control_unit_inst|pc_src[0]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011011101110011001101110111001101110111011100110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_id_flush~3_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \recop|control_unit_inst|ALT_INV_pc_src[1]~0_combout\,
	datad => \recop|control_unit_inst|ALT_INV_pc_src[0]~1_combout\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_fetch~0_combout\,
	combout => \recop|datapath_inst|pc[0]~1_combout\);

-- Location: FF_X64_Y6_N20
\recop|datapath_inst|pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|pc~2_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|pc[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|pc\(1));

-- Location: FF_X66_Y6_N52
\recop|datapath_inst|next_pc_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|pc\(1),
	sclr => \recop|datapath_inst|instruction_fetch~1_combout\,
	sload => VCC,
	ena => \recop|datapath_inst|next_pc_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|next_pc_reg\(1));

-- Location: FF_X71_Y4_N32
\recop|datapath_inst|id_ex_next_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|next_pc_reg\(1),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_next_pc\(1));

-- Location: FF_X71_Y4_N53
\recop|datapath_inst|id_ex_operand[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|instruction_reg\(1),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_operand\(1));

-- Location: LABCELL_X71_Y4_N48
\recop|datapath_inst|operand_b[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b[1]~1_combout\ = ( \recop|control_unit_inst|alu_src\(0) & ( \recop|datapath_inst|id_ex_operand\(1) & ( !\recop|control_unit_inst|alu_src\(1) ) ) ) # ( !\recop|control_unit_inst|alu_src\(0) & ( 
-- \recop|datapath_inst|id_ex_operand\(1) & ( (\recop|datapath_inst|id_ex_next_pc\(1) & \recop|control_unit_inst|alu_src\(1)) ) ) ) # ( !\recop|control_unit_inst|alu_src\(0) & ( !\recop|datapath_inst|id_ex_operand\(1) & ( 
-- (\recop|datapath_inst|id_ex_next_pc\(1) & \recop|control_unit_inst|alu_src\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000000000000000000011000000111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_id_ex_next_pc\(1),
	datac => \recop|control_unit_inst|ALT_INV_alu_src\(1),
	datae => \recop|control_unit_inst|ALT_INV_alu_src\(0),
	dataf => \recop|datapath_inst|ALT_INV_id_ex_operand\(1),
	combout => \recop|datapath_inst|operand_b[1]~1_combout\);

-- Location: LABCELL_X64_Y5_N24
\recop|datapath_inst|registerfile_inst|q_b[1]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[1]~33_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[9][1]~q\ & ( \recop|datapath_inst|instruction_reg\(20) & ( (!\recop|datapath_inst|instruction_reg\(21)) # 
-- (\recop|datapath_inst|registerfile_inst|registers[11][1]~q\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[9][1]~q\ & ( \recop|datapath_inst|instruction_reg\(20) & ( (\recop|datapath_inst|instruction_reg\(21) & 
-- \recop|datapath_inst|registerfile_inst|registers[11][1]~q\) ) ) ) # ( \recop|datapath_inst|registerfile_inst|registers[9][1]~q\ & ( !\recop|datapath_inst|instruction_reg\(20) & ( (!\recop|datapath_inst|instruction_reg\(21) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[8][1]~q\))) # (\recop|datapath_inst|instruction_reg\(21) & (\recop|datapath_inst|registerfile_inst|registers[10][1]~q\)) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[9][1]~q\ & ( 
-- !\recop|datapath_inst|instruction_reg\(20) & ( (!\recop|datapath_inst|instruction_reg\(21) & ((\recop|datapath_inst|registerfile_inst|registers[8][1]~q\))) # (\recop|datapath_inst|instruction_reg\(21) & 
-- (\recop|datapath_inst|registerfile_inst|registers[10][1]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][1]~q\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][1]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][1]~q\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][1]~q\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	combout => \recop|datapath_inst|registerfile_inst|q_b[1]~33_combout\);

-- Location: LABCELL_X66_Y8_N39
\recop|datapath_inst|registerfile_inst|q_b[1]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[1]~34_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[6][1]~q\ & ( \recop|datapath_inst|instruction_reg\(20) & ( (!\recop|datapath_inst|instruction_reg\(21) & 
-- (\recop|datapath_inst|registerfile_inst|registers[5][1]~q\)) # (\recop|datapath_inst|instruction_reg\(21) & ((\recop|datapath_inst|registerfile_inst|registers[7][1]~q\))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[6][1]~q\ & ( 
-- \recop|datapath_inst|instruction_reg\(20) & ( (!\recop|datapath_inst|instruction_reg\(21) & (\recop|datapath_inst|registerfile_inst|registers[5][1]~q\)) # (\recop|datapath_inst|instruction_reg\(21) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[7][1]~q\))) ) ) ) # ( \recop|datapath_inst|registerfile_inst|registers[6][1]~q\ & ( !\recop|datapath_inst|instruction_reg\(20) & ( (\recop|datapath_inst|instruction_reg\(21)) # 
-- (\recop|datapath_inst|registerfile_inst|registers[4][1]~q\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[6][1]~q\ & ( !\recop|datapath_inst|instruction_reg\(20) & ( (\recop|datapath_inst|registerfile_inst|registers[4][1]~q\ & 
-- !\recop|datapath_inst|instruction_reg\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][1]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][1]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][1]~q\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][1]~q\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	combout => \recop|datapath_inst|registerfile_inst|q_b[1]~34_combout\);

-- Location: LABCELL_X66_Y7_N0
\recop|datapath_inst|registerfile_inst|q_b[1]~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[1]~115_combout\ = ( !\recop|datapath_inst|instruction_reg\(21) & ( ((!\recop|datapath_inst|instruction_reg\(22) & (((\recop|datapath_inst|registerfile_inst|registers[1][1]~q\ & 
-- \recop|datapath_inst|instruction_reg\(20))))) # (\recop|datapath_inst|instruction_reg\(22) & (\recop|datapath_inst|registerfile_inst|q_b[1]~34_combout\))) ) ) # ( \recop|datapath_inst|instruction_reg\(21) & ( (!\recop|datapath_inst|instruction_reg\(22) & 
-- (((!\recop|datapath_inst|instruction_reg\(20) & ((\recop|datapath_inst|registerfile_inst|registers[2][1]~q\))) # (\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[3][1]~q\))))) # 
-- (\recop|datapath_inst|instruction_reg\(22) & (((\recop|datapath_inst|registerfile_inst|q_b[1]~34_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000011110101010100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][1]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[1]~34_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][1]~q\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(22),
	datag => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][1]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[1]~115_combout\);

-- Location: LABCELL_X66_Y4_N18
\recop|datapath_inst|registerfile_inst|q_b[1]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[1]~35_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[13][1]~q\ & ( \recop|datapath_inst|instruction_reg\(21) & ( (!\recop|datapath_inst|instruction_reg\(20) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[14][1]~q\))) # (\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[15][1]~q\)) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[13][1]~q\ & ( 
-- \recop|datapath_inst|instruction_reg\(21) & ( (!\recop|datapath_inst|instruction_reg\(20) & ((\recop|datapath_inst|registerfile_inst|registers[14][1]~q\))) # (\recop|datapath_inst|instruction_reg\(20) & 
-- (\recop|datapath_inst|registerfile_inst|registers[15][1]~q\)) ) ) ) # ( \recop|datapath_inst|registerfile_inst|registers[13][1]~q\ & ( !\recop|datapath_inst|instruction_reg\(21) & ( (\recop|datapath_inst|registerfile_inst|registers[12][1]~q\) # 
-- (\recop|datapath_inst|instruction_reg\(20)) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[13][1]~q\ & ( !\recop|datapath_inst|instruction_reg\(21) & ( (!\recop|datapath_inst|instruction_reg\(20) & 
-- \recop|datapath_inst|registerfile_inst|registers[12][1]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][1]~q\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][1]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][1]~q\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][1]~q\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	combout => \recop|datapath_inst|registerfile_inst|q_b[1]~35_combout\);

-- Location: LABCELL_X66_Y4_N36
\recop|datapath_inst|registerfile_inst|q_b[1]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[1]~36_combout\ = ( \recop|datapath_inst|reg_wr_data[1]~6_combout\ & ( \recop|datapath_inst|registerfile_inst|process_2~1_combout\ ) ) # ( !\recop|datapath_inst|reg_wr_data[1]~6_combout\ & ( 
-- \recop|datapath_inst|registerfile_inst|process_2~1_combout\ & ( (\recop|datapath_inst|registerfile_inst|q_b[1]~35_combout\ & \recop|datapath_inst|registerfile_inst|q_b[14]~5_combout\) ) ) ) # ( \recop|datapath_inst|reg_wr_data[1]~6_combout\ & ( 
-- !\recop|datapath_inst|registerfile_inst|process_2~1_combout\ & ( (\recop|datapath_inst|registerfile_inst|q_b[1]~35_combout\ & \recop|datapath_inst|registerfile_inst|q_b[14]~5_combout\) ) ) ) # ( !\recop|datapath_inst|reg_wr_data[1]~6_combout\ & ( 
-- !\recop|datapath_inst|registerfile_inst|process_2~1_combout\ & ( (\recop|datapath_inst|registerfile_inst|q_b[1]~35_combout\ & \recop|datapath_inst|registerfile_inst|q_b[14]~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[1]~35_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~5_combout\,
	datae => \recop|datapath_inst|ALT_INV_reg_wr_data[1]~6_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_process_2~1_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[1]~36_combout\);

-- Location: LABCELL_X70_Y4_N33
\recop|datapath_inst|registerfile_inst|q_b[1]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[1]~37_combout\ = ( \recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & ( \recop|datapath_inst|registerfile_inst|q_b[1]~36_combout\ ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & ( 
-- \recop|datapath_inst|registerfile_inst|q_b[1]~36_combout\ ) ) # ( \recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_b[1]~36_combout\ & ( ((\recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\ & 
-- \recop|datapath_inst|registerfile_inst|q_b[1]~115_combout\)) # (\recop|datapath_inst|registerfile_inst|q_b[1]~33_combout\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_b[1]~36_combout\ 
-- & ( (\recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\ & \recop|datapath_inst|registerfile_inst|q_b[1]~115_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110111011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~2_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[1]~33_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[1]~115_combout\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~1_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[1]~36_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[1]~37_combout\);

-- Location: FF_X70_Y4_N34
\recop|datapath_inst|id_ex_reg_z[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|q_b[1]~37_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_reg_z\(1));

-- Location: LABCELL_X70_Y7_N33
\recop|datapath_inst|operand_b_temp[1]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b_temp[1]~10_combout\ = ( \recop|datapath_inst|operand_b_temp[0]~0_combout\ & ( \recop|datapath_inst|operand_b_temp[0]~1_combout\ & ( \recop|datapath_inst|ex_mem_alu_result\(1) ) ) ) # ( 
-- !\recop|datapath_inst|operand_b_temp[0]~0_combout\ & ( \recop|datapath_inst|operand_b_temp[0]~1_combout\ & ( \recop|datapath_inst|id_ex_reg_z\(1) ) ) ) # ( \recop|datapath_inst|operand_b_temp[0]~0_combout\ & ( 
-- !\recop|datapath_inst|operand_b_temp[0]~1_combout\ & ( \recop|datapath_inst|id_ex_reg_z\(1) ) ) ) # ( !\recop|datapath_inst|operand_b_temp[0]~0_combout\ & ( !\recop|datapath_inst|operand_b_temp[0]~1_combout\ & ( \recop|datapath_inst|id_ex_reg_z\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_id_ex_reg_z\(1),
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(1),
	datae => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~1_combout\,
	combout => \recop|datapath_inst|operand_b_temp[1]~10_combout\);

-- Location: MLABCELL_X72_Y7_N36
\recop|datapath_inst|alu_inst|Add0~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|Add0~68_combout\ = ( \recop|datapath_inst|operand_b_temp[1]~10_combout\ & ( \recop|datapath_inst|operand_b[3]~0_combout\ & ( !\recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\ $ 
-- (((!\recop|datapath_inst|reg_wr_data[1]~6_combout\ & (\recop|datapath_inst|operand_b_temp[0]~3_combout\ & !\recop|datapath_inst|operand_b[1]~1_combout\)))) ) ) ) # ( !\recop|datapath_inst|operand_b_temp[1]~10_combout\ & ( 
-- \recop|datapath_inst|operand_b[3]~0_combout\ & ( !\recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\ $ (((!\recop|datapath_inst|operand_b[1]~1_combout\ & ((!\recop|datapath_inst|reg_wr_data[1]~6_combout\) # 
-- (!\recop|datapath_inst|operand_b_temp[0]~3_combout\))))) ) ) ) # ( \recop|datapath_inst|operand_b_temp[1]~10_combout\ & ( !\recop|datapath_inst|operand_b[3]~0_combout\ & ( !\recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\ $ 
-- (!\recop|datapath_inst|operand_b[1]~1_combout\) ) ) ) # ( !\recop|datapath_inst|operand_b_temp[1]~10_combout\ & ( !\recop|datapath_inst|operand_b[3]~0_combout\ & ( !\recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\ $ 
-- (!\recop|datapath_inst|operand_b[1]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000110110110011001100011011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_reg_wr_data[1]~6_combout\,
	datab => \recop|control_unit_inst|ALT_INV_alu_op.ALU_ADD~reg0_q\,
	datac => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~3_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[1]~1_combout\,
	datae => \recop|datapath_inst|ALT_INV_operand_b_temp[1]~10_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_b[3]~0_combout\,
	combout => \recop|datapath_inst|alu_inst|Add0~68_combout\);

-- Location: FF_X72_Y5_N41
\recop|datapath_inst|id_ex_reg_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|registerfile_inst|q_a[1]~37_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_reg_x\(1));

-- Location: MLABCELL_X72_Y5_N27
\recop|datapath_inst|operand_a[1]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_a[1]~16_combout\ = ( \recop|datapath_inst|id_ex_reg_x\(1) & ( (!\recop|datapath_inst|operand_a[15]~1_combout\) # ((!\recop|datapath_inst|operand_a[15]~0_combout\) # (\recop|datapath_inst|ex_mem_alu_result\(1))) ) ) # ( 
-- !\recop|datapath_inst|id_ex_reg_x\(1) & ( (\recop|datapath_inst|operand_a[15]~1_combout\ & (\recop|datapath_inst|ex_mem_alu_result\(1) & \recop|datapath_inst|operand_a[15]~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010111111111101011111111111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[15]~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(1),
	datad => \recop|datapath_inst|ALT_INV_operand_a[15]~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_id_ex_reg_x\(1),
	combout => \recop|datapath_inst|operand_a[1]~16_combout\);

-- Location: FF_X64_Y5_N49
\recop|datapath_inst|registerfile_inst|registers[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[0]~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[9][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[9][0]~q\);

-- Location: FF_X64_Y5_N38
\recop|datapath_inst|registerfile_inst|registers[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[0]~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[11][11]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[11][0]~q\);

-- Location: FF_X63_Y5_N26
\recop|datapath_inst|registerfile_inst|registers[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[0]~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[8][10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[8][0]~q\);

-- Location: FF_X64_Y5_N35
\recop|datapath_inst|registerfile_inst|registers[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[0]~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[10][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[10][0]~q\);

-- Location: LABCELL_X63_Y5_N27
\recop|datapath_inst|registerfile_inst|q_a[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[0]~0_combout\ = ( \recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|registerfile_inst|registers[10][0]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16)) # 
-- (\recop|datapath_inst|registerfile_inst|registers[11][0]~q\) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|registerfile_inst|registers[10][0]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[8][0]~q\))) # (\recop|datapath_inst|instruction_reg\(16) & (\recop|datapath_inst|registerfile_inst|registers[9][0]~q\)) ) ) ) # ( \recop|datapath_inst|instruction_reg\(17) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[10][0]~q\ & ( (\recop|datapath_inst|registerfile_inst|registers[11][0]~q\ & \recop|datapath_inst|instruction_reg\(16)) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(17) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[10][0]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16) & ((\recop|datapath_inst|registerfile_inst|registers[8][0]~q\))) # (\recop|datapath_inst|instruction_reg\(16) & 
-- (\recop|datapath_inst|registerfile_inst|registers[9][0]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000000110000001100000101111101011111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][0]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][0]~q\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][0]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][0]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[0]~0_combout\);

-- Location: FF_X67_Y8_N26
\recop|datapath_inst|registerfile_inst|registers[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[0]~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[3][5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[3][0]~q\);

-- Location: LABCELL_X67_Y8_N6
\recop|datapath_inst|registerfile_inst|registers[2][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[2][0]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[0]~0_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[2][0]~feeder_combout\);

-- Location: FF_X67_Y8_N8
\recop|datapath_inst|registerfile_inst|registers[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[2][0]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[2][8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[2][0]~q\);

-- Location: FF_X65_Y8_N5
\recop|datapath_inst|registerfile_inst|registers[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[0]~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[6][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[6][0]~q\);

-- Location: FF_X67_Y9_N5
\recop|datapath_inst|registerfile_inst|registers[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[0]~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[4][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[4][0]~q\);

-- Location: FF_X65_Y7_N11
\recop|datapath_inst|registerfile_inst|registers[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[0]~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[7][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[7][0]~q\);

-- Location: FF_X65_Y9_N26
\recop|datapath_inst|registerfile_inst|registers[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[0]~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[5][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[5][0]~q\);

-- Location: MLABCELL_X65_Y9_N27
\recop|datapath_inst|registerfile_inst|q_a[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[0]~3_combout\ = ( \recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|registerfile_inst|registers[7][0]~q\ ) ) ) # ( 
-- !\recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|registerfile_inst|registers[6][0]~q\ ) ) ) # ( \recop|datapath_inst|instruction_reg\(16) & ( !\recop|datapath_inst|instruction_reg\(17) & ( 
-- \recop|datapath_inst|registerfile_inst|registers[5][0]~q\ ) ) ) # ( !\recop|datapath_inst|instruction_reg\(16) & ( !\recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|registerfile_inst|registers[4][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][0]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][0]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][0]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][0]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	combout => \recop|datapath_inst|registerfile_inst|q_a[0]~3_combout\);

-- Location: FF_X67_Y6_N17
\recop|datapath_inst|registerfile_inst|registers[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[0]~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[1][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[1][0]~q\);

-- Location: LABCELL_X66_Y5_N0
\recop|datapath_inst|registerfile_inst|q_a[0]~139\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[0]~139_combout\ = ( !\recop|datapath_inst|instruction_reg\(17) & ( ((!\recop|datapath_inst|instruction_reg\(18) & (\recop|datapath_inst|registerfile_inst|registers[1][0]~q\ & 
-- (\recop|datapath_inst|instruction_reg\(16)))) # (\recop|datapath_inst|instruction_reg\(18) & (((\recop|datapath_inst|registerfile_inst|q_a[0]~3_combout\))))) ) ) # ( \recop|datapath_inst|instruction_reg\(17) & ( (!\recop|datapath_inst|instruction_reg\(18) 
-- & ((!\recop|datapath_inst|instruction_reg\(16) & (((\recop|datapath_inst|registerfile_inst|registers[2][0]~q\)))) # (\recop|datapath_inst|instruction_reg\(16) & (\recop|datapath_inst|registerfile_inst|registers[3][0]~q\)))) # 
-- (\recop|datapath_inst|instruction_reg\(18) & ((((\recop|datapath_inst|registerfile_inst|q_a[0]~3_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000011000100010000110011001111110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][0]~q\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(18),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][0]~q\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~3_combout\,
	datag => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][0]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[0]~139_combout\);

-- Location: FF_X66_Y4_N41
\recop|datapath_inst|registerfile_inst|registers[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[0]~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[15][10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[15][0]~q\);

-- Location: FF_X66_Y4_N11
\recop|datapath_inst|registerfile_inst|registers[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[0]~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[13][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[13][0]~q\);

-- Location: FF_X62_Y4_N35
\recop|datapath_inst|registerfile_inst|registers[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[0]~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[14][4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[14][0]~q\);

-- Location: LABCELL_X66_Y4_N51
\recop|datapath_inst|registerfile_inst|q_a[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[0]~4_combout\ = ( \recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|registerfile_inst|registers[14][0]~q\ & ( (!\recop|datapath_inst|instruction_reg\(17) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[13][0]~q\))) # (\recop|datapath_inst|instruction_reg\(17) & (\recop|datapath_inst|registerfile_inst|registers[15][0]~q\)) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(16) & ( 
-- \recop|datapath_inst|registerfile_inst|registers[14][0]~q\ & ( (\recop|datapath_inst|instruction_reg\(17)) # (\recop|datapath_inst|registerfile_inst|registers[12][0]~q\) ) ) ) # ( \recop|datapath_inst|instruction_reg\(16) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[14][0]~q\ & ( (!\recop|datapath_inst|instruction_reg\(17) & ((\recop|datapath_inst|registerfile_inst|registers[13][0]~q\))) # (\recop|datapath_inst|instruction_reg\(17) & 
-- (\recop|datapath_inst|registerfile_inst|registers[15][0]~q\)) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(16) & ( !\recop|datapath_inst|registerfile_inst|registers[14][0]~q\ & ( (\recop|datapath_inst|registerfile_inst|registers[12][0]~q\ & 
-- !\recop|datapath_inst|instruction_reg\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000000011110011001101010101111111110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][0]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][0]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][0]~q\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][0]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[0]~4_combout\);

-- Location: LABCELL_X66_Y4_N54
\recop|datapath_inst|registerfile_inst|q_a[0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[0]~6_combout\ = ( \recop|datapath_inst|reg_wr_data[0]~0_combout\ & ( ((\recop|datapath_inst|registerfile_inst|q_a[0]~4_combout\ & \recop|datapath_inst|registerfile_inst|q_a[8]~5_combout\)) # 
-- (\recop|datapath_inst|registerfile_inst|process_1~1_combout\) ) ) # ( !\recop|datapath_inst|reg_wr_data[0]~0_combout\ & ( (\recop|datapath_inst|registerfile_inst|q_a[0]~4_combout\ & \recop|datapath_inst|registerfile_inst|q_a[8]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_process_1~1_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~4_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~5_combout\,
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[0]~0_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[0]~6_combout\);

-- Location: LABCELL_X61_Y5_N24
\recop|datapath_inst|registerfile_inst|q_a[0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[0]~7_combout\ = ( \recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\ & ( \recop|datapath_inst|registerfile_inst|q_a[0]~6_combout\ ) ) # ( !\recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\ & ( 
-- \recop|datapath_inst|registerfile_inst|q_a[0]~6_combout\ ) ) # ( \recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_a[0]~6_combout\ & ( ((\recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\ & 
-- \recop|datapath_inst|registerfile_inst|q_a[0]~0_combout\)) # (\recop|datapath_inst|registerfile_inst|q_a[0]~139_combout\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_a[0]~6_combout\ & ( 
-- (\recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\ & \recop|datapath_inst|registerfile_inst|q_a[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000111110001111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~1_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~0_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~139_combout\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~2_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~6_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[0]~7_combout\);

-- Location: FF_X61_Y5_N25
\recop|datapath_inst|id_ex_reg_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|q_a[0]~7_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_reg_x\(0));

-- Location: MLABCELL_X72_Y5_N24
\recop|datapath_inst|operand_a[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_a[0]~4_combout\ = ( \recop|datapath_inst|id_ex_reg_x\(0) & ( (!\recop|datapath_inst|operand_a[15]~1_combout\) # ((!\recop|datapath_inst|operand_a[15]~0_combout\) # (\recop|datapath_inst|ex_mem_alu_result\(0))) ) ) # ( 
-- !\recop|datapath_inst|id_ex_reg_x\(0) & ( (\recop|datapath_inst|operand_a[15]~1_combout\ & (\recop|datapath_inst|ex_mem_alu_result\(0) & \recop|datapath_inst|operand_a[15]~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010111111111101011111111111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[15]~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(0),
	datad => \recop|datapath_inst|ALT_INV_operand_a[15]~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_id_ex_reg_x\(0),
	combout => \recop|datapath_inst|operand_a[0]~4_combout\);

-- Location: MLABCELL_X72_Y7_N0
\recop|datapath_inst|alu_inst|Add0~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|Add0~66_cout\ = CARRY(( \recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|control_unit_inst|ALT_INV_alu_op.ALU_ADD~reg0_q\,
	cin => GND,
	cout => \recop|datapath_inst|alu_inst|Add0~66_cout\);

-- Location: MLABCELL_X72_Y7_N3
\recop|datapath_inst|alu_inst|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|Add0~1_sumout\ = SUM(( !\recop|datapath_inst|operand_b[0]~57_combout\ $ (!\recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\) ) + ( (!\recop|datapath_inst|operand_a[15]~3_combout\ & 
-- ((\recop|datapath_inst|operand_a[0]~4_combout\))) # (\recop|datapath_inst|operand_a[15]~3_combout\ & (\recop|datapath_inst|reg_wr_data[0]~0_combout\)) ) + ( \recop|datapath_inst|alu_inst|Add0~66_cout\ ))
-- \recop|datapath_inst|alu_inst|Add0~2\ = CARRY(( !\recop|datapath_inst|operand_b[0]~57_combout\ $ (!\recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\) ) + ( (!\recop|datapath_inst|operand_a[15]~3_combout\ & ((\recop|datapath_inst|operand_a[0]~4_combout\))) # 
-- (\recop|datapath_inst|operand_a[15]~3_combout\ & (\recop|datapath_inst|reg_wr_data[0]~0_combout\)) ) + ( \recop|datapath_inst|alu_inst|Add0~66_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011100100010000000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[15]~3_combout\,
	datab => \recop|datapath_inst|ALT_INV_reg_wr_data[0]~0_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_b[0]~57_combout\,
	datad => \recop|control_unit_inst|ALT_INV_alu_op.ALU_ADD~reg0_q\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[0]~4_combout\,
	cin => \recop|datapath_inst|alu_inst|Add0~66_cout\,
	sumout => \recop|datapath_inst|alu_inst|Add0~1_sumout\,
	cout => \recop|datapath_inst|alu_inst|Add0~2\);

-- Location: MLABCELL_X72_Y7_N6
\recop|datapath_inst|alu_inst|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|Add0~5_sumout\ = SUM(( \recop|datapath_inst|alu_inst|Add0~68_combout\ ) + ( (!\recop|datapath_inst|operand_a[15]~36_combout\ & (((\recop|datapath_inst|operand_a[1]~16_combout\)))) # 
-- (\recop|datapath_inst|operand_a[15]~36_combout\ & ((!\recop|control_unit_inst|forwarding_unit~0_combout\ & ((\recop|datapath_inst|operand_a[1]~16_combout\))) # (\recop|control_unit_inst|forwarding_unit~0_combout\ & 
-- (\recop|datapath_inst|reg_wr_data[1]~6_combout\)))) ) + ( \recop|datapath_inst|alu_inst|Add0~2\ ))
-- \recop|datapath_inst|alu_inst|Add0~6\ = CARRY(( \recop|datapath_inst|alu_inst|Add0~68_combout\ ) + ( (!\recop|datapath_inst|operand_a[15]~36_combout\ & (((\recop|datapath_inst|operand_a[1]~16_combout\)))) # (\recop|datapath_inst|operand_a[15]~36_combout\ 
-- & ((!\recop|control_unit_inst|forwarding_unit~0_combout\ & ((\recop|datapath_inst|operand_a[1]~16_combout\))) # (\recop|control_unit_inst|forwarding_unit~0_combout\ & (\recop|datapath_inst|reg_wr_data[1]~6_combout\)))) ) + ( 
-- \recop|datapath_inst|alu_inst|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111100001000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[15]~36_combout\,
	datab => \recop|control_unit_inst|ALT_INV_forwarding_unit~0_combout\,
	datac => \recop|datapath_inst|ALT_INV_reg_wr_data[1]~6_combout\,
	datad => \recop|datapath_inst|alu_inst|ALT_INV_Add0~68_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[1]~16_combout\,
	cin => \recop|datapath_inst|alu_inst|Add0~2\,
	sumout => \recop|datapath_inst|alu_inst|Add0~5_sumout\,
	cout => \recop|datapath_inst|alu_inst|Add0~6\);

-- Location: MLABCELL_X72_Y7_N9
\recop|datapath_inst|alu_inst|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|Add0~9_sumout\ = SUM(( \recop|datapath_inst|alu_inst|Add0~69_combout\ ) + ( (!\recop|datapath_inst|operand_a[15]~36_combout\ & (((\recop|datapath_inst|operand_a[2]~20_combout\)))) # 
-- (\recop|datapath_inst|operand_a[15]~36_combout\ & ((!\recop|control_unit_inst|forwarding_unit~0_combout\ & ((\recop|datapath_inst|operand_a[2]~20_combout\))) # (\recop|control_unit_inst|forwarding_unit~0_combout\ & 
-- (\recop|datapath_inst|reg_wr_data[2]~8_combout\)))) ) + ( \recop|datapath_inst|alu_inst|Add0~6\ ))
-- \recop|datapath_inst|alu_inst|Add0~10\ = CARRY(( \recop|datapath_inst|alu_inst|Add0~69_combout\ ) + ( (!\recop|datapath_inst|operand_a[15]~36_combout\ & (((\recop|datapath_inst|operand_a[2]~20_combout\)))) # (\recop|datapath_inst|operand_a[15]~36_combout\ 
-- & ((!\recop|control_unit_inst|forwarding_unit~0_combout\ & ((\recop|datapath_inst|operand_a[2]~20_combout\))) # (\recop|control_unit_inst|forwarding_unit~0_combout\ & (\recop|datapath_inst|reg_wr_data[2]~8_combout\)))) ) + ( 
-- \recop|datapath_inst|alu_inst|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111100001000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[15]~36_combout\,
	datab => \recop|control_unit_inst|ALT_INV_forwarding_unit~0_combout\,
	datac => \recop|datapath_inst|ALT_INV_reg_wr_data[2]~8_combout\,
	datad => \recop|datapath_inst|alu_inst|ALT_INV_Add0~69_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[2]~20_combout\,
	cin => \recop|datapath_inst|alu_inst|Add0~6\,
	sumout => \recop|datapath_inst|alu_inst|Add0~9_sumout\,
	cout => \recop|datapath_inst|alu_inst|Add0~10\);

-- Location: LABCELL_X62_Y4_N48
\recop|control_unit_inst|alu_op~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|alu_op~18_combout\ = ( \recop|datapath_inst|instruction_reg\(31) & ( \recop|control_unit_inst|id_flush~3_combout\ & ( (\recop|datapath_inst|instruction_reg\(24) & (\recop|control_unit_inst|alu_op~14_combout\ & 
-- (!\recop|datapath_inst|instruction_reg\(28) & \KEY[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(24),
	datab => \recop|control_unit_inst|ALT_INV_alu_op~14_combout\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(28),
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(31),
	dataf => \recop|control_unit_inst|ALT_INV_id_flush~3_combout\,
	combout => \recop|control_unit_inst|alu_op~18_combout\);

-- Location: FF_X62_Y4_N49
\recop|control_unit_inst|alu_op.ALU_A~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|control_unit_inst|alu_op~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|control_unit_inst|alu_op.ALU_A~reg0_q\);

-- Location: LABCELL_X63_Y4_N12
\recop|control_unit_inst|alu_op~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|alu_op~16_combout\ = ( !\recop|datapath_inst|instruction_reg\(25) & ( \recop|datapath_inst|instruction_reg\(24) & ( (\recop|datapath_inst|instruction_reg\(28) & (\recop|control_unit_inst|alu_op~13_combout\ & 
-- (!\recop|control_unit_inst|alu_op~15_combout\ & \KEY[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(28),
	datab => \recop|control_unit_inst|ALT_INV_alu_op~13_combout\,
	datac => \recop|control_unit_inst|ALT_INV_alu_op~15_combout\,
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(25),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(24),
	combout => \recop|control_unit_inst|alu_op~16_combout\);

-- Location: FF_X63_Y4_N14
\recop|control_unit_inst|alu_op.ALU_MAX~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|control_unit_inst|alu_op~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|control_unit_inst|alu_op.ALU_MAX~reg0_q\);

-- Location: FF_X66_Y3_N50
\recop|datapath_inst|registerfile_inst|registers[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[15]~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[14][4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[14][15]~q\);

-- Location: FF_X66_Y4_N53
\recop|datapath_inst|registerfile_inst|registers[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[15]~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[12][5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[12][15]~q\);

-- Location: FF_X66_Y4_N32
\recop|datapath_inst|registerfile_inst|registers[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[15]~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[13][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[13][15]~q\);

-- Location: FF_X66_Y3_N56
\recop|datapath_inst|registerfile_inst|registers[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[15]~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[15][10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[15][15]~q\);

-- Location: LABCELL_X66_Y3_N33
\recop|datapath_inst|registerfile_inst|q_a[15]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[15]~8_combout\ = ( \recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|registerfile_inst|registers[15][15]~q\ & ( (\recop|datapath_inst|registerfile_inst|registers[13][15]~q\) # 
-- (\recop|datapath_inst|instruction_reg\(17)) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|registerfile_inst|registers[15][15]~q\ & ( (!\recop|datapath_inst|instruction_reg\(17) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[12][15]~q\))) # (\recop|datapath_inst|instruction_reg\(17) & (\recop|datapath_inst|registerfile_inst|registers[14][15]~q\)) ) ) ) # ( \recop|datapath_inst|instruction_reg\(16) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[15][15]~q\ & ( (!\recop|datapath_inst|instruction_reg\(17) & \recop|datapath_inst|registerfile_inst|registers[13][15]~q\) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(16) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[15][15]~q\ & ( (!\recop|datapath_inst|instruction_reg\(17) & ((\recop|datapath_inst|registerfile_inst|registers[12][15]~q\))) # (\recop|datapath_inst|instruction_reg\(17) & 
-- (\recop|datapath_inst|registerfile_inst|registers[14][15]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000001111000000110101001101010000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][15]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][15]~q\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][15]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][15]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[15]~8_combout\);

-- Location: FF_X64_Y5_N44
\recop|datapath_inst|registerfile_inst|registers[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[15]~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[11][11]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[11][15]~q\);

-- Location: FF_X64_Y5_N2
\recop|datapath_inst|registerfile_inst|registers[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[15]~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[10][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[10][15]~q\);

-- Location: FF_X64_Y5_N8
\recop|datapath_inst|registerfile_inst|registers[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[15]~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[9][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[9][15]~q\);

-- Location: LABCELL_X60_Y5_N36
\recop|datapath_inst|registerfile_inst|registers[8][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[8][15]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[15]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[15]~1_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[8][15]~feeder_combout\);

-- Location: FF_X60_Y5_N38
\recop|datapath_inst|registerfile_inst|registers[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[8][15]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[8][10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[8][15]~q\);

-- Location: LABCELL_X64_Y5_N42
\recop|datapath_inst|registerfile_inst|q_a[15]~135\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[15]~135_combout\ = ( !\recop|datapath_inst|instruction_reg\(17) & ( ((\recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\ & ((!\recop|datapath_inst|instruction_reg\(16) & 
-- (\recop|datapath_inst|registerfile_inst|registers[8][15]~q\)) # (\recop|datapath_inst|instruction_reg\(16) & ((\recop|datapath_inst|registerfile_inst|registers[9][15]~q\)))))) ) ) # ( \recop|datapath_inst|instruction_reg\(17) & ( 
-- ((\recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\ & ((!\recop|datapath_inst|instruction_reg\(16) & ((\recop|datapath_inst|registerfile_inst|registers[10][15]~q\))) # (\recop|datapath_inst|instruction_reg\(16) & 
-- (\recop|datapath_inst|registerfile_inst|registers[11][15]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000000000000000000001010010111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][15]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][15]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][15]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~1_combout\,
	datag => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][15]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[15]~135_combout\);

-- Location: FF_X67_Y8_N32
\recop|datapath_inst|registerfile_inst|registers[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[15]~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[1][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[1][15]~q\);

-- Location: FF_X67_Y8_N14
\recop|datapath_inst|registerfile_inst|registers[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[15]~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[3][5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[3][15]~q\);

-- Location: FF_X67_Y8_N2
\recop|datapath_inst|registerfile_inst|registers[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[15]~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[2][8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[2][15]~q\);

-- Location: LABCELL_X67_Y8_N33
\recop|datapath_inst|registerfile_inst|q_a[15]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[15]~10_combout\ = ( \recop|datapath_inst|instruction_reg\(16) & ( !\recop|datapath_inst|instruction_reg\(18) & ( (!\recop|datapath_inst|instruction_reg\(17) & 
-- (\recop|datapath_inst|registerfile_inst|registers[1][15]~q\)) # (\recop|datapath_inst|instruction_reg\(17) & ((\recop|datapath_inst|registerfile_inst|registers[3][15]~q\))) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(16) & ( 
-- !\recop|datapath_inst|instruction_reg\(18) & ( (\recop|datapath_inst|instruction_reg\(17) & \recop|datapath_inst|registerfile_inst|registers[2][15]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001001110010011100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][15]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][15]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][15]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(18),
	combout => \recop|datapath_inst|registerfile_inst|q_a[15]~10_combout\);

-- Location: FF_X67_Y9_N14
\recop|datapath_inst|registerfile_inst|registers[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[15]~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[6][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[6][15]~q\);

-- Location: MLABCELL_X65_Y9_N9
\recop|datapath_inst|registerfile_inst|registers[5][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[5][15]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[15]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[15]~1_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[5][15]~feeder_combout\);

-- Location: FF_X65_Y9_N11
\recop|datapath_inst|registerfile_inst|registers[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[5][15]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[5][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[5][15]~q\);

-- Location: FF_X67_Y9_N35
\recop|datapath_inst|registerfile_inst|registers[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[15]~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[4][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[4][15]~q\);

-- Location: FF_X67_Y9_N20
\recop|datapath_inst|registerfile_inst|registers[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[15]~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[7][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[7][15]~q\);

-- Location: LABCELL_X67_Y9_N27
\recop|datapath_inst|registerfile_inst|q_a[15]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[15]~9_combout\ = ( \recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|registerfile_inst|registers[7][15]~q\ & ( (\recop|datapath_inst|registerfile_inst|registers[6][15]~q\) # 
-- (\recop|datapath_inst|instruction_reg\(16)) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|registerfile_inst|registers[7][15]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[4][15]~q\))) # (\recop|datapath_inst|instruction_reg\(16) & (\recop|datapath_inst|registerfile_inst|registers[5][15]~q\)) ) ) ) # ( \recop|datapath_inst|instruction_reg\(17) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[7][15]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16) & \recop|datapath_inst|registerfile_inst|registers[6][15]~q\) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(17) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[7][15]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16) & ((\recop|datapath_inst|registerfile_inst|registers[4][15]~q\))) # (\recop|datapath_inst|instruction_reg\(16) & 
-- (\recop|datapath_inst|registerfile_inst|registers[5][15]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111001000100010001000000101101011110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][15]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][15]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][15]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][15]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[15]~9_combout\);

-- Location: LABCELL_X67_Y6_N51
\recop|datapath_inst|registerfile_inst|q_a[15]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[15]~11_combout\ = ( \recop|datapath_inst|registerfile_inst|q_a[15]~9_combout\ & ( (\recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\ & ((\recop|datapath_inst|instruction_reg\(18)) # 
-- (\recop|datapath_inst|registerfile_inst|q_a[15]~10_combout\))) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_a[15]~9_combout\ & ( (\recop|datapath_inst|registerfile_inst|q_a[15]~10_combout\ & \recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000111100000101000001010000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[15]~10_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~2_combout\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(18),
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[15]~9_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[15]~11_combout\);

-- Location: LABCELL_X67_Y6_N33
\recop|datapath_inst|registerfile_inst|q_a[15]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[15]~12_combout\ = ( \recop|datapath_inst|reg_wr_data[15]~1_combout\ & ( \recop|datapath_inst|registerfile_inst|q_a[15]~11_combout\ ) ) # ( !\recop|datapath_inst|reg_wr_data[15]~1_combout\ & ( 
-- \recop|datapath_inst|registerfile_inst|q_a[15]~11_combout\ ) ) # ( \recop|datapath_inst|reg_wr_data[15]~1_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_a[15]~11_combout\ & ( (((\recop|datapath_inst|registerfile_inst|q_a[15]~8_combout\ & 
-- \recop|datapath_inst|registerfile_inst|q_a[8]~5_combout\)) # (\recop|datapath_inst|registerfile_inst|q_a[15]~135_combout\)) # (\recop|datapath_inst|registerfile_inst|process_1~1_combout\) ) ) ) # ( !\recop|datapath_inst|reg_wr_data[15]~1_combout\ & ( 
-- !\recop|datapath_inst|registerfile_inst|q_a[15]~11_combout\ & ( ((\recop|datapath_inst|registerfile_inst|q_a[15]~8_combout\ & \recop|datapath_inst|registerfile_inst|q_a[8]~5_combout\)) # (\recop|datapath_inst|registerfile_inst|q_a[15]~135_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011111001111110111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[15]~8_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_process_1~1_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[15]~135_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~5_combout\,
	datae => \recop|datapath_inst|ALT_INV_reg_wr_data[15]~1_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[15]~11_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[15]~12_combout\);

-- Location: LABCELL_X63_Y6_N12
\recop|datapath_inst|pc~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|pc~15_combout\ = ( \recop|control_unit_inst|pc_src[1]~0_combout\ & ( \recop|datapath_inst|instruction_fetch~0_combout\ & ( \recop|datapath_inst|instruction_reg\(15) ) ) ) # ( !\recop|control_unit_inst|pc_src[1]~0_combout\ & ( 
-- \recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\recop|control_unit_inst|pc_src[0]~1_combout\ & (\recop|datapath_inst|Add0~1_sumout\)) # (\recop|control_unit_inst|pc_src[0]~1_combout\ & 
-- ((\recop|datapath_inst|registerfile_inst|q_a[15]~12_combout\))) ) ) ) # ( \recop|control_unit_inst|pc_src[1]~0_combout\ & ( !\recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\recop|control_unit_inst|pc_src[0]~1_combout\ & 
-- (\recop|datapath_inst|Add0~1_sumout\)) # (\recop|control_unit_inst|pc_src[0]~1_combout\ & ((\recop|datapath_inst|registerfile_inst|q_a[15]~12_combout\))) ) ) ) # ( !\recop|control_unit_inst|pc_src[1]~0_combout\ & ( 
-- !\recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\recop|control_unit_inst|pc_src[0]~1_combout\ & (\recop|datapath_inst|Add0~1_sumout\)) # (\recop|control_unit_inst|pc_src[0]~1_combout\ & 
-- ((\recop|datapath_inst|registerfile_inst|q_a[15]~12_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011101000111010001110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_Add0~1_sumout\,
	datab => \recop|control_unit_inst|ALT_INV_pc_src[0]~1_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[15]~12_combout\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(15),
	datae => \recop|control_unit_inst|ALT_INV_pc_src[1]~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_fetch~0_combout\,
	combout => \recop|datapath_inst|pc~15_combout\);

-- Location: FF_X63_Y6_N13
\recop|datapath_inst|pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|pc~15_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|pc\(15));

-- Location: LABCELL_X66_Y6_N24
\recop|datapath_inst|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Add0~45_sumout\ = SUM(( \recop|datapath_inst|pc\(10) ) + ( GND ) + ( \recop|datapath_inst|Add0~50\ ))
-- \recop|datapath_inst|Add0~46\ = CARRY(( \recop|datapath_inst|pc\(10) ) + ( GND ) + ( \recop|datapath_inst|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_pc\(10),
	cin => \recop|datapath_inst|Add0~50\,
	sumout => \recop|datapath_inst|Add0~45_sumout\,
	cout => \recop|datapath_inst|Add0~46\);

-- Location: LABCELL_X66_Y6_N27
\recop|datapath_inst|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Add0~41_sumout\ = SUM(( \recop|datapath_inst|pc\(11) ) + ( GND ) + ( \recop|datapath_inst|Add0~46\ ))
-- \recop|datapath_inst|Add0~42\ = CARRY(( \recop|datapath_inst|pc\(11) ) + ( GND ) + ( \recop|datapath_inst|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_pc\(11),
	cin => \recop|datapath_inst|Add0~46\,
	sumout => \recop|datapath_inst|Add0~41_sumout\,
	cout => \recop|datapath_inst|Add0~42\);

-- Location: LABCELL_X66_Y6_N30
\recop|datapath_inst|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Add0~37_sumout\ = SUM(( \recop|datapath_inst|pc\(12) ) + ( GND ) + ( \recop|datapath_inst|Add0~42\ ))
-- \recop|datapath_inst|Add0~38\ = CARRY(( \recop|datapath_inst|pc\(12) ) + ( GND ) + ( \recop|datapath_inst|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_pc\(12),
	cin => \recop|datapath_inst|Add0~42\,
	sumout => \recop|datapath_inst|Add0~37_sumout\,
	cout => \recop|datapath_inst|Add0~38\);

-- Location: LABCELL_X66_Y6_N33
\recop|datapath_inst|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Add0~33_sumout\ = SUM(( \recop|datapath_inst|pc\(13) ) + ( GND ) + ( \recop|datapath_inst|Add0~38\ ))
-- \recop|datapath_inst|Add0~34\ = CARRY(( \recop|datapath_inst|pc\(13) ) + ( GND ) + ( \recop|datapath_inst|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_pc\(13),
	cin => \recop|datapath_inst|Add0~38\,
	sumout => \recop|datapath_inst|Add0~33_sumout\,
	cout => \recop|datapath_inst|Add0~34\);

-- Location: LABCELL_X66_Y6_N36
\recop|datapath_inst|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Add0~29_sumout\ = SUM(( \recop|datapath_inst|pc\(14) ) + ( GND ) + ( \recop|datapath_inst|Add0~34\ ))
-- \recop|datapath_inst|Add0~30\ = CARRY(( \recop|datapath_inst|pc\(14) ) + ( GND ) + ( \recop|datapath_inst|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_pc\(14),
	cin => \recop|datapath_inst|Add0~34\,
	sumout => \recop|datapath_inst|Add0~29_sumout\,
	cout => \recop|datapath_inst|Add0~30\);

-- Location: FF_X70_Y8_N47
\recop|datapath_inst|mem_wb_alu_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(14),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|mem_wb_alu_result\(14));

-- Location: LABCELL_X75_Y8_N3
\recop|mem_io|ledr_reg[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|ledr_reg[14]~feeder_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(14),
	combout => \recop|mem_io|ledr_reg[14]~feeder_combout\);

-- Location: LABCELL_X71_Y4_N24
\recop|control_unit_inst|alu_op~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|alu_op~27_combout\ = ( !\recop|control_unit_inst|id_flush~0_combout\ & ( \KEY[0]~input_o\ & ( (!\recop|datapath_inst|instruction_reg\(28) & (\recop|control_unit_inst|alu_op~14_combout\ & (\recop|datapath_inst|instruction_reg\(24) 
-- & !\recop|control_unit_inst|id_flush~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(28),
	datab => \recop|control_unit_inst|ALT_INV_alu_op~14_combout\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(24),
	datad => \recop|control_unit_inst|ALT_INV_id_flush~2_combout\,
	datae => \recop|control_unit_inst|ALT_INV_id_flush~0_combout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \recop|control_unit_inst|alu_op~27_combout\);

-- Location: FF_X71_Y4_N25
\recop|control_unit_inst|ex_mem_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|control_unit_inst|alu_op~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|control_unit_inst|ex_mem_write~q\);

-- Location: LABCELL_X75_Y6_N24
\recop|control_unit_inst|mem_write~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|mem_write~feeder_combout\ = ( \recop|control_unit_inst|ex_mem_write~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|control_unit_inst|ALT_INV_ex_mem_write~q\,
	combout => \recop|control_unit_inst|mem_write~feeder_combout\);

-- Location: FF_X75_Y6_N26
\recop|control_unit_inst|mem_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|control_unit_inst|mem_write~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|control_unit_inst|mem_write~q\);

-- Location: MLABCELL_X59_Y5_N9
\recop|datapath_inst|instruction_reg[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|instruction_reg[3]~feeder_combout\ = ( \recop|prog_mem|altsyncram_component|auto_generated|q_a\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|prog_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	combout => \recop|datapath_inst|instruction_reg[3]~feeder_combout\);

-- Location: FF_X59_Y5_N11
\recop|datapath_inst|instruction_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|instruction_reg[3]~feeder_combout\,
	sclr => \recop|datapath_inst|instruction_reg[16]~0_combout\,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|instruction_reg\(3));

-- Location: FF_X71_Y4_N5
\recop|datapath_inst|id_ex_operand[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|instruction_reg\(3),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_operand\(3));

-- Location: FF_X66_Y4_N2
\recop|datapath_inst|registerfile_inst|registers[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[3]~7_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[15][10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[15][3]~q\);

-- Location: FF_X68_Y4_N47
\recop|datapath_inst|registerfile_inst|registers[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[3]~7_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[14][4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[14][3]~q\);

-- Location: FF_X66_Y4_N44
\recop|datapath_inst|registerfile_inst|registers[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[3]~7_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[12][5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[12][3]~q\);

-- Location: FF_X66_Y4_N23
\recop|datapath_inst|registerfile_inst|registers[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[3]~7_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[13][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[13][3]~q\);

-- Location: LABCELL_X66_Y4_N6
\recop|datapath_inst|registerfile_inst|q_b[3]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[3]~40_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[13][3]~q\ & ( \recop|datapath_inst|instruction_reg\(21) & ( (!\recop|datapath_inst|instruction_reg\(20) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[14][3]~q\))) # (\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[15][3]~q\)) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[13][3]~q\ & ( 
-- \recop|datapath_inst|instruction_reg\(21) & ( (!\recop|datapath_inst|instruction_reg\(20) & ((\recop|datapath_inst|registerfile_inst|registers[14][3]~q\))) # (\recop|datapath_inst|instruction_reg\(20) & 
-- (\recop|datapath_inst|registerfile_inst|registers[15][3]~q\)) ) ) ) # ( \recop|datapath_inst|registerfile_inst|registers[13][3]~q\ & ( !\recop|datapath_inst|instruction_reg\(21) & ( (\recop|datapath_inst|registerfile_inst|registers[12][3]~q\) # 
-- (\recop|datapath_inst|instruction_reg\(20)) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[13][3]~q\ & ( !\recop|datapath_inst|instruction_reg\(21) & ( (!\recop|datapath_inst|instruction_reg\(20) & 
-- \recop|datapath_inst|registerfile_inst|registers[12][3]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][3]~q\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][3]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][3]~q\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][3]~q\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	combout => \recop|datapath_inst|registerfile_inst|q_b[3]~40_combout\);

-- Location: LABCELL_X66_Y4_N12
\recop|datapath_inst|registerfile_inst|q_b[3]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[3]~41_combout\ = ( \recop|datapath_inst|reg_wr_data[3]~7_combout\ & ( ((\recop|datapath_inst|registerfile_inst|q_b[3]~40_combout\ & \recop|datapath_inst|registerfile_inst|q_b[14]~5_combout\)) # 
-- (\recop|datapath_inst|registerfile_inst|process_2~1_combout\) ) ) # ( !\recop|datapath_inst|reg_wr_data[3]~7_combout\ & ( (\recop|datapath_inst|registerfile_inst|q_b[3]~40_combout\ & \recop|datapath_inst|registerfile_inst|q_b[14]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[3]~40_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~5_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_process_2~1_combout\,
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[3]~7_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[3]~41_combout\);

-- Location: FF_X62_Y5_N2
\recop|datapath_inst|registerfile_inst|registers[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[3]~7_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[8][10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[8][3]~q\);

-- Location: LABCELL_X61_Y5_N36
\recop|datapath_inst|registerfile_inst|registers[10][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[10][3]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[3]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[3]~7_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[10][3]~feeder_combout\);

-- Location: FF_X61_Y5_N38
\recop|datapath_inst|registerfile_inst|registers[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[10][3]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[10][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[10][3]~q\);

-- Location: FF_X62_Y5_N20
\recop|datapath_inst|registerfile_inst|registers[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[3]~7_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[9][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[9][3]~q\);

-- Location: FF_X62_Y5_N26
\recop|datapath_inst|registerfile_inst|registers[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[3]~7_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[11][11]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[11][3]~q\);

-- Location: LABCELL_X62_Y5_N21
\recop|datapath_inst|registerfile_inst|q_b[3]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[3]~38_combout\ = ( \recop|datapath_inst|instruction_reg\(21) & ( \recop|datapath_inst|registerfile_inst|registers[11][3]~q\ & ( (\recop|datapath_inst|registerfile_inst|registers[10][3]~q\) # 
-- (\recop|datapath_inst|instruction_reg\(20)) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(21) & ( \recop|datapath_inst|registerfile_inst|registers[11][3]~q\ & ( (!\recop|datapath_inst|instruction_reg\(20) & 
-- (\recop|datapath_inst|registerfile_inst|registers[8][3]~q\)) # (\recop|datapath_inst|instruction_reg\(20) & ((\recop|datapath_inst|registerfile_inst|registers[9][3]~q\))) ) ) ) # ( \recop|datapath_inst|instruction_reg\(21) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[11][3]~q\ & ( (!\recop|datapath_inst|instruction_reg\(20) & \recop|datapath_inst|registerfile_inst|registers[10][3]~q\) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(21) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[11][3]~q\ & ( (!\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[8][3]~q\)) # (\recop|datapath_inst|instruction_reg\(20) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[9][3]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000011000000110001000100011101110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][3]~q\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][3]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][3]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][3]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[3]~38_combout\);

-- Location: LABCELL_X63_Y8_N21
\recop|datapath_inst|registerfile_inst|registers[4][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[4][3]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[3]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[3]~7_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[4][3]~feeder_combout\);

-- Location: FF_X63_Y8_N23
\recop|datapath_inst|registerfile_inst|registers[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[4][3]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[4][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[4][3]~q\);

-- Location: FF_X66_Y8_N17
\recop|datapath_inst|registerfile_inst|registers[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[3]~7_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[7][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[7][3]~q\);

-- Location: FF_X66_Y8_N44
\recop|datapath_inst|registerfile_inst|registers[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[3]~7_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[5][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[5][3]~q\);

-- Location: LABCELL_X63_Y8_N3
\recop|datapath_inst|registerfile_inst|registers[6][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[6][3]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[3]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[3]~7_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[6][3]~feeder_combout\);

-- Location: FF_X63_Y8_N5
\recop|datapath_inst|registerfile_inst|registers[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[6][3]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[6][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[6][3]~q\);

-- Location: LABCELL_X66_Y8_N0
\recop|datapath_inst|registerfile_inst|q_b[3]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[3]~39_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[6][3]~q\ & ( \recop|datapath_inst|instruction_reg\(20) & ( (!\recop|datapath_inst|instruction_reg\(21) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[5][3]~q\))) # (\recop|datapath_inst|instruction_reg\(21) & (\recop|datapath_inst|registerfile_inst|registers[7][3]~q\)) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[6][3]~q\ & ( 
-- \recop|datapath_inst|instruction_reg\(20) & ( (!\recop|datapath_inst|instruction_reg\(21) & ((\recop|datapath_inst|registerfile_inst|registers[5][3]~q\))) # (\recop|datapath_inst|instruction_reg\(21) & 
-- (\recop|datapath_inst|registerfile_inst|registers[7][3]~q\)) ) ) ) # ( \recop|datapath_inst|registerfile_inst|registers[6][3]~q\ & ( !\recop|datapath_inst|instruction_reg\(20) & ( (\recop|datapath_inst|instruction_reg\(21)) # 
-- (\recop|datapath_inst|registerfile_inst|registers[4][3]~q\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[6][3]~q\ & ( !\recop|datapath_inst|instruction_reg\(20) & ( (\recop|datapath_inst|registerfile_inst|registers[4][3]~q\ & 
-- !\recop|datapath_inst|instruction_reg\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][3]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][3]~q\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][3]~q\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][3]~q\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	combout => \recop|datapath_inst|registerfile_inst|q_b[3]~39_combout\);

-- Location: FF_X67_Y8_N50
\recop|datapath_inst|registerfile_inst|registers[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[3]~7_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[2][8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[2][3]~q\);

-- Location: FF_X67_Y8_N56
\recop|datapath_inst|registerfile_inst|registers[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[3]~7_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[1][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[1][3]~q\);

-- Location: LABCELL_X67_Y8_N12
\recop|datapath_inst|registerfile_inst|q_b[3]~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[3]~111_combout\ = ( !\recop|datapath_inst|instruction_reg\(21) & ( ((!\recop|datapath_inst|instruction_reg\(22) & (((\recop|datapath_inst|registerfile_inst|registers[1][3]~q\ & 
-- \recop|datapath_inst|instruction_reg\(20))))) # (\recop|datapath_inst|instruction_reg\(22) & (\recop|datapath_inst|registerfile_inst|q_b[3]~39_combout\))) ) ) # ( \recop|datapath_inst|instruction_reg\(21) & ( (!\recop|datapath_inst|instruction_reg\(22) & 
-- (((!\recop|datapath_inst|instruction_reg\(20) & ((\recop|datapath_inst|registerfile_inst|registers[2][3]~q\))) # (\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[3][3]~q\))))) # 
-- (\recop|datapath_inst|instruction_reg\(22) & (((\recop|datapath_inst|registerfile_inst|q_b[3]~39_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000011110101010100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][3]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[3]~39_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][3]~q\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(22),
	datag => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][3]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[3]~111_combout\);

-- Location: LABCELL_X70_Y4_N15
\recop|datapath_inst|registerfile_inst|q_b[3]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[3]~42_combout\ = ( \recop|datapath_inst|registerfile_inst|q_b[3]~111_combout\ & ( (((\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & \recop|datapath_inst|registerfile_inst|q_b[3]~38_combout\)) # 
-- (\recop|datapath_inst|registerfile_inst|q_b[3]~41_combout\)) # (\recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[3]~111_combout\ & ( ((\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & 
-- \recop|datapath_inst|registerfile_inst|q_b[3]~38_combout\)) # (\recop|datapath_inst|registerfile_inst|q_b[3]~41_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111111000011110011111101011111011111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~2_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~1_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[3]~41_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[3]~38_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[3]~111_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[3]~42_combout\);

-- Location: FF_X70_Y4_N16
\recop|datapath_inst|id_ex_reg_z[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|q_b[3]~42_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_reg_z\(3));

-- Location: LABCELL_X71_Y4_N9
\recop|datapath_inst|operand_b_temp[3]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b_temp[3]~11_combout\ = ( \recop|datapath_inst|operand_b_temp[0]~0_combout\ & ( \recop|datapath_inst|operand_b_temp[0]~1_combout\ & ( \recop|datapath_inst|ex_mem_alu_result\(3) ) ) ) # ( 
-- !\recop|datapath_inst|operand_b_temp[0]~0_combout\ & ( \recop|datapath_inst|operand_b_temp[0]~1_combout\ & ( \recop|datapath_inst|id_ex_reg_z\(3) ) ) ) # ( \recop|datapath_inst|operand_b_temp[0]~0_combout\ & ( 
-- !\recop|datapath_inst|operand_b_temp[0]~1_combout\ & ( \recop|datapath_inst|id_ex_reg_z\(3) ) ) ) # ( !\recop|datapath_inst|operand_b_temp[0]~0_combout\ & ( !\recop|datapath_inst|operand_b_temp[0]~1_combout\ & ( \recop|datapath_inst|id_ex_reg_z\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(3),
	datac => \recop|datapath_inst|ALT_INV_id_ex_reg_z\(3),
	datae => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~1_combout\,
	combout => \recop|datapath_inst|operand_b_temp[3]~11_combout\);

-- Location: LABCELL_X71_Y8_N42
\recop|datapath_inst|wr_data_addr[3]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|wr_data_addr[3]~56_combout\ = ( !\recop|datapath_inst|operand_b_temp[0]~3_combout\ & ( (!\recop|control_unit_inst|mem_addr_src\(1) & ((!\recop|control_unit_inst|mem_addr_src\(0) & (\recop|datapath_inst|operand_b_temp[3]~11_combout\)) 
-- # (\recop|control_unit_inst|mem_addr_src\(0) & (((\recop|datapath_inst|operand_a[3]~19_combout\)))))) # (\recop|control_unit_inst|mem_addr_src\(1) & ((((\recop|datapath_inst|id_ex_operand\(3)))))) ) ) # ( \recop|datapath_inst|operand_b_temp[0]~3_combout\ 
-- & ( (!\recop|control_unit_inst|mem_addr_src\(1) & ((!\recop|control_unit_inst|mem_addr_src\(0) & (\recop|datapath_inst|reg_wr_data[3]~7_combout\)) # (\recop|control_unit_inst|mem_addr_src\(0) & (((\recop|datapath_inst|operand_a[3]~19_combout\)))))) # 
-- (\recop|control_unit_inst|mem_addr_src\(1) & ((((\recop|datapath_inst|id_ex_operand\(3)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_mem_addr_src\(0),
	datab => \recop|control_unit_inst|ALT_INV_mem_addr_src\(1),
	datac => \recop|datapath_inst|ALT_INV_reg_wr_data[3]~7_combout\,
	datad => \recop|datapath_inst|ALT_INV_id_ex_operand\(3),
	datae => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~3_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[3]~19_combout\,
	datag => \recop|datapath_inst|ALT_INV_operand_b_temp[3]~11_combout\,
	combout => \recop|datapath_inst|wr_data_addr[3]~56_combout\);

-- Location: LABCELL_X74_Y6_N18
\recop|datapath_inst|ex_mem_wr_data_addr[9]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_wr_data_addr[9]~0_combout\ = ( \recop|control_unit_inst|mem_addr_src\(0) & ( \recop|control_unit_inst|mem_addr_src\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|control_unit_inst|ALT_INV_mem_addr_src\(1),
	dataf => \recop|control_unit_inst|ALT_INV_mem_addr_src\(0),
	combout => \recop|datapath_inst|ex_mem_wr_data_addr[9]~0_combout\);

-- Location: FF_X71_Y8_N44
\recop|datapath_inst|ex_mem_wr_data_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|wr_data_addr[3]~56_combout\,
	sclr => \recop|datapath_inst|ex_mem_wr_data_addr[9]~0_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|ex_mem_wr_data_addr\(3));

-- Location: M10K_X58_Y6_N0
\recop|prog_mem|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./code/bin/multiply.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem|altsyncram:altsyncram_component|altsyncram_4ah1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \recop|recop_pll_inst|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	portaaddr => \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: FF_X59_Y6_N35
\recop|datapath_inst|instruction_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|prog_mem|altsyncram_component|auto_generated|q_a\(11),
	sclr => \recop|datapath_inst|instruction_reg[16]~0_combout\,
	sload => VCC,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|instruction_reg\(11));

-- Location: FF_X70_Y8_N5
\recop|datapath_inst|id_ex_operand[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|instruction_reg\(11),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_operand\(11));

-- Location: FF_X64_Y6_N52
\recop|datapath_inst|id_ex_reg_x[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|q_a[11]~69_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_reg_x\(11));

-- Location: MLABCELL_X65_Y6_N45
\recop|datapath_inst|operand_a[11]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_a[11]~28_combout\ = ( \recop|datapath_inst|operand_a[15]~0_combout\ & ( \recop|datapath_inst|ex_mem_alu_result\(11) & ( (\recop|datapath_inst|id_ex_reg_x\(11)) # (\recop|datapath_inst|operand_a[15]~1_combout\) ) ) ) # ( 
-- !\recop|datapath_inst|operand_a[15]~0_combout\ & ( \recop|datapath_inst|ex_mem_alu_result\(11) & ( \recop|datapath_inst|id_ex_reg_x\(11) ) ) ) # ( \recop|datapath_inst|operand_a[15]~0_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result\(11) & ( 
-- (!\recop|datapath_inst|operand_a[15]~1_combout\ & \recop|datapath_inst|id_ex_reg_x\(11)) ) ) ) # ( !\recop|datapath_inst|operand_a[15]~0_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result\(11) & ( \recop|datapath_inst|id_ex_reg_x\(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111000000000000111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_operand_a[15]~1_combout\,
	datad => \recop|datapath_inst|ALT_INV_id_ex_reg_x\(11),
	datae => \recop|datapath_inst|ALT_INV_operand_a[15]~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(11),
	combout => \recop|datapath_inst|operand_a[11]~28_combout\);

-- Location: MLABCELL_X65_Y6_N3
\recop|datapath_inst|operand_a[11]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_a[11]~29_combout\ = ( \recop|datapath_inst|reg_wr_data[11]~12_combout\ & ( \recop|datapath_inst|operand_a[15]~3_combout\ ) ) # ( \recop|datapath_inst|reg_wr_data[11]~12_combout\ & ( 
-- !\recop|datapath_inst|operand_a[15]~3_combout\ & ( \recop|datapath_inst|operand_a[11]~28_combout\ ) ) ) # ( !\recop|datapath_inst|reg_wr_data[11]~12_combout\ & ( !\recop|datapath_inst|operand_a[15]~3_combout\ & ( 
-- \recop|datapath_inst|operand_a[11]~28_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_operand_a[11]~28_combout\,
	datae => \recop|datapath_inst|ALT_INV_reg_wr_data[11]~12_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[15]~3_combout\,
	combout => \recop|datapath_inst|operand_a[11]~29_combout\);

-- Location: LABCELL_X74_Y6_N30
\recop|datapath_inst|wr_data_addr[11]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|wr_data_addr[11]~4_combout\ = ( !\recop|datapath_inst|operand_b_temp[0]~3_combout\ & ( (!\recop|control_unit_inst|mem_addr_src\(1) & ((!\recop|control_unit_inst|mem_addr_src\(0) & (\recop|datapath_inst|operand_b_temp[11]~16_combout\)) 
-- # (\recop|control_unit_inst|mem_addr_src\(0) & (((\recop|datapath_inst|operand_a[11]~29_combout\)))))) # (\recop|control_unit_inst|mem_addr_src\(1) & ((((\recop|datapath_inst|id_ex_operand\(11)))))) ) ) # ( 
-- \recop|datapath_inst|operand_b_temp[0]~3_combout\ & ( (!\recop|control_unit_inst|mem_addr_src\(1) & ((!\recop|control_unit_inst|mem_addr_src\(0) & (\recop|datapath_inst|reg_wr_data[11]~12_combout\)) # (\recop|control_unit_inst|mem_addr_src\(0) & 
-- (((\recop|datapath_inst|operand_a[11]~29_combout\)))))) # (\recop|control_unit_inst|mem_addr_src\(1) & ((((\recop|datapath_inst|id_ex_operand\(11)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_mem_addr_src\(0),
	datab => \recop|control_unit_inst|ALT_INV_mem_addr_src\(1),
	datac => \recop|datapath_inst|ALT_INV_reg_wr_data[11]~12_combout\,
	datad => \recop|datapath_inst|ALT_INV_id_ex_operand\(11),
	datae => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~3_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[11]~29_combout\,
	datag => \recop|datapath_inst|ALT_INV_operand_b_temp[11]~16_combout\,
	combout => \recop|datapath_inst|wr_data_addr[11]~4_combout\);

-- Location: FF_X74_Y6_N32
\recop|datapath_inst|ex_mem_wr_data_addr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|wr_data_addr[11]~4_combout\,
	sclr => \recop|datapath_inst|ex_mem_wr_data_addr[9]~0_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|ex_mem_wr_data_addr\(11));

-- Location: FF_X70_Y8_N20
\recop|datapath_inst|registerfile_inst|registers[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[12]~11_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[2][8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[2][12]~q\);

-- Location: FF_X67_Y9_N47
\recop|datapath_inst|registerfile_inst|registers[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[12]~11_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[6][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[6][12]~q\);

-- Location: FF_X65_Y9_N10
\recop|datapath_inst|registerfile_inst|registers[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[12]~11_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[5][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[5][12]~q\);

-- Location: FF_X67_Y9_N2
\recop|datapath_inst|registerfile_inst|registers[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[12]~11_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[4][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[4][12]~q\);

-- Location: FF_X68_Y7_N53
\recop|datapath_inst|registerfile_inst|registers[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[12]~11_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[7][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[7][12]~q\);

-- Location: LABCELL_X68_Y7_N15
\recop|datapath_inst|registerfile_inst|q_b[12]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[12]~60_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[4][12]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[7][12]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21) & 
-- (((!\recop|datapath_inst|instruction_reg\(20)) # (\recop|datapath_inst|registerfile_inst|registers[5][12]~q\)))) # (\recop|datapath_inst|instruction_reg\(21) & (((\recop|datapath_inst|instruction_reg\(20))) # 
-- (\recop|datapath_inst|registerfile_inst|registers[6][12]~q\))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[4][12]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[7][12]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21) & 
-- (((\recop|datapath_inst|registerfile_inst|registers[5][12]~q\ & \recop|datapath_inst|instruction_reg\(20))))) # (\recop|datapath_inst|instruction_reg\(21) & (((\recop|datapath_inst|instruction_reg\(20))) # 
-- (\recop|datapath_inst|registerfile_inst|registers[6][12]~q\))) ) ) ) # ( \recop|datapath_inst|registerfile_inst|registers[4][12]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[7][12]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21) & 
-- (((!\recop|datapath_inst|instruction_reg\(20)) # (\recop|datapath_inst|registerfile_inst|registers[5][12]~q\)))) # (\recop|datapath_inst|instruction_reg\(21) & (\recop|datapath_inst|registerfile_inst|registers[6][12]~q\ & 
-- ((!\recop|datapath_inst|instruction_reg\(20))))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[4][12]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[7][12]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21) & 
-- (((\recop|datapath_inst|registerfile_inst|registers[5][12]~q\ & \recop|datapath_inst|instruction_reg\(20))))) # (\recop|datapath_inst|instruction_reg\(21) & (\recop|datapath_inst|registerfile_inst|registers[6][12]~q\ & 
-- ((!\recop|datapath_inst|instruction_reg\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010101110110000101000010001010111111011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][12]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][12]~q\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][12]~q\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][12]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[12]~60_combout\);

-- Location: FF_X67_Y7_N11
\recop|datapath_inst|registerfile_inst|registers[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[12]~11_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[3][5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[3][12]~q\);

-- Location: FF_X68_Y7_N56
\recop|datapath_inst|registerfile_inst|registers[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[12]~11_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[1][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[1][12]~q\);

-- Location: LABCELL_X68_Y7_N54
\recop|datapath_inst|registerfile_inst|q_b[12]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[12]~95_combout\ = ( !\recop|datapath_inst|instruction_reg\(21) & ( (!\recop|datapath_inst|instruction_reg\(22) & (\recop|datapath_inst|instruction_reg\(20) & 
-- (\recop|datapath_inst|registerfile_inst|registers[1][12]~q\))) # (\recop|datapath_inst|instruction_reg\(22) & ((((\recop|datapath_inst|registerfile_inst|q_b[12]~60_combout\))))) ) ) # ( \recop|datapath_inst|instruction_reg\(21) & ( 
-- (!\recop|datapath_inst|instruction_reg\(22) & ((!\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[2][12]~q\)) # (\recop|datapath_inst|instruction_reg\(20) & 
-- (((\recop|datapath_inst|registerfile_inst|registers[3][12]~q\)))))) # (\recop|datapath_inst|instruction_reg\(22) & ((((\recop|datapath_inst|registerfile_inst|q_b[12]~60_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000110111000010000011101100000100001101110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(22),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][12]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[12]~60_combout\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][12]~q\,
	datag => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][12]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[12]~95_combout\);

-- Location: FF_X68_Y4_N29
\recop|datapath_inst|registerfile_inst|registers[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[12]~11_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[14][4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[14][12]~q\);

-- Location: LABCELL_X61_Y4_N12
\recop|datapath_inst|registerfile_inst|registers[12][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[12][12]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[12]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[12]~11_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[12][12]~feeder_combout\);

-- Location: FF_X61_Y4_N13
\recop|datapath_inst|registerfile_inst|registers[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[12][12]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[12][5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[12][12]~q\);

-- Location: LABCELL_X67_Y4_N36
\recop|datapath_inst|registerfile_inst|registers[13][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[13][12]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[12]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[12]~11_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[13][12]~feeder_combout\);

-- Location: FF_X67_Y4_N38
\recop|datapath_inst|registerfile_inst|registers[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[13][12]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[13][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[13][12]~q\);

-- Location: FF_X68_Y4_N8
\recop|datapath_inst|registerfile_inst|registers[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[12]~11_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[15][10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[15][12]~q\);

-- Location: LABCELL_X68_Y4_N9
\recop|datapath_inst|registerfile_inst|q_b[12]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[12]~59_combout\ = ( \recop|datapath_inst|instruction_reg\(20) & ( \recop|datapath_inst|registerfile_inst|registers[15][12]~q\ & ( (\recop|datapath_inst|instruction_reg\(21)) # 
-- (\recop|datapath_inst|registerfile_inst|registers[13][12]~q\) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(20) & ( \recop|datapath_inst|registerfile_inst|registers[15][12]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[12][12]~q\))) # (\recop|datapath_inst|instruction_reg\(21) & (\recop|datapath_inst|registerfile_inst|registers[14][12]~q\)) ) ) ) # ( \recop|datapath_inst|instruction_reg\(20) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[15][12]~q\ & ( (\recop|datapath_inst|registerfile_inst|registers[13][12]~q\ & !\recop|datapath_inst|instruction_reg\(21)) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(20) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[15][12]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21) & ((\recop|datapath_inst|registerfile_inst|registers[12][12]~q\))) # (\recop|datapath_inst|instruction_reg\(21) & 
-- (\recop|datapath_inst|registerfile_inst|registers[14][12]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000011110000000000110011010101010000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][12]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][12]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][12]~q\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][12]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[12]~59_combout\);

-- Location: LABCELL_X68_Y7_N24
\recop|datapath_inst|registerfile_inst|q_b[12]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[12]~61_combout\ = ( \recop|datapath_inst|reg_wr_data[12]~11_combout\ & ( \recop|datapath_inst|registerfile_inst|q_b[12]~59_combout\ & ( ((!\recop|datapath_inst|instruction_reg\(23) & 
-- ((\recop|datapath_inst|registerfile_inst|q_b[12]~95_combout\))) # (\recop|datapath_inst|instruction_reg\(23) & (\recop|datapath_inst|instruction_reg\(22)))) # (\recop|datapath_inst|registerfile_inst|process_2~1_combout\) ) ) ) # ( 
-- !\recop|datapath_inst|reg_wr_data[12]~11_combout\ & ( \recop|datapath_inst|registerfile_inst|q_b[12]~59_combout\ & ( (!\recop|datapath_inst|registerfile_inst|process_2~1_combout\ & ((!\recop|datapath_inst|instruction_reg\(23) & 
-- ((\recop|datapath_inst|registerfile_inst|q_b[12]~95_combout\))) # (\recop|datapath_inst|instruction_reg\(23) & (\recop|datapath_inst|instruction_reg\(22))))) ) ) ) # ( \recop|datapath_inst|reg_wr_data[12]~11_combout\ & ( 
-- !\recop|datapath_inst|registerfile_inst|q_b[12]~59_combout\ & ( ((!\recop|datapath_inst|instruction_reg\(23) & \recop|datapath_inst|registerfile_inst|q_b[12]~95_combout\)) # (\recop|datapath_inst|registerfile_inst|process_2~1_combout\) ) ) ) # ( 
-- !\recop|datapath_inst|reg_wr_data[12]~11_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_b[12]~59_combout\ & ( (!\recop|datapath_inst|instruction_reg\(23) & (\recop|datapath_inst|registerfile_inst|q_b[12]~95_combout\ & 
-- !\recop|datapath_inst|registerfile_inst|process_2~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010101111111100011011000000000001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(23),
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(22),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[12]~95_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_process_2~1_combout\,
	datae => \recop|datapath_inst|ALT_INV_reg_wr_data[12]~11_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[12]~59_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[12]~61_combout\);

-- Location: LABCELL_X63_Y5_N42
\recop|datapath_inst|registerfile_inst|registers[8][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[8][12]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[12]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[12]~11_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[8][12]~feeder_combout\);

-- Location: FF_X63_Y5_N44
\recop|datapath_inst|registerfile_inst|registers[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[8][12]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[8][10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[8][12]~q\);

-- Location: FF_X63_Y5_N35
\recop|datapath_inst|registerfile_inst|registers[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[12]~11_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[11][11]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[11][12]~q\);

-- Location: FF_X63_Y5_N38
\recop|datapath_inst|registerfile_inst|registers[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[12]~11_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[9][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[9][12]~q\);

-- Location: FF_X60_Y5_N17
\recop|datapath_inst|registerfile_inst|registers[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[12]~11_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[10][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[10][12]~q\);

-- Location: LABCELL_X63_Y5_N39
\recop|datapath_inst|registerfile_inst|q_b[12]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[12]~58_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[9][12]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[10][12]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21) & 
-- (((\recop|datapath_inst|registerfile_inst|registers[8][12]~q\)) # (\recop|datapath_inst|instruction_reg\(20)))) # (\recop|datapath_inst|instruction_reg\(21) & ((!\recop|datapath_inst|instruction_reg\(20)) # 
-- ((\recop|datapath_inst|registerfile_inst|registers[11][12]~q\)))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[9][12]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[10][12]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21) & 
-- (!\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[8][12]~q\))) # (\recop|datapath_inst|instruction_reg\(21) & ((!\recop|datapath_inst|instruction_reg\(20)) # 
-- ((\recop|datapath_inst|registerfile_inst|registers[11][12]~q\)))) ) ) ) # ( \recop|datapath_inst|registerfile_inst|registers[9][12]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[10][12]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21) & 
-- (((\recop|datapath_inst|registerfile_inst|registers[8][12]~q\)) # (\recop|datapath_inst|instruction_reg\(20)))) # (\recop|datapath_inst|instruction_reg\(21) & (\recop|datapath_inst|instruction_reg\(20) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[11][12]~q\)))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[9][12]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[10][12]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21) & 
-- (!\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[8][12]~q\))) # (\recop|datapath_inst|instruction_reg\(21) & (\recop|datapath_inst|instruction_reg\(20) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[11][12]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][12]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][12]~q\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][12]~q\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][12]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[12]~58_combout\);

-- Location: LABCELL_X68_Y7_N3
\recop|datapath_inst|registerfile_inst|q_b[12]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[12]~62_combout\ = ((\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & \recop|datapath_inst|registerfile_inst|q_b[12]~58_combout\)) # (\recop|datapath_inst|registerfile_inst|q_b[12]~61_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011111010101010101111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[12]~61_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~1_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[12]~58_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[12]~62_combout\);

-- Location: FF_X68_Y7_N5
\recop|datapath_inst|id_ex_reg_z[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|q_b[12]~62_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_reg_z\(12));

-- Location: LABCELL_X68_Y7_N0
\recop|datapath_inst|operand_b_temp[12]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b_temp[12]~15_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(12) & ( ((\recop|datapath_inst|operand_b_temp[0]~0_combout\ & \recop|datapath_inst|operand_b_temp[0]~1_combout\)) # (\recop|datapath_inst|id_ex_reg_z\(12)) ) ) 
-- # ( !\recop|datapath_inst|ex_mem_alu_result\(12) & ( (\recop|datapath_inst|id_ex_reg_z\(12) & ((!\recop|datapath_inst|operand_b_temp[0]~0_combout\) # (!\recop|datapath_inst|operand_b_temp[0]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111100000000001111110000000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~0_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~1_combout\,
	datad => \recop|datapath_inst|ALT_INV_id_ex_reg_z\(12),
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(12),
	combout => \recop|datapath_inst|operand_b_temp[12]~15_combout\);

-- Location: FF_X66_Y6_N31
\recop|datapath_inst|next_pc_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|Add0~37_sumout\,
	sclr => \recop|datapath_inst|instruction_fetch~1_combout\,
	ena => \recop|datapath_inst|next_pc_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|next_pc_reg\(12));

-- Location: FF_X73_Y7_N43
\recop|datapath_inst|id_ex_next_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|next_pc_reg\(12),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_next_pc\(12));

-- Location: LABCELL_X73_Y7_N42
\recop|datapath_inst|operand_b[12]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b[12]~21_combout\ = ( !\recop|control_unit_inst|alu_src\(0) & ( (!\recop|control_unit_inst|alu_src\(1) & ((!\recop|datapath_inst|operand_b_temp[0]~3_combout\ & (((\recop|datapath_inst|operand_b_temp[12]~15_combout\)))) # 
-- (\recop|datapath_inst|operand_b_temp[0]~3_combout\ & (((\recop|datapath_inst|reg_wr_data[12]~11_combout\)))))) # (\recop|control_unit_inst|alu_src\(1) & (((\recop|datapath_inst|id_ex_next_pc\(12))))) ) ) # ( \recop|control_unit_inst|alu_src\(0) & ( 
-- (!\recop|control_unit_inst|alu_src\(1) & (((\recop|datapath_inst|id_ex_operand\(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100100111000010100000101010001101101011110000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_alu_src\(1),
	datab => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~3_combout\,
	datac => \recop|datapath_inst|ALT_INV_id_ex_operand\(12),
	datad => \recop|datapath_inst|ALT_INV_reg_wr_data[12]~11_combout\,
	datae => \recop|control_unit_inst|ALT_INV_alu_src\(0),
	dataf => \recop|datapath_inst|ALT_INV_operand_b_temp[12]~15_combout\,
	datag => \recop|datapath_inst|ALT_INV_id_ex_next_pc\(12),
	combout => \recop|datapath_inst|operand_b[12]~21_combout\);

-- Location: LABCELL_X63_Y5_N18
\recop|datapath_inst|registerfile_inst|q_a[12]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[12]~58_combout\ = ( \recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|registerfile_inst|registers[11][12]~q\ ) ) ) # ( 
-- !\recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|registerfile_inst|registers[9][12]~q\ ) ) ) # ( \recop|datapath_inst|instruction_reg\(17) & ( !\recop|datapath_inst|instruction_reg\(16) & ( 
-- \recop|datapath_inst|registerfile_inst|registers[10][12]~q\ ) ) ) # ( !\recop|datapath_inst|instruction_reg\(17) & ( !\recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|registerfile_inst|registers[8][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][12]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][12]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][12]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][12]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	combout => \recop|datapath_inst|registerfile_inst|q_a[12]~58_combout\);

-- Location: LABCELL_X68_Y4_N36
\recop|datapath_inst|registerfile_inst|q_a[12]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[12]~59_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[13][12]~q\ & ( \recop|datapath_inst|instruction_reg\(17) & ( (!\recop|datapath_inst|instruction_reg\(16) & 
-- (\recop|datapath_inst|registerfile_inst|registers[14][12]~q\)) # (\recop|datapath_inst|instruction_reg\(16) & ((\recop|datapath_inst|registerfile_inst|registers[15][12]~q\))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[13][12]~q\ & ( 
-- \recop|datapath_inst|instruction_reg\(17) & ( (!\recop|datapath_inst|instruction_reg\(16) & (\recop|datapath_inst|registerfile_inst|registers[14][12]~q\)) # (\recop|datapath_inst|instruction_reg\(16) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[15][12]~q\))) ) ) ) # ( \recop|datapath_inst|registerfile_inst|registers[13][12]~q\ & ( !\recop|datapath_inst|instruction_reg\(17) & ( (\recop|datapath_inst|registerfile_inst|registers[12][12]~q\) # 
-- (\recop|datapath_inst|instruction_reg\(16)) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[13][12]~q\ & ( !\recop|datapath_inst|instruction_reg\(17) & ( (!\recop|datapath_inst|instruction_reg\(16) & 
-- \recop|datapath_inst|registerfile_inst|registers[12][12]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][12]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][12]~q\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][12]~q\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][12]~q\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	combout => \recop|datapath_inst|registerfile_inst|q_a[12]~59_combout\);

-- Location: LABCELL_X67_Y9_N42
\recop|datapath_inst|registerfile_inst|q_a[12]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[12]~60_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[4][12]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[7][12]~q\ & ( (!\recop|datapath_inst|instruction_reg\(17) & 
-- (((!\recop|datapath_inst|instruction_reg\(16))) # (\recop|datapath_inst|registerfile_inst|registers[5][12]~q\))) # (\recop|datapath_inst|instruction_reg\(17) & (((\recop|datapath_inst|registerfile_inst|registers[6][12]~q\) # 
-- (\recop|datapath_inst|instruction_reg\(16))))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[4][12]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[7][12]~q\ & ( (!\recop|datapath_inst|instruction_reg\(17) & 
-- (\recop|datapath_inst|registerfile_inst|registers[5][12]~q\ & (\recop|datapath_inst|instruction_reg\(16)))) # (\recop|datapath_inst|instruction_reg\(17) & (((\recop|datapath_inst|registerfile_inst|registers[6][12]~q\) # 
-- (\recop|datapath_inst|instruction_reg\(16))))) ) ) ) # ( \recop|datapath_inst|registerfile_inst|registers[4][12]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[7][12]~q\ & ( (!\recop|datapath_inst|instruction_reg\(17) & 
-- (((!\recop|datapath_inst|instruction_reg\(16))) # (\recop|datapath_inst|registerfile_inst|registers[5][12]~q\))) # (\recop|datapath_inst|instruction_reg\(17) & (((!\recop|datapath_inst|instruction_reg\(16) & 
-- \recop|datapath_inst|registerfile_inst|registers[6][12]~q\)))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[4][12]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[7][12]~q\ & ( (!\recop|datapath_inst|instruction_reg\(17) & 
-- (\recop|datapath_inst|registerfile_inst|registers[5][12]~q\ & (\recop|datapath_inst|instruction_reg\(16)))) # (\recop|datapath_inst|instruction_reg\(17) & (((!\recop|datapath_inst|instruction_reg\(16) & 
-- \recop|datapath_inst|registerfile_inst|registers[6][12]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][12]~q\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][12]~q\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][12]~q\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][12]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[12]~60_combout\);

-- Location: LABCELL_X67_Y7_N39
\recop|datapath_inst|registerfile_inst|q_a[12]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[12]~95_combout\ = ( !\recop|datapath_inst|instruction_reg\(17) & ( (!\recop|datapath_inst|instruction_reg\(18) & (((\recop|datapath_inst|registerfile_inst|registers[1][12]~q\ & 
-- (\recop|datapath_inst|instruction_reg\(16)))))) # (\recop|datapath_inst|instruction_reg\(18) & ((((\recop|datapath_inst|registerfile_inst|q_a[12]~60_combout\))))) ) ) # ( \recop|datapath_inst|instruction_reg\(17) & ( 
-- (!\recop|datapath_inst|instruction_reg\(18) & ((!\recop|datapath_inst|instruction_reg\(16) & (((\recop|datapath_inst|registerfile_inst|registers[2][12]~q\)))) # (\recop|datapath_inst|instruction_reg\(16) & 
-- (\recop|datapath_inst|registerfile_inst|registers[3][12]~q\)))) # (\recop|datapath_inst|instruction_reg\(18) & ((((\recop|datapath_inst|registerfile_inst|q_a[12]~60_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000010100010001001010101010111110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(18),
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][12]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][12]~q\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[12]~60_combout\,
	datag => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][12]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[12]~95_combout\);

-- Location: LABCELL_X68_Y4_N12
\recop|datapath_inst|registerfile_inst|q_a[12]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[12]~61_combout\ = ( \recop|datapath_inst|registerfile_inst|process_1~1_combout\ & ( \recop|datapath_inst|registerfile_inst|q_a[12]~95_combout\ & ( \recop|datapath_inst|reg_wr_data[12]~11_combout\ ) ) ) # ( 
-- !\recop|datapath_inst|registerfile_inst|process_1~1_combout\ & ( \recop|datapath_inst|registerfile_inst|q_a[12]~95_combout\ & ( (!\recop|datapath_inst|instruction_reg\(19)) # ((\recop|datapath_inst|registerfile_inst|q_a[12]~59_combout\ & 
-- \recop|datapath_inst|instruction_reg\(18))) ) ) ) # ( \recop|datapath_inst|registerfile_inst|process_1~1_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_a[12]~95_combout\ & ( \recop|datapath_inst|reg_wr_data[12]~11_combout\ ) ) ) # ( 
-- !\recop|datapath_inst|registerfile_inst|process_1~1_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_a[12]~95_combout\ & ( (\recop|datapath_inst|instruction_reg\(19) & (\recop|datapath_inst|registerfile_inst|q_a[12]~59_combout\ & 
-- \recop|datapath_inst|instruction_reg\(18))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101001100110011001110101010101011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(19),
	datab => \recop|datapath_inst|ALT_INV_reg_wr_data[12]~11_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[12]~59_combout\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(18),
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_process_1~1_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[12]~95_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[12]~61_combout\);

-- Location: LABCELL_X68_Y4_N3
\recop|datapath_inst|registerfile_inst|q_a[12]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[12]~62_combout\ = ( \recop|datapath_inst|registerfile_inst|q_a[12]~61_combout\ ) # ( !\recop|datapath_inst|registerfile_inst|q_a[12]~61_combout\ & ( (\recop|datapath_inst|registerfile_inst|q_a[12]~58_combout\ & 
-- \recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[12]~58_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~1_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[12]~61_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[12]~62_combout\);

-- Location: FF_X68_Y4_N4
\recop|datapath_inst|id_ex_reg_x[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|q_a[12]~62_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_reg_x\(12));

-- Location: LABCELL_X68_Y6_N3
\recop|datapath_inst|operand_a[12]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_a[12]~26_combout\ = ( \recop|datapath_inst|operand_a[15]~1_combout\ & ( (!\recop|datapath_inst|operand_a[15]~0_combout\ & (\recop|datapath_inst|id_ex_reg_x\(12))) # (\recop|datapath_inst|operand_a[15]~0_combout\ & 
-- ((\recop|datapath_inst|ex_mem_alu_result\(12)))) ) ) # ( !\recop|datapath_inst|operand_a[15]~1_combout\ & ( \recop|datapath_inst|id_ex_reg_x\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_operand_a[15]~0_combout\,
	datac => \recop|datapath_inst|ALT_INV_id_ex_reg_x\(12),
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(12),
	dataf => \recop|datapath_inst|ALT_INV_operand_a[15]~1_combout\,
	combout => \recop|datapath_inst|operand_a[12]~26_combout\);

-- Location: LABCELL_X70_Y6_N3
\recop|datapath_inst|operand_a[12]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_a[12]~27_combout\ = ( \recop|datapath_inst|operand_a[15]~3_combout\ & ( \recop|datapath_inst|reg_wr_data[12]~11_combout\ ) ) # ( !\recop|datapath_inst|operand_a[15]~3_combout\ & ( \recop|datapath_inst|operand_a[12]~26_combout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_reg_wr_data[12]~11_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[12]~26_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[15]~3_combout\,
	combout => \recop|datapath_inst|operand_a[12]~27_combout\);

-- Location: LABCELL_X63_Y4_N30
\recop|control_unit_inst|alu_op~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|alu_op~17_combout\ = ( \recop|datapath_inst|instruction_reg\(25) & ( \recop|control_unit_inst|alu_op~13_combout\ & ( (\recop|datapath_inst|instruction_reg\(28) & (\recop|datapath_inst|instruction_reg\(24) & 
-- (!\recop|control_unit_inst|alu_op~15_combout\ & \KEY[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(28),
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(24),
	datac => \recop|control_unit_inst|ALT_INV_alu_op~15_combout\,
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(25),
	dataf => \recop|control_unit_inst|ALT_INV_alu_op~13_combout\,
	combout => \recop|control_unit_inst|alu_op~17_combout\);

-- Location: FF_X63_Y4_N32
\recop|control_unit_inst|alu_op.ALU_SRL~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|control_unit_inst|alu_op~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|control_unit_inst|alu_op.ALU_SRL~reg0_q\);

-- Location: LABCELL_X73_Y7_N54
\recop|datapath_inst|ex_mem_alu_result~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~76_combout\ = ( \recop|datapath_inst|operand_b[2]~4_combout\ & ( (\recop|datapath_inst|alu_inst|ShiftRight0~1_combout\ & (\recop|datapath_inst|alu_inst|ShiftRight0~0_combout\ & 
-- (\recop|control_unit_inst|alu_op.ALU_SRL~reg0_q\ & !\recop|datapath_inst|operand_b[3]~33_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~1_combout\,
	datab => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~0_combout\,
	datac => \recop|control_unit_inst|ALT_INV_alu_op.ALU_SRL~reg0_q\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[3]~33_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_b[2]~4_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~76_combout\);

-- Location: LABCELL_X63_Y4_N15
\recop|control_unit_inst|alu_op~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|alu_op~23_combout\ = ( !\recop|datapath_inst|instruction_reg\(24) & ( \recop|datapath_inst|instruction_reg\(25) & ( (\recop|datapath_inst|instruction_reg\(28) & (\recop|control_unit_inst|alu_op~13_combout\ & (\KEY[0]~input_o\ & 
-- !\recop|control_unit_inst|alu_op~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(28),
	datab => \recop|control_unit_inst|ALT_INV_alu_op~13_combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \recop|control_unit_inst|ALT_INV_alu_op~15_combout\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(24),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(25),
	combout => \recop|control_unit_inst|alu_op~23_combout\);

-- Location: FF_X63_Y4_N17
\recop|control_unit_inst|alu_op.ALU_SLL~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|control_unit_inst|alu_op~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|control_unit_inst|alu_op.ALU_SLL~reg0_q\);

-- Location: LABCELL_X73_Y4_N36
\recop|datapath_inst|ex_mem_alu_result~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~78_combout\ = ( !\recop|datapath_inst|operand_b[3]~33_combout\ & ( \recop|datapath_inst|alu_inst|ShiftRight0~0_combout\ & ( (!\recop|datapath_inst|operand_b[2]~4_combout\ & 
-- (\recop|control_unit_inst|alu_op.ALU_SLL~reg0_q\ & \recop|datapath_inst|alu_inst|ShiftRight0~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[2]~4_combout\,
	datac => \recop|control_unit_inst|ALT_INV_alu_op.ALU_SLL~reg0_q\,
	datad => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~1_combout\,
	datae => \recop|datapath_inst|ALT_INV_operand_b[3]~33_combout\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~0_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~78_combout\);

-- Location: LABCELL_X61_Y5_N18
\recop|datapath_inst|registerfile_inst|registers[11][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[11][13]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[13]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[13]~10_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[11][13]~feeder_combout\);

-- Location: FF_X61_Y5_N20
\recop|datapath_inst|registerfile_inst|registers[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[11][13]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[11][11]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[11][13]~q\);

-- Location: FF_X63_Y5_N14
\recop|datapath_inst|registerfile_inst|registers[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[13]~10_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[9][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[9][13]~q\);

-- Location: FF_X63_Y5_N56
\recop|datapath_inst|registerfile_inst|registers[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[13]~10_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[8][10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[8][13]~q\);

-- Location: LABCELL_X63_Y5_N30
\recop|datapath_inst|registerfile_inst|q_a[13]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[13]~53_combout\ = ( \recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|registerfile_inst|registers[11][13]~q\ ) ) ) # ( 
-- !\recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|registerfile_inst|registers[9][13]~q\ ) ) ) # ( \recop|datapath_inst|instruction_reg\(17) & ( !\recop|datapath_inst|instruction_reg\(16) & ( 
-- \recop|datapath_inst|registerfile_inst|registers[10][13]~q\ ) ) ) # ( !\recop|datapath_inst|instruction_reg\(17) & ( !\recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|registerfile_inst|registers[8][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][13]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][13]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][13]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][13]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	combout => \recop|datapath_inst|registerfile_inst|q_a[13]~53_combout\);

-- Location: FF_X66_Y3_N20
\recop|datapath_inst|registerfile_inst|registers[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[13]~10_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[15][10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[15][13]~q\);

-- Location: FF_X65_Y3_N35
\recop|datapath_inst|registerfile_inst|registers[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[13]~10_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[14][4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[14][13]~q\);

-- Location: FF_X65_Y3_N28
\recop|datapath_inst|registerfile_inst|registers[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[13]~10_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[12][5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[12][13]~q\);

-- Location: FF_X66_Y3_N16
\recop|datapath_inst|registerfile_inst|registers[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[13]~10_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[13][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[13][13]~q\);

-- Location: LABCELL_X66_Y3_N12
\recop|datapath_inst|registerfile_inst|q_a[13]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[13]~54_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[12][13]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[13][13]~q\ & ( (!\recop|datapath_inst|instruction_reg\(17)) # 
-- ((!\recop|datapath_inst|instruction_reg\(16) & ((\recop|datapath_inst|registerfile_inst|registers[14][13]~q\))) # (\recop|datapath_inst|instruction_reg\(16) & (\recop|datapath_inst|registerfile_inst|registers[15][13]~q\))) ) ) ) # ( 
-- !\recop|datapath_inst|registerfile_inst|registers[12][13]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[13][13]~q\ & ( (!\recop|datapath_inst|instruction_reg\(17) & (((\recop|datapath_inst|instruction_reg\(16))))) # 
-- (\recop|datapath_inst|instruction_reg\(17) & ((!\recop|datapath_inst|instruction_reg\(16) & ((\recop|datapath_inst|registerfile_inst|registers[14][13]~q\))) # (\recop|datapath_inst|instruction_reg\(16) & 
-- (\recop|datapath_inst|registerfile_inst|registers[15][13]~q\)))) ) ) ) # ( \recop|datapath_inst|registerfile_inst|registers[12][13]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[13][13]~q\ & ( (!\recop|datapath_inst|instruction_reg\(17) & 
-- (((!\recop|datapath_inst|instruction_reg\(16))))) # (\recop|datapath_inst|instruction_reg\(17) & ((!\recop|datapath_inst|instruction_reg\(16) & ((\recop|datapath_inst|registerfile_inst|registers[14][13]~q\))) # (\recop|datapath_inst|instruction_reg\(16) & 
-- (\recop|datapath_inst|registerfile_inst|registers[15][13]~q\)))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[12][13]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[13][13]~q\ & ( (\recop|datapath_inst|instruction_reg\(17) & 
-- ((!\recop|datapath_inst|instruction_reg\(16) & ((\recop|datapath_inst|registerfile_inst|registers[14][13]~q\))) # (\recop|datapath_inst|instruction_reg\(16) & (\recop|datapath_inst|registerfile_inst|registers[15][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][13]~q\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][13]~q\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][13]~q\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][13]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[13]~54_combout\);

-- Location: FF_X68_Y7_N38
\recop|datapath_inst|registerfile_inst|registers[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[13]~10_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[7][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[7][13]~q\);

-- Location: FF_X65_Y9_N2
\recop|datapath_inst|registerfile_inst|registers[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[13]~10_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[6][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[6][13]~q\);

-- Location: FF_X67_Y9_N26
\recop|datapath_inst|registerfile_inst|registers[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[13]~10_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[4][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[4][13]~q\);

-- Location: FF_X68_Y5_N50
\recop|datapath_inst|registerfile_inst|registers[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[13]~10_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[5][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[5][13]~q\);

-- Location: LABCELL_X68_Y5_N27
\recop|datapath_inst|registerfile_inst|q_a[13]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[13]~55_combout\ = ( \recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|registerfile_inst|registers[5][13]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[6][13]~q\))) # (\recop|datapath_inst|instruction_reg\(16) & (\recop|datapath_inst|registerfile_inst|registers[7][13]~q\)) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(17) & ( 
-- \recop|datapath_inst|registerfile_inst|registers[5][13]~q\ & ( (\recop|datapath_inst|registerfile_inst|registers[4][13]~q\) # (\recop|datapath_inst|instruction_reg\(16)) ) ) ) # ( \recop|datapath_inst|instruction_reg\(17) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[5][13]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16) & ((\recop|datapath_inst|registerfile_inst|registers[6][13]~q\))) # (\recop|datapath_inst|instruction_reg\(16) & 
-- (\recop|datapath_inst|registerfile_inst|registers[7][13]~q\)) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(17) & ( !\recop|datapath_inst|registerfile_inst|registers[5][13]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16) & 
-- \recop|datapath_inst|registerfile_inst|registers[4][13]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000001101010011010100001111111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][13]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][13]~q\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][13]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][13]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[13]~55_combout\);

-- Location: FF_X68_Y5_N44
\recop|datapath_inst|registerfile_inst|registers[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[13]~10_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[3][5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[3][13]~q\);

-- Location: FF_X70_Y7_N29
\recop|datapath_inst|registerfile_inst|registers[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[13]~10_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[2][8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[2][13]~q\);

-- Location: FF_X68_Y7_N47
\recop|datapath_inst|registerfile_inst|registers[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[13]~10_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[1][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[1][13]~q\);

-- Location: LABCELL_X68_Y5_N18
\recop|datapath_inst|registerfile_inst|q_a[13]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[13]~99_combout\ = ( !\recop|datapath_inst|instruction_reg\(17) & ( ((!\recop|datapath_inst|instruction_reg\(18) & (((\recop|datapath_inst|registerfile_inst|registers[1][13]~q\ & 
-- \recop|datapath_inst|instruction_reg\(16))))) # (\recop|datapath_inst|instruction_reg\(18) & (\recop|datapath_inst|registerfile_inst|q_a[13]~55_combout\))) ) ) # ( \recop|datapath_inst|instruction_reg\(17) & ( (!\recop|datapath_inst|instruction_reg\(18) & 
-- (((!\recop|datapath_inst|instruction_reg\(16) & ((\recop|datapath_inst|registerfile_inst|registers[2][13]~q\))) # (\recop|datapath_inst|instruction_reg\(16) & (\recop|datapath_inst|registerfile_inst|registers[3][13]~q\))))) # 
-- (\recop|datapath_inst|instruction_reg\(18) & (\recop|datapath_inst|registerfile_inst|q_a[13]~55_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000011110011001101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[13]~55_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][13]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][13]~q\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(18),
	datag => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][13]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[13]~99_combout\);

-- Location: LABCELL_X68_Y5_N6
\recop|datapath_inst|registerfile_inst|q_a[13]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[13]~56_combout\ = ( \recop|datapath_inst|reg_wr_data[13]~10_combout\ & ( \recop|datapath_inst|registerfile_inst|q_a[13]~99_combout\ & ( (!\recop|datapath_inst|instruction_reg\(19)) # 
-- (((\recop|datapath_inst|registerfile_inst|q_a[13]~54_combout\ & \recop|datapath_inst|instruction_reg\(18))) # (\recop|datapath_inst|registerfile_inst|process_1~1_combout\)) ) ) ) # ( !\recop|datapath_inst|reg_wr_data[13]~10_combout\ & ( 
-- \recop|datapath_inst|registerfile_inst|q_a[13]~99_combout\ & ( (!\recop|datapath_inst|registerfile_inst|process_1~1_combout\ & ((!\recop|datapath_inst|instruction_reg\(19)) # ((\recop|datapath_inst|registerfile_inst|q_a[13]~54_combout\ & 
-- \recop|datapath_inst|instruction_reg\(18))))) ) ) ) # ( \recop|datapath_inst|reg_wr_data[13]~10_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_a[13]~99_combout\ & ( ((\recop|datapath_inst|instruction_reg\(19) & 
-- (\recop|datapath_inst|registerfile_inst|q_a[13]~54_combout\ & \recop|datapath_inst|instruction_reg\(18)))) # (\recop|datapath_inst|registerfile_inst|process_1~1_combout\) ) ) ) # ( !\recop|datapath_inst|reg_wr_data[13]~10_combout\ & ( 
-- !\recop|datapath_inst|registerfile_inst|q_a[13]~99_combout\ & ( (\recop|datapath_inst|instruction_reg\(19) & (\recop|datapath_inst|registerfile_inst|q_a[13]~54_combout\ & (\recop|datapath_inst|instruction_reg\(18) & 
-- !\recop|datapath_inst|registerfile_inst|process_1~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000011111111110101011000000001010101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(19),
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[13]~54_combout\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(18),
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_process_1~1_combout\,
	datae => \recop|datapath_inst|ALT_INV_reg_wr_data[13]~10_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[13]~99_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[13]~56_combout\);

-- Location: LABCELL_X68_Y5_N12
\recop|datapath_inst|registerfile_inst|q_a[13]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[13]~57_combout\ = ( \recop|datapath_inst|registerfile_inst|q_a[13]~56_combout\ ) # ( !\recop|datapath_inst|registerfile_inst|q_a[13]~56_combout\ & ( (\recop|datapath_inst|registerfile_inst|q_a[13]~53_combout\ & 
-- \recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[13]~53_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~1_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[13]~56_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[13]~57_combout\);

-- Location: FF_X68_Y5_N14
\recop|datapath_inst|id_ex_reg_x[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|q_a[13]~57_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_reg_x\(13));

-- Location: LABCELL_X68_Y5_N0
\recop|datapath_inst|operand_a[13]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_a[13]~24_combout\ = ( \recop|datapath_inst|operand_a[15]~1_combout\ & ( (!\recop|datapath_inst|operand_a[15]~0_combout\ & (\recop|datapath_inst|id_ex_reg_x\(13))) # (\recop|datapath_inst|operand_a[15]~0_combout\ & 
-- ((\recop|datapath_inst|ex_mem_alu_result\(13)))) ) ) # ( !\recop|datapath_inst|operand_a[15]~1_combout\ & ( \recop|datapath_inst|id_ex_reg_x\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_id_ex_reg_x\(13),
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(13),
	datad => \recop|datapath_inst|ALT_INV_operand_a[15]~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[15]~1_combout\,
	combout => \recop|datapath_inst|operand_a[13]~24_combout\);

-- Location: LABCELL_X70_Y7_N15
\recop|datapath_inst|operand_a[13]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_a[13]~25_combout\ = ( \recop|datapath_inst|operand_a[13]~24_combout\ & ( \recop|datapath_inst|operand_a[15]~3_combout\ & ( \recop|datapath_inst|reg_wr_data[13]~10_combout\ ) ) ) # ( 
-- !\recop|datapath_inst|operand_a[13]~24_combout\ & ( \recop|datapath_inst|operand_a[15]~3_combout\ & ( \recop|datapath_inst|reg_wr_data[13]~10_combout\ ) ) ) # ( \recop|datapath_inst|operand_a[13]~24_combout\ & ( 
-- !\recop|datapath_inst|operand_a[15]~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_reg_wr_data[13]~10_combout\,
	datae => \recop|datapath_inst|ALT_INV_operand_a[13]~24_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[15]~3_combout\,
	combout => \recop|datapath_inst|operand_a[13]~25_combout\);

-- Location: FF_X68_Y4_N23
\recop|datapath_inst|id_ex_reg_x[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|q_a[14]~52_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_reg_x\(14));

-- Location: LABCELL_X68_Y4_N18
\recop|datapath_inst|operand_a[14]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_a[14]~22_combout\ = ( \recop|datapath_inst|operand_a[15]~0_combout\ & ( (!\recop|datapath_inst|operand_a[15]~1_combout\ & (\recop|datapath_inst|id_ex_reg_x\(14))) # (\recop|datapath_inst|operand_a[15]~1_combout\ & 
-- ((\recop|datapath_inst|ex_mem_alu_result\(14)))) ) ) # ( !\recop|datapath_inst|operand_a[15]~0_combout\ & ( \recop|datapath_inst|id_ex_reg_x\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_id_ex_reg_x\(14),
	datac => \recop|datapath_inst|ALT_INV_operand_a[15]~1_combout\,
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(14),
	dataf => \recop|datapath_inst|ALT_INV_operand_a[15]~0_combout\,
	combout => \recop|datapath_inst|operand_a[14]~22_combout\);

-- Location: MLABCELL_X72_Y6_N51
\recop|datapath_inst|operand_a[14]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_a[14]~23_combout\ = ( \recop|datapath_inst|operand_a[15]~3_combout\ & ( \recop|datapath_inst|reg_wr_data[14]~9_combout\ ) ) # ( !\recop|datapath_inst|operand_a[15]~3_combout\ & ( \recop|datapath_inst|operand_a[14]~22_combout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_operand_a[14]~22_combout\,
	datac => \recop|datapath_inst|ALT_INV_reg_wr_data[14]~9_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[15]~3_combout\,
	combout => \recop|datapath_inst|operand_a[14]~23_combout\);

-- Location: MLABCELL_X72_Y4_N48
\recop|datapath_inst|alu_inst|ShiftRight0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|ShiftRight0~3_combout\ = ( \recop|datapath_inst|operand_b[1]~2_combout\ & ( \recop|datapath_inst|operand_a[14]~23_combout\ & ( (!\recop|datapath_inst|operand_b[0]~57_combout\ & 
-- ((\recop|datapath_inst|operand_a[12]~27_combout\))) # (\recop|datapath_inst|operand_b[0]~57_combout\ & (\recop|datapath_inst|operand_a[13]~25_combout\)) ) ) ) # ( !\recop|datapath_inst|operand_b[1]~2_combout\ & ( 
-- \recop|datapath_inst|operand_a[14]~23_combout\ & ( (!\recop|datapath_inst|operand_b[0]~57_combout\) # (\recop|datapath_inst|operand_a[15]~7_combout\) ) ) ) # ( \recop|datapath_inst|operand_b[1]~2_combout\ & ( 
-- !\recop|datapath_inst|operand_a[14]~23_combout\ & ( (!\recop|datapath_inst|operand_b[0]~57_combout\ & ((\recop|datapath_inst|operand_a[12]~27_combout\))) # (\recop|datapath_inst|operand_b[0]~57_combout\ & (\recop|datapath_inst|operand_a[13]~25_combout\)) 
-- ) ) ) # ( !\recop|datapath_inst|operand_b[1]~2_combout\ & ( !\recop|datapath_inst|operand_a[14]~23_combout\ & ( (\recop|datapath_inst|operand_a[15]~7_combout\ & \recop|datapath_inst|operand_b[0]~57_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011110101010111111111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[13]~25_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_a[15]~7_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_a[12]~27_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[0]~57_combout\,
	datae => \recop|datapath_inst|ALT_INV_operand_b[1]~2_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[14]~23_combout\,
	combout => \recop|datapath_inst|alu_inst|ShiftRight0~3_combout\);

-- Location: MLABCELL_X72_Y4_N45
\recop|datapath_inst|ex_mem_alu_result~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~99_combout\ = ( \recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\ & ( (!\recop|datapath_inst|operand_b[12]~21_combout\ & ((\recop|datapath_inst|operand_a[12]~27_combout\))) # 
-- (\recop|datapath_inst|operand_b[12]~21_combout\ & ((!\recop|datapath_inst|operand_a[12]~27_combout\) # (\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\))) ) ) # ( !\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\ & ( 
-- (\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\ & \recop|datapath_inst|operand_a[12]~27_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011110011110011001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_operand_b[12]~21_combout\,
	datac => \recop|control_unit_inst|ALT_INV_alu_op.ALU_OR~reg0_q\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[12]~27_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_alu_op.ALU_XOR~reg0_q\,
	combout => \recop|datapath_inst|ex_mem_alu_result~99_combout\);

-- Location: LABCELL_X62_Y6_N18
\recop|datapath_inst|id_ex_operand[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|id_ex_operand[7]~feeder_combout\ = ( \recop|datapath_inst|instruction_reg\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(7),
	combout => \recop|datapath_inst|id_ex_operand[7]~feeder_combout\);

-- Location: FF_X62_Y6_N20
\recop|datapath_inst|id_ex_operand[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|id_ex_operand[7]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_operand\(7));

-- Location: FF_X66_Y8_N2
\recop|datapath_inst|registerfile_inst|registers[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[7]~2_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[3][5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[3][7]~q\);

-- Location: FF_X64_Y8_N5
\recop|datapath_inst|registerfile_inst|registers[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[7]~2_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[2][8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[2][7]~q\);

-- Location: FF_X65_Y8_N17
\recop|datapath_inst|registerfile_inst|registers[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[7]~2_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[6][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[6][7]~q\);

-- Location: FF_X66_Y8_N14
\recop|datapath_inst|registerfile_inst|registers[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[7]~2_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[7][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[7][7]~q\);

-- Location: FF_X65_Y8_N20
\recop|datapath_inst|registerfile_inst|registers[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[7]~2_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[4][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[4][7]~q\);

-- Location: LABCELL_X66_Y8_N30
\recop|datapath_inst|registerfile_inst|registers[5][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[5][7]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[7]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[7]~2_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[5][7]~feeder_combout\);

-- Location: FF_X66_Y8_N32
\recop|datapath_inst|registerfile_inst|registers[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[5][7]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[5][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[5][7]~q\);

-- Location: MLABCELL_X65_Y8_N33
\recop|datapath_inst|registerfile_inst|q_b[7]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[7]~14_combout\ = ( \recop|datapath_inst|instruction_reg\(20) & ( \recop|datapath_inst|registerfile_inst|registers[5][7]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21)) # 
-- (\recop|datapath_inst|registerfile_inst|registers[7][7]~q\) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(20) & ( \recop|datapath_inst|registerfile_inst|registers[5][7]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[4][7]~q\))) # (\recop|datapath_inst|instruction_reg\(21) & (\recop|datapath_inst|registerfile_inst|registers[6][7]~q\)) ) ) ) # ( \recop|datapath_inst|instruction_reg\(20) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[5][7]~q\ & ( (\recop|datapath_inst|instruction_reg\(21) & \recop|datapath_inst|registerfile_inst|registers[7][7]~q\) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(20) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[5][7]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21) & ((\recop|datapath_inst|registerfile_inst|registers[4][7]~q\))) # (\recop|datapath_inst|instruction_reg\(21) & 
-- (\recop|datapath_inst|registerfile_inst|registers[6][7]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000001010000010100010001101110111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][7]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][7]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][7]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][7]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[7]~14_combout\);

-- Location: LABCELL_X63_Y8_N39
\recop|datapath_inst|registerfile_inst|registers[1][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[1][7]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[7]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[7]~2_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[1][7]~feeder_combout\);

-- Location: FF_X63_Y8_N41
\recop|datapath_inst|registerfile_inst|registers[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[1][7]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[1][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[1][7]~q\);

-- Location: LABCELL_X64_Y8_N6
\recop|datapath_inst|registerfile_inst|q_b[7]~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[7]~131_combout\ = ( !\recop|datapath_inst|instruction_reg\(21) & ( ((!\recop|datapath_inst|instruction_reg\(22) & (\recop|datapath_inst|instruction_reg\(20) & 
-- (\recop|datapath_inst|registerfile_inst|registers[1][7]~q\))) # (\recop|datapath_inst|instruction_reg\(22) & (((\recop|datapath_inst|registerfile_inst|q_b[7]~14_combout\))))) ) ) # ( \recop|datapath_inst|instruction_reg\(21) & ( 
-- (!\recop|datapath_inst|instruction_reg\(22) & ((!\recop|datapath_inst|instruction_reg\(20) & (((\recop|datapath_inst|registerfile_inst|registers[2][7]~q\)))) # (\recop|datapath_inst|instruction_reg\(20) & 
-- (\recop|datapath_inst|registerfile_inst|registers[3][7]~q\)))) # (\recop|datapath_inst|instruction_reg\(22) & ((((\recop|datapath_inst|registerfile_inst|q_b[7]~14_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000110110001101100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][7]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][7]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[7]~14_combout\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(22),
	datag => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][7]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[7]~131_combout\);

-- Location: FF_X63_Y7_N53
\recop|datapath_inst|registerfile_inst|registers[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[7]~2_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[10][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[10][7]~q\);

-- Location: FF_X62_Y7_N32
\recop|datapath_inst|registerfile_inst|registers[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[7]~2_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[9][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[9][7]~q\);

-- Location: FF_X63_Y7_N59
\recop|datapath_inst|registerfile_inst|registers[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[7]~2_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[11][11]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[11][7]~q\);

-- Location: FF_X62_Y7_N38
\recop|datapath_inst|registerfile_inst|registers[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[7]~2_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[8][10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[8][7]~q\);

-- Location: LABCELL_X62_Y7_N33
\recop|datapath_inst|registerfile_inst|q_b[7]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[7]~13_combout\ = ( \recop|datapath_inst|instruction_reg\(21) & ( \recop|datapath_inst|instruction_reg\(20) & ( \recop|datapath_inst|registerfile_inst|registers[11][7]~q\ ) ) ) # ( 
-- !\recop|datapath_inst|instruction_reg\(21) & ( \recop|datapath_inst|instruction_reg\(20) & ( \recop|datapath_inst|registerfile_inst|registers[9][7]~q\ ) ) ) # ( \recop|datapath_inst|instruction_reg\(21) & ( !\recop|datapath_inst|instruction_reg\(20) & ( 
-- \recop|datapath_inst|registerfile_inst|registers[10][7]~q\ ) ) ) # ( !\recop|datapath_inst|instruction_reg\(21) & ( !\recop|datapath_inst|instruction_reg\(20) & ( \recop|datapath_inst|registerfile_inst|registers[8][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][7]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][7]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][7]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][7]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	combout => \recop|datapath_inst|registerfile_inst|q_b[7]~13_combout\);

-- Location: FF_X64_Y3_N44
\recop|datapath_inst|registerfile_inst|registers[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[7]~2_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[15][10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[15][7]~q\);

-- Location: FF_X65_Y3_N26
\recop|datapath_inst|registerfile_inst|registers[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[7]~2_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[12][5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[12][7]~q\);

-- Location: FF_X65_Y3_N44
\recop|datapath_inst|registerfile_inst|registers[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[7]~2_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[13][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[13][7]~q\);

-- Location: FF_X64_Y3_N41
\recop|datapath_inst|registerfile_inst|registers[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[7]~2_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[14][4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[14][7]~q\);

-- Location: MLABCELL_X65_Y3_N45
\recop|datapath_inst|registerfile_inst|q_b[7]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[7]~15_combout\ = ( \recop|datapath_inst|instruction_reg\(21) & ( \recop|datapath_inst|instruction_reg\(20) & ( \recop|datapath_inst|registerfile_inst|registers[15][7]~q\ ) ) ) # ( 
-- !\recop|datapath_inst|instruction_reg\(21) & ( \recop|datapath_inst|instruction_reg\(20) & ( \recop|datapath_inst|registerfile_inst|registers[13][7]~q\ ) ) ) # ( \recop|datapath_inst|instruction_reg\(21) & ( !\recop|datapath_inst|instruction_reg\(20) & ( 
-- \recop|datapath_inst|registerfile_inst|registers[14][7]~q\ ) ) ) # ( !\recop|datapath_inst|instruction_reg\(21) & ( !\recop|datapath_inst|instruction_reg\(20) & ( \recop|datapath_inst|registerfile_inst|registers[12][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][7]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][7]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][7]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][7]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	combout => \recop|datapath_inst|registerfile_inst|q_b[7]~15_combout\);

-- Location: LABCELL_X66_Y7_N39
\recop|datapath_inst|registerfile_inst|q_b[7]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[7]~16_combout\ = ( \recop|datapath_inst|registerfile_inst|process_2~1_combout\ & ( ((\recop|datapath_inst|registerfile_inst|q_b[7]~15_combout\ & \recop|datapath_inst|registerfile_inst|q_b[14]~5_combout\)) # 
-- (\recop|datapath_inst|reg_wr_data[7]~2_combout\) ) ) # ( !\recop|datapath_inst|registerfile_inst|process_2~1_combout\ & ( (\recop|datapath_inst|registerfile_inst|q_b[7]~15_combout\ & \recop|datapath_inst|registerfile_inst|q_b[14]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_reg_wr_data[7]~2_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[7]~15_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~5_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_process_2~1_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[7]~16_combout\);

-- Location: LABCELL_X64_Y7_N51
\recop|datapath_inst|registerfile_inst|q_b[7]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[7]~17_combout\ = ( \recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & ( \recop|datapath_inst|registerfile_inst|q_b[7]~16_combout\ ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & ( 
-- \recop|datapath_inst|registerfile_inst|q_b[7]~16_combout\ ) ) # ( \recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_b[7]~16_combout\ & ( ((\recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\ & 
-- \recop|datapath_inst|registerfile_inst|q_b[7]~131_combout\)) # (\recop|datapath_inst|registerfile_inst|q_b[7]~13_combout\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_b[7]~16_combout\ 
-- & ( (\recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\ & \recop|datapath_inst|registerfile_inst|q_b[7]~131_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~2_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[7]~131_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[7]~13_combout\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~1_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[7]~16_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[7]~17_combout\);

-- Location: FF_X64_Y7_N52
\recop|datapath_inst|id_ex_reg_z[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|q_b[7]~17_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_reg_z\(7));

-- Location: LABCELL_X74_Y7_N24
\recop|datapath_inst|operand_b_temp[7]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b_temp[7]~6_combout\ = ( \recop|datapath_inst|operand_b_temp[0]~0_combout\ & ( (!\recop|datapath_inst|operand_b_temp[0]~1_combout\ & (\recop|datapath_inst|id_ex_reg_z\(7))) # (\recop|datapath_inst|operand_b_temp[0]~1_combout\ 
-- & ((\recop|datapath_inst|ex_mem_alu_result\(7)))) ) ) # ( !\recop|datapath_inst|operand_b_temp[0]~0_combout\ & ( \recop|datapath_inst|id_ex_reg_z\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_id_ex_reg_z\(7),
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(7),
	datad => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~1_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~0_combout\,
	combout => \recop|datapath_inst|operand_b_temp[7]~6_combout\);

-- Location: FF_X66_Y6_N17
\recop|datapath_inst|next_pc_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|Add0~5_sumout\,
	sclr => \recop|datapath_inst|instruction_fetch~1_combout\,
	ena => \recop|datapath_inst|next_pc_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|next_pc_reg\(7));

-- Location: FF_X73_Y7_N2
\recop|datapath_inst|id_ex_next_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|next_pc_reg\(7),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_next_pc\(7));

-- Location: LABCELL_X73_Y7_N0
\recop|datapath_inst|operand_b[7]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b[7]~49_combout\ = ( !\recop|control_unit_inst|alu_src\(0) & ( (!\recop|control_unit_inst|alu_src\(1) & ((!\recop|datapath_inst|operand_b_temp[0]~3_combout\ & (((\recop|datapath_inst|operand_b_temp[7]~6_combout\)))) # 
-- (\recop|datapath_inst|operand_b_temp[0]~3_combout\ & (((\recop|datapath_inst|reg_wr_data[7]~2_combout\)))))) # (\recop|control_unit_inst|alu_src\(1) & (((\recop|datapath_inst|id_ex_next_pc\(7))))) ) ) # ( \recop|control_unit_inst|alu_src\(0) & ( 
-- (!\recop|control_unit_inst|alu_src\(1) & (((\recop|datapath_inst|id_ex_operand\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010110001101000010100000101000100111101011110000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_alu_src\(1),
	datab => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~3_combout\,
	datac => \recop|datapath_inst|ALT_INV_id_ex_operand\(7),
	datad => \recop|datapath_inst|ALT_INV_operand_b_temp[7]~6_combout\,
	datae => \recop|control_unit_inst|ALT_INV_alu_src\(0),
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[7]~2_combout\,
	datag => \recop|datapath_inst|ALT_INV_id_ex_next_pc\(7),
	combout => \recop|datapath_inst|operand_b[7]~49_combout\);

-- Location: IOIBUF_X2_Y0_N58
\SW[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: FF_X37_Y3_N40
\recop|mem_io|switches_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \SW[9]~input_o\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|switches_reg\(9));

-- Location: FF_X65_Y8_N23
\recop|datapath_inst|registerfile_inst|registers[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[9]~13_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[4][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[4][9]~q\);

-- Location: FF_X65_Y9_N41
\recop|datapath_inst|registerfile_inst|registers[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[9]~13_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[5][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[5][9]~q\);

-- Location: FF_X65_Y9_N20
\recop|datapath_inst|registerfile_inst|registers[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[9]~13_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[6][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[6][9]~q\);

-- Location: FF_X64_Y7_N17
\recop|datapath_inst|registerfile_inst|registers[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[9]~13_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[7][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[7][9]~q\);

-- Location: LABCELL_X64_Y7_N33
\recop|datapath_inst|registerfile_inst|q_b[9]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[9]~78_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[6][9]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[7][9]~q\ & ( ((!\recop|datapath_inst|instruction_reg\(20) & 
-- (\recop|datapath_inst|registerfile_inst|registers[4][9]~q\)) # (\recop|datapath_inst|instruction_reg\(20) & ((\recop|datapath_inst|registerfile_inst|registers[5][9]~q\)))) # (\recop|datapath_inst|instruction_reg\(21)) ) ) ) # ( 
-- !\recop|datapath_inst|registerfile_inst|registers[6][9]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[7][9]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21) & ((!\recop|datapath_inst|instruction_reg\(20) & 
-- (\recop|datapath_inst|registerfile_inst|registers[4][9]~q\)) # (\recop|datapath_inst|instruction_reg\(20) & ((\recop|datapath_inst|registerfile_inst|registers[5][9]~q\))))) # (\recop|datapath_inst|instruction_reg\(21) & 
-- (((\recop|datapath_inst|instruction_reg\(20))))) ) ) ) # ( \recop|datapath_inst|registerfile_inst|registers[6][9]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[7][9]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21) & 
-- ((!\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[4][9]~q\)) # (\recop|datapath_inst|instruction_reg\(20) & ((\recop|datapath_inst|registerfile_inst|registers[5][9]~q\))))) # 
-- (\recop|datapath_inst|instruction_reg\(21) & (((!\recop|datapath_inst|instruction_reg\(20))))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[6][9]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[7][9]~q\ & ( 
-- (!\recop|datapath_inst|instruction_reg\(21) & ((!\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[4][9]~q\)) # (\recop|datapath_inst|instruction_reg\(20) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[5][9]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][9]~q\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][9]~q\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][9]~q\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][9]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[9]~78_combout\);

-- Location: FF_X64_Y7_N32
\recop|datapath_inst|registerfile_inst|registers[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[9]~13_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[2][8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[2][9]~q\);

-- Location: FF_X64_Y8_N20
\recop|datapath_inst|registerfile_inst|registers[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[9]~13_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[3][5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[3][9]~q\);

-- Location: FF_X65_Y8_N38
\recop|datapath_inst|registerfile_inst|registers[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[9]~13_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[1][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[1][9]~q\);

-- Location: LABCELL_X64_Y7_N0
\recop|datapath_inst|registerfile_inst|q_b[9]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[9]~91_combout\ = ( !\recop|datapath_inst|instruction_reg\(21) & ( (!\recop|datapath_inst|instruction_reg\(22) & (((\recop|datapath_inst|instruction_reg\(20) & 
-- (\recop|datapath_inst|registerfile_inst|registers[1][9]~q\))))) # (\recop|datapath_inst|instruction_reg\(22) & (\recop|datapath_inst|registerfile_inst|q_b[9]~78_combout\)) ) ) # ( \recop|datapath_inst|instruction_reg\(21) & ( 
-- (!\recop|datapath_inst|instruction_reg\(22) & (((!\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[2][9]~q\)) # (\recop|datapath_inst|instruction_reg\(20) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[3][9]~q\)))))) # (\recop|datapath_inst|instruction_reg\(22) & (\recop|datapath_inst|registerfile_inst|q_b[9]~78_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010101000011000101010100000011010101010011111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[9]~78_combout\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][9]~q\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(22),
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][9]~q\,
	datag => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][9]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[9]~91_combout\);

-- Location: FF_X63_Y7_N2
\recop|datapath_inst|registerfile_inst|registers[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[9]~13_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[10][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[10][9]~q\);

-- Location: LABCELL_X62_Y7_N51
\recop|datapath_inst|registerfile_inst|registers[8][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[8][9]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[9]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[9]~13_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[8][9]~feeder_combout\);

-- Location: FF_X62_Y7_N53
\recop|datapath_inst|registerfile_inst|registers[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[8][9]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[8][10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[8][9]~q\);

-- Location: FF_X62_Y5_N53
\recop|datapath_inst|registerfile_inst|registers[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[9]~13_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[9][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[9][9]~q\);

-- Location: FF_X63_Y7_N44
\recop|datapath_inst|registerfile_inst|registers[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[9]~13_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[11][11]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[11][9]~q\);

-- Location: LABCELL_X63_Y7_N48
\recop|datapath_inst|registerfile_inst|q_b[9]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[9]~77_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[9][9]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[11][9]~q\ & ( ((!\recop|datapath_inst|instruction_reg\(21) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[8][9]~q\))) # (\recop|datapath_inst|instruction_reg\(21) & (\recop|datapath_inst|registerfile_inst|registers[10][9]~q\))) # (\recop|datapath_inst|instruction_reg\(20)) ) ) ) # ( 
-- !\recop|datapath_inst|registerfile_inst|registers[9][9]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[11][9]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21) & (((\recop|datapath_inst|registerfile_inst|registers[8][9]~q\ & 
-- !\recop|datapath_inst|instruction_reg\(20))))) # (\recop|datapath_inst|instruction_reg\(21) & (((\recop|datapath_inst|instruction_reg\(20))) # (\recop|datapath_inst|registerfile_inst|registers[10][9]~q\))) ) ) ) # ( 
-- \recop|datapath_inst|registerfile_inst|registers[9][9]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[11][9]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21) & (((\recop|datapath_inst|instruction_reg\(20)) # 
-- (\recop|datapath_inst|registerfile_inst|registers[8][9]~q\)))) # (\recop|datapath_inst|instruction_reg\(21) & (\recop|datapath_inst|registerfile_inst|registers[10][9]~q\ & ((!\recop|datapath_inst|instruction_reg\(20))))) ) ) ) # ( 
-- !\recop|datapath_inst|registerfile_inst|registers[9][9]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[11][9]~q\ & ( (!\recop|datapath_inst|instruction_reg\(20) & ((!\recop|datapath_inst|instruction_reg\(21) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[8][9]~q\))) # (\recop|datapath_inst|instruction_reg\(21) & (\recop|datapath_inst|registerfile_inst|registers[10][9]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][9]~q\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][9]~q\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][9]~q\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][9]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[9]~77_combout\);

-- Location: FF_X65_Y5_N50
\recop|datapath_inst|registerfile_inst|registers[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[9]~13_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[14][4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[14][9]~q\);

-- Location: FF_X65_Y5_N56
\recop|datapath_inst|registerfile_inst|registers[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[9]~13_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[13][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[13][9]~q\);

-- Location: FF_X65_Y5_N32
\recop|datapath_inst|registerfile_inst|registers[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[9]~13_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[15][10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[15][9]~q\);

-- Location: FF_X65_Y3_N41
\recop|datapath_inst|registerfile_inst|registers[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[9]~13_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[12][5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[12][9]~q\);

-- Location: MLABCELL_X65_Y5_N33
\recop|datapath_inst|registerfile_inst|q_b[9]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[9]~79_combout\ = ( \recop|datapath_inst|instruction_reg\(21) & ( \recop|datapath_inst|instruction_reg\(20) & ( \recop|datapath_inst|registerfile_inst|registers[15][9]~q\ ) ) ) # ( 
-- !\recop|datapath_inst|instruction_reg\(21) & ( \recop|datapath_inst|instruction_reg\(20) & ( \recop|datapath_inst|registerfile_inst|registers[13][9]~q\ ) ) ) # ( \recop|datapath_inst|instruction_reg\(21) & ( !\recop|datapath_inst|instruction_reg\(20) & ( 
-- \recop|datapath_inst|registerfile_inst|registers[14][9]~q\ ) ) ) # ( !\recop|datapath_inst|instruction_reg\(21) & ( !\recop|datapath_inst|instruction_reg\(20) & ( \recop|datapath_inst|registerfile_inst|registers[12][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][9]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][9]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][9]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][9]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	combout => \recop|datapath_inst|registerfile_inst|q_b[9]~79_combout\);

-- Location: LABCELL_X64_Y7_N42
\recop|datapath_inst|registerfile_inst|q_b[9]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[9]~80_combout\ = ( \recop|datapath_inst|reg_wr_data[9]~13_combout\ & ( \recop|datapath_inst|registerfile_inst|q_b[14]~5_combout\ & ( (\recop|datapath_inst|registerfile_inst|q_b[9]~79_combout\) # 
-- (\recop|datapath_inst|registerfile_inst|process_2~1_combout\) ) ) ) # ( !\recop|datapath_inst|reg_wr_data[9]~13_combout\ & ( \recop|datapath_inst|registerfile_inst|q_b[14]~5_combout\ & ( \recop|datapath_inst|registerfile_inst|q_b[9]~79_combout\ ) ) ) # ( 
-- \recop|datapath_inst|reg_wr_data[9]~13_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_b[14]~5_combout\ & ( \recop|datapath_inst|registerfile_inst|process_2~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100001111000011110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_process_2~1_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[9]~79_combout\,
	datae => \recop|datapath_inst|ALT_INV_reg_wr_data[9]~13_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~5_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[9]~80_combout\);

-- Location: LABCELL_X64_Y7_N39
\recop|datapath_inst|registerfile_inst|q_b[9]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[9]~81_combout\ = ( \recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\ & ( \recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & ( ((\recop|datapath_inst|registerfile_inst|q_b[9]~80_combout\) # 
-- (\recop|datapath_inst|registerfile_inst|q_b[9]~77_combout\)) # (\recop|datapath_inst|registerfile_inst|q_b[9]~91_combout\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\ & ( \recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & 
-- ( (\recop|datapath_inst|registerfile_inst|q_b[9]~80_combout\) # (\recop|datapath_inst|registerfile_inst|q_b[9]~77_combout\) ) ) ) # ( \recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & 
-- ( (\recop|datapath_inst|registerfile_inst|q_b[9]~80_combout\) # (\recop|datapath_inst|registerfile_inst|q_b[9]~91_combout\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ 
-- & ( \recop|datapath_inst|registerfile_inst|q_b[9]~80_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010111110101111100111111001111110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[9]~91_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[9]~77_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[9]~80_combout\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~2_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~1_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[9]~81_combout\);

-- Location: FF_X64_Y7_N37
\recop|datapath_inst|id_ex_reg_z[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|registerfile_inst|q_b[9]~81_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_reg_z\(9));

-- Location: LABCELL_X70_Y7_N21
\recop|datapath_inst|operand_b_temp[9]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b_temp[9]~18_combout\ = ( \recop|datapath_inst|operand_b_temp[0]~0_combout\ & ( (!\recop|datapath_inst|operand_b_temp[0]~1_combout\ & ((\recop|datapath_inst|id_ex_reg_z\(9)))) # 
-- (\recop|datapath_inst|operand_b_temp[0]~1_combout\ & (\recop|datapath_inst|ex_mem_alu_result\(9))) ) ) # ( !\recop|datapath_inst|operand_b_temp[0]~0_combout\ & ( \recop|datapath_inst|id_ex_reg_z\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110101010100001111000011110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(9),
	datac => \recop|datapath_inst|ALT_INV_id_ex_reg_z\(9),
	datad => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~1_combout\,
	datae => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~0_combout\,
	combout => \recop|datapath_inst|operand_b_temp[9]~18_combout\);

-- Location: FF_X63_Y6_N5
\recop|datapath_inst|id_ex_operand[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|instruction_reg\(9),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_operand\(9));

-- Location: FF_X66_Y6_N22
\recop|datapath_inst|next_pc_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|Add0~49_sumout\,
	sclr => \recop|datapath_inst|instruction_fetch~1_combout\,
	ena => \recop|datapath_inst|next_pc_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|next_pc_reg\(9));

-- Location: FF_X70_Y7_N2
\recop|datapath_inst|id_ex_next_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|next_pc_reg\(9),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_next_pc\(9));

-- Location: LABCELL_X70_Y7_N0
\recop|datapath_inst|operand_b[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b[9]~9_combout\ = ( !\recop|control_unit_inst|alu_src\(0) & ( (!\recop|control_unit_inst|alu_src\(1) & ((!\recop|datapath_inst|operand_b_temp[0]~3_combout\ & (\recop|datapath_inst|operand_b_temp[9]~18_combout\)) # 
-- (\recop|datapath_inst|operand_b_temp[0]~3_combout\ & (((\recop|datapath_inst|reg_wr_data[9]~13_combout\)))))) # (\recop|control_unit_inst|alu_src\(1) & ((((\recop|datapath_inst|id_ex_next_pc\(9)))))) ) ) # ( \recop|control_unit_inst|alu_src\(0) & ( 
-- (((\recop|datapath_inst|id_ex_operand\(9) & (!\recop|control_unit_inst|alu_src\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100010000001111000011110000000001110111000011110000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b_temp[9]~18_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~3_combout\,
	datac => \recop|datapath_inst|ALT_INV_id_ex_operand\(9),
	datad => \recop|control_unit_inst|ALT_INV_alu_src\(1),
	datae => \recop|control_unit_inst|ALT_INV_alu_src\(0),
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[9]~13_combout\,
	datag => \recop|datapath_inst|ALT_INV_id_ex_next_pc\(9),
	combout => \recop|datapath_inst|operand_b[9]~9_combout\);

-- Location: MLABCELL_X72_Y5_N57
\recop|datapath_inst|operand_a[1]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_a[1]~17_combout\ = ( \recop|datapath_inst|operand_a[15]~3_combout\ & ( \recop|datapath_inst|reg_wr_data[1]~6_combout\ ) ) # ( !\recop|datapath_inst|operand_a[15]~3_combout\ & ( \recop|datapath_inst|operand_a[1]~16_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_reg_wr_data[1]~6_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[1]~16_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[15]~3_combout\,
	combout => \recop|datapath_inst|operand_a[1]~17_combout\);

-- Location: MLABCELL_X72_Y5_N21
\recop|datapath_inst|operand_a[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_a[0]~5_combout\ = ( \recop|datapath_inst|operand_a[0]~4_combout\ & ( (!\recop|datapath_inst|operand_a[15]~3_combout\) # (\recop|datapath_inst|reg_wr_data[0]~0_combout\) ) ) # ( !\recop|datapath_inst|operand_a[0]~4_combout\ & ( 
-- (\recop|datapath_inst|operand_a[15]~3_combout\ & \recop|datapath_inst|reg_wr_data[0]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_operand_a[15]~3_combout\,
	datad => \recop|datapath_inst|ALT_INV_reg_wr_data[0]~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[0]~4_combout\,
	combout => \recop|datapath_inst|operand_a[0]~5_combout\);

-- Location: MLABCELL_X72_Y5_N42
\recop|datapath_inst|alu_inst|ShiftLeft0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|ShiftLeft0~0_combout\ = ( \recop|datapath_inst|operand_b[0]~57_combout\ & ( (\recop|datapath_inst|operand_b[1]~2_combout\ & \recop|datapath_inst|operand_a[0]~5_combout\) ) ) # ( !\recop|datapath_inst|operand_b[0]~57_combout\ 
-- & ( (\recop|datapath_inst|operand_b[1]~2_combout\ & \recop|datapath_inst|operand_a[1]~17_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[1]~2_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_a[1]~17_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_a[0]~5_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_b[0]~57_combout\,
	combout => \recop|datapath_inst|alu_inst|ShiftLeft0~0_combout\);

-- Location: LABCELL_X74_Y7_N45
\recop|datapath_inst|ex_mem_alu_result~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~64_combout\ = ( \recop|datapath_inst|alu_inst|ShiftRight0~1_combout\ & ( (\recop|datapath_inst|operand_b[3]~33_combout\ & (\recop|datapath_inst|operand_b[2]~4_combout\ & 
-- (\recop|datapath_inst|alu_inst|ShiftRight0~0_combout\ & \recop|control_unit_inst|alu_op.ALU_SLL~reg0_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[3]~33_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_b[2]~4_combout\,
	datac => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~0_combout\,
	datad => \recop|control_unit_inst|ALT_INV_alu_op.ALU_SLL~reg0_q\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~1_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~64_combout\);

-- Location: LABCELL_X63_Y7_N27
\recop|datapath_inst|registerfile_inst|q_a[9]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[9]~70_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[9][9]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[8][9]~q\ & ( (!\recop|datapath_inst|instruction_reg\(17)) # 
-- ((!\recop|datapath_inst|instruction_reg\(16) & (\recop|datapath_inst|registerfile_inst|registers[10][9]~q\)) # (\recop|datapath_inst|instruction_reg\(16) & ((\recop|datapath_inst|registerfile_inst|registers[11][9]~q\)))) ) ) ) # ( 
-- !\recop|datapath_inst|registerfile_inst|registers[9][9]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[8][9]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16) & (((!\recop|datapath_inst|instruction_reg\(17))) # 
-- (\recop|datapath_inst|registerfile_inst|registers[10][9]~q\))) # (\recop|datapath_inst|instruction_reg\(16) & (((\recop|datapath_inst|registerfile_inst|registers[11][9]~q\ & \recop|datapath_inst|instruction_reg\(17))))) ) ) ) # ( 
-- \recop|datapath_inst|registerfile_inst|registers[9][9]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[8][9]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16) & (\recop|datapath_inst|registerfile_inst|registers[10][9]~q\ & 
-- ((\recop|datapath_inst|instruction_reg\(17))))) # (\recop|datapath_inst|instruction_reg\(16) & (((!\recop|datapath_inst|instruction_reg\(17)) # (\recop|datapath_inst|registerfile_inst|registers[11][9]~q\)))) ) ) ) # ( 
-- !\recop|datapath_inst|registerfile_inst|registers[9][9]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[8][9]~q\ & ( (\recop|datapath_inst|instruction_reg\(17) & ((!\recop|datapath_inst|instruction_reg\(16) & 
-- (\recop|datapath_inst|registerfile_inst|registers[10][9]~q\)) # (\recop|datapath_inst|instruction_reg\(16) & ((\recop|datapath_inst|registerfile_inst|registers[11][9]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][9]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][9]~q\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][9]~q\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][9]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[9]~70_combout\);

-- Location: MLABCELL_X65_Y9_N21
\recop|datapath_inst|registerfile_inst|q_a[9]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[9]~71_combout\ = ( \recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|registerfile_inst|registers[7][9]~q\ ) ) ) # ( 
-- !\recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|registerfile_inst|registers[6][9]~q\ ) ) ) # ( \recop|datapath_inst|instruction_reg\(16) & ( !\recop|datapath_inst|instruction_reg\(17) & ( 
-- \recop|datapath_inst|registerfile_inst|registers[5][9]~q\ ) ) ) # ( !\recop|datapath_inst|instruction_reg\(16) & ( !\recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|registerfile_inst|registers[4][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][9]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][9]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][9]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][9]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	combout => \recop|datapath_inst|registerfile_inst|q_a[9]~71_combout\);

-- Location: LABCELL_X64_Y8_N12
\recop|datapath_inst|registerfile_inst|q_a[9]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[9]~91_combout\ = ( !\recop|datapath_inst|instruction_reg\(17) & ( ((!\recop|datapath_inst|instruction_reg\(18) & (((\recop|datapath_inst|registerfile_inst|registers[1][9]~q\ & 
-- \recop|datapath_inst|instruction_reg\(16))))) # (\recop|datapath_inst|instruction_reg\(18) & (\recop|datapath_inst|registerfile_inst|q_a[9]~71_combout\))) ) ) # ( \recop|datapath_inst|instruction_reg\(17) & ( (!\recop|datapath_inst|instruction_reg\(18) & 
-- (((!\recop|datapath_inst|instruction_reg\(16) & ((\recop|datapath_inst|registerfile_inst|registers[2][9]~q\))) # (\recop|datapath_inst|instruction_reg\(16) & (\recop|datapath_inst|registerfile_inst|registers[3][9]~q\))))) # 
-- (\recop|datapath_inst|instruction_reg\(18) & (((\recop|datapath_inst|registerfile_inst|q_a[9]~71_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000011110101010100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][9]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[9]~71_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][9]~q\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(18),
	datag => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][9]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[9]~91_combout\);

-- Location: MLABCELL_X65_Y5_N51
\recop|datapath_inst|registerfile_inst|q_a[9]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[9]~72_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[13][9]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[12][9]~q\ & ( (!\recop|datapath_inst|instruction_reg\(17)) # 
-- ((!\recop|datapath_inst|instruction_reg\(16) & ((\recop|datapath_inst|registerfile_inst|registers[14][9]~q\))) # (\recop|datapath_inst|instruction_reg\(16) & (\recop|datapath_inst|registerfile_inst|registers[15][9]~q\))) ) ) ) # ( 
-- !\recop|datapath_inst|registerfile_inst|registers[13][9]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[12][9]~q\ & ( (!\recop|datapath_inst|instruction_reg\(17) & (!\recop|datapath_inst|instruction_reg\(16))) # 
-- (\recop|datapath_inst|instruction_reg\(17) & ((!\recop|datapath_inst|instruction_reg\(16) & ((\recop|datapath_inst|registerfile_inst|registers[14][9]~q\))) # (\recop|datapath_inst|instruction_reg\(16) & 
-- (\recop|datapath_inst|registerfile_inst|registers[15][9]~q\)))) ) ) ) # ( \recop|datapath_inst|registerfile_inst|registers[13][9]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[12][9]~q\ & ( (!\recop|datapath_inst|instruction_reg\(17) & 
-- (\recop|datapath_inst|instruction_reg\(16))) # (\recop|datapath_inst|instruction_reg\(17) & ((!\recop|datapath_inst|instruction_reg\(16) & ((\recop|datapath_inst|registerfile_inst|registers[14][9]~q\))) # (\recop|datapath_inst|instruction_reg\(16) & 
-- (\recop|datapath_inst|registerfile_inst|registers[15][9]~q\)))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[13][9]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[12][9]~q\ & ( (\recop|datapath_inst|instruction_reg\(17) & 
-- ((!\recop|datapath_inst|instruction_reg\(16) & ((\recop|datapath_inst|registerfile_inst|registers[14][9]~q\))) # (\recop|datapath_inst|instruction_reg\(16) & (\recop|datapath_inst|registerfile_inst|registers[15][9]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][9]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][9]~q\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][9]~q\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][9]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[9]~72_combout\);

-- Location: MLABCELL_X65_Y5_N42
\recop|datapath_inst|registerfile_inst|q_a[9]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[9]~73_combout\ = ( \recop|datapath_inst|reg_wr_data[9]~13_combout\ & ( \recop|datapath_inst|registerfile_inst|q_a[8]~5_combout\ & ( (\recop|datapath_inst|registerfile_inst|process_1~1_combout\) # 
-- (\recop|datapath_inst|registerfile_inst|q_a[9]~72_combout\) ) ) ) # ( !\recop|datapath_inst|reg_wr_data[9]~13_combout\ & ( \recop|datapath_inst|registerfile_inst|q_a[8]~5_combout\ & ( \recop|datapath_inst|registerfile_inst|q_a[9]~72_combout\ ) ) ) # ( 
-- \recop|datapath_inst|reg_wr_data[9]~13_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_a[8]~5_combout\ & ( \recop|datapath_inst|registerfile_inst|process_1~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111101010101010101010101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[9]~72_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_process_1~1_combout\,
	datae => \recop|datapath_inst|ALT_INV_reg_wr_data[9]~13_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~5_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[9]~73_combout\);

-- Location: LABCELL_X64_Y7_N24
\recop|datapath_inst|registerfile_inst|q_a[9]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[9]~74_combout\ = ( \recop|datapath_inst|registerfile_inst|q_a[9]~73_combout\ ) # ( !\recop|datapath_inst|registerfile_inst|q_a[9]~73_combout\ & ( (!\recop|datapath_inst|registerfile_inst|q_a[9]~70_combout\ & 
-- (\recop|datapath_inst|registerfile_inst|q_a[9]~91_combout\ & ((\recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\)))) # (\recop|datapath_inst|registerfile_inst|q_a[9]~70_combout\ & (((\recop|datapath_inst|registerfile_inst|q_a[9]~91_combout\ & 
-- \recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\)) # (\recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111000001010011011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[9]~70_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[9]~91_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~1_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~2_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[9]~73_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[9]~74_combout\);

-- Location: FF_X63_Y6_N52
\recop|datapath_inst|id_ex_reg_x[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|registerfile_inst|q_a[9]~74_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_reg_x\(9));

-- Location: LABCELL_X70_Y6_N39
\recop|datapath_inst|operand_a[9]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_a[9]~30_combout\ = (!\recop|datapath_inst|operand_a[15]~1_combout\ & (\recop|datapath_inst|id_ex_reg_x\(9))) # (\recop|datapath_inst|operand_a[15]~1_combout\ & ((!\recop|datapath_inst|operand_a[15]~0_combout\ & 
-- (\recop|datapath_inst|id_ex_reg_x\(9))) # (\recop|datapath_inst|operand_a[15]~0_combout\ & ((\recop|datapath_inst|ex_mem_alu_result\(9))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001000110111001100100011011100110010001101110011001000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[15]~1_combout\,
	datab => \recop|datapath_inst|ALT_INV_id_ex_reg_x\(9),
	datac => \recop|datapath_inst|ALT_INV_operand_a[15]~0_combout\,
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(9),
	combout => \recop|datapath_inst|operand_a[9]~30_combout\);

-- Location: FF_X62_Y6_N2
\recop|datapath_inst|id_ex_reg_x[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|q_a[8]~86_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_reg_x\(8));

-- Location: LABCELL_X70_Y6_N57
\recop|datapath_inst|operand_a[8]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_a[8]~34_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(8) & ( ((\recop|datapath_inst|operand_a[15]~1_combout\ & \recop|datapath_inst|operand_a[15]~0_combout\)) # (\recop|datapath_inst|id_ex_reg_x\(8)) ) ) # ( 
-- !\recop|datapath_inst|ex_mem_alu_result\(8) & ( (\recop|datapath_inst|id_ex_reg_x\(8) & ((!\recop|datapath_inst|operand_a[15]~1_combout\) # (!\recop|datapath_inst|operand_a[15]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111010000000001111101000000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[15]~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_a[15]~0_combout\,
	datad => \recop|datapath_inst|ALT_INV_id_ex_reg_x\(8),
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(8),
	combout => \recop|datapath_inst|operand_a[8]~34_combout\);

-- Location: LABCELL_X70_Y6_N18
\recop|datapath_inst|operand_a[8]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_a[8]~35_combout\ = ( \recop|datapath_inst|reg_wr_data[8]~15_combout\ & ( \recop|datapath_inst|operand_a[15]~3_combout\ ) ) # ( \recop|datapath_inst|reg_wr_data[8]~15_combout\ & ( !\recop|datapath_inst|operand_a[15]~3_combout\ 
-- & ( \recop|datapath_inst|operand_a[8]~34_combout\ ) ) ) # ( !\recop|datapath_inst|reg_wr_data[8]~15_combout\ & ( !\recop|datapath_inst|operand_a[15]~3_combout\ & ( \recop|datapath_inst|operand_a[8]~34_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_operand_a[8]~34_combout\,
	datae => \recop|datapath_inst|ALT_INV_reg_wr_data[8]~15_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[15]~3_combout\,
	combout => \recop|datapath_inst|operand_a[8]~35_combout\);

-- Location: FF_X66_Y8_N50
\recop|datapath_inst|registerfile_inst|registers[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[8]~15_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[3][5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[3][8]~q\);

-- Location: FF_X67_Y8_N47
\recop|datapath_inst|registerfile_inst|registers[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[8]~15_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[2][8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[2][8]~q\);

-- Location: FF_X65_Y8_N2
\recop|datapath_inst|registerfile_inst|registers[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[8]~15_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[6][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[6][8]~q\);

-- Location: FF_X65_Y8_N32
\recop|datapath_inst|registerfile_inst|registers[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[8]~15_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[4][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[4][8]~q\);

-- Location: FF_X66_Y8_N20
\recop|datapath_inst|registerfile_inst|registers[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[8]~15_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[7][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[7][8]~q\);

-- Location: FF_X66_Y8_N46
\recop|datapath_inst|registerfile_inst|registers[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[8]~15_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[5][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[5][8]~q\);

-- Location: LABCELL_X66_Y8_N45
\recop|datapath_inst|registerfile_inst|q_b[8]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[8]~83_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[5][8]~q\ & ( \recop|datapath_inst|instruction_reg\(20) & ( (!\recop|datapath_inst|instruction_reg\(21)) # 
-- (\recop|datapath_inst|registerfile_inst|registers[7][8]~q\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[5][8]~q\ & ( \recop|datapath_inst|instruction_reg\(20) & ( (\recop|datapath_inst|registerfile_inst|registers[7][8]~q\ & 
-- \recop|datapath_inst|instruction_reg\(21)) ) ) ) # ( \recop|datapath_inst|registerfile_inst|registers[5][8]~q\ & ( !\recop|datapath_inst|instruction_reg\(20) & ( (!\recop|datapath_inst|instruction_reg\(21) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[4][8]~q\))) # (\recop|datapath_inst|instruction_reg\(21) & (\recop|datapath_inst|registerfile_inst|registers[6][8]~q\)) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[5][8]~q\ & ( 
-- !\recop|datapath_inst|instruction_reg\(20) & ( (!\recop|datapath_inst|instruction_reg\(21) & ((\recop|datapath_inst|registerfile_inst|registers[4][8]~q\))) # (\recop|datapath_inst|instruction_reg\(21) & 
-- (\recop|datapath_inst|registerfile_inst|registers[6][8]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][8]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][8]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][8]~q\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][8]~q\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	combout => \recop|datapath_inst|registerfile_inst|q_b[8]~83_combout\);

-- Location: FF_X65_Y8_N44
\recop|datapath_inst|registerfile_inst|registers[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[8]~15_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[1][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[1][8]~q\);

-- Location: LABCELL_X66_Y7_N24
\recop|datapath_inst|registerfile_inst|q_b[8]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[8]~87_combout\ = ( !\recop|datapath_inst|instruction_reg\(21) & ( ((!\recop|datapath_inst|instruction_reg\(22) & (\recop|datapath_inst|instruction_reg\(20) & 
-- (\recop|datapath_inst|registerfile_inst|registers[1][8]~q\))) # (\recop|datapath_inst|instruction_reg\(22) & (((\recop|datapath_inst|registerfile_inst|q_b[8]~83_combout\))))) ) ) # ( \recop|datapath_inst|instruction_reg\(21) & ( 
-- (!\recop|datapath_inst|instruction_reg\(22) & ((!\recop|datapath_inst|instruction_reg\(20) & (((\recop|datapath_inst|registerfile_inst|registers[2][8]~q\)))) # (\recop|datapath_inst|instruction_reg\(20) & 
-- (\recop|datapath_inst|registerfile_inst|registers[3][8]~q\)))) # (\recop|datapath_inst|instruction_reg\(22) & ((((\recop|datapath_inst|registerfile_inst|q_b[8]~83_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000111010000000000000011111111110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][8]~q\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][8]~q\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(22),
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[8]~83_combout\,
	datag => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][8]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[8]~87_combout\);

-- Location: LABCELL_X60_Y5_N9
\recop|datapath_inst|registerfile_inst|registers[12][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[12][8]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[8]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[8]~15_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[12][8]~feeder_combout\);

-- Location: FF_X60_Y5_N11
\recop|datapath_inst|registerfile_inst|registers[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[12][8]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[12][5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[12][8]~q\);

-- Location: FF_X65_Y5_N8
\recop|datapath_inst|registerfile_inst|registers[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[8]~15_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[15][10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[15][8]~q\);

-- Location: FF_X65_Y5_N23
\recop|datapath_inst|registerfile_inst|registers[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[8]~15_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[14][4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[14][8]~q\);

-- Location: FF_X65_Y5_N37
\recop|datapath_inst|registerfile_inst|registers[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[8]~15_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[13][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[13][8]~q\);

-- Location: MLABCELL_X65_Y5_N9
\recop|datapath_inst|registerfile_inst|q_b[8]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[8]~84_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[13][8]~q\ & ( \recop|datapath_inst|instruction_reg\(20) & ( (!\recop|datapath_inst|instruction_reg\(21)) # 
-- (\recop|datapath_inst|registerfile_inst|registers[15][8]~q\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[13][8]~q\ & ( \recop|datapath_inst|instruction_reg\(20) & ( (\recop|datapath_inst|instruction_reg\(21) & 
-- \recop|datapath_inst|registerfile_inst|registers[15][8]~q\) ) ) ) # ( \recop|datapath_inst|registerfile_inst|registers[13][8]~q\ & ( !\recop|datapath_inst|instruction_reg\(20) & ( (!\recop|datapath_inst|instruction_reg\(21) & 
-- (\recop|datapath_inst|registerfile_inst|registers[12][8]~q\)) # (\recop|datapath_inst|instruction_reg\(21) & ((\recop|datapath_inst|registerfile_inst|registers[14][8]~q\))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[13][8]~q\ & ( 
-- !\recop|datapath_inst|instruction_reg\(20) & ( (!\recop|datapath_inst|instruction_reg\(21) & (\recop|datapath_inst|registerfile_inst|registers[12][8]~q\)) # (\recop|datapath_inst|instruction_reg\(21) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[14][8]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][8]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][8]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][8]~q\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][8]~q\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	combout => \recop|datapath_inst|registerfile_inst|q_b[8]~84_combout\);

-- Location: LABCELL_X66_Y7_N18
\recop|datapath_inst|registerfile_inst|q_b[8]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[8]~85_combout\ = ( \recop|datapath_inst|reg_wr_data[8]~15_combout\ & ( ((\recop|datapath_inst|registerfile_inst|q_b[8]~84_combout\ & \recop|datapath_inst|registerfile_inst|q_b[14]~5_combout\)) # 
-- (\recop|datapath_inst|registerfile_inst|process_2~1_combout\) ) ) # ( !\recop|datapath_inst|reg_wr_data[8]~15_combout\ & ( (\recop|datapath_inst|registerfile_inst|q_b[8]~84_combout\ & \recop|datapath_inst|registerfile_inst|q_b[14]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_process_2~1_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[8]~84_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~5_combout\,
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[8]~15_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[8]~85_combout\);

-- Location: FF_X62_Y7_N8
\recop|datapath_inst|registerfile_inst|registers[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[8]~15_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[8][10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[8][8]~q\);

-- Location: LABCELL_X60_Y7_N15
\recop|datapath_inst|registerfile_inst|registers[11][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[11][8]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[8]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[8]~15_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[11][8]~feeder_combout\);

-- Location: FF_X60_Y7_N17
\recop|datapath_inst|registerfile_inst|registers[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[11][8]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[11][11]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[11][8]~q\);

-- Location: FF_X64_Y5_N20
\recop|datapath_inst|registerfile_inst|registers[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[8]~15_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[10][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[10][8]~q\);

-- Location: FF_X62_Y7_N14
\recop|datapath_inst|registerfile_inst|registers[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[8]~15_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[9][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[9][8]~q\);

-- Location: LABCELL_X62_Y7_N15
\recop|datapath_inst|registerfile_inst|q_b[8]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[8]~82_combout\ = ( \recop|datapath_inst|instruction_reg\(21) & ( \recop|datapath_inst|registerfile_inst|registers[9][8]~q\ & ( (!\recop|datapath_inst|instruction_reg\(20) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[10][8]~q\))) # (\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[11][8]~q\)) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(21) & ( 
-- \recop|datapath_inst|registerfile_inst|registers[9][8]~q\ & ( (\recop|datapath_inst|registerfile_inst|registers[8][8]~q\) # (\recop|datapath_inst|instruction_reg\(20)) ) ) ) # ( \recop|datapath_inst|instruction_reg\(21) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[9][8]~q\ & ( (!\recop|datapath_inst|instruction_reg\(20) & ((\recop|datapath_inst|registerfile_inst|registers[10][8]~q\))) # (\recop|datapath_inst|instruction_reg\(20) & 
-- (\recop|datapath_inst|registerfile_inst|registers[11][8]~q\)) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(21) & ( !\recop|datapath_inst|registerfile_inst|registers[9][8]~q\ & ( (!\recop|datapath_inst|instruction_reg\(20) & 
-- \recop|datapath_inst|registerfile_inst|registers[8][8]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000001011010111101110111011101110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][8]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][8]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][8]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][8]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[8]~82_combout\);

-- Location: LABCELL_X64_Y7_N57
\recop|datapath_inst|registerfile_inst|q_b[8]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[8]~86_combout\ = ( \recop|datapath_inst|registerfile_inst|q_b[8]~82_combout\ & ( \recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[8]~82_combout\ & ( 
-- \recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & ( ((\recop|datapath_inst|registerfile_inst|q_b[8]~87_combout\ & \recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\)) # (\recop|datapath_inst|registerfile_inst|q_b[8]~85_combout\) ) ) ) # ( 
-- \recop|datapath_inst|registerfile_inst|q_b[8]~82_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & ( ((\recop|datapath_inst|registerfile_inst|q_b[8]~87_combout\ & \recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\)) # 
-- (\recop|datapath_inst|registerfile_inst|q_b[8]~85_combout\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[8]~82_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & ( ((\recop|datapath_inst|registerfile_inst|q_b[8]~87_combout\ 
-- & \recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\)) # (\recop|datapath_inst|registerfile_inst|q_b[8]~85_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111100000011111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[8]~87_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~2_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[8]~85_combout\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[8]~82_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~1_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[8]~86_combout\);

-- Location: FF_X64_Y7_N59
\recop|datapath_inst|id_ex_reg_z[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|q_b[8]~86_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_reg_z\(8));

-- Location: LABCELL_X73_Y8_N6
\recop|datapath_inst|operand_b_temp[8]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b_temp[8]~19_combout\ = ( \recop|datapath_inst|operand_b_temp[0]~0_combout\ & ( (!\recop|datapath_inst|operand_b_temp[0]~1_combout\ & ((\recop|datapath_inst|id_ex_reg_z\(8)))) # 
-- (\recop|datapath_inst|operand_b_temp[0]~1_combout\ & (\recop|datapath_inst|ex_mem_alu_result\(8))) ) ) # ( !\recop|datapath_inst|operand_b_temp[0]~0_combout\ & ( \recop|datapath_inst|id_ex_reg_z\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(8),
	datad => \recop|datapath_inst|ALT_INV_id_ex_reg_z\(8),
	dataf => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~0_combout\,
	combout => \recop|datapath_inst|operand_b_temp[8]~19_combout\);

-- Location: M10K_X58_Y7_N0
\recop|prog_mem|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./code/bin/multiply.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem|altsyncram:altsyncram_component|altsyncram_4ah1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \recop|recop_pll_inst|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	portaaddr => \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: MLABCELL_X59_Y7_N57
\recop|datapath_inst|instruction_reg[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|instruction_reg[8]~feeder_combout\ = ( \recop|prog_mem|altsyncram_component|auto_generated|q_a\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|prog_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	combout => \recop|datapath_inst|instruction_reg[8]~feeder_combout\);

-- Location: FF_X59_Y7_N59
\recop|datapath_inst|instruction_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|instruction_reg[8]~feeder_combout\,
	sclr => \recop|datapath_inst|instruction_reg[16]~0_combout\,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|instruction_reg\(8));

-- Location: FF_X73_Y7_N23
\recop|datapath_inst|id_ex_operand[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|instruction_reg\(8),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_operand\(8));

-- Location: FF_X66_Y6_N19
\recop|datapath_inst|next_pc_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|Add0~53_sumout\,
	sclr => \recop|datapath_inst|instruction_fetch~1_combout\,
	ena => \recop|datapath_inst|next_pc_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|next_pc_reg\(8));

-- Location: FF_X73_Y7_N49
\recop|datapath_inst|id_ex_next_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|next_pc_reg\(8),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_next_pc\(8));

-- Location: LABCELL_X73_Y7_N48
\recop|datapath_inst|operand_b[8]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b[8]~5_combout\ = ( !\recop|control_unit_inst|alu_src\(0) & ( (!\recop|control_unit_inst|alu_src\(1) & (((!\recop|datapath_inst|operand_b_temp[0]~3_combout\ & (\recop|datapath_inst|operand_b_temp[8]~19_combout\)) # 
-- (\recop|datapath_inst|operand_b_temp[0]~3_combout\ & ((\recop|datapath_inst|reg_wr_data[8]~15_combout\)))))) # (\recop|control_unit_inst|alu_src\(1) & (((\recop|datapath_inst|id_ex_next_pc\(8))))) ) ) # ( \recop|control_unit_inst|alu_src\(0) & ( 
-- (!\recop|control_unit_inst|alu_src\(1) & (((\recop|datapath_inst|id_ex_operand\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010011100000101000010100000101000100111101011110000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_alu_src\(1),
	datab => \recop|datapath_inst|ALT_INV_operand_b_temp[8]~19_combout\,
	datac => \recop|datapath_inst|ALT_INV_id_ex_operand\(8),
	datad => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~3_combout\,
	datae => \recop|control_unit_inst|ALT_INV_alu_src\(0),
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[8]~15_combout\,
	datag => \recop|datapath_inst|ALT_INV_id_ex_next_pc\(8),
	combout => \recop|datapath_inst|operand_b[8]~5_combout\);

-- Location: LABCELL_X74_Y5_N45
\recop|datapath_inst|ex_mem_alu_result~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~42_combout\ = ( \recop|datapath_inst|operand_b[1]~2_combout\ & ( (!\recop|datapath_inst|operand_b[0]~57_combout\ & \recop|datapath_inst|operand_a[0]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[0]~57_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_a[0]~5_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_b[1]~2_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~42_combout\);

-- Location: FF_X62_Y5_N13
\recop|datapath_inst|registerfile_inst|registers[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[10]~14_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[11][11]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[11][10]~q\);

-- Location: LABCELL_X61_Y5_N48
\recop|datapath_inst|registerfile_inst|registers[10][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[10][10]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[10]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[10]~14_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[10][10]~feeder_combout\);

-- Location: FF_X61_Y5_N49
\recop|datapath_inst|registerfile_inst|registers[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[10][10]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[10][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[10][10]~q\);

-- Location: FF_X63_Y5_N20
\recop|datapath_inst|registerfile_inst|registers[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[10]~14_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[8][10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[8][10]~q\);

-- Location: FF_X62_Y5_N32
\recop|datapath_inst|registerfile_inst|registers[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[10]~14_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[9][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[9][10]~q\);

-- Location: LABCELL_X63_Y5_N0
\recop|datapath_inst|registerfile_inst|q_a[10]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[10]~75_combout\ = ( \recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|registerfile_inst|registers[11][10]~q\ ) ) ) # ( 
-- !\recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|registerfile_inst|registers[9][10]~q\ ) ) ) # ( \recop|datapath_inst|instruction_reg\(17) & ( !\recop|datapath_inst|instruction_reg\(16) & ( 
-- \recop|datapath_inst|registerfile_inst|registers[10][10]~q\ ) ) ) # ( !\recop|datapath_inst|instruction_reg\(17) & ( !\recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|registerfile_inst|registers[8][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][10]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][10]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][10]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][10]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	combout => \recop|datapath_inst|registerfile_inst|q_a[10]~75_combout\);

-- Location: LABCELL_X64_Y6_N33
\recop|datapath_inst|registerfile_inst|q_a[10]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[10]~81_combout\ = (!\recop|datapath_inst|registerfile_inst|q_a[10]~80_combout\) # ((\recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\ & \recop|datapath_inst|registerfile_inst|q_a[10]~75_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110111001101110011011100110111001101110011011100110111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~1_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[10]~80_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[10]~75_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[10]~81_combout\);

-- Location: FF_X64_Y6_N34
\recop|datapath_inst|id_ex_reg_x[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|q_a[10]~81_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_reg_x\(10));

-- Location: FF_X71_Y6_N5
\recop|datapath_inst|id_ex_operand[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|instruction_reg\(10),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_operand\(10));

-- Location: LABCELL_X62_Y5_N33
\recop|datapath_inst|registerfile_inst|q_b[10]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[10]~70_combout\ = ( \recop|datapath_inst|instruction_reg\(20) & ( \recop|datapath_inst|registerfile_inst|registers[11][10]~q\ & ( (\recop|datapath_inst|instruction_reg\(21)) # 
-- (\recop|datapath_inst|registerfile_inst|registers[9][10]~q\) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(20) & ( \recop|datapath_inst|registerfile_inst|registers[11][10]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21) & 
-- (\recop|datapath_inst|registerfile_inst|registers[8][10]~q\)) # (\recop|datapath_inst|instruction_reg\(21) & ((\recop|datapath_inst|registerfile_inst|registers[10][10]~q\))) ) ) ) # ( \recop|datapath_inst|instruction_reg\(20) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[11][10]~q\ & ( (\recop|datapath_inst|registerfile_inst|registers[9][10]~q\ & !\recop|datapath_inst|instruction_reg\(21)) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(20) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[11][10]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21) & (\recop|datapath_inst|registerfile_inst|registers[8][10]~q\)) # (\recop|datapath_inst|instruction_reg\(21) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[10][10]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111010001000100010000001100001111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][10]~q\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][10]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][10]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][10]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[10]~70_combout\);

-- Location: FF_X66_Y3_N47
\recop|datapath_inst|registerfile_inst|registers[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[10]~14_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[15][10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[15][10]~q\);

-- Location: FF_X65_Y3_N2
\recop|datapath_inst|registerfile_inst|registers[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[10]~14_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[12][5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[12][10]~q\);

-- Location: FF_X65_Y3_N59
\recop|datapath_inst|registerfile_inst|registers[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[10]~14_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[14][4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[14][10]~q\);

-- Location: FF_X65_Y3_N20
\recop|datapath_inst|registerfile_inst|registers[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[10]~14_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[13][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[13][10]~q\);

-- Location: MLABCELL_X65_Y3_N6
\recop|datapath_inst|registerfile_inst|q_b[10]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[10]~71_combout\ = ( \recop|datapath_inst|instruction_reg\(21) & ( \recop|datapath_inst|registerfile_inst|registers[13][10]~q\ & ( (!\recop|datapath_inst|instruction_reg\(20) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[14][10]~q\))) # (\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[15][10]~q\)) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(21) & ( 
-- \recop|datapath_inst|registerfile_inst|registers[13][10]~q\ & ( (\recop|datapath_inst|registerfile_inst|registers[12][10]~q\) # (\recop|datapath_inst|instruction_reg\(20)) ) ) ) # ( \recop|datapath_inst|instruction_reg\(21) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[13][10]~q\ & ( (!\recop|datapath_inst|instruction_reg\(20) & ((\recop|datapath_inst|registerfile_inst|registers[14][10]~q\))) # (\recop|datapath_inst|instruction_reg\(20) & 
-- (\recop|datapath_inst|registerfile_inst|registers[15][10]~q\)) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(21) & ( !\recop|datapath_inst|registerfile_inst|registers[13][10]~q\ & ( (!\recop|datapath_inst|instruction_reg\(20) & 
-- \recop|datapath_inst|registerfile_inst|registers[12][10]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000100011101110100111111001111110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][10]~q\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][10]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][10]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][10]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[10]~71_combout\);

-- Location: FF_X61_Y9_N11
\recop|datapath_inst|registerfile_inst|registers[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[10]~14_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[7][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[7][10]~q\);

-- Location: LABCELL_X60_Y9_N12
\recop|datapath_inst|registerfile_inst|registers[4][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[4][10]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[10]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[10]~14_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[4][10]~feeder_combout\);

-- Location: FF_X60_Y9_N14
\recop|datapath_inst|registerfile_inst|registers[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[4][10]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[4][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[4][10]~q\);

-- Location: FF_X61_Y9_N26
\recop|datapath_inst|registerfile_inst|registers[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[10]~14_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[6][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[6][10]~q\);

-- Location: MLABCELL_X65_Y9_N45
\recop|datapath_inst|registerfile_inst|registers[5][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[5][10]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[10]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[10]~14_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[5][10]~feeder_combout\);

-- Location: FF_X65_Y9_N46
\recop|datapath_inst|registerfile_inst|registers[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[5][10]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[5][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[5][10]~q\);

-- Location: LABCELL_X61_Y9_N57
\recop|datapath_inst|registerfile_inst|q_b[10]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[10]~72_combout\ = ( \recop|datapath_inst|instruction_reg\(21) & ( \recop|datapath_inst|registerfile_inst|registers[5][10]~q\ & ( (!\recop|datapath_inst|instruction_reg\(20) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[6][10]~q\))) # (\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[7][10]~q\)) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(21) & ( 
-- \recop|datapath_inst|registerfile_inst|registers[5][10]~q\ & ( (\recop|datapath_inst|registerfile_inst|registers[4][10]~q\) # (\recop|datapath_inst|instruction_reg\(20)) ) ) ) # ( \recop|datapath_inst|instruction_reg\(21) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[5][10]~q\ & ( (!\recop|datapath_inst|instruction_reg\(20) & ((\recop|datapath_inst|registerfile_inst|registers[6][10]~q\))) # (\recop|datapath_inst|instruction_reg\(20) & 
-- (\recop|datapath_inst|registerfile_inst|registers[7][10]~q\)) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(21) & ( !\recop|datapath_inst|registerfile_inst|registers[5][10]~q\ & ( (!\recop|datapath_inst|instruction_reg\(20) & 
-- \recop|datapath_inst|registerfile_inst|registers[4][10]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000100011011101101011111010111110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][10]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][10]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][10]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][10]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[10]~72_combout\);

-- Location: FF_X64_Y8_N56
\recop|datapath_inst|registerfile_inst|registers[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[10]~14_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[3][5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[3][10]~q\);

-- Location: LABCELL_X63_Y8_N57
\recop|datapath_inst|registerfile_inst|registers[1][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[1][10]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[10]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[10]~14_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[1][10]~feeder_combout\);

-- Location: FF_X63_Y8_N59
\recop|datapath_inst|registerfile_inst|registers[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[1][10]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[1][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[1][10]~q\);

-- Location: FF_X64_Y8_N2
\recop|datapath_inst|registerfile_inst|registers[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[10]~14_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[2][8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[2][10]~q\);

-- Location: LABCELL_X64_Y8_N0
\recop|datapath_inst|registerfile_inst|q_b[10]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[10]~73_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[2][10]~q\ & ( \recop|datapath_inst|instruction_reg\(20) & ( (!\recop|datapath_inst|instruction_reg\(22) & 
-- ((!\recop|datapath_inst|instruction_reg\(21) & ((\recop|datapath_inst|registerfile_inst|registers[1][10]~q\))) # (\recop|datapath_inst|instruction_reg\(21) & (\recop|datapath_inst|registerfile_inst|registers[3][10]~q\)))) ) ) ) # ( 
-- !\recop|datapath_inst|registerfile_inst|registers[2][10]~q\ & ( \recop|datapath_inst|instruction_reg\(20) & ( (!\recop|datapath_inst|instruction_reg\(22) & ((!\recop|datapath_inst|instruction_reg\(21) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[1][10]~q\))) # (\recop|datapath_inst|instruction_reg\(21) & (\recop|datapath_inst|registerfile_inst|registers[3][10]~q\)))) ) ) ) # ( \recop|datapath_inst|registerfile_inst|registers[2][10]~q\ & ( 
-- !\recop|datapath_inst|instruction_reg\(20) & ( (!\recop|datapath_inst|instruction_reg\(22) & \recop|datapath_inst|instruction_reg\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000110000010100000011000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][10]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][10]~q\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(22),
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][10]~q\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	combout => \recop|datapath_inst|registerfile_inst|q_b[10]~73_combout\);

-- Location: LABCELL_X64_Y6_N0
\recop|datapath_inst|registerfile_inst|q_b[10]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[10]~74_combout\ = ( \recop|datapath_inst|registerfile_inst|q_b[10]~73_combout\ & ( \recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\ ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[10]~73_combout\ & ( 
-- \recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\ & ( (\recop|datapath_inst|registerfile_inst|q_b[10]~72_combout\ & \recop|datapath_inst|instruction_reg\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[10]~72_combout\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(22),
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[10]~73_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~2_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[10]~74_combout\);

-- Location: MLABCELL_X65_Y6_N15
\recop|datapath_inst|registerfile_inst|q_b[10]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[10]~75_combout\ = ( !\recop|datapath_inst|reg_wr_data[10]~14_combout\ & ( \recop|datapath_inst|registerfile_inst|process_2~1_combout\ & ( (!\recop|datapath_inst|registerfile_inst|q_b[10]~74_combout\ & 
-- ((!\recop|datapath_inst|registerfile_inst|q_b[10]~71_combout\) # (!\recop|datapath_inst|registerfile_inst|q_b[14]~5_combout\))) ) ) ) # ( \recop|datapath_inst|reg_wr_data[10]~14_combout\ & ( !\recop|datapath_inst|registerfile_inst|process_2~1_combout\ & ( 
-- (!\recop|datapath_inst|registerfile_inst|q_b[10]~74_combout\ & ((!\recop|datapath_inst|registerfile_inst|q_b[10]~71_combout\) # (!\recop|datapath_inst|registerfile_inst|q_b[14]~5_combout\))) ) ) ) # ( !\recop|datapath_inst|reg_wr_data[10]~14_combout\ & ( 
-- !\recop|datapath_inst|registerfile_inst|process_2~1_combout\ & ( (!\recop|datapath_inst|registerfile_inst|q_b[10]~74_combout\ & ((!\recop|datapath_inst|registerfile_inst|q_b[10]~71_combout\) # (!\recop|datapath_inst|registerfile_inst|q_b[14]~5_combout\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100011001000110010001100100011001000110010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[10]~71_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[10]~74_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~5_combout\,
	datae => \recop|datapath_inst|ALT_INV_reg_wr_data[10]~14_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_process_2~1_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[10]~75_combout\);

-- Location: LABCELL_X71_Y6_N24
\recop|datapath_inst|registerfile_inst|q_b[10]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[10]~76_combout\ = (!\recop|datapath_inst|registerfile_inst|q_b[10]~75_combout\) # ((\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & \recop|datapath_inst|registerfile_inst|q_b[10]~70_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000011111111110000001111111111000000111111111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~1_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[10]~70_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[10]~75_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[10]~76_combout\);

-- Location: FF_X71_Y6_N26
\recop|datapath_inst|id_ex_reg_z[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|q_b[10]~76_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_reg_z\(10));

-- Location: LABCELL_X71_Y6_N15
\recop|datapath_inst|operand_b_temp[10]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b_temp[10]~17_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(10) & ( \recop|datapath_inst|operand_b_temp[0]~0_combout\ & ( (\recop|datapath_inst|operand_b_temp[0]~1_combout\) # (\recop|datapath_inst|id_ex_reg_z\(10)) ) ) 
-- ) # ( !\recop|datapath_inst|ex_mem_alu_result\(10) & ( \recop|datapath_inst|operand_b_temp[0]~0_combout\ & ( (\recop|datapath_inst|id_ex_reg_z\(10) & !\recop|datapath_inst|operand_b_temp[0]~1_combout\) ) ) ) # ( \recop|datapath_inst|ex_mem_alu_result\(10) 
-- & ( !\recop|datapath_inst|operand_b_temp[0]~0_combout\ & ( \recop|datapath_inst|id_ex_reg_z\(10) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result\(10) & ( !\recop|datapath_inst|operand_b_temp[0]~0_combout\ & ( \recop|datapath_inst|id_ex_reg_z\(10) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_id_ex_reg_z\(10),
	datac => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~1_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(10),
	dataf => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~0_combout\,
	combout => \recop|datapath_inst|operand_b_temp[10]~17_combout\);

-- Location: FF_X66_Y6_N25
\recop|datapath_inst|next_pc_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|Add0~45_sumout\,
	sclr => \recop|datapath_inst|instruction_fetch~1_combout\,
	ena => \recop|datapath_inst|next_pc_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|next_pc_reg\(10));

-- Location: FF_X71_Y6_N56
\recop|datapath_inst|id_ex_next_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|next_pc_reg\(10),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_next_pc\(10));

-- Location: LABCELL_X71_Y6_N54
\recop|datapath_inst|operand_b[10]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b[10]~13_combout\ = ( !\recop|control_unit_inst|alu_src\(0) & ( (!\recop|control_unit_inst|alu_src\(1) & ((!\recop|datapath_inst|operand_b_temp[0]~3_combout\ & (((\recop|datapath_inst|operand_b_temp[10]~17_combout\)))) # 
-- (\recop|datapath_inst|operand_b_temp[0]~3_combout\ & (((\recop|datapath_inst|reg_wr_data[10]~14_combout\)))))) # (\recop|control_unit_inst|alu_src\(1) & (((\recop|datapath_inst|id_ex_next_pc\(10))))) ) ) # ( \recop|control_unit_inst|alu_src\(0) & ( 
-- ((!\recop|control_unit_inst|alu_src\(1) & (\recop|datapath_inst|id_ex_operand\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001110001011000011000000110001000111110011110000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~3_combout\,
	datab => \recop|control_unit_inst|ALT_INV_alu_src\(1),
	datac => \recop|datapath_inst|ALT_INV_id_ex_operand\(10),
	datad => \recop|datapath_inst|ALT_INV_operand_b_temp[10]~17_combout\,
	datae => \recop|control_unit_inst|ALT_INV_alu_src\(0),
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[10]~14_combout\,
	datag => \recop|datapath_inst|ALT_INV_id_ex_next_pc\(10),
	combout => \recop|datapath_inst|operand_b[10]~13_combout\);

-- Location: MLABCELL_X72_Y6_N0
\recop|datapath_inst|alu_inst|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|Add0~37_sumout\ = SUM(( !\recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\ $ (!\recop|datapath_inst|operand_b[9]~9_combout\) ) + ( (!\recop|datapath_inst|operand_a[15]~3_combout\ & 
-- ((\recop|datapath_inst|operand_a[9]~30_combout\))) # (\recop|datapath_inst|operand_a[15]~3_combout\ & (\recop|datapath_inst|reg_wr_data[9]~13_combout\)) ) + ( \recop|datapath_inst|alu_inst|Add0~34\ ))
-- \recop|datapath_inst|alu_inst|Add0~38\ = CARRY(( !\recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\ $ (!\recop|datapath_inst|operand_b[9]~9_combout\) ) + ( (!\recop|datapath_inst|operand_a[15]~3_combout\ & ((\recop|datapath_inst|operand_a[9]~30_combout\))) 
-- # (\recop|datapath_inst|operand_a[15]~3_combout\ & (\recop|datapath_inst|reg_wr_data[9]~13_combout\)) ) + ( \recop|datapath_inst|alu_inst|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[15]~3_combout\,
	datab => \recop|control_unit_inst|ALT_INV_alu_op.ALU_ADD~reg0_q\,
	datac => \recop|datapath_inst|ALT_INV_reg_wr_data[9]~13_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[9]~9_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[9]~30_combout\,
	cin => \recop|datapath_inst|alu_inst|Add0~34\,
	sumout => \recop|datapath_inst|alu_inst|Add0~37_sumout\,
	cout => \recop|datapath_inst|alu_inst|Add0~38\);

-- Location: MLABCELL_X72_Y6_N3
\recop|datapath_inst|alu_inst|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|Add0~61_sumout\ = SUM(( !\recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\ $ (!\recop|datapath_inst|operand_b[10]~13_combout\) ) + ( (!\recop|datapath_inst|operand_a[15]~3_combout\ & 
-- ((\recop|datapath_inst|operand_a[10]~32_combout\))) # (\recop|datapath_inst|operand_a[15]~3_combout\ & (\recop|datapath_inst|reg_wr_data[10]~14_combout\)) ) + ( \recop|datapath_inst|alu_inst|Add0~38\ ))
-- \recop|datapath_inst|alu_inst|Add0~62\ = CARRY(( !\recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\ $ (!\recop|datapath_inst|operand_b[10]~13_combout\) ) + ( (!\recop|datapath_inst|operand_a[15]~3_combout\ & 
-- ((\recop|datapath_inst|operand_a[10]~32_combout\))) # (\recop|datapath_inst|operand_a[15]~3_combout\ & (\recop|datapath_inst|reg_wr_data[10]~14_combout\)) ) + ( \recop|datapath_inst|alu_inst|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[15]~3_combout\,
	datab => \recop|control_unit_inst|ALT_INV_alu_op.ALU_ADD~reg0_q\,
	datac => \recop|datapath_inst|ALT_INV_reg_wr_data[10]~14_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[10]~13_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[10]~32_combout\,
	cin => \recop|datapath_inst|alu_inst|Add0~38\,
	sumout => \recop|datapath_inst|alu_inst|Add0~61_sumout\,
	cout => \recop|datapath_inst|alu_inst|Add0~62\);

-- Location: MLABCELL_X72_Y5_N18
\recop|datapath_inst|alu_inst|ShiftLeft0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|ShiftLeft0~1_combout\ = ( \recop|datapath_inst|operand_a[2]~21_combout\ & ( (!\recop|datapath_inst|operand_b[1]~2_combout\ & (!\recop|datapath_inst|operand_b[0]~57_combout\ & (\recop|datapath_inst|operand_a[0]~5_combout\))) # 
-- (\recop|datapath_inst|operand_b[1]~2_combout\ & ((!\recop|datapath_inst|operand_b[0]~57_combout\) # ((\recop|datapath_inst|operand_a[1]~17_combout\)))) ) ) # ( !\recop|datapath_inst|operand_a[2]~21_combout\ & ( 
-- (!\recop|datapath_inst|operand_b[1]~2_combout\ & (!\recop|datapath_inst|operand_b[0]~57_combout\ & (\recop|datapath_inst|operand_a[0]~5_combout\))) # (\recop|datapath_inst|operand_b[1]~2_combout\ & (\recop|datapath_inst|operand_b[0]~57_combout\ & 
-- ((\recop|datapath_inst|operand_a[1]~17_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001000010000001100101001100010111010100110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[1]~2_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_b[0]~57_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_a[0]~5_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[1]~17_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[2]~21_combout\,
	combout => \recop|datapath_inst|alu_inst|ShiftLeft0~1_combout\);

-- Location: LABCELL_X73_Y6_N18
\recop|datapath_inst|ex_mem_alu_result~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~111_combout\ = ( !\recop|datapath_inst|alu_inst|ShiftLeft0~1_combout\ & ( \recop|datapath_inst|ex_mem_alu_result~64_combout\ & ( (!\recop|datapath_inst|operand_a[10]~33_combout\ & 
-- ((!\recop|datapath_inst|operand_b[10]~13_combout\) # ((!\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\)))) # (\recop|datapath_inst|operand_a[10]~33_combout\ & (!\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\ & 
-- ((!\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\) # (\recop|datapath_inst|operand_b[10]~13_combout\)))) ) ) ) # ( \recop|datapath_inst|alu_inst|ShiftLeft0~1_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result~64_combout\ & ( 
-- (!\recop|datapath_inst|operand_a[10]~33_combout\ & ((!\recop|datapath_inst|operand_b[10]~13_combout\) # ((!\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\)))) # (\recop|datapath_inst|operand_a[10]~33_combout\ & 
-- (!\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\ & ((!\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\) # (\recop|datapath_inst|operand_b[10]~13_combout\)))) ) ) ) # ( !\recop|datapath_inst|alu_inst|ShiftLeft0~1_combout\ & ( 
-- !\recop|datapath_inst|ex_mem_alu_result~64_combout\ & ( (!\recop|datapath_inst|operand_a[10]~33_combout\ & ((!\recop|datapath_inst|operand_b[10]~13_combout\) # ((!\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\)))) # 
-- (\recop|datapath_inst|operand_a[10]~33_combout\ & (!\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\ & ((!\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\) # (\recop|datapath_inst|operand_b[10]~13_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011000100111110101100010011111010110001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[10]~13_combout\,
	datab => \recop|control_unit_inst|ALT_INV_alu_op.ALU_OR~reg0_q\,
	datac => \recop|control_unit_inst|ALT_INV_alu_op.ALU_XOR~reg0_q\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[10]~33_combout\,
	datae => \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~1_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~64_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~111_combout\);

-- Location: FF_X65_Y4_N14
\recop|datapath_inst|registerfile_inst|registers[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[5]~4_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[2][8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[2][5]~q\);

-- Location: FF_X65_Y4_N20
\recop|datapath_inst|registerfile_inst|registers[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[5]~4_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[3][5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[3][5]~q\);

-- Location: FF_X66_Y9_N44
\recop|datapath_inst|registerfile_inst|registers[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[5]~4_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[7][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[7][5]~q\);

-- Location: FF_X65_Y9_N38
\recop|datapath_inst|registerfile_inst|registers[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[5]~4_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[5][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[5][5]~q\);

-- Location: FF_X66_Y9_N26
\recop|datapath_inst|registerfile_inst|registers[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[5]~4_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[6][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[6][5]~q\);

-- Location: FF_X65_Y8_N8
\recop|datapath_inst|registerfile_inst|registers[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[5]~4_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[4][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[4][5]~q\);

-- Location: LABCELL_X66_Y9_N3
\recop|datapath_inst|registerfile_inst|q_b[5]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[5]~24_combout\ = ( \recop|datapath_inst|instruction_reg\(21) & ( \recop|datapath_inst|registerfile_inst|registers[4][5]~q\ & ( (!\recop|datapath_inst|instruction_reg\(20) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[6][5]~q\))) # (\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[7][5]~q\)) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(21) & ( 
-- \recop|datapath_inst|registerfile_inst|registers[4][5]~q\ & ( (!\recop|datapath_inst|instruction_reg\(20)) # (\recop|datapath_inst|registerfile_inst|registers[5][5]~q\) ) ) ) # ( \recop|datapath_inst|instruction_reg\(21) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[4][5]~q\ & ( (!\recop|datapath_inst|instruction_reg\(20) & ((\recop|datapath_inst|registerfile_inst|registers[6][5]~q\))) # (\recop|datapath_inst|instruction_reg\(20) & 
-- (\recop|datapath_inst|registerfile_inst|registers[7][5]~q\)) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(21) & ( !\recop|datapath_inst|registerfile_inst|registers[4][5]~q\ & ( (\recop|datapath_inst|instruction_reg\(20) & 
-- \recop|datapath_inst|registerfile_inst|registers[5][5]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000100011011101110101111101011110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][5]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][5]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][5]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][5]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[5]~24_combout\);

-- Location: FF_X65_Y8_N26
\recop|datapath_inst|registerfile_inst|registers[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[5]~4_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[1][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[1][5]~q\);

-- Location: MLABCELL_X65_Y4_N12
\recop|datapath_inst|registerfile_inst|q_b[5]~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[5]~123_combout\ = ( !\recop|datapath_inst|instruction_reg\(21) & ( (!\recop|datapath_inst|instruction_reg\(22) & (\recop|datapath_inst|instruction_reg\(20) & 
-- (\recop|datapath_inst|registerfile_inst|registers[1][5]~q\))) # (\recop|datapath_inst|instruction_reg\(22) & ((((\recop|datapath_inst|registerfile_inst|q_b[5]~24_combout\))))) ) ) # ( \recop|datapath_inst|instruction_reg\(21) & ( 
-- (!\recop|datapath_inst|instruction_reg\(22) & ((!\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[2][5]~q\)) # (\recop|datapath_inst|instruction_reg\(20) & 
-- (((\recop|datapath_inst|registerfile_inst|registers[3][5]~q\)))))) # (\recop|datapath_inst|instruction_reg\(22) & ((((\recop|datapath_inst|registerfile_inst|q_b[5]~24_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000010000010101001010111010101110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(22),
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][5]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][5]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[5]~24_combout\,
	datag => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][5]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[5]~123_combout\);

-- Location: FF_X64_Y5_N29
\recop|datapath_inst|registerfile_inst|registers[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[5]~4_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[9][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[9][5]~q\);

-- Location: FF_X64_Y5_N14
\recop|datapath_inst|registerfile_inst|registers[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[5]~4_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[11][11]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[11][5]~q\);

-- Location: FF_X64_Y5_N23
\recop|datapath_inst|registerfile_inst|registers[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[5]~4_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[10][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[10][5]~q\);

-- Location: LABCELL_X63_Y5_N57
\recop|datapath_inst|registerfile_inst|registers[8][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[8][5]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[5]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[5]~4_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[8][5]~feeder_combout\);

-- Location: FF_X63_Y5_N59
\recop|datapath_inst|registerfile_inst|registers[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[8][5]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[8][10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[8][5]~q\);

-- Location: LABCELL_X64_Y5_N21
\recop|datapath_inst|registerfile_inst|q_b[5]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[5]~23_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[10][5]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[8][5]~q\ & ( (!\recop|datapath_inst|instruction_reg\(20)) # 
-- ((!\recop|datapath_inst|instruction_reg\(21) & (\recop|datapath_inst|registerfile_inst|registers[9][5]~q\)) # (\recop|datapath_inst|instruction_reg\(21) & ((\recop|datapath_inst|registerfile_inst|registers[11][5]~q\)))) ) ) ) # ( 
-- !\recop|datapath_inst|registerfile_inst|registers[10][5]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[8][5]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21) & (((!\recop|datapath_inst|instruction_reg\(20))) # 
-- (\recop|datapath_inst|registerfile_inst|registers[9][5]~q\))) # (\recop|datapath_inst|instruction_reg\(21) & (((\recop|datapath_inst|registerfile_inst|registers[11][5]~q\ & \recop|datapath_inst|instruction_reg\(20))))) ) ) ) # ( 
-- \recop|datapath_inst|registerfile_inst|registers[10][5]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[8][5]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21) & (\recop|datapath_inst|registerfile_inst|registers[9][5]~q\ & 
-- ((\recop|datapath_inst|instruction_reg\(20))))) # (\recop|datapath_inst|instruction_reg\(21) & (((!\recop|datapath_inst|instruction_reg\(20)) # (\recop|datapath_inst|registerfile_inst|registers[11][5]~q\)))) ) ) ) # ( 
-- !\recop|datapath_inst|registerfile_inst|registers[10][5]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[8][5]~q\ & ( (\recop|datapath_inst|instruction_reg\(20) & ((!\recop|datapath_inst|instruction_reg\(21) & 
-- (\recop|datapath_inst|registerfile_inst|registers[9][5]~q\)) # (\recop|datapath_inst|instruction_reg\(21) & ((\recop|datapath_inst|registerfile_inst|registers[11][5]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][5]~q\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][5]~q\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][5]~q\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][5]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[5]~23_combout\);

-- Location: LABCELL_X66_Y3_N0
\recop|datapath_inst|registerfile_inst|registers[15][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[15][5]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[5]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[5]~4_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[15][5]~feeder_combout\);

-- Location: FF_X66_Y3_N2
\recop|datapath_inst|registerfile_inst|registers[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[15][5]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[15][10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[15][5]~q\);

-- Location: FF_X65_Y3_N17
\recop|datapath_inst|registerfile_inst|registers[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[5]~4_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[13][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[13][5]~q\);

-- Location: FF_X65_Y3_N11
\recop|datapath_inst|registerfile_inst|registers[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[5]~4_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[12][5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[12][5]~q\);

-- Location: FF_X65_Y3_N56
\recop|datapath_inst|registerfile_inst|registers[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[5]~4_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[14][4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[14][5]~q\);

-- Location: MLABCELL_X65_Y3_N27
\recop|datapath_inst|registerfile_inst|q_b[5]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[5]~25_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[14][5]~q\ & ( \recop|datapath_inst|instruction_reg\(21) & ( (!\recop|datapath_inst|instruction_reg\(20)) # 
-- (\recop|datapath_inst|registerfile_inst|registers[15][5]~q\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[14][5]~q\ & ( \recop|datapath_inst|instruction_reg\(21) & ( (\recop|datapath_inst|registerfile_inst|registers[15][5]~q\ & 
-- \recop|datapath_inst|instruction_reg\(20)) ) ) ) # ( \recop|datapath_inst|registerfile_inst|registers[14][5]~q\ & ( !\recop|datapath_inst|instruction_reg\(21) & ( (!\recop|datapath_inst|instruction_reg\(20) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[12][5]~q\))) # (\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[13][5]~q\)) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[14][5]~q\ & ( 
-- !\recop|datapath_inst|instruction_reg\(21) & ( (!\recop|datapath_inst|instruction_reg\(20) & ((\recop|datapath_inst|registerfile_inst|registers[12][5]~q\))) # (\recop|datapath_inst|instruction_reg\(20) & 
-- (\recop|datapath_inst|registerfile_inst|registers[13][5]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][5]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][5]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][5]~q\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][5]~q\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	combout => \recop|datapath_inst|registerfile_inst|q_b[5]~25_combout\);

-- Location: MLABCELL_X65_Y4_N54
\recop|datapath_inst|registerfile_inst|q_b[5]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[5]~26_combout\ = ( \recop|datapath_inst|registerfile_inst|q_b[14]~5_combout\ & ( ((\recop|datapath_inst|reg_wr_data[5]~4_combout\ & \recop|datapath_inst|registerfile_inst|process_2~1_combout\)) # 
-- (\recop|datapath_inst|registerfile_inst|q_b[5]~25_combout\) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[14]~5_combout\ & ( (\recop|datapath_inst|reg_wr_data[5]~4_combout\ & \recop|datapath_inst|registerfile_inst|process_2~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_reg_wr_data[5]~4_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[5]~25_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_process_2~1_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~5_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[5]~26_combout\);

-- Location: MLABCELL_X65_Y4_N33
\recop|datapath_inst|registerfile_inst|q_b[5]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[5]~27_combout\ = ( \recop|datapath_inst|registerfile_inst|q_b[5]~26_combout\ & ( \recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[5]~26_combout\ & ( 
-- \recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & ( ((\recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\ & \recop|datapath_inst|registerfile_inst|q_b[5]~123_combout\)) # (\recop|datapath_inst|registerfile_inst|q_b[5]~23_combout\) ) ) ) # ( 
-- \recop|datapath_inst|registerfile_inst|q_b[5]~26_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[5]~26_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & ( 
-- (\recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\ & \recop|datapath_inst|registerfile_inst|q_b[5]~123_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001111111111111111100011111000111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~2_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[5]~123_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[5]~23_combout\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[5]~26_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~1_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[5]~27_combout\);

-- Location: FF_X65_Y4_N31
\recop|datapath_inst|id_ex_reg_z[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|registerfile_inst|q_b[5]~27_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_reg_z\(5));

-- Location: LABCELL_X71_Y5_N12
\recop|datapath_inst|operand_b_temp[5]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b_temp[5]~8_combout\ = ( \recop|datapath_inst|operand_b_temp[0]~0_combout\ & ( (!\recop|datapath_inst|operand_b_temp[0]~1_combout\ & (\recop|datapath_inst|id_ex_reg_z\(5))) # (\recop|datapath_inst|operand_b_temp[0]~1_combout\ 
-- & ((\recop|datapath_inst|ex_mem_alu_result\(5)))) ) ) # ( !\recop|datapath_inst|operand_b_temp[0]~0_combout\ & ( \recop|datapath_inst|id_ex_reg_z\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_id_ex_reg_z\(5),
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(5),
	datad => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~1_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~0_combout\,
	combout => \recop|datapath_inst|operand_b_temp[5]~8_combout\);

-- Location: FF_X71_Y5_N40
\recop|datapath_inst|id_ex_operand[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|instruction_reg\(5),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_operand\(5));

-- Location: FF_X66_Y6_N10
\recop|datapath_inst|next_pc_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|Add0~13_sumout\,
	sclr => \recop|datapath_inst|instruction_fetch~1_combout\,
	ena => \recop|datapath_inst|next_pc_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|next_pc_reg\(5));

-- Location: FF_X71_Y5_N8
\recop|datapath_inst|id_ex_next_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|next_pc_reg\(5),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_next_pc\(5));

-- Location: LABCELL_X71_Y5_N6
\recop|datapath_inst|operand_b[5]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b[5]~41_combout\ = ( !\recop|control_unit_inst|alu_src\(0) & ( (!\recop|control_unit_inst|alu_src\(1) & (((!\recop|datapath_inst|operand_b_temp[0]~3_combout\ & (\recop|datapath_inst|operand_b_temp[5]~8_combout\)) # 
-- (\recop|datapath_inst|operand_b_temp[0]~3_combout\ & ((\recop|datapath_inst|reg_wr_data[5]~4_combout\)))))) # (\recop|control_unit_inst|alu_src\(1) & (((\recop|datapath_inst|id_ex_next_pc\(5))))) ) ) # ( \recop|control_unit_inst|alu_src\(0) & ( 
-- (!\recop|control_unit_inst|alu_src\(1) & (((\recop|datapath_inst|id_ex_operand\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010011100000101000010100000101000100111101011110000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_alu_src\(1),
	datab => \recop|datapath_inst|ALT_INV_operand_b_temp[5]~8_combout\,
	datac => \recop|datapath_inst|ALT_INV_id_ex_operand\(5),
	datad => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~3_combout\,
	datae => \recop|control_unit_inst|ALT_INV_alu_src\(0),
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[5]~4_combout\,
	datag => \recop|datapath_inst|ALT_INV_id_ex_next_pc\(5),
	combout => \recop|datapath_inst|operand_b[5]~41_combout\);

-- Location: LABCELL_X71_Y6_N30
\recop|datapath_inst|alu_inst|ShiftLeft0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|ShiftLeft0~4_combout\ = ( \recop|datapath_inst|operand_a[4]~15_combout\ & ( \recop|datapath_inst|operand_a[5]~13_combout\ & ( ((!\recop|datapath_inst|operand_b[0]~57_combout\ & 
-- ((\recop|datapath_inst|operand_a[3]~19_combout\))) # (\recop|datapath_inst|operand_b[0]~57_combout\ & (\recop|datapath_inst|operand_a[2]~21_combout\))) # (\recop|datapath_inst|operand_b[1]~2_combout\) ) ) ) # ( 
-- !\recop|datapath_inst|operand_a[4]~15_combout\ & ( \recop|datapath_inst|operand_a[5]~13_combout\ & ( (!\recop|datapath_inst|operand_b[0]~57_combout\ & (((\recop|datapath_inst|operand_a[3]~19_combout\) # (\recop|datapath_inst|operand_b[1]~2_combout\)))) # 
-- (\recop|datapath_inst|operand_b[0]~57_combout\ & (\recop|datapath_inst|operand_a[2]~21_combout\ & (!\recop|datapath_inst|operand_b[1]~2_combout\))) ) ) ) # ( \recop|datapath_inst|operand_a[4]~15_combout\ & ( !\recop|datapath_inst|operand_a[5]~13_combout\ 
-- & ( (!\recop|datapath_inst|operand_b[0]~57_combout\ & (((!\recop|datapath_inst|operand_b[1]~2_combout\ & \recop|datapath_inst|operand_a[3]~19_combout\)))) # (\recop|datapath_inst|operand_b[0]~57_combout\ & (((\recop|datapath_inst|operand_b[1]~2_combout\)) 
-- # (\recop|datapath_inst|operand_a[2]~21_combout\))) ) ) ) # ( !\recop|datapath_inst|operand_a[4]~15_combout\ & ( !\recop|datapath_inst|operand_a[5]~13_combout\ & ( (!\recop|datapath_inst|operand_b[1]~2_combout\ & 
-- ((!\recop|datapath_inst|operand_b[0]~57_combout\ & ((\recop|datapath_inst|operand_a[3]~19_combout\))) # (\recop|datapath_inst|operand_b[0]~57_combout\ & (\recop|datapath_inst|operand_a[2]~21_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[2]~21_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_b[0]~57_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_b[1]~2_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[3]~19_combout\,
	datae => \recop|datapath_inst|ALT_INV_operand_a[4]~15_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[5]~13_combout\,
	combout => \recop|datapath_inst|alu_inst|ShiftLeft0~4_combout\);

-- Location: LABCELL_X73_Y6_N54
\recop|datapath_inst|ex_mem_alu_result~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~49_combout\ = ( \recop|datapath_inst|alu_inst|ShiftLeft0~4_combout\ & ( (\recop|control_unit_inst|alu_op.ALU_SLL~reg0_q\ & ((\recop|datapath_inst|operand_b[2]~4_combout\) # 
-- (\recop|datapath_inst|alu_inst|ShiftLeft0~0_combout\))) ) ) # ( !\recop|datapath_inst|alu_inst|ShiftLeft0~4_combout\ & ( (\recop|datapath_inst|alu_inst|ShiftLeft0~0_combout\ & (!\recop|datapath_inst|operand_b[2]~4_combout\ & 
-- \recop|control_unit_inst|alu_op.ALU_SLL~reg0_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000010111110000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~0_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_b[2]~4_combout\,
	datad => \recop|control_unit_inst|ALT_INV_alu_op.ALU_SLL~reg0_q\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~4_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~49_combout\);

-- Location: LABCELL_X71_Y6_N36
\recop|datapath_inst|alu_inst|ShiftRight0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|ShiftRight0~5_combout\ = ( \recop|datapath_inst|operand_b[0]~57_combout\ & ( \recop|datapath_inst|operand_b[1]~2_combout\ & ( \recop|datapath_inst|operand_a[10]~33_combout\ ) ) ) # ( 
-- !\recop|datapath_inst|operand_b[0]~57_combout\ & ( \recop|datapath_inst|operand_b[1]~2_combout\ & ( \recop|datapath_inst|operand_a[9]~31_combout\ ) ) ) # ( \recop|datapath_inst|operand_b[0]~57_combout\ & ( !\recop|datapath_inst|operand_b[1]~2_combout\ & ( 
-- \recop|datapath_inst|operand_a[12]~27_combout\ ) ) ) # ( !\recop|datapath_inst|operand_b[0]~57_combout\ & ( !\recop|datapath_inst|operand_b[1]~2_combout\ & ( \recop|datapath_inst|operand_a[11]~29_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[9]~31_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_a[12]~27_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_a[10]~33_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[11]~29_combout\,
	datae => \recop|datapath_inst|ALT_INV_operand_b[0]~57_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_b[1]~2_combout\,
	combout => \recop|datapath_inst|alu_inst|ShiftRight0~5_combout\);

-- Location: MLABCELL_X72_Y7_N48
\recop|datapath_inst|ex_mem_alu_result[7]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result[7]~44_combout\ = !\recop|datapath_inst|operand_b[2]~4_combout\ $ (\recop|datapath_inst|operand_b[3]~33_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111111110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_operand_b[2]~4_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[3]~33_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result[7]~44_combout\);

-- Location: LABCELL_X63_Y7_N12
\recop|datapath_inst|registerfile_inst|registers[10][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[10][6]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[6]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[6]~3_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[10][6]~feeder_combout\);

-- Location: FF_X63_Y7_N14
\recop|datapath_inst|registerfile_inst|registers[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[10][6]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[10][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[10][6]~q\);

-- Location: LABCELL_X63_Y7_N18
\recop|datapath_inst|registerfile_inst|registers[11][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[11][6]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[6]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[6]~3_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[11][6]~feeder_combout\);

-- Location: FF_X63_Y7_N20
\recop|datapath_inst|registerfile_inst|registers[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[11][6]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[11][11]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[11][6]~q\);

-- Location: FF_X62_Y7_N56
\recop|datapath_inst|registerfile_inst|registers[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[6]~3_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[9][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[9][6]~q\);

-- Location: FF_X62_Y7_N26
\recop|datapath_inst|registerfile_inst|registers[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[6]~3_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[8][10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[8][6]~q\);

-- Location: LABCELL_X62_Y7_N57
\recop|datapath_inst|registerfile_inst|q_b[6]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[6]~18_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[9][6]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[8][6]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21)) # 
-- ((!\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[10][6]~q\)) # (\recop|datapath_inst|instruction_reg\(20) & ((\recop|datapath_inst|registerfile_inst|registers[11][6]~q\)))) ) ) ) # ( 
-- !\recop|datapath_inst|registerfile_inst|registers[9][6]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[8][6]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21) & (((!\recop|datapath_inst|instruction_reg\(20))))) # 
-- (\recop|datapath_inst|instruction_reg\(21) & ((!\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[10][6]~q\)) # (\recop|datapath_inst|instruction_reg\(20) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[11][6]~q\))))) ) ) ) # ( \recop|datapath_inst|registerfile_inst|registers[9][6]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[8][6]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21) & 
-- (((\recop|datapath_inst|instruction_reg\(20))))) # (\recop|datapath_inst|instruction_reg\(21) & ((!\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[10][6]~q\)) # (\recop|datapath_inst|instruction_reg\(20) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[11][6]~q\))))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[9][6]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[8][6]~q\ & ( (\recop|datapath_inst|instruction_reg\(21) & 
-- ((!\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[10][6]~q\)) # (\recop|datapath_inst|instruction_reg\(20) & ((\recop|datapath_inst|registerfile_inst|registers[11][6]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][6]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][6]~q\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][6]~q\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][6]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[6]~18_combout\);

-- Location: FF_X66_Y9_N38
\recop|datapath_inst|registerfile_inst|registers[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[6]~3_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[7][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[7][6]~q\);

-- Location: FF_X65_Y9_N29
\recop|datapath_inst|registerfile_inst|registers[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[6]~3_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[5][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[5][6]~q\);

-- Location: FF_X67_Y9_N8
\recop|datapath_inst|registerfile_inst|registers[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[6]~3_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[6][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[6][6]~q\);

-- Location: FF_X67_Y9_N53
\recop|datapath_inst|registerfile_inst|registers[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[6]~3_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[4][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[4][6]~q\);

-- Location: LABCELL_X66_Y9_N27
\recop|datapath_inst|registerfile_inst|q_b[6]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[6]~19_combout\ = ( \recop|datapath_inst|instruction_reg\(21) & ( \recop|datapath_inst|registerfile_inst|registers[4][6]~q\ & ( (!\recop|datapath_inst|instruction_reg\(20) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[6][6]~q\))) # (\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[7][6]~q\)) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(21) & ( 
-- \recop|datapath_inst|registerfile_inst|registers[4][6]~q\ & ( (!\recop|datapath_inst|instruction_reg\(20)) # (\recop|datapath_inst|registerfile_inst|registers[5][6]~q\) ) ) ) # ( \recop|datapath_inst|instruction_reg\(21) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[4][6]~q\ & ( (!\recop|datapath_inst|instruction_reg\(20) & ((\recop|datapath_inst|registerfile_inst|registers[6][6]~q\))) # (\recop|datapath_inst|instruction_reg\(20) & 
-- (\recop|datapath_inst|registerfile_inst|registers[7][6]~q\)) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(21) & ( !\recop|datapath_inst|registerfile_inst|registers[4][6]~q\ & ( (\recop|datapath_inst|registerfile_inst|registers[5][6]~q\ & 
-- \recop|datapath_inst|instruction_reg\(20)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011110101010111111111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][6]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][6]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][6]~q\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][6]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[6]~19_combout\);

-- Location: FF_X66_Y9_N56
\recop|datapath_inst|registerfile_inst|registers[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[6]~3_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[2][8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[2][6]~q\);

-- Location: FF_X67_Y6_N44
\recop|datapath_inst|registerfile_inst|registers[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[6]~3_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[3][5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[3][6]~q\);

-- Location: FF_X67_Y6_N41
\recop|datapath_inst|registerfile_inst|registers[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[6]~3_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[1][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[1][6]~q\);

-- Location: LABCELL_X66_Y9_N54
\recop|datapath_inst|registerfile_inst|q_b[6]~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[6]~127_combout\ = ( !\recop|datapath_inst|instruction_reg\(21) & ( (!\recop|datapath_inst|instruction_reg\(22) & (\recop|datapath_inst|instruction_reg\(20) & 
-- (((\recop|datapath_inst|registerfile_inst|registers[1][6]~q\))))) # (\recop|datapath_inst|instruction_reg\(22) & (((\recop|datapath_inst|registerfile_inst|q_b[6]~19_combout\)))) ) ) # ( \recop|datapath_inst|instruction_reg\(21) & ( 
-- (!\recop|datapath_inst|instruction_reg\(22) & ((!\recop|datapath_inst|instruction_reg\(20) & (((\recop|datapath_inst|registerfile_inst|registers[2][6]~q\)))) # (\recop|datapath_inst|instruction_reg\(20) & 
-- (((\recop|datapath_inst|registerfile_inst|registers[3][6]~q\)))))) # (\recop|datapath_inst|instruction_reg\(22) & (((\recop|datapath_inst|registerfile_inst|q_b[6]~19_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110011000010100011001100000101001100110101111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[6]~19_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][6]~q\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(22),
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][6]~q\,
	datag => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][6]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[6]~127_combout\);

-- Location: FF_X66_Y3_N38
\recop|datapath_inst|registerfile_inst|registers[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[6]~3_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[14][4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[14][6]~q\);

-- Location: FF_X66_Y3_N8
\recop|datapath_inst|registerfile_inst|registers[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[6]~3_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[15][10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[15][6]~q\);

-- Location: MLABCELL_X65_Y3_N51
\recop|datapath_inst|registerfile_inst|registers[12][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[12][6]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[6]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[6]~3_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[12][6]~feeder_combout\);

-- Location: FF_X65_Y3_N53
\recop|datapath_inst|registerfile_inst|registers[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[12][6]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[12][5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[12][6]~q\);

-- Location: FF_X66_Y4_N35
\recop|datapath_inst|registerfile_inst|registers[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[6]~3_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[13][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[13][6]~q\);

-- Location: LABCELL_X66_Y3_N9
\recop|datapath_inst|registerfile_inst|q_b[6]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[6]~20_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[12][6]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[13][6]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21)) # 
-- ((!\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[14][6]~q\)) # (\recop|datapath_inst|instruction_reg\(20) & ((\recop|datapath_inst|registerfile_inst|registers[15][6]~q\)))) ) ) ) # ( 
-- !\recop|datapath_inst|registerfile_inst|registers[12][6]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[13][6]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21) & (((\recop|datapath_inst|instruction_reg\(20))))) # 
-- (\recop|datapath_inst|instruction_reg\(21) & ((!\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[14][6]~q\)) # (\recop|datapath_inst|instruction_reg\(20) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[15][6]~q\))))) ) ) ) # ( \recop|datapath_inst|registerfile_inst|registers[12][6]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[13][6]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21) & 
-- (((!\recop|datapath_inst|instruction_reg\(20))))) # (\recop|datapath_inst|instruction_reg\(21) & ((!\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[14][6]~q\)) # (\recop|datapath_inst|instruction_reg\(20) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[15][6]~q\))))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[12][6]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[13][6]~q\ & ( (\recop|datapath_inst|instruction_reg\(21) & 
-- ((!\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[14][6]~q\)) # (\recop|datapath_inst|instruction_reg\(20) & ((\recop|datapath_inst|registerfile_inst|registers[15][6]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011111101010000001100000101111100111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][6]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][6]~q\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][6]~q\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][6]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[6]~20_combout\);

-- Location: MLABCELL_X65_Y9_N6
\recop|datapath_inst|registerfile_inst|q_b[6]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[6]~21_combout\ = ( \recop|datapath_inst|registerfile_inst|q_b[6]~20_combout\ & ( ((\recop|datapath_inst|reg_wr_data[6]~3_combout\ & \recop|datapath_inst|registerfile_inst|process_2~1_combout\)) # 
-- (\recop|datapath_inst|registerfile_inst|q_b[14]~5_combout\) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[6]~20_combout\ & ( (\recop|datapath_inst|reg_wr_data[6]~3_combout\ & \recop|datapath_inst|registerfile_inst|process_2~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_reg_wr_data[6]~3_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~5_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_process_2~1_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[6]~20_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[6]~21_combout\);

-- Location: LABCELL_X64_Y7_N6
\recop|datapath_inst|registerfile_inst|q_b[6]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[6]~22_combout\ = ( \recop|datapath_inst|registerfile_inst|q_b[6]~21_combout\ & ( \recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[6]~21_combout\ & ( 
-- \recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & ( ((\recop|datapath_inst|registerfile_inst|q_b[6]~127_combout\ & \recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\)) # (\recop|datapath_inst|registerfile_inst|q_b[6]~18_combout\) ) ) ) # ( 
-- \recop|datapath_inst|registerfile_inst|q_b[6]~21_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[6]~21_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & ( 
-- (\recop|datapath_inst|registerfile_inst|q_b[6]~127_combout\ & \recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100110011001111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[6]~18_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[6]~127_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~2_combout\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[6]~21_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~1_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[6]~22_combout\);

-- Location: FF_X64_Y7_N7
\recop|datapath_inst|id_ex_reg_z[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|q_b[6]~22_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_reg_z\(6));

-- Location: LABCELL_X70_Y5_N0
\recop|datapath_inst|operand_b_temp[6]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b_temp[6]~7_combout\ = ( \recop|datapath_inst|operand_b_temp[0]~0_combout\ & ( (!\recop|datapath_inst|operand_b_temp[0]~1_combout\ & (\recop|datapath_inst|id_ex_reg_z\(6))) # (\recop|datapath_inst|operand_b_temp[0]~1_combout\ 
-- & ((\recop|datapath_inst|ex_mem_alu_result\(6)))) ) ) # ( !\recop|datapath_inst|operand_b_temp[0]~0_combout\ & ( \recop|datapath_inst|id_ex_reg_z\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~1_combout\,
	datab => \recop|datapath_inst|ALT_INV_id_ex_reg_z\(6),
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(6),
	dataf => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~0_combout\,
	combout => \recop|datapath_inst|operand_b_temp[6]~7_combout\);

-- Location: LABCELL_X57_Y6_N12
\recop|datapath_inst|id_ex_operand[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|id_ex_operand[6]~feeder_combout\ = ( \recop|datapath_inst|instruction_reg\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(6),
	combout => \recop|datapath_inst|id_ex_operand[6]~feeder_combout\);

-- Location: FF_X57_Y6_N14
\recop|datapath_inst|id_ex_operand[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|id_ex_operand[6]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_operand\(6));

-- Location: FF_X66_Y6_N14
\recop|datapath_inst|next_pc_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|Add0~9_sumout\,
	sclr => \recop|datapath_inst|instruction_fetch~1_combout\,
	ena => \recop|datapath_inst|next_pc_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|next_pc_reg\(6));

-- Location: FF_X71_Y5_N1
\recop|datapath_inst|id_ex_next_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|next_pc_reg\(6),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_next_pc\(6));

-- Location: LABCELL_X71_Y5_N0
\recop|datapath_inst|operand_b[6]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b[6]~45_combout\ = ( !\recop|control_unit_inst|alu_src\(0) & ( (!\recop|control_unit_inst|alu_src\(1) & (((!\recop|datapath_inst|operand_b_temp[0]~3_combout\ & (\recop|datapath_inst|operand_b_temp[6]~7_combout\)) # 
-- (\recop|datapath_inst|operand_b_temp[0]~3_combout\ & ((\recop|datapath_inst|reg_wr_data[6]~3_combout\)))))) # (\recop|control_unit_inst|alu_src\(1) & (((\recop|datapath_inst|id_ex_next_pc\(6))))) ) ) # ( \recop|control_unit_inst|alu_src\(0) & ( 
-- (!\recop|control_unit_inst|alu_src\(1) & (((\recop|datapath_inst|id_ex_operand\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010011100100111000010100000101000000101101011110000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_alu_src\(1),
	datab => \recop|datapath_inst|ALT_INV_operand_b_temp[6]~7_combout\,
	datac => \recop|datapath_inst|ALT_INV_id_ex_operand\(6),
	datad => \recop|datapath_inst|ALT_INV_reg_wr_data[6]~3_combout\,
	datae => \recop|control_unit_inst|ALT_INV_alu_src\(0),
	dataf => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~3_combout\,
	datag => \recop|datapath_inst|ALT_INV_id_ex_next_pc\(6),
	combout => \recop|datapath_inst|operand_b[6]~45_combout\);

-- Location: LABCELL_X70_Y6_N12
\recop|datapath_inst|alu_inst|ShiftRight0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|ShiftRight0~10_combout\ = ( \recop|datapath_inst|operand_a[9]~31_combout\ & ( \recop|datapath_inst|operand_b[1]~2_combout\ & ( (!\recop|datapath_inst|operand_b[0]~57_combout\ & 
-- ((\recop|datapath_inst|operand_a[6]~11_combout\))) # (\recop|datapath_inst|operand_b[0]~57_combout\ & (\recop|datapath_inst|operand_a[7]~9_combout\)) ) ) ) # ( !\recop|datapath_inst|operand_a[9]~31_combout\ & ( \recop|datapath_inst|operand_b[1]~2_combout\ 
-- & ( (!\recop|datapath_inst|operand_b[0]~57_combout\ & ((\recop|datapath_inst|operand_a[6]~11_combout\))) # (\recop|datapath_inst|operand_b[0]~57_combout\ & (\recop|datapath_inst|operand_a[7]~9_combout\)) ) ) ) # ( 
-- \recop|datapath_inst|operand_a[9]~31_combout\ & ( !\recop|datapath_inst|operand_b[1]~2_combout\ & ( (\recop|datapath_inst|operand_a[8]~35_combout\) # (\recop|datapath_inst|operand_b[0]~57_combout\) ) ) ) # ( !\recop|datapath_inst|operand_a[9]~31_combout\ 
-- & ( !\recop|datapath_inst|operand_b[1]~2_combout\ & ( (!\recop|datapath_inst|operand_b[0]~57_combout\ & \recop|datapath_inst|operand_a[8]~35_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[0]~57_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_a[7]~9_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_a[8]~35_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[6]~11_combout\,
	datae => \recop|datapath_inst|ALT_INV_operand_a[9]~31_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_b[1]~2_combout\,
	combout => \recop|datapath_inst|alu_inst|ShiftRight0~10_combout\);

-- Location: LABCELL_X71_Y7_N12
\recop|datapath_inst|alu_inst|ShiftRight0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|ShiftRight0~8_combout\ = ( \recop|datapath_inst|operand_a[11]~29_combout\ & ( \recop|datapath_inst|operand_a[13]~25_combout\ & ( ((!\recop|datapath_inst|operand_b[1]~2_combout\ & 
-- ((\recop|datapath_inst|operand_a[12]~27_combout\))) # (\recop|datapath_inst|operand_b[1]~2_combout\ & (\recop|datapath_inst|operand_a[10]~33_combout\))) # (\recop|datapath_inst|operand_b[0]~57_combout\) ) ) ) # ( 
-- !\recop|datapath_inst|operand_a[11]~29_combout\ & ( \recop|datapath_inst|operand_a[13]~25_combout\ & ( (!\recop|datapath_inst|operand_b[0]~57_combout\ & ((!\recop|datapath_inst|operand_b[1]~2_combout\ & ((\recop|datapath_inst|operand_a[12]~27_combout\))) 
-- # (\recop|datapath_inst|operand_b[1]~2_combout\ & (\recop|datapath_inst|operand_a[10]~33_combout\)))) # (\recop|datapath_inst|operand_b[0]~57_combout\ & (((!\recop|datapath_inst|operand_b[1]~2_combout\)))) ) ) ) # ( 
-- \recop|datapath_inst|operand_a[11]~29_combout\ & ( !\recop|datapath_inst|operand_a[13]~25_combout\ & ( (!\recop|datapath_inst|operand_b[0]~57_combout\ & ((!\recop|datapath_inst|operand_b[1]~2_combout\ & ((\recop|datapath_inst|operand_a[12]~27_combout\))) 
-- # (\recop|datapath_inst|operand_b[1]~2_combout\ & (\recop|datapath_inst|operand_a[10]~33_combout\)))) # (\recop|datapath_inst|operand_b[0]~57_combout\ & (((\recop|datapath_inst|operand_b[1]~2_combout\)))) ) ) ) # ( 
-- !\recop|datapath_inst|operand_a[11]~29_combout\ & ( !\recop|datapath_inst|operand_a[13]~25_combout\ & ( (!\recop|datapath_inst|operand_b[0]~57_combout\ & ((!\recop|datapath_inst|operand_b[1]~2_combout\ & ((\recop|datapath_inst|operand_a[12]~27_combout\))) 
-- # (\recop|datapath_inst|operand_b[1]~2_combout\ & (\recop|datapath_inst|operand_a[10]~33_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[10]~33_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_b[0]~57_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_b[1]~2_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[12]~27_combout\,
	datae => \recop|datapath_inst|ALT_INV_operand_a[11]~29_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[13]~25_combout\,
	combout => \recop|datapath_inst|alu_inst|ShiftRight0~8_combout\);

-- Location: LABCELL_X74_Y7_N51
\recop|datapath_inst|ex_mem_alu_result~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~55_combout\ = ( \recop|datapath_inst|alu_inst|ShiftRight0~10_combout\ & ( \recop|datapath_inst|alu_inst|ShiftRight0~8_combout\ & ( \recop|control_unit_inst|alu_op.ALU_SRL~reg0_q\ ) ) ) # ( 
-- !\recop|datapath_inst|alu_inst|ShiftRight0~10_combout\ & ( \recop|datapath_inst|alu_inst|ShiftRight0~8_combout\ & ( (\recop|control_unit_inst|alu_op.ALU_SRL~reg0_q\ & (\recop|datapath_inst|alu_inst|ShiftRight0~1_combout\ & 
-- (\recop|datapath_inst|alu_inst|ShiftRight0~0_combout\ & \recop|datapath_inst|ex_mem_alu_result[7]~44_combout\))) ) ) ) # ( \recop|datapath_inst|alu_inst|ShiftRight0~10_combout\ & ( !\recop|datapath_inst|alu_inst|ShiftRight0~8_combout\ & ( 
-- (\recop|control_unit_inst|alu_op.ALU_SRL~reg0_q\ & ((!\recop|datapath_inst|alu_inst|ShiftRight0~1_combout\) # ((!\recop|datapath_inst|alu_inst|ShiftRight0~0_combout\) # (!\recop|datapath_inst|ex_mem_alu_result[7]~44_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010000000000000000010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_alu_op.ALU_SRL~reg0_q\,
	datab => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~1_combout\,
	datac => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~0_combout\,
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[7]~44_combout\,
	datae => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~10_combout\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~8_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~55_combout\);

-- Location: LABCELL_X62_Y7_N42
\recop|datapath_inst|registerfile_inst|q_a[6]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[6]~18_combout\ = ( \recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|registerfile_inst|registers[11][6]~q\ ) ) ) # ( 
-- !\recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|registerfile_inst|registers[10][6]~q\ ) ) ) # ( \recop|datapath_inst|instruction_reg\(16) & ( !\recop|datapath_inst|instruction_reg\(17) & ( 
-- \recop|datapath_inst|registerfile_inst|registers[9][6]~q\ ) ) ) # ( !\recop|datapath_inst|instruction_reg\(16) & ( !\recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|registerfile_inst|registers[8][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][6]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][6]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][6]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][6]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	combout => \recop|datapath_inst|registerfile_inst|q_a[6]~18_combout\);

-- Location: LABCELL_X66_Y3_N39
\recop|datapath_inst|registerfile_inst|q_a[6]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[6]~20_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[14][6]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[12][6]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16)) # 
-- ((!\recop|datapath_inst|instruction_reg\(17) & ((\recop|datapath_inst|registerfile_inst|registers[13][6]~q\))) # (\recop|datapath_inst|instruction_reg\(17) & (\recop|datapath_inst|registerfile_inst|registers[15][6]~q\))) ) ) ) # ( 
-- !\recop|datapath_inst|registerfile_inst|registers[14][6]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[12][6]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16) & (!\recop|datapath_inst|instruction_reg\(17))) # 
-- (\recop|datapath_inst|instruction_reg\(16) & ((!\recop|datapath_inst|instruction_reg\(17) & ((\recop|datapath_inst|registerfile_inst|registers[13][6]~q\))) # (\recop|datapath_inst|instruction_reg\(17) & 
-- (\recop|datapath_inst|registerfile_inst|registers[15][6]~q\)))) ) ) ) # ( \recop|datapath_inst|registerfile_inst|registers[14][6]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[12][6]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16) & 
-- (\recop|datapath_inst|instruction_reg\(17))) # (\recop|datapath_inst|instruction_reg\(16) & ((!\recop|datapath_inst|instruction_reg\(17) & ((\recop|datapath_inst|registerfile_inst|registers[13][6]~q\))) # (\recop|datapath_inst|instruction_reg\(17) & 
-- (\recop|datapath_inst|registerfile_inst|registers[15][6]~q\)))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[14][6]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[12][6]~q\ & ( (\recop|datapath_inst|instruction_reg\(16) & 
-- ((!\recop|datapath_inst|instruction_reg\(17) & ((\recop|datapath_inst|registerfile_inst|registers[13][6]~q\))) # (\recop|datapath_inst|instruction_reg\(17) & (\recop|datapath_inst|registerfile_inst|registers[15][6]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][6]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][6]~q\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][6]~q\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][6]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[6]~20_combout\);

-- Location: LABCELL_X67_Y6_N3
\recop|datapath_inst|registerfile_inst|q_a[6]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[6]~21_combout\ = ( \recop|datapath_inst|reg_wr_data[6]~3_combout\ & ( \recop|datapath_inst|registerfile_inst|process_1~1_combout\ ) ) # ( !\recop|datapath_inst|reg_wr_data[6]~3_combout\ & ( 
-- \recop|datapath_inst|registerfile_inst|process_1~1_combout\ & ( (\recop|datapath_inst|registerfile_inst|q_a[8]~5_combout\ & \recop|datapath_inst|registerfile_inst|q_a[6]~20_combout\) ) ) ) # ( \recop|datapath_inst|reg_wr_data[6]~3_combout\ & ( 
-- !\recop|datapath_inst|registerfile_inst|process_1~1_combout\ & ( (\recop|datapath_inst|registerfile_inst|q_a[8]~5_combout\ & \recop|datapath_inst|registerfile_inst|q_a[6]~20_combout\) ) ) ) # ( !\recop|datapath_inst|reg_wr_data[6]~3_combout\ & ( 
-- !\recop|datapath_inst|registerfile_inst|process_1~1_combout\ & ( (\recop|datapath_inst|registerfile_inst|q_a[8]~5_combout\ & \recop|datapath_inst|registerfile_inst|q_a[6]~20_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~5_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[6]~20_combout\,
	datae => \recop|datapath_inst|ALT_INV_reg_wr_data[6]~3_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_process_1~1_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[6]~21_combout\);

-- Location: LABCELL_X67_Y9_N9
\recop|datapath_inst|registerfile_inst|q_a[6]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[6]~19_combout\ = ( \recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|registerfile_inst|registers[7][6]~q\ ) ) ) # ( 
-- !\recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|registerfile_inst|registers[5][6]~q\ ) ) ) # ( \recop|datapath_inst|instruction_reg\(17) & ( !\recop|datapath_inst|instruction_reg\(16) & ( 
-- \recop|datapath_inst|registerfile_inst|registers[6][6]~q\ ) ) ) # ( !\recop|datapath_inst|instruction_reg\(17) & ( !\recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|registerfile_inst|registers[4][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][6]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][6]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][6]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][6]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	combout => \recop|datapath_inst|registerfile_inst|q_a[6]~19_combout\);

-- Location: LABCELL_X67_Y6_N6
\recop|datapath_inst|registerfile_inst|q_a[6]~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[6]~127_combout\ = ( !\recop|datapath_inst|instruction_reg\(17) & ( (!\recop|datapath_inst|instruction_reg\(18) & (\recop|datapath_inst|instruction_reg\(16) & 
-- (\recop|datapath_inst|registerfile_inst|registers[1][6]~q\))) # (\recop|datapath_inst|instruction_reg\(18) & ((((\recop|datapath_inst|registerfile_inst|q_a[6]~19_combout\))))) ) ) # ( \recop|datapath_inst|instruction_reg\(17) & ( 
-- (!\recop|datapath_inst|instruction_reg\(18) & ((!\recop|datapath_inst|instruction_reg\(16) & (\recop|datapath_inst|registerfile_inst|registers[2][6]~q\)) # (\recop|datapath_inst|instruction_reg\(16) & 
-- (((\recop|datapath_inst|registerfile_inst|registers[3][6]~q\)))))) # (\recop|datapath_inst|instruction_reg\(18) & ((((\recop|datapath_inst|registerfile_inst|q_a[6]~19_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000010000010101001010111010101110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(18),
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][6]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][6]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[6]~19_combout\,
	datag => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][6]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[6]~127_combout\);

-- Location: LABCELL_X67_Y6_N24
\recop|datapath_inst|registerfile_inst|q_a[6]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[6]~22_combout\ = ( \recop|datapath_inst|registerfile_inst|q_a[6]~127_combout\ & ( (((\recop|datapath_inst|registerfile_inst|q_a[6]~18_combout\ & \recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\)) # 
-- (\recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\)) # (\recop|datapath_inst|registerfile_inst|q_a[6]~21_combout\) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_a[6]~127_combout\ & ( ((\recop|datapath_inst|registerfile_inst|q_a[6]~18_combout\ & 
-- \recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\)) # (\recop|datapath_inst|registerfile_inst|q_a[6]~21_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100011111000111110001111100011111111111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[6]~18_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~1_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[6]~21_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~2_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[6]~127_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[6]~22_combout\);

-- Location: FF_X67_Y6_N7
\recop|datapath_inst|id_ex_reg_x[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|registerfile_inst|q_a[6]~22_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_reg_x\(6));

-- Location: LABCELL_X67_Y6_N18
\recop|datapath_inst|operand_a[6]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_a[6]~10_combout\ = ( \recop|datapath_inst|id_ex_reg_x\(6) & ( \recop|datapath_inst|operand_a[15]~1_combout\ & ( (!\recop|datapath_inst|operand_a[15]~0_combout\) # (\recop|datapath_inst|ex_mem_alu_result\(6)) ) ) ) # ( 
-- !\recop|datapath_inst|id_ex_reg_x\(6) & ( \recop|datapath_inst|operand_a[15]~1_combout\ & ( (\recop|datapath_inst|operand_a[15]~0_combout\ & \recop|datapath_inst|ex_mem_alu_result\(6)) ) ) ) # ( \recop|datapath_inst|id_ex_reg_x\(6) & ( 
-- !\recop|datapath_inst|operand_a[15]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[15]~0_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(6),
	datae => \recop|datapath_inst|ALT_INV_id_ex_reg_x\(6),
	dataf => \recop|datapath_inst|ALT_INV_operand_a[15]~1_combout\,
	combout => \recop|datapath_inst|operand_a[6]~10_combout\);

-- Location: LABCELL_X66_Y9_N39
\recop|datapath_inst|registerfile_inst|q_a[5]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[5]~24_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[5][5]~q\ & ( \recop|datapath_inst|instruction_reg\(17) & ( (!\recop|datapath_inst|instruction_reg\(16) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[6][5]~q\))) # (\recop|datapath_inst|instruction_reg\(16) & (\recop|datapath_inst|registerfile_inst|registers[7][5]~q\)) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[5][5]~q\ & ( 
-- \recop|datapath_inst|instruction_reg\(17) & ( (!\recop|datapath_inst|instruction_reg\(16) & ((\recop|datapath_inst|registerfile_inst|registers[6][5]~q\))) # (\recop|datapath_inst|instruction_reg\(16) & 
-- (\recop|datapath_inst|registerfile_inst|registers[7][5]~q\)) ) ) ) # ( \recop|datapath_inst|registerfile_inst|registers[5][5]~q\ & ( !\recop|datapath_inst|instruction_reg\(17) & ( (\recop|datapath_inst|registerfile_inst|registers[4][5]~q\) # 
-- (\recop|datapath_inst|instruction_reg\(16)) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[5][5]~q\ & ( !\recop|datapath_inst|instruction_reg\(17) & ( (!\recop|datapath_inst|instruction_reg\(16) & 
-- \recop|datapath_inst|registerfile_inst|registers[4][5]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][5]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][5]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][5]~q\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][5]~q\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	combout => \recop|datapath_inst|registerfile_inst|q_a[5]~24_combout\);

-- Location: MLABCELL_X65_Y4_N18
\recop|datapath_inst|registerfile_inst|q_a[5]~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[5]~123_combout\ = ( !\recop|datapath_inst|instruction_reg\(17) & ( (!\recop|datapath_inst|instruction_reg\(18) & (((\recop|datapath_inst|registerfile_inst|registers[1][5]~q\ & 
-- (\recop|datapath_inst|instruction_reg\(16)))))) # (\recop|datapath_inst|instruction_reg\(18) & ((((\recop|datapath_inst|registerfile_inst|q_a[5]~24_combout\))))) ) ) # ( \recop|datapath_inst|instruction_reg\(17) & ( 
-- (!\recop|datapath_inst|instruction_reg\(18) & ((!\recop|datapath_inst|instruction_reg\(16) & (((\recop|datapath_inst|registerfile_inst|registers[2][5]~q\)))) # (\recop|datapath_inst|instruction_reg\(16) & 
-- (\recop|datapath_inst|registerfile_inst|registers[3][5]~q\)))) # (\recop|datapath_inst|instruction_reg\(18) & ((((\recop|datapath_inst|registerfile_inst|q_a[5]~24_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000010100010001001010101010111110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(18),
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][5]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][5]~q\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[5]~24_combout\,
	datag => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][5]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[5]~123_combout\);

-- Location: MLABCELL_X65_Y3_N18
\recop|datapath_inst|registerfile_inst|q_a[5]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[5]~25_combout\ = ( \recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|registerfile_inst|registers[12][5]~q\ & ( (!\recop|datapath_inst|instruction_reg\(17) & 
-- (\recop|datapath_inst|registerfile_inst|registers[13][5]~q\)) # (\recop|datapath_inst|instruction_reg\(17) & ((\recop|datapath_inst|registerfile_inst|registers[15][5]~q\))) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(16) & ( 
-- \recop|datapath_inst|registerfile_inst|registers[12][5]~q\ & ( (!\recop|datapath_inst|instruction_reg\(17)) # (\recop|datapath_inst|registerfile_inst|registers[14][5]~q\) ) ) ) # ( \recop|datapath_inst|instruction_reg\(16) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[12][5]~q\ & ( (!\recop|datapath_inst|instruction_reg\(17) & (\recop|datapath_inst|registerfile_inst|registers[13][5]~q\)) # (\recop|datapath_inst|instruction_reg\(17) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[15][5]~q\))) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(16) & ( !\recop|datapath_inst|registerfile_inst|registers[12][5]~q\ & ( (\recop|datapath_inst|registerfile_inst|registers[14][5]~q\ & 
-- \recop|datapath_inst|instruction_reg\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110000111111111111010101010011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][5]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][5]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][5]~q\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][5]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[5]~25_combout\);

-- Location: MLABCELL_X65_Y4_N57
\recop|datapath_inst|registerfile_inst|q_a[5]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[5]~26_combout\ = ( \recop|datapath_inst|registerfile_inst|q_a[8]~5_combout\ & ( ((\recop|datapath_inst|reg_wr_data[5]~4_combout\ & \recop|datapath_inst|registerfile_inst|process_1~1_combout\)) # 
-- (\recop|datapath_inst|registerfile_inst|q_a[5]~25_combout\) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_a[8]~5_combout\ & ( (\recop|datapath_inst|reg_wr_data[5]~4_combout\ & \recop|datapath_inst|registerfile_inst|process_1~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100110011011101110011001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_reg_wr_data[5]~4_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[5]~25_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_process_1~1_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~5_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[5]~26_combout\);

-- Location: LABCELL_X64_Y5_N39
\recop|datapath_inst|registerfile_inst|q_a[5]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[5]~23_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[10][5]~q\ & ( \recop|datapath_inst|instruction_reg\(16) & ( (!\recop|datapath_inst|instruction_reg\(17) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[9][5]~q\))) # (\recop|datapath_inst|instruction_reg\(17) & (\recop|datapath_inst|registerfile_inst|registers[11][5]~q\)) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[10][5]~q\ & ( 
-- \recop|datapath_inst|instruction_reg\(16) & ( (!\recop|datapath_inst|instruction_reg\(17) & ((\recop|datapath_inst|registerfile_inst|registers[9][5]~q\))) # (\recop|datapath_inst|instruction_reg\(17) & 
-- (\recop|datapath_inst|registerfile_inst|registers[11][5]~q\)) ) ) ) # ( \recop|datapath_inst|registerfile_inst|registers[10][5]~q\ & ( !\recop|datapath_inst|instruction_reg\(16) & ( (\recop|datapath_inst|registerfile_inst|registers[8][5]~q\) # 
-- (\recop|datapath_inst|instruction_reg\(17)) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[10][5]~q\ & ( !\recop|datapath_inst|instruction_reg\(16) & ( (!\recop|datapath_inst|instruction_reg\(17) & 
-- \recop|datapath_inst|registerfile_inst|registers[8][5]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][5]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][5]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][5]~q\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][5]~q\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	combout => \recop|datapath_inst|registerfile_inst|q_a[5]~23_combout\);

-- Location: MLABCELL_X65_Y4_N0
\recop|datapath_inst|registerfile_inst|q_a[5]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[5]~27_combout\ = ( \recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\ & ( (((\recop|datapath_inst|registerfile_inst|q_a[5]~23_combout\ & \recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\)) # 
-- (\recop|datapath_inst|registerfile_inst|q_a[5]~26_combout\)) # (\recop|datapath_inst|registerfile_inst|q_a[5]~123_combout\) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\ & ( ((\recop|datapath_inst|registerfile_inst|q_a[5]~23_combout\ & 
-- \recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\)) # (\recop|datapath_inst|registerfile_inst|q_a[5]~26_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111111001100110011111101110111011111110111011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[5]~123_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[5]~26_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[5]~23_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~1_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~2_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[5]~27_combout\);

-- Location: FF_X65_Y4_N37
\recop|datapath_inst|id_ex_reg_x[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|registerfile_inst|q_a[5]~27_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_reg_x\(5));

-- Location: LABCELL_X68_Y5_N51
\recop|datapath_inst|operand_a[5]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_a[5]~12_combout\ = ( \recop|datapath_inst|id_ex_reg_x\(5) & ( \recop|datapath_inst|ex_mem_alu_result\(5) ) ) # ( !\recop|datapath_inst|id_ex_reg_x\(5) & ( \recop|datapath_inst|ex_mem_alu_result\(5) & ( 
-- (\recop|datapath_inst|operand_a[15]~0_combout\ & \recop|datapath_inst|operand_a[15]~1_combout\) ) ) ) # ( \recop|datapath_inst|id_ex_reg_x\(5) & ( !\recop|datapath_inst|ex_mem_alu_result\(5) & ( (!\recop|datapath_inst|operand_a[15]~0_combout\) # 
-- (!\recop|datapath_inst|operand_a[15]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_operand_a[15]~0_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[15]~1_combout\,
	datae => \recop|datapath_inst|ALT_INV_id_ex_reg_x\(5),
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(5),
	combout => \recop|datapath_inst|operand_a[5]~12_combout\);

-- Location: MLABCELL_X72_Y7_N12
\recop|datapath_inst|alu_inst|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|Add0~13_sumout\ = SUM(( !\recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\ $ (!\recop|datapath_inst|operand_b[3]~33_combout\) ) + ( (!\recop|datapath_inst|operand_a[15]~3_combout\ & 
-- ((\recop|datapath_inst|operand_a[3]~18_combout\))) # (\recop|datapath_inst|operand_a[15]~3_combout\ & (\recop|datapath_inst|reg_wr_data[3]~7_combout\)) ) + ( \recop|datapath_inst|alu_inst|Add0~10\ ))
-- \recop|datapath_inst|alu_inst|Add0~14\ = CARRY(( !\recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\ $ (!\recop|datapath_inst|operand_b[3]~33_combout\) ) + ( (!\recop|datapath_inst|operand_a[15]~3_combout\ & ((\recop|datapath_inst|operand_a[3]~18_combout\))) 
-- # (\recop|datapath_inst|operand_a[15]~3_combout\ & (\recop|datapath_inst|reg_wr_data[3]~7_combout\)) ) + ( \recop|datapath_inst|alu_inst|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[15]~3_combout\,
	datab => \recop|control_unit_inst|ALT_INV_alu_op.ALU_ADD~reg0_q\,
	datac => \recop|datapath_inst|ALT_INV_reg_wr_data[3]~7_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[3]~33_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[3]~18_combout\,
	cin => \recop|datapath_inst|alu_inst|Add0~10\,
	sumout => \recop|datapath_inst|alu_inst|Add0~13_sumout\,
	cout => \recop|datapath_inst|alu_inst|Add0~14\);

-- Location: MLABCELL_X72_Y7_N15
\recop|datapath_inst|alu_inst|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|Add0~17_sumout\ = SUM(( !\recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\ $ (!\recop|datapath_inst|operand_b[4]~37_combout\) ) + ( (!\recop|datapath_inst|operand_a[15]~3_combout\ & 
-- ((\recop|datapath_inst|operand_a[4]~14_combout\))) # (\recop|datapath_inst|operand_a[15]~3_combout\ & (\recop|datapath_inst|reg_wr_data[4]~5_combout\)) ) + ( \recop|datapath_inst|alu_inst|Add0~14\ ))
-- \recop|datapath_inst|alu_inst|Add0~18\ = CARRY(( !\recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\ $ (!\recop|datapath_inst|operand_b[4]~37_combout\) ) + ( (!\recop|datapath_inst|operand_a[15]~3_combout\ & ((\recop|datapath_inst|operand_a[4]~14_combout\))) 
-- # (\recop|datapath_inst|operand_a[15]~3_combout\ & (\recop|datapath_inst|reg_wr_data[4]~5_combout\)) ) + ( \recop|datapath_inst|alu_inst|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[15]~3_combout\,
	datab => \recop|control_unit_inst|ALT_INV_alu_op.ALU_ADD~reg0_q\,
	datac => \recop|datapath_inst|ALT_INV_reg_wr_data[4]~5_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[4]~37_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[4]~14_combout\,
	cin => \recop|datapath_inst|alu_inst|Add0~14\,
	sumout => \recop|datapath_inst|alu_inst|Add0~17_sumout\,
	cout => \recop|datapath_inst|alu_inst|Add0~18\);

-- Location: MLABCELL_X72_Y7_N18
\recop|datapath_inst|alu_inst|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|Add0~21_sumout\ = SUM(( !\recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\ $ (!\recop|datapath_inst|operand_b[5]~41_combout\) ) + ( (!\recop|datapath_inst|operand_a[15]~3_combout\ & 
-- ((\recop|datapath_inst|operand_a[5]~12_combout\))) # (\recop|datapath_inst|operand_a[15]~3_combout\ & (\recop|datapath_inst|reg_wr_data[5]~4_combout\)) ) + ( \recop|datapath_inst|alu_inst|Add0~18\ ))
-- \recop|datapath_inst|alu_inst|Add0~22\ = CARRY(( !\recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\ $ (!\recop|datapath_inst|operand_b[5]~41_combout\) ) + ( (!\recop|datapath_inst|operand_a[15]~3_combout\ & ((\recop|datapath_inst|operand_a[5]~12_combout\))) 
-- # (\recop|datapath_inst|operand_a[15]~3_combout\ & (\recop|datapath_inst|reg_wr_data[5]~4_combout\)) ) + ( \recop|datapath_inst|alu_inst|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[15]~3_combout\,
	datab => \recop|control_unit_inst|ALT_INV_alu_op.ALU_ADD~reg0_q\,
	datac => \recop|datapath_inst|ALT_INV_reg_wr_data[5]~4_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[5]~41_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[5]~12_combout\,
	cin => \recop|datapath_inst|alu_inst|Add0~18\,
	sumout => \recop|datapath_inst|alu_inst|Add0~21_sumout\,
	cout => \recop|datapath_inst|alu_inst|Add0~22\);

-- Location: MLABCELL_X72_Y7_N21
\recop|datapath_inst|alu_inst|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|Add0~25_sumout\ = SUM(( !\recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\ $ (!\recop|datapath_inst|operand_b[6]~45_combout\) ) + ( (!\recop|datapath_inst|operand_a[15]~3_combout\ & 
-- ((\recop|datapath_inst|operand_a[6]~10_combout\))) # (\recop|datapath_inst|operand_a[15]~3_combout\ & (\recop|datapath_inst|reg_wr_data[6]~3_combout\)) ) + ( \recop|datapath_inst|alu_inst|Add0~22\ ))
-- \recop|datapath_inst|alu_inst|Add0~26\ = CARRY(( !\recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\ $ (!\recop|datapath_inst|operand_b[6]~45_combout\) ) + ( (!\recop|datapath_inst|operand_a[15]~3_combout\ & ((\recop|datapath_inst|operand_a[6]~10_combout\))) 
-- # (\recop|datapath_inst|operand_a[15]~3_combout\ & (\recop|datapath_inst|reg_wr_data[6]~3_combout\)) ) + ( \recop|datapath_inst|alu_inst|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[15]~3_combout\,
	datab => \recop|control_unit_inst|ALT_INV_alu_op.ALU_ADD~reg0_q\,
	datac => \recop|datapath_inst|ALT_INV_reg_wr_data[6]~3_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[6]~45_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[6]~10_combout\,
	cin => \recop|datapath_inst|alu_inst|Add0~22\,
	sumout => \recop|datapath_inst|alu_inst|Add0~25_sumout\,
	cout => \recop|datapath_inst|alu_inst|Add0~26\);

-- Location: LABCELL_X74_Y7_N6
\recop|datapath_inst|ex_mem_alu_result~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~56_combout\ = ( \recop|datapath_inst|alu_inst|Add0~25_sumout\ & ( \recop|datapath_inst|ex_mem_alu_result[2]~13_combout\ & ( (!\recop|datapath_inst|operand_a[6]~11_combout\ & 
-- (((!\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\) # (!\recop|datapath_inst|operand_b[6]~45_combout\)))) # (\recop|datapath_inst|operand_a[6]~11_combout\ & (!\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\ & 
-- ((!\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\) # (\recop|datapath_inst|operand_b[6]~45_combout\)))) ) ) ) # ( !\recop|datapath_inst|alu_inst|Add0~25_sumout\ & ( \recop|datapath_inst|ex_mem_alu_result[2]~13_combout\ & ( 
-- (!\recop|datapath_inst|operand_a[6]~11_combout\ & (((!\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\) # (!\recop|datapath_inst|operand_b[6]~45_combout\)))) # (\recop|datapath_inst|operand_a[6]~11_combout\ & 
-- (!\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\ & ((!\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\) # (\recop|datapath_inst|operand_b[6]~45_combout\)))) ) ) ) # ( !\recop|datapath_inst|alu_inst|Add0~25_sumout\ & ( 
-- !\recop|datapath_inst|ex_mem_alu_result[2]~13_combout\ & ( (!\recop|datapath_inst|operand_a[6]~11_combout\ & (((!\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\) # (!\recop|datapath_inst|operand_b[6]~45_combout\)))) # 
-- (\recop|datapath_inst|operand_a[6]~11_combout\ & (!\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\ & ((!\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\) # (\recop|datapath_inst|operand_b[6]~45_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110010001010000000000000000011111100100010101111110010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_alu_op.ALU_OR~reg0_q\,
	datab => \recop|control_unit_inst|ALT_INV_alu_op.ALU_XOR~reg0_q\,
	datac => \recop|datapath_inst|ALT_INV_operand_b[6]~45_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[6]~11_combout\,
	datae => \recop|datapath_inst|alu_inst|ALT_INV_Add0~25_sumout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~13_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~56_combout\);

-- Location: LABCELL_X74_Y7_N54
\recop|datapath_inst|ex_mem_alu_result~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~41_combout\ = ( \recop|datapath_inst|alu_inst|ShiftRight0~0_combout\ & ( (\recop|datapath_inst|operand_b[3]~33_combout\ & (\recop|datapath_inst|alu_inst|ShiftRight0~1_combout\ & 
-- (\recop|control_unit_inst|alu_op.ALU_SRL~reg0_q\ & \recop|datapath_inst|operand_b[2]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[3]~33_combout\,
	datab => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~1_combout\,
	datac => \recop|control_unit_inst|ALT_INV_alu_op.ALU_SRL~reg0_q\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[2]~4_combout\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~0_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~41_combout\);

-- Location: MLABCELL_X72_Y4_N33
\recop|datapath_inst|alu_inst|ShiftRight0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|ShiftRight0~9_combout\ = ( \recop|datapath_inst|operand_a[14]~23_combout\ & ( (\recop|datapath_inst|operand_b[1]~2_combout\ & ((!\recop|datapath_inst|operand_b[0]~57_combout\) # 
-- (\recop|datapath_inst|operand_a[15]~7_combout\))) ) ) # ( !\recop|datapath_inst|operand_a[14]~23_combout\ & ( (\recop|datapath_inst|operand_b[0]~57_combout\ & (\recop|datapath_inst|operand_a[15]~7_combout\ & \recop|datapath_inst|operand_b[1]~2_combout\)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000110011110000000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_operand_b[0]~57_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_a[15]~7_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[1]~2_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[14]~23_combout\,
	combout => \recop|datapath_inst|alu_inst|ShiftRight0~9_combout\);

-- Location: LABCELL_X71_Y7_N57
\recop|datapath_inst|ex_mem_alu_result~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~54_combout\ = ( \recop|datapath_inst|alu_inst|ShiftLeft0~5_combout\ & ( (\recop|control_unit_inst|alu_op.ALU_SLL~reg0_q\ & ((\recop|datapath_inst|alu_inst|ShiftLeft0~1_combout\) # 
-- (\recop|datapath_inst|operand_b[2]~4_combout\))) ) ) # ( !\recop|datapath_inst|alu_inst|ShiftLeft0~5_combout\ & ( (!\recop|datapath_inst|operand_b[2]~4_combout\ & (\recop|control_unit_inst|alu_op.ALU_SLL~reg0_q\ & 
-- \recop|datapath_inst|alu_inst|ShiftLeft0~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000101000011110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[2]~4_combout\,
	datac => \recop|control_unit_inst|ALT_INV_alu_op.ALU_SLL~reg0_q\,
	datad => \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~1_combout\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~5_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~54_combout\);

-- Location: LABCELL_X74_Y7_N36
\recop|datapath_inst|ex_mem_alu_result~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~57_combout\ = ( \recop|datapath_inst|alu_inst|ShiftRight0~9_combout\ & ( \recop|datapath_inst|ex_mem_alu_result~54_combout\ & ( (\recop|datapath_inst|ex_mem_alu_result~56_combout\ & 
-- (!\recop|datapath_inst|ex_mem_alu_result[7]~40_combout\ & !\recop|datapath_inst|ex_mem_alu_result~41_combout\)) ) ) ) # ( !\recop|datapath_inst|alu_inst|ShiftRight0~9_combout\ & ( \recop|datapath_inst|ex_mem_alu_result~54_combout\ & ( 
-- (\recop|datapath_inst|ex_mem_alu_result~56_combout\ & !\recop|datapath_inst|ex_mem_alu_result[7]~40_combout\) ) ) ) # ( \recop|datapath_inst|alu_inst|ShiftRight0~9_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result~54_combout\ & ( 
-- (\recop|datapath_inst|ex_mem_alu_result~56_combout\ & (!\recop|datapath_inst|ex_mem_alu_result~41_combout\ & ((!\recop|datapath_inst|ex_mem_alu_result~55_combout\) # (!\recop|datapath_inst|ex_mem_alu_result[7]~40_combout\)))) ) ) ) # ( 
-- !\recop|datapath_inst|alu_inst|ShiftRight0~9_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result~54_combout\ & ( (\recop|datapath_inst|ex_mem_alu_result~56_combout\ & ((!\recop|datapath_inst|ex_mem_alu_result~55_combout\) # 
-- (!\recop|datapath_inst|ex_mem_alu_result[7]~40_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001000110010001100100000000000110000001100000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~55_combout\,
	datab => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~56_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[7]~40_combout\,
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~41_combout\,
	datae => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~9_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~54_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~57_combout\);

-- Location: LABCELL_X74_Y7_N0
\recop|datapath_inst|ex_mem_alu_result~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~58_combout\ = ( \recop|datapath_inst|ex_mem_alu_result~57_combout\ & ( \recop|datapath_inst|ex_mem_alu_result[2]~39_combout\ & ( (\recop|datapath_inst|operand_b[6]~45_combout\ & 
-- ((!\recop|datapath_inst|ex_mem_alu_result~19_combout\) # ((\recop|datapath_inst|operand_a[6]~11_combout\ & \recop|control_unit_inst|alu_op.ALU_AND~reg0_q\)))) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result~57_combout\ & ( 
-- \recop|datapath_inst|ex_mem_alu_result[2]~39_combout\ ) ) # ( \recop|datapath_inst|ex_mem_alu_result~57_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result[2]~39_combout\ & ( ((\recop|datapath_inst|operand_b[6]~45_combout\ & 
-- !\recop|datapath_inst|ex_mem_alu_result~19_combout\)) # (\recop|datapath_inst|operand_a[6]~11_combout\) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result~57_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result[2]~39_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111011100110111001111111111111111110101000001010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[6]~45_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_a[6]~11_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~19_combout\,
	datad => \recop|control_unit_inst|ALT_INV_alu_op.ALU_AND~reg0_q\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~57_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~39_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~58_combout\);

-- Location: FF_X74_Y7_N2
\recop|datapath_inst|ex_mem_alu_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|ex_mem_alu_result~58_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|ex_mem_alu_result\(6));

-- Location: FF_X68_Y7_N14
\recop|datapath_inst|mem_wb_alu_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(6),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|mem_wb_alu_result\(6));

-- Location: IOIBUF_X4_Y0_N35
\SW[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: FF_X72_Y4_N28
\recop|mem_io|switches_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \SW[6]~input_o\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|switches_reg\(6));

-- Location: LABCELL_X74_Y6_N24
\recop|datapath_inst|wr_data_addr[10]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|wr_data_addr[10]~44_combout\ = ( !\recop|datapath_inst|operand_b_temp[0]~3_combout\ & ( (!\recop|control_unit_inst|mem_addr_src\(1) & (((!\recop|control_unit_inst|mem_addr_src\(0) & 
-- (\recop|datapath_inst|operand_b_temp[10]~17_combout\)) # (\recop|control_unit_inst|mem_addr_src\(0) & ((\recop|datapath_inst|operand_a[10]~33_combout\)))))) # (\recop|control_unit_inst|mem_addr_src\(1) & (\recop|datapath_inst|id_ex_operand\(10))) ) ) # ( 
-- \recop|datapath_inst|operand_b_temp[0]~3_combout\ & ( (!\recop|control_unit_inst|mem_addr_src\(1) & (((!\recop|control_unit_inst|mem_addr_src\(0) & (\recop|datapath_inst|reg_wr_data[10]~14_combout\)) # (\recop|control_unit_inst|mem_addr_src\(0) & 
-- ((\recop|datapath_inst|operand_a[10]~33_combout\)))))) # (\recop|control_unit_inst|mem_addr_src\(1) & (\recop|datapath_inst|id_ex_operand\(10))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110001010101000011000101010100111111010101010011111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_id_ex_operand\(10),
	datab => \recop|control_unit_inst|ALT_INV_mem_addr_src\(0),
	datac => \recop|datapath_inst|ALT_INV_reg_wr_data[10]~14_combout\,
	datad => \recop|control_unit_inst|ALT_INV_mem_addr_src\(1),
	datae => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~3_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[10]~33_combout\,
	datag => \recop|datapath_inst|ALT_INV_operand_b_temp[10]~17_combout\,
	combout => \recop|datapath_inst|wr_data_addr[10]~44_combout\);

-- Location: FF_X74_Y6_N26
\recop|datapath_inst|ex_mem_wr_data_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|wr_data_addr[10]~44_combout\,
	sclr => \recop|datapath_inst|ex_mem_wr_data_addr[9]~0_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|ex_mem_wr_data_addr\(10));

-- Location: LABCELL_X74_Y6_N54
\recop|datapath_inst|wr_data_addr[8]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|wr_data_addr[8]~40_combout\ = ( !\recop|datapath_inst|operand_b_temp[0]~3_combout\ & ( (!\recop|control_unit_inst|mem_addr_src\(1) & ((!\recop|control_unit_inst|mem_addr_src\(0) & 
-- (((\recop|datapath_inst|operand_b_temp[8]~19_combout\)))) # (\recop|control_unit_inst|mem_addr_src\(0) & (\recop|datapath_inst|operand_a[8]~35_combout\)))) # (\recop|control_unit_inst|mem_addr_src\(1) & ((((\recop|datapath_inst|id_ex_operand\(8)))))) ) ) 
-- # ( \recop|datapath_inst|operand_b_temp[0]~3_combout\ & ( (!\recop|control_unit_inst|mem_addr_src\(1) & ((!\recop|control_unit_inst|mem_addr_src\(0) & (((\recop|datapath_inst|reg_wr_data[8]~15_combout\)))) # (\recop|control_unit_inst|mem_addr_src\(0) & 
-- (\recop|datapath_inst|operand_a[8]~35_combout\)))) # (\recop|control_unit_inst|mem_addr_src\(1) & ((((\recop|datapath_inst|id_ex_operand\(8)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100000000000111010000000000011101111111110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[8]~35_combout\,
	datab => \recop|control_unit_inst|ALT_INV_mem_addr_src\(0),
	datac => \recop|datapath_inst|ALT_INV_reg_wr_data[8]~15_combout\,
	datad => \recop|control_unit_inst|ALT_INV_mem_addr_src\(1),
	datae => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~3_combout\,
	dataf => \recop|datapath_inst|ALT_INV_id_ex_operand\(8),
	datag => \recop|datapath_inst|ALT_INV_operand_b_temp[8]~19_combout\,
	combout => \recop|datapath_inst|wr_data_addr[8]~40_combout\);

-- Location: FF_X74_Y6_N56
\recop|datapath_inst|ex_mem_wr_data_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|wr_data_addr[8]~40_combout\,
	sclr => \recop|datapath_inst|ex_mem_wr_data_addr[9]~0_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|ex_mem_wr_data_addr\(8));

-- Location: LABCELL_X71_Y8_N36
\recop|datapath_inst|wr_data_addr[7]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|wr_data_addr[7]~36_combout\ = ( !\recop|datapath_inst|operand_b_temp[0]~3_combout\ & ( (!\recop|control_unit_inst|mem_addr_src\(1) & ((!\recop|control_unit_inst|mem_addr_src\(0) & (\recop|datapath_inst|operand_b_temp[7]~6_combout\)) # 
-- (\recop|control_unit_inst|mem_addr_src\(0) & (((\recop|datapath_inst|operand_a[7]~9_combout\)))))) # (\recop|control_unit_inst|mem_addr_src\(1) & ((((\recop|datapath_inst|id_ex_operand\(7)))))) ) ) # ( \recop|datapath_inst|operand_b_temp[0]~3_combout\ & ( 
-- (!\recop|control_unit_inst|mem_addr_src\(1) & ((!\recop|control_unit_inst|mem_addr_src\(0) & (\recop|datapath_inst|reg_wr_data[7]~2_combout\)) # (\recop|control_unit_inst|mem_addr_src\(0) & (((\recop|datapath_inst|operand_a[7]~9_combout\)))))) # 
-- (\recop|control_unit_inst|mem_addr_src\(1) & ((((\recop|datapath_inst|id_ex_operand\(7)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_mem_addr_src\(0),
	datab => \recop|control_unit_inst|ALT_INV_mem_addr_src\(1),
	datac => \recop|datapath_inst|ALT_INV_reg_wr_data[7]~2_combout\,
	datad => \recop|datapath_inst|ALT_INV_id_ex_operand\(7),
	datae => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~3_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[7]~9_combout\,
	datag => \recop|datapath_inst|ALT_INV_operand_b_temp[7]~6_combout\,
	combout => \recop|datapath_inst|wr_data_addr[7]~36_combout\);

-- Location: FF_X71_Y8_N38
\recop|datapath_inst|ex_mem_wr_data_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|wr_data_addr[7]~36_combout\,
	sclr => \recop|datapath_inst|ex_mem_wr_data_addr[9]~0_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|ex_mem_wr_data_addr\(7));

-- Location: LABCELL_X71_Y8_N18
\recop|datapath_inst|wr_data_addr[9]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|wr_data_addr[9]~48_combout\ = ( !\recop|datapath_inst|operand_b_temp[0]~3_combout\ & ( (!\recop|control_unit_inst|mem_addr_src\(1) & ((!\recop|control_unit_inst|mem_addr_src\(0) & (\recop|datapath_inst|operand_b_temp[9]~18_combout\)) 
-- # (\recop|control_unit_inst|mem_addr_src\(0) & (((\recop|datapath_inst|operand_a[9]~31_combout\)))))) # (\recop|control_unit_inst|mem_addr_src\(1) & ((((\recop|datapath_inst|id_ex_operand\(9)))))) ) ) # ( \recop|datapath_inst|operand_b_temp[0]~3_combout\ 
-- & ( (!\recop|control_unit_inst|mem_addr_src\(1) & ((!\recop|control_unit_inst|mem_addr_src\(0) & (\recop|datapath_inst|reg_wr_data[9]~13_combout\)) # (\recop|control_unit_inst|mem_addr_src\(0) & (((\recop|datapath_inst|operand_a[9]~31_combout\)))))) # 
-- (\recop|control_unit_inst|mem_addr_src\(1) & ((((\recop|datapath_inst|id_ex_operand\(9)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_mem_addr_src\(0),
	datab => \recop|control_unit_inst|ALT_INV_mem_addr_src\(1),
	datac => \recop|datapath_inst|ALT_INV_reg_wr_data[9]~13_combout\,
	datad => \recop|datapath_inst|ALT_INV_id_ex_operand\(9),
	datae => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~3_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[9]~31_combout\,
	datag => \recop|datapath_inst|ALT_INV_operand_b_temp[9]~18_combout\,
	combout => \recop|datapath_inst|wr_data_addr[9]~48_combout\);

-- Location: FF_X71_Y8_N20
\recop|datapath_inst|ex_mem_wr_data_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|wr_data_addr[9]~48_combout\,
	sclr => \recop|datapath_inst|ex_mem_wr_data_addr[9]~0_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|ex_mem_wr_data_addr\(9));

-- Location: LABCELL_X71_Y8_N0
\recop|datapath_inst|wr_data_addr[5]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|wr_data_addr[5]~28_combout\ = ( !\recop|datapath_inst|operand_b_temp[0]~3_combout\ & ( (!\recop|control_unit_inst|mem_addr_src\(1) & ((!\recop|control_unit_inst|mem_addr_src\(0) & (\recop|datapath_inst|operand_b_temp[5]~8_combout\)) # 
-- (\recop|control_unit_inst|mem_addr_src\(0) & (((\recop|datapath_inst|operand_a[5]~13_combout\)))))) # (\recop|control_unit_inst|mem_addr_src\(1) & ((((\recop|datapath_inst|id_ex_operand\(5)))))) ) ) # ( \recop|datapath_inst|operand_b_temp[0]~3_combout\ & 
-- ( (!\recop|control_unit_inst|mem_addr_src\(1) & ((!\recop|control_unit_inst|mem_addr_src\(0) & (\recop|datapath_inst|reg_wr_data[5]~4_combout\)) # (\recop|control_unit_inst|mem_addr_src\(0) & (((\recop|datapath_inst|operand_a[5]~13_combout\)))))) # 
-- (\recop|control_unit_inst|mem_addr_src\(1) & ((((\recop|datapath_inst|id_ex_operand\(5)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_mem_addr_src\(0),
	datab => \recop|control_unit_inst|ALT_INV_mem_addr_src\(1),
	datac => \recop|datapath_inst|ALT_INV_reg_wr_data[5]~4_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[5]~13_combout\,
	datae => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~3_combout\,
	dataf => \recop|datapath_inst|ALT_INV_id_ex_operand\(5),
	datag => \recop|datapath_inst|ALT_INV_operand_b_temp[5]~8_combout\,
	combout => \recop|datapath_inst|wr_data_addr[5]~28_combout\);

-- Location: FF_X71_Y8_N2
\recop|datapath_inst|ex_mem_wr_data_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|wr_data_addr[5]~28_combout\,
	sclr => \recop|datapath_inst|ex_mem_wr_data_addr[9]~0_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|ex_mem_wr_data_addr\(5));

-- Location: LABCELL_X71_Y8_N6
\recop|datapath_inst|wr_data_addr[6]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|wr_data_addr[6]~32_combout\ = ( !\recop|datapath_inst|operand_b_temp[0]~3_combout\ & ( (!\recop|control_unit_inst|mem_addr_src\(1) & ((!\recop|control_unit_inst|mem_addr_src\(0) & (\recop|datapath_inst|operand_b_temp[6]~7_combout\)) # 
-- (\recop|control_unit_inst|mem_addr_src\(0) & (((\recop|datapath_inst|operand_a[6]~11_combout\)))))) # (\recop|control_unit_inst|mem_addr_src\(1) & ((((\recop|datapath_inst|id_ex_operand\(6)))))) ) ) # ( \recop|datapath_inst|operand_b_temp[0]~3_combout\ & 
-- ( (!\recop|control_unit_inst|mem_addr_src\(1) & ((!\recop|control_unit_inst|mem_addr_src\(0) & (\recop|datapath_inst|reg_wr_data[6]~3_combout\)) # (\recop|control_unit_inst|mem_addr_src\(0) & (((\recop|datapath_inst|operand_a[6]~11_combout\)))))) # 
-- (\recop|control_unit_inst|mem_addr_src\(1) & ((((\recop|datapath_inst|id_ex_operand\(6)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_mem_addr_src\(0),
	datab => \recop|control_unit_inst|ALT_INV_mem_addr_src\(1),
	datac => \recop|datapath_inst|ALT_INV_reg_wr_data[6]~3_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[6]~11_combout\,
	datae => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~3_combout\,
	dataf => \recop|datapath_inst|ALT_INV_id_ex_operand\(6),
	datag => \recop|datapath_inst|ALT_INV_operand_b_temp[6]~7_combout\,
	combout => \recop|datapath_inst|wr_data_addr[6]~32_combout\);

-- Location: FF_X71_Y8_N8
\recop|datapath_inst|ex_mem_wr_data_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|wr_data_addr[6]~32_combout\,
	sclr => \recop|datapath_inst|ex_mem_wr_data_addr[9]~0_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|ex_mem_wr_data_addr\(6));

-- Location: LABCELL_X74_Y8_N24
\recop|mem_io|Equal12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|Equal12~0_combout\ = ( !\recop|datapath_inst|ex_mem_wr_data_addr\(5) & ( !\recop|datapath_inst|ex_mem_wr_data_addr\(6) & ( (!\recop|datapath_inst|ex_mem_wr_data_addr\(10) & (!\recop|datapath_inst|ex_mem_wr_data_addr\(8) & 
-- (!\recop|datapath_inst|ex_mem_wr_data_addr\(7) & !\recop|datapath_inst|ex_mem_wr_data_addr\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(10),
	datab => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(8),
	datac => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(7),
	datad => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(9),
	datae => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(5),
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(6),
	combout => \recop|mem_io|Equal12~0_combout\);

-- Location: LABCELL_X74_Y8_N51
\recop|datapath_inst|mem_wb_rd_data[11]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ = ( \recop|mem_io|Equal12~0_combout\ & ( (!\recop|datapath_inst|ex_mem_wr_data_addr\(3) & (\recop|mem_io|Equal12~1_combout\ & (!\recop|datapath_inst|ex_mem_wr_data_addr\(2) & 
-- !\recop|datapath_inst|ex_mem_wr_data_addr\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(3),
	datab => \recop|mem_io|ALT_INV_Equal12~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(2),
	datad => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(4),
	dataf => \recop|mem_io|ALT_INV_Equal12~0_combout\,
	combout => \recop|datapath_inst|mem_wb_rd_data[11]~3_combout\);

-- Location: FF_X74_Y7_N41
\recop|mem_io|ledr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(6),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|ledr_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|ledr_reg\(6));

-- Location: LABCELL_X75_Y8_N30
\recop|mem_io|hex0_reg[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|hex0_reg[6]~feeder_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(6),
	combout => \recop|mem_io|hex0_reg[6]~feeder_combout\);

-- Location: LABCELL_X71_Y8_N48
\recop|datapath_inst|wr_data_addr[1]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|wr_data_addr[1]~60_combout\ = ( !\recop|datapath_inst|operand_b_temp[0]~3_combout\ & ( (!\recop|control_unit_inst|mem_addr_src\(1) & ((!\recop|control_unit_inst|mem_addr_src\(0) & 
-- (((\recop|datapath_inst|operand_b_temp[1]~10_combout\)))) # (\recop|control_unit_inst|mem_addr_src\(0) & (((\recop|datapath_inst|operand_a[1]~17_combout\)))))) # (\recop|control_unit_inst|mem_addr_src\(1) & (((\recop|datapath_inst|id_ex_operand\(1))))) ) 
-- ) # ( \recop|datapath_inst|operand_b_temp[0]~3_combout\ & ( (!\recop|control_unit_inst|mem_addr_src\(1) & ((!\recop|control_unit_inst|mem_addr_src\(0) & (((\recop|datapath_inst|reg_wr_data[1]~6_combout\)))) # (\recop|control_unit_inst|mem_addr_src\(0) & 
-- (((\recop|datapath_inst|operand_a[1]~17_combout\)))))) # (\recop|control_unit_inst|mem_addr_src\(1) & (((\recop|datapath_inst|id_ex_operand\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000110011000010100011001101011111001100110101111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_mem_addr_src\(0),
	datab => \recop|datapath_inst|ALT_INV_id_ex_operand\(1),
	datac => \recop|datapath_inst|ALT_INV_reg_wr_data[1]~6_combout\,
	datad => \recop|control_unit_inst|ALT_INV_mem_addr_src\(1),
	datae => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~3_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[1]~17_combout\,
	datag => \recop|datapath_inst|ALT_INV_operand_b_temp[1]~10_combout\,
	combout => \recop|datapath_inst|wr_data_addr[1]~60_combout\);

-- Location: FF_X71_Y8_N50
\recop|datapath_inst|ex_mem_wr_data_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|wr_data_addr[1]~60_combout\,
	sclr => \recop|datapath_inst|ex_mem_wr_data_addr[9]~0_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|ex_mem_wr_data_addr\(1));

-- Location: LABCELL_X74_Y8_N45
\recop|mem_io|Equal15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|Equal15~0_combout\ = ( \recop|mem_io|Equal12~0_combout\ & ( (!\recop|datapath_inst|ex_mem_wr_data_addr\(3) & (\recop|mem_io|Equal12~1_combout\ & (!\recop|datapath_inst|ex_mem_wr_data_addr\(1) & 
-- !\recop|datapath_inst|ex_mem_wr_data_addr\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(3),
	datab => \recop|mem_io|ALT_INV_Equal12~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(1),
	datad => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(4),
	dataf => \recop|mem_io|ALT_INV_Equal12~0_combout\,
	combout => \recop|mem_io|Equal15~0_combout\);

-- Location: LABCELL_X75_Y7_N21
\recop|mem_io|hex0_reg[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|hex0_reg[3]~0_combout\ = ( \recop|mem_io|Equal15~0_combout\ & ( (!\KEY[0]~input_o\) # ((\recop|control_unit_inst|mem_write~q\ & !\recop|datapath_inst|ex_mem_wr_data_addr\(2))) ) ) # ( !\recop|mem_io|Equal15~0_combout\ & ( !\KEY[0]~input_o\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011011100110111001101110011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_mem_write~q\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(2),
	dataf => \recop|mem_io|ALT_INV_Equal15~0_combout\,
	combout => \recop|mem_io|hex0_reg[3]~0_combout\);

-- Location: FF_X75_Y8_N31
\recop|mem_io|hex0_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|mem_io|hex0_reg[6]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|mem_io|hex0_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex0_reg\(6));

-- Location: LABCELL_X74_Y8_N48
\recop|mem_io|Equal14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|Equal14~0_combout\ = ( \recop|mem_io|Equal12~0_combout\ & ( (!\recop|datapath_inst|ex_mem_wr_data_addr\(3) & (\recop|mem_io|Equal12~1_combout\ & (!\recop|datapath_inst|ex_mem_wr_data_addr\(4) & \recop|datapath_inst|ex_mem_wr_data_addr\(1)))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(3),
	datab => \recop|mem_io|ALT_INV_Equal12~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(4),
	datad => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(1),
	dataf => \recop|mem_io|ALT_INV_Equal12~0_combout\,
	combout => \recop|mem_io|Equal14~0_combout\);

-- Location: LABCELL_X75_Y7_N15
\recop|mem_io|hex1_reg[8]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|hex1_reg[8]~0_combout\ = ( \recop|control_unit_inst|mem_write~q\ & ( (!\KEY[0]~input_o\) # ((!\recop|datapath_inst|ex_mem_wr_data_addr\(2) & \recop|mem_io|Equal14~0_combout\)) ) ) # ( !\recop|control_unit_inst|mem_write~q\ & ( 
-- !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111111001111000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(2),
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \recop|mem_io|ALT_INV_Equal14~0_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_mem_write~q\,
	combout => \recop|mem_io|hex1_reg[8]~0_combout\);

-- Location: FF_X80_Y8_N50
\recop|mem_io|hex1_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(6),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex1_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex1_reg\(6));

-- Location: LABCELL_X74_Y8_N21
\recop|mem_io|hex3_reg[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|hex3_reg[4]~0_combout\ = ( \recop|mem_io|Equal14~0_combout\ & ( (!\KEY[0]~input_o\) # ((\recop|control_unit_inst|mem_write~q\ & \recop|datapath_inst|ex_mem_wr_data_addr\(2))) ) ) # ( !\recop|mem_io|Equal14~0_combout\ & ( !\KEY[0]~input_o\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000001011111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_mem_write~q\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(2),
	datad => \ALT_INV_KEY[0]~input_o\,
	dataf => \recop|mem_io|ALT_INV_Equal14~0_combout\,
	combout => \recop|mem_io|hex3_reg[4]~0_combout\);

-- Location: FF_X79_Y8_N7
\recop|mem_io|hex3_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(6),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex3_reg[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex3_reg\(6));

-- Location: LABCELL_X62_Y4_N36
\recop|control_unit_inst|ex_datacall~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|ex_datacall~0_combout\ = ( !\recop|datapath_inst|instruction_reg\(26) & ( (!\recop|datapath_inst|instruction_reg\(24) & (!\recop|datapath_inst|instruction_reg\(25) & \recop|datapath_inst|instruction_reg\(29))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(24),
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(25),
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(29),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(26),
	combout => \recop|control_unit_inst|ex_datacall~0_combout\);

-- Location: LABCELL_X63_Y4_N45
\recop|control_unit_inst|ex_datacall~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|ex_datacall~1_combout\ = ( \KEY[0]~input_o\ & ( \recop|control_unit_inst|ex_datacall~0_combout\ & ( (!\recop|datapath_inst|instruction_reg\(28) & (!\recop|control_unit_inst|id_flush~0_combout\ & 
-- (!\recop|datapath_inst|instruction_reg\(27) & !\recop|control_unit_inst|id_flush~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(28),
	datab => \recop|control_unit_inst|ALT_INV_id_flush~0_combout\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(27),
	datad => \recop|control_unit_inst|ALT_INV_id_flush~2_combout\,
	datae => \ALT_INV_KEY[0]~input_o\,
	dataf => \recop|control_unit_inst|ALT_INV_ex_datacall~0_combout\,
	combout => \recop|control_unit_inst|ex_datacall~1_combout\);

-- Location: FF_X63_Y4_N46
\recop|control_unit_inst|ex_datacall\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|control_unit_inst|ex_datacall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|control_unit_inst|ex_datacall~q\);

-- Location: FF_X74_Y6_N53
\recop|control_unit_inst|datacall\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|control_unit_inst|ex_datacall~q\,
	sload => VCC,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|control_unit_inst|datacall~q\);

-- Location: LABCELL_X74_Y6_N51
\recop|mem_io|to_noc_reg[5]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|to_noc_reg[5]~0_combout\ = ( \KEY[0]~input_o\ & ( !\recop|control_unit_inst|datacall~q\ ) ) # ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|control_unit_inst|ALT_INV_datacall~q\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \recop|mem_io|to_noc_reg[5]~0_combout\);

-- Location: FF_X78_Y8_N59
\recop|mem_io|to_noc_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_wr_data_addr\(6),
	sclr => \recop|mem_io|to_noc_reg[5]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|to_noc_reg\(6));

-- Location: LABCELL_X79_Y8_N0
\recop|mem_io|hex2_reg[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|hex2_reg[6]~feeder_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(6),
	combout => \recop|mem_io|hex2_reg[6]~feeder_combout\);

-- Location: LABCELL_X75_Y7_N18
\recop|mem_io|hex2_reg[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|hex2_reg[3]~0_combout\ = ( \recop|datapath_inst|ex_mem_wr_data_addr\(2) & ( (!\KEY[0]~input_o\) # ((\recop|control_unit_inst|mem_write~q\ & \recop|mem_io|Equal15~0_combout\)) ) ) # ( !\recop|datapath_inst|ex_mem_wr_data_addr\(2) & ( 
-- !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011111100110011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \recop|control_unit_inst|ALT_INV_mem_write~q\,
	datad => \recop|mem_io|ALT_INV_Equal15~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(2),
	combout => \recop|mem_io|hex2_reg[3]~0_combout\);

-- Location: FF_X79_Y8_N1
\recop|mem_io|hex2_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|mem_io|hex2_reg[6]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|mem_io|hex2_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex2_reg\(6));

-- Location: LABCELL_X75_Y7_N12
\recop|datapath_inst|mem_wb_rd_data[8]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ = ( \recop|mem_io|Equal15~0_combout\ & ( \recop|datapath_inst|ex_mem_wr_data_addr\(2) ) ) # ( !\recop|mem_io|Equal15~0_combout\ & ( (\recop|datapath_inst|ex_mem_wr_data_addr\(2) & 
-- \recop|mem_io|Equal14~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(2),
	datac => \recop|mem_io|ALT_INV_Equal14~0_combout\,
	dataf => \recop|mem_io|ALT_INV_Equal15~0_combout\,
	combout => \recop|datapath_inst|mem_wb_rd_data[8]~1_combout\);

-- Location: FF_X78_Y8_N56
\recop|mem_io|to_noc_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(6),
	sclr => \recop|mem_io|to_noc_reg[5]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|to_noc_reg\(22));

-- Location: LABCELL_X74_Y8_N54
\recop|datapath_inst|mem_wb_rd_data[8]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ = ( \recop|datapath_inst|ex_mem_wr_data_addr\(1) & ( \recop|mem_io|Equal12~0_combout\ & ( (\recop|mem_io|Equal12~1_combout\ & (!\recop|datapath_inst|ex_mem_wr_data_addr\(3) & 
-- (!\recop|datapath_inst|ex_mem_wr_data_addr\(4) $ (!\recop|datapath_inst|ex_mem_wr_data_addr\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(4),
	datab => \recop|mem_io|ALT_INV_Equal12~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(3),
	datad => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(2),
	datae => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(1),
	dataf => \recop|mem_io|ALT_INV_Equal12~0_combout\,
	combout => \recop|datapath_inst|mem_wb_rd_data[8]~0_combout\);

-- Location: MLABCELL_X78_Y8_N54
\recop|datapath_inst|mem_wb_rd_data~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~19_combout\ = ( \recop|mem_io|to_noc_reg\(22) & ( \recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~1_combout\) # (\recop|mem_io|hex3_reg\(6)) ) ) ) # ( 
-- !\recop|mem_io|to_noc_reg\(22) & ( \recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & ( (\recop|mem_io|hex3_reg\(6) & \recop|datapath_inst|mem_wb_rd_data[8]~1_combout\) ) ) ) # ( \recop|mem_io|to_noc_reg\(22) & ( 
-- !\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & (\recop|mem_io|to_noc_reg\(6))) # (\recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & ((\recop|mem_io|hex2_reg\(6)))) ) ) ) # ( 
-- !\recop|mem_io|to_noc_reg\(22) & ( !\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & (\recop|mem_io|to_noc_reg\(6))) # (\recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & 
-- ((\recop|mem_io|hex2_reg\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex3_reg\(6),
	datab => \recop|mem_io|ALT_INV_to_noc_reg\(6),
	datac => \recop|mem_io|ALT_INV_hex2_reg\(6),
	datad => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~1_combout\,
	datae => \recop|mem_io|ALT_INV_to_noc_reg\(22),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~0_combout\,
	combout => \recop|datapath_inst|mem_wb_rd_data~19_combout\);

-- Location: LABCELL_X80_Y8_N48
\recop|datapath_inst|mem_wb_rd_data~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~20_combout\ = ( \recop|mem_io|hex1_reg\(6) & ( \recop|datapath_inst|mem_wb_rd_data~19_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\) # ((!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & 
-- (\recop|mem_io|ledr_reg\(6))) # (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & ((\recop|mem_io|hex0_reg\(6))))) ) ) ) # ( !\recop|mem_io|hex1_reg\(6) & ( \recop|datapath_inst|mem_wb_rd_data~19_combout\ & ( 
-- (!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & (((!\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\)) # (\recop|mem_io|ledr_reg\(6)))) # (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & (((\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\ & 
-- \recop|mem_io|hex0_reg\(6))))) ) ) ) # ( \recop|mem_io|hex1_reg\(6) & ( !\recop|datapath_inst|mem_wb_rd_data~19_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & (\recop|mem_io|ledr_reg\(6) & 
-- (\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\))) # (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & (((!\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\) # (\recop|mem_io|hex0_reg\(6))))) ) ) ) # ( !\recop|mem_io|hex1_reg\(6) & ( 
-- !\recop|datapath_inst|mem_wb_rd_data~19_combout\ & ( (\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\ & ((!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & (\recop|mem_io|ledr_reg\(6))) # (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & 
-- ((\recop|mem_io|hex0_reg\(6)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~3_combout\,
	datab => \recop|mem_io|ALT_INV_ledr_reg\(6),
	datac => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~4_combout\,
	datad => \recop|mem_io|ALT_INV_hex0_reg\(6),
	datae => \recop|mem_io|ALT_INV_hex1_reg\(6),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_rd_data~19_combout\,
	combout => \recop|datapath_inst|mem_wb_rd_data~20_combout\);

-- Location: LABCELL_X75_Y6_N12
\recop|memory_arbiter|mem_wren\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|memory_arbiter|mem_wren~combout\ = ( !\recop|datapath_inst|ex_mem_wr_data_addr\(15) & ( \recop|control_unit_inst|mem_write~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|control_unit_inst|ALT_INV_mem_write~q\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(15),
	combout => \recop|memory_arbiter|mem_wren~combout\);

-- Location: M10K_X76_Y10_N0
\recop|data_mem|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "recop:recop|data_mem:data_mem|altsyncram:altsyncram_component|altsyncram_s6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|memory_arbiter|mem_wren~combout\,
	portare => VCC,
	clk0 => \recop|recop_pll_inst|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	portadatain => \recop|data_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \recop|data_mem|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|data_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LABCELL_X75_Y7_N39
\recop|datapath_inst|mem_wb_rd_data~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~21_combout\ = ( \recop|datapath_inst|mem_wb_rd_data~20_combout\ & ( \recop|data_mem|altsyncram_component|auto_generated|q_a\(6) & ( ((!\recop|datapath_inst|ex_mem_wr_data_addr\(15)) # 
-- (!\recop|mem_io|Equal19~0_combout\)) # (\recop|mem_io|switches_reg\(6)) ) ) ) # ( !\recop|datapath_inst|mem_wb_rd_data~20_combout\ & ( \recop|data_mem|altsyncram_component|auto_generated|q_a\(6) & ( (!\recop|datapath_inst|ex_mem_wr_data_addr\(15)) # 
-- ((\recop|mem_io|switches_reg\(6) & \recop|mem_io|Equal19~0_combout\)) ) ) ) # ( \recop|datapath_inst|mem_wb_rd_data~20_combout\ & ( !\recop|data_mem|altsyncram_component|auto_generated|q_a\(6) & ( (\recop|datapath_inst|ex_mem_wr_data_addr\(15) & 
-- ((!\recop|mem_io|Equal19~0_combout\) # (\recop|mem_io|switches_reg\(6)))) ) ) ) # ( !\recop|datapath_inst|mem_wb_rd_data~20_combout\ & ( !\recop|data_mem|altsyncram_component|auto_generated|q_a\(6) & ( (\recop|mem_io|switches_reg\(6) & 
-- (\recop|datapath_inst|ex_mem_wr_data_addr\(15) & \recop|mem_io|Equal19~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000011110000010111110000111101011111111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_switches_reg\(6),
	datac => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(15),
	datad => \recop|mem_io|ALT_INV_Equal19~0_combout\,
	datae => \recop|datapath_inst|ALT_INV_mem_wb_rd_data~20_combout\,
	dataf => \recop|data_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \recop|datapath_inst|mem_wb_rd_data~21_combout\);

-- Location: LABCELL_X74_Y8_N6
\recop|datapath_inst|mem_wb_rd_data[8]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data[8]~7_combout\ = ( \recop|datapath_inst|ex_mem_wr_data_addr\(1) & ( \recop|mem_io|Equal12~0_combout\ & ( (\recop|mem_io|Equal12~1_combout\ & ((!\recop|datapath_inst|ex_mem_wr_data_addr\(2) & 
-- (!\recop|datapath_inst|ex_mem_wr_data_addr\(3))) # (\recop|datapath_inst|ex_mem_wr_data_addr\(2) & ((!\recop|datapath_inst|ex_mem_wr_data_addr\(4)))))) ) ) ) # ( !\recop|datapath_inst|ex_mem_wr_data_addr\(1) & ( \recop|mem_io|Equal12~0_combout\ & ( 
-- (!\recop|datapath_inst|ex_mem_wr_data_addr\(3) & (\recop|mem_io|Equal12~1_combout\ & ((!\recop|datapath_inst|ex_mem_wr_data_addr\(4)) # (\recop|datapath_inst|ex_mem_wr_data_addr\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000001000100010001000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(3),
	datab => \recop|mem_io|ALT_INV_Equal12~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(4),
	datad => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(2),
	datae => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(1),
	dataf => \recop|mem_io|ALT_INV_Equal12~0_combout\,
	combout => \recop|datapath_inst|mem_wb_rd_data[8]~7_combout\);

-- Location: LABCELL_X75_Y7_N30
\recop|datapath_inst|mem_wb_rd_data[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data[8]~8_combout\ = ( \recop|datapath_inst|mem_wb_rd_data[8]~7_combout\ & ( !\KEY[0]~input_o\ ) ) # ( !\recop|datapath_inst|mem_wb_rd_data[8]~7_combout\ & ( (!\KEY[0]~input_o\) # 
-- ((\recop|datapath_inst|ex_mem_wr_data_addr\(15) & ((!\recop|mem_io|Equal18~0_combout\) # (!\recop|datapath_inst|ex_mem_wr_data_addr\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001110111111110000111011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_Equal18~0_combout\,
	datab => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(2),
	datac => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(15),
	datad => \ALT_INV_KEY[0]~input_o\,
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~7_combout\,
	combout => \recop|datapath_inst|mem_wb_rd_data[8]~8_combout\);

-- Location: FF_X75_Y7_N41
\recop|datapath_inst|mem_wb_rd_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|mem_wb_rd_data~21_combout\,
	sclr => \recop|datapath_inst|mem_wb_rd_data[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|mem_wb_rd_data\(6));

-- Location: LABCELL_X68_Y7_N21
\recop|datapath_inst|reg_wr_data[6]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|reg_wr_data[6]~3_combout\ = ( \recop|datapath_inst|mem_wb_rd_data\(6) & ( (\recop|control_unit_inst|mem_to_reg~q\) # (\recop|datapath_inst|mem_wb_alu_result\(6)) ) ) # ( !\recop|datapath_inst|mem_wb_rd_data\(6) & ( 
-- (\recop|datapath_inst|mem_wb_alu_result\(6) & !\recop|control_unit_inst|mem_to_reg~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_mem_wb_alu_result\(6),
	datad => \recop|control_unit_inst|ALT_INV_mem_to_reg~q\,
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_rd_data\(6),
	combout => \recop|datapath_inst|reg_wr_data[6]~3_combout\);

-- Location: LABCELL_X68_Y6_N12
\recop|datapath_inst|operand_a[6]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_a[6]~11_combout\ = ( \recop|datapath_inst|operand_a[6]~10_combout\ & ( (!\recop|datapath_inst|operand_a[15]~3_combout\) # (\recop|datapath_inst|reg_wr_data[6]~3_combout\) ) ) # ( !\recop|datapath_inst|operand_a[6]~10_combout\ 
-- & ( (\recop|datapath_inst|operand_a[15]~3_combout\ & \recop|datapath_inst|reg_wr_data[6]~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_operand_a[15]~3_combout\,
	datad => \recop|datapath_inst|ALT_INV_reg_wr_data[6]~3_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[6]~10_combout\,
	combout => \recop|datapath_inst|operand_a[6]~11_combout\);

-- Location: LABCELL_X71_Y7_N48
\recop|datapath_inst|alu_inst|ShiftRight0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|ShiftRight0~7_combout\ = ( \recop|datapath_inst|operand_b[0]~57_combout\ & ( \recop|datapath_inst|operand_b[1]~2_combout\ & ( \recop|datapath_inst|operand_a[6]~11_combout\ ) ) ) # ( 
-- !\recop|datapath_inst|operand_b[0]~57_combout\ & ( \recop|datapath_inst|operand_b[1]~2_combout\ & ( \recop|datapath_inst|operand_a[5]~13_combout\ ) ) ) # ( \recop|datapath_inst|operand_b[0]~57_combout\ & ( !\recop|datapath_inst|operand_b[1]~2_combout\ & ( 
-- \recop|datapath_inst|operand_a[8]~35_combout\ ) ) ) # ( !\recop|datapath_inst|operand_b[0]~57_combout\ & ( !\recop|datapath_inst|operand_b[1]~2_combout\ & ( \recop|datapath_inst|operand_a[7]~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[8]~35_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_a[5]~13_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_a[7]~9_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[6]~11_combout\,
	datae => \recop|datapath_inst|ALT_INV_operand_b[0]~57_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_b[1]~2_combout\,
	combout => \recop|datapath_inst|alu_inst|ShiftRight0~7_combout\);

-- Location: LABCELL_X71_Y7_N42
\recop|datapath_inst|ex_mem_alu_result~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~50_combout\ = ( \recop|datapath_inst|ex_mem_alu_result[7]~44_combout\ & ( \recop|datapath_inst|alu_inst|ShiftRight0~7_combout\ & ( (\recop|control_unit_inst|alu_op.ALU_SRL~reg0_q\ & 
-- ((!\recop|datapath_inst|alu_inst|ShiftRight0~1_combout\) # ((!\recop|datapath_inst|alu_inst|ShiftRight0~0_combout\) # (\recop|datapath_inst|alu_inst|ShiftRight0~5_combout\)))) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result[7]~44_combout\ & ( 
-- \recop|datapath_inst|alu_inst|ShiftRight0~7_combout\ & ( \recop|control_unit_inst|alu_op.ALU_SRL~reg0_q\ ) ) ) # ( \recop|datapath_inst|ex_mem_alu_result[7]~44_combout\ & ( !\recop|datapath_inst|alu_inst|ShiftRight0~7_combout\ & ( 
-- (\recop|datapath_inst|alu_inst|ShiftRight0~1_combout\ & (\recop|datapath_inst|alu_inst|ShiftRight0~0_combout\ & (\recop|control_unit_inst|alu_op.ALU_SRL~reg0_q\ & \recop|datapath_inst|alu_inst|ShiftRight0~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100001111000011110000111000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~1_combout\,
	datab => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~0_combout\,
	datac => \recop|control_unit_inst|ALT_INV_alu_op.ALU_SRL~reg0_q\,
	datad => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~5_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[7]~44_combout\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~7_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~50_combout\);

-- Location: MLABCELL_X72_Y8_N18
\recop|datapath_inst|ex_mem_alu_result~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~51_combout\ = ( \recop|datapath_inst|ex_mem_alu_result[2]~13_combout\ & ( \recop|datapath_inst|operand_a[5]~13_combout\ & ( (!\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\ & 
-- ((!\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\) # (\recop|datapath_inst|operand_b[5]~41_combout\))) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result[2]~13_combout\ & ( \recop|datapath_inst|operand_a[5]~13_combout\ & ( 
-- (!\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\ & (!\recop|datapath_inst|alu_inst|Add0~21_sumout\ & ((!\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\) # (\recop|datapath_inst|operand_b[5]~41_combout\)))) ) ) ) # ( 
-- \recop|datapath_inst|ex_mem_alu_result[2]~13_combout\ & ( !\recop|datapath_inst|operand_a[5]~13_combout\ & ( (!\recop|datapath_inst|operand_b[5]~41_combout\) # (!\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\) ) ) ) # ( 
-- !\recop|datapath_inst|ex_mem_alu_result[2]~13_combout\ & ( !\recop|datapath_inst|operand_a[5]~13_combout\ & ( (!\recop|datapath_inst|alu_inst|Add0~21_sumout\ & ((!\recop|datapath_inst|operand_b[5]~41_combout\) # 
-- (!\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000000000111111001111110010100010000000001010001010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_alu_op.ALU_OR~reg0_q\,
	datab => \recop|datapath_inst|ALT_INV_operand_b[5]~41_combout\,
	datac => \recop|control_unit_inst|ALT_INV_alu_op.ALU_XOR~reg0_q\,
	datad => \recop|datapath_inst|alu_inst|ALT_INV_Add0~21_sumout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~13_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[5]~13_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~51_combout\);

-- Location: MLABCELL_X72_Y8_N48
\recop|datapath_inst|ex_mem_alu_result~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~52_combout\ = ( \recop|datapath_inst|ex_mem_alu_result~41_combout\ & ( \recop|datapath_inst|ex_mem_alu_result~51_combout\ & ( (!\recop|datapath_inst|alu_inst|ShiftRight0~6_combout\ & 
-- ((!\recop|datapath_inst|ex_mem_alu_result[7]~40_combout\) # ((!\recop|datapath_inst|ex_mem_alu_result~49_combout\ & !\recop|datapath_inst|ex_mem_alu_result~50_combout\)))) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result~41_combout\ & ( 
-- \recop|datapath_inst|ex_mem_alu_result~51_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result[7]~40_combout\) # ((!\recop|datapath_inst|ex_mem_alu_result~49_combout\ & !\recop|datapath_inst|ex_mem_alu_result~50_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111010111100001100100011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~49_combout\,
	datab => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~6_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[7]~40_combout\,
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~50_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~41_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~51_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~52_combout\);

-- Location: MLABCELL_X72_Y8_N24
\recop|datapath_inst|ex_mem_alu_result~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~53_combout\ = ( \recop|datapath_inst|ex_mem_alu_result~19_combout\ & ( \recop|datapath_inst|ex_mem_alu_result~52_combout\ & ( (\recop|datapath_inst|operand_a[5]~13_combout\ & 
-- ((!\recop|datapath_inst|ex_mem_alu_result[2]~39_combout\) # ((\recop|datapath_inst|operand_b[5]~41_combout\ & \recop|control_unit_inst|alu_op.ALU_AND~reg0_q\)))) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result~19_combout\ & ( 
-- \recop|datapath_inst|ex_mem_alu_result~52_combout\ & ( ((!\recop|datapath_inst|ex_mem_alu_result[2]~39_combout\ & \recop|datapath_inst|operand_a[5]~13_combout\)) # (\recop|datapath_inst|operand_b[5]~41_combout\) ) ) ) # ( 
-- \recop|datapath_inst|ex_mem_alu_result~19_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result~52_combout\ ) ) # ( !\recop|datapath_inst|ex_mem_alu_result~19_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result~52_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100111011001110110000101000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~39_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_b[5]~41_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_a[5]~13_combout\,
	datad => \recop|control_unit_inst|ALT_INV_alu_op.ALU_AND~reg0_q\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~19_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~52_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~53_combout\);

-- Location: FF_X72_Y8_N26
\recop|datapath_inst|ex_mem_alu_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|ex_mem_alu_result~53_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|ex_mem_alu_result\(5));

-- Location: FF_X68_Y4_N41
\recop|datapath_inst|mem_wb_alu_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(5),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|mem_wb_alu_result\(5));

-- Location: IOIBUF_X16_Y0_N18
\SW[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: FF_X45_Y7_N1
\recop|mem_io|switches_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \SW[5]~input_o\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|switches_reg\(5));

-- Location: FF_X73_Y9_N16
\recop|mem_io|hex3_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(5),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex3_reg[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex3_reg\(5));

-- Location: FF_X75_Y9_N17
\recop|mem_io|to_noc_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_wr_data_addr\(5),
	sclr => \recop|mem_io|to_noc_reg[5]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|to_noc_reg\(5));

-- Location: FF_X72_Y9_N55
\recop|mem_io|hex2_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(5),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex2_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex2_reg\(5));

-- Location: FF_X75_Y9_N14
\recop|mem_io|to_noc_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(5),
	sclr => \recop|mem_io|to_noc_reg[5]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|to_noc_reg\(21));

-- Location: LABCELL_X75_Y9_N12
\recop|datapath_inst|mem_wb_rd_data~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~22_combout\ = ( \recop|mem_io|to_noc_reg\(21) & ( \recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & ((\recop|mem_io|hex2_reg\(5)))) # 
-- (\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & (\recop|mem_io|hex3_reg\(5))) ) ) ) # ( !\recop|mem_io|to_noc_reg\(21) & ( \recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & 
-- ((\recop|mem_io|hex2_reg\(5)))) # (\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & (\recop|mem_io|hex3_reg\(5))) ) ) ) # ( \recop|mem_io|to_noc_reg\(21) & ( !\recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & ( 
-- (\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\) # (\recop|mem_io|to_noc_reg\(5)) ) ) ) # ( !\recop|mem_io|to_noc_reg\(21) & ( !\recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & ( (\recop|mem_io|to_noc_reg\(5) & 
-- !\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex3_reg\(5),
	datab => \recop|mem_io|ALT_INV_to_noc_reg\(5),
	datac => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~0_combout\,
	datad => \recop|mem_io|ALT_INV_hex2_reg\(5),
	datae => \recop|mem_io|ALT_INV_to_noc_reg\(21),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~1_combout\,
	combout => \recop|datapath_inst|mem_wb_rd_data~22_combout\);

-- Location: FF_X75_Y8_N2
\recop|mem_io|ledr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(5),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|ledr_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|ledr_reg\(5));

-- Location: FF_X75_Y8_N44
\recop|mem_io|hex1_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(5),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex1_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex1_reg\(5));

-- Location: FF_X75_Y8_N38
\recop|mem_io|hex0_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(5),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex0_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex0_reg\(5));

-- Location: LABCELL_X75_Y8_N36
\recop|datapath_inst|mem_wb_rd_data~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~23_combout\ = ( \recop|mem_io|hex0_reg\(5) & ( \recop|datapath_inst|mem_wb_rd_data[8]~4_combout\ & ( (\recop|mem_io|ledr_reg\(5)) # (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\) ) ) ) # ( 
-- !\recop|mem_io|hex0_reg\(5) & ( \recop|datapath_inst|mem_wb_rd_data[8]~4_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & \recop|mem_io|ledr_reg\(5)) ) ) ) # ( \recop|mem_io|hex0_reg\(5) & ( 
-- !\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & (\recop|datapath_inst|mem_wb_rd_data~22_combout\)) # (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & ((\recop|mem_io|hex1_reg\(5)))) ) ) ) 
-- # ( !\recop|mem_io|hex0_reg\(5) & ( !\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & (\recop|datapath_inst|mem_wb_rd_data~22_combout\)) # (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & 
-- ((\recop|mem_io|hex1_reg\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~3_combout\,
	datab => \recop|datapath_inst|ALT_INV_mem_wb_rd_data~22_combout\,
	datac => \recop|mem_io|ALT_INV_ledr_reg\(5),
	datad => \recop|mem_io|ALT_INV_hex1_reg\(5),
	datae => \recop|mem_io|ALT_INV_hex0_reg\(5),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~4_combout\,
	combout => \recop|datapath_inst|mem_wb_rd_data~23_combout\);

-- Location: M10K_X76_Y7_N0
\recop|data_mem|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "recop:recop|data_mem:data_mem|altsyncram:altsyncram_component|altsyncram_s6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|memory_arbiter|mem_wren~combout\,
	portare => VCC,
	clk0 => \recop|recop_pll_inst|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	portadatain => \recop|data_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \recop|data_mem|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|data_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LABCELL_X75_Y7_N54
\recop|datapath_inst|mem_wb_rd_data~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~24_combout\ = ( \recop|data_mem|altsyncram_component|auto_generated|q_a\(5) & ( (!\recop|datapath_inst|ex_mem_wr_data_addr\(15)) # ((!\recop|mem_io|Equal19~0_combout\ & 
-- ((\recop|datapath_inst|mem_wb_rd_data~23_combout\))) # (\recop|mem_io|Equal19~0_combout\ & (\recop|mem_io|switches_reg\(5)))) ) ) # ( !\recop|data_mem|altsyncram_component|auto_generated|q_a\(5) & ( (\recop|datapath_inst|ex_mem_wr_data_addr\(15) & 
-- ((!\recop|mem_io|Equal19~0_combout\ & ((\recop|datapath_inst|mem_wb_rd_data~23_combout\))) # (\recop|mem_io|Equal19~0_combout\ & (\recop|mem_io|switches_reg\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001111001101111011111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_Equal19~0_combout\,
	datab => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(15),
	datac => \recop|mem_io|ALT_INV_switches_reg\(5),
	datad => \recop|datapath_inst|ALT_INV_mem_wb_rd_data~23_combout\,
	dataf => \recop|data_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	combout => \recop|datapath_inst|mem_wb_rd_data~24_combout\);

-- Location: FF_X75_Y7_N56
\recop|datapath_inst|mem_wb_rd_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|mem_wb_rd_data~24_combout\,
	sclr => \recop|datapath_inst|mem_wb_rd_data[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|mem_wb_rd_data\(5));

-- Location: LABCELL_X68_Y4_N51
\recop|datapath_inst|reg_wr_data[5]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|reg_wr_data[5]~4_combout\ = ( \recop|datapath_inst|mem_wb_rd_data\(5) & ( (\recop|datapath_inst|mem_wb_alu_result\(5)) # (\recop|control_unit_inst|mem_to_reg~q\) ) ) # ( !\recop|datapath_inst|mem_wb_rd_data\(5) & ( 
-- (!\recop|control_unit_inst|mem_to_reg~q\ & \recop|datapath_inst|mem_wb_alu_result\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|control_unit_inst|ALT_INV_mem_to_reg~q\,
	datac => \recop|datapath_inst|ALT_INV_mem_wb_alu_result\(5),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_rd_data\(5),
	combout => \recop|datapath_inst|reg_wr_data[5]~4_combout\);

-- Location: LABCELL_X71_Y7_N39
\recop|datapath_inst|operand_a[5]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_a[5]~13_combout\ = ( \recop|datapath_inst|operand_a[5]~12_combout\ & ( (!\recop|datapath_inst|operand_a[15]~3_combout\) # (\recop|datapath_inst|reg_wr_data[5]~4_combout\) ) ) # ( !\recop|datapath_inst|operand_a[5]~12_combout\ 
-- & ( (\recop|datapath_inst|reg_wr_data[5]~4_combout\ & \recop|datapath_inst|operand_a[15]~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_reg_wr_data[5]~4_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[15]~3_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[5]~12_combout\,
	combout => \recop|datapath_inst|operand_a[5]~13_combout\);

-- Location: LABCELL_X71_Y7_N24
\recop|datapath_inst|alu_inst|ShiftLeft0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|ShiftLeft0~5_combout\ = ( \recop|datapath_inst|operand_a[6]~11_combout\ & ( \recop|datapath_inst|operand_a[3]~19_combout\ & ( (!\recop|datapath_inst|operand_b[1]~2_combout\ & (((\recop|datapath_inst|operand_a[4]~15_combout\)) 
-- # (\recop|datapath_inst|operand_b[0]~57_combout\))) # (\recop|datapath_inst|operand_b[1]~2_combout\ & ((!\recop|datapath_inst|operand_b[0]~57_combout\) # ((\recop|datapath_inst|operand_a[5]~13_combout\)))) ) ) ) # ( 
-- !\recop|datapath_inst|operand_a[6]~11_combout\ & ( \recop|datapath_inst|operand_a[3]~19_combout\ & ( (!\recop|datapath_inst|operand_b[1]~2_combout\ & (((\recop|datapath_inst|operand_a[4]~15_combout\)) # (\recop|datapath_inst|operand_b[0]~57_combout\))) # 
-- (\recop|datapath_inst|operand_b[1]~2_combout\ & (\recop|datapath_inst|operand_b[0]~57_combout\ & ((\recop|datapath_inst|operand_a[5]~13_combout\)))) ) ) ) # ( \recop|datapath_inst|operand_a[6]~11_combout\ & ( !\recop|datapath_inst|operand_a[3]~19_combout\ 
-- & ( (!\recop|datapath_inst|operand_b[1]~2_combout\ & (!\recop|datapath_inst|operand_b[0]~57_combout\ & (\recop|datapath_inst|operand_a[4]~15_combout\))) # (\recop|datapath_inst|operand_b[1]~2_combout\ & ((!\recop|datapath_inst|operand_b[0]~57_combout\) # 
-- ((\recop|datapath_inst|operand_a[5]~13_combout\)))) ) ) ) # ( !\recop|datapath_inst|operand_a[6]~11_combout\ & ( !\recop|datapath_inst|operand_a[3]~19_combout\ & ( (!\recop|datapath_inst|operand_b[1]~2_combout\ & 
-- (!\recop|datapath_inst|operand_b[0]~57_combout\ & (\recop|datapath_inst|operand_a[4]~15_combout\))) # (\recop|datapath_inst|operand_b[1]~2_combout\ & (\recop|datapath_inst|operand_b[0]~57_combout\ & ((\recop|datapath_inst|operand_a[5]~13_combout\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[1]~2_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_b[0]~57_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_a[4]~15_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[5]~13_combout\,
	datae => \recop|datapath_inst|ALT_INV_operand_a[6]~11_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[3]~19_combout\,
	combout => \recop|datapath_inst|alu_inst|ShiftLeft0~5_combout\);

-- Location: MLABCELL_X72_Y4_N36
\recop|datapath_inst|alu_inst|ShiftLeft0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|ShiftLeft0~10_combout\ = ( \recop|datapath_inst|operand_a[9]~31_combout\ & ( \recop|datapath_inst|operand_a[7]~9_combout\ & ( ((!\recop|datapath_inst|operand_b[1]~2_combout\ & 
-- ((\recop|datapath_inst|operand_a[8]~35_combout\))) # (\recop|datapath_inst|operand_b[1]~2_combout\ & (\recop|datapath_inst|operand_a[10]~33_combout\))) # (\recop|datapath_inst|operand_b[0]~57_combout\) ) ) ) # ( 
-- !\recop|datapath_inst|operand_a[9]~31_combout\ & ( \recop|datapath_inst|operand_a[7]~9_combout\ & ( (!\recop|datapath_inst|operand_b[1]~2_combout\ & (((\recop|datapath_inst|operand_a[8]~35_combout\)) # (\recop|datapath_inst|operand_b[0]~57_combout\))) # 
-- (\recop|datapath_inst|operand_b[1]~2_combout\ & (!\recop|datapath_inst|operand_b[0]~57_combout\ & (\recop|datapath_inst|operand_a[10]~33_combout\))) ) ) ) # ( \recop|datapath_inst|operand_a[9]~31_combout\ & ( !\recop|datapath_inst|operand_a[7]~9_combout\ 
-- & ( (!\recop|datapath_inst|operand_b[1]~2_combout\ & (!\recop|datapath_inst|operand_b[0]~57_combout\ & ((\recop|datapath_inst|operand_a[8]~35_combout\)))) # (\recop|datapath_inst|operand_b[1]~2_combout\ & 
-- (((\recop|datapath_inst|operand_a[10]~33_combout\)) # (\recop|datapath_inst|operand_b[0]~57_combout\))) ) ) ) # ( !\recop|datapath_inst|operand_a[9]~31_combout\ & ( !\recop|datapath_inst|operand_a[7]~9_combout\ & ( 
-- (!\recop|datapath_inst|operand_b[0]~57_combout\ & ((!\recop|datapath_inst|operand_b[1]~2_combout\ & ((\recop|datapath_inst|operand_a[8]~35_combout\))) # (\recop|datapath_inst|operand_b[1]~2_combout\ & (\recop|datapath_inst|operand_a[10]~33_combout\)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[1]~2_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_b[0]~57_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_a[10]~33_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[8]~35_combout\,
	datae => \recop|datapath_inst|ALT_INV_operand_a[9]~31_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[7]~9_combout\,
	combout => \recop|datapath_inst|alu_inst|ShiftLeft0~10_combout\);

-- Location: LABCELL_X71_Y7_N3
\recop|datapath_inst|ex_mem_alu_result~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~109_combout\ = ( \recop|datapath_inst|operand_b[2]~4_combout\ & ( (\recop|control_unit_inst|alu_op.ALU_SRL~reg0_q\ & \recop|datapath_inst|alu_inst|ShiftRight0~8_combout\) ) ) # ( 
-- !\recop|datapath_inst|operand_b[2]~4_combout\ & ( (\recop|control_unit_inst|alu_op.ALU_SRL~reg0_q\ & \recop|datapath_inst|alu_inst|ShiftRight0~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_alu_op.ALU_SRL~reg0_q\,
	datac => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~8_combout\,
	datad => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~9_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_b[2]~4_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~109_combout\);

-- Location: LABCELL_X74_Y7_N27
\recop|datapath_inst|ex_mem_alu_result[7]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result[7]~103_combout\ = (\recop|datapath_inst|alu_inst|ShiftRight0~1_combout\ & (\recop|datapath_inst|alu_inst|ShiftRight0~0_combout\ & \recop|datapath_inst|ex_mem_alu_result[7]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~1_combout\,
	datac => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~0_combout\,
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[7]~44_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result[7]~103_combout\);

-- Location: LABCELL_X71_Y7_N36
\recop|datapath_inst|ex_mem_alu_result~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~110_combout\ = ( \recop|datapath_inst|ex_mem_alu_result[7]~103_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result~109_combout\ & ((!\recop|datapath_inst|alu_inst|ShiftLeft0~5_combout\) # 
-- (!\recop|control_unit_inst|alu_op.ALU_SLL~reg0_q\))) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result[7]~103_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result~109_combout\ & ((!\recop|datapath_inst|alu_inst|ShiftLeft0~10_combout\) # 
-- (!\recop|control_unit_inst|alu_op.ALU_SLL~reg0_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011000000111100001100000011110000101000001111000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~5_combout\,
	datab => \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~10_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~109_combout\,
	datad => \recop|control_unit_inst|ALT_INV_alu_op.ALU_SLL~reg0_q\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[7]~103_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~110_combout\);

-- Location: MLABCELL_X72_Y8_N30
\recop|datapath_inst|ex_mem_alu_result~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~112_combout\ = ( \recop|datapath_inst|ex_mem_alu_result~111_combout\ & ( \recop|datapath_inst|ex_mem_alu_result~110_combout\ & ( (!\recop|datapath_inst|alu_inst|Add0~61_sumout\) # 
-- (\recop|datapath_inst|ex_mem_alu_result[2]~13_combout\) ) ) ) # ( \recop|datapath_inst|ex_mem_alu_result~111_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result~110_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result[7]~40_combout\ & 
-- ((!\recop|datapath_inst|alu_inst|Add0~61_sumout\) # (\recop|datapath_inst|ex_mem_alu_result[2]~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100010101000101000000000000000001100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[7]~40_combout\,
	datab => \recop|datapath_inst|alu_inst|ALT_INV_Add0~61_sumout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~13_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~111_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~110_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~112_combout\);

-- Location: MLABCELL_X72_Y8_N6
\recop|datapath_inst|ex_mem_alu_result~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~113_combout\ = ( \recop|datapath_inst|ex_mem_alu_result~19_combout\ & ( \recop|datapath_inst|ex_mem_alu_result[2]~39_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result~112_combout\) # 
-- ((\recop|datapath_inst|operand_a[10]~33_combout\ & (\recop|control_unit_inst|alu_op.ALU_AND~reg0_q\ & \recop|datapath_inst|operand_b[10]~13_combout\))) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result~19_combout\ & ( 
-- \recop|datapath_inst|ex_mem_alu_result[2]~39_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result~112_combout\) # (\recop|datapath_inst|operand_b[10]~13_combout\) ) ) ) # ( \recop|datapath_inst|ex_mem_alu_result~19_combout\ & ( 
-- !\recop|datapath_inst|ex_mem_alu_result[2]~39_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result~112_combout\) # (\recop|datapath_inst|operand_a[10]~33_combout\) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result~19_combout\ & ( 
-- !\recop|datapath_inst|ex_mem_alu_result[2]~39_combout\ & ( ((!\recop|datapath_inst|ex_mem_alu_result~112_combout\) # (\recop|datapath_inst|operand_b[10]~13_combout\)) # (\recop|datapath_inst|operand_a[10]~33_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101011111111111110101010111111111000011111111111100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[10]~33_combout\,
	datab => \recop|control_unit_inst|ALT_INV_alu_op.ALU_AND~reg0_q\,
	datac => \recop|datapath_inst|ALT_INV_operand_b[10]~13_combout\,
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~112_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~19_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~39_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~113_combout\);

-- Location: FF_X72_Y8_N8
\recop|datapath_inst|ex_mem_alu_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|ex_mem_alu_result~113_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|ex_mem_alu_result\(10));

-- Location: LABCELL_X71_Y6_N51
\recop|datapath_inst|operand_a[10]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_a[10]~32_combout\ = ( \recop|datapath_inst|operand_a[15]~0_combout\ & ( (!\recop|datapath_inst|operand_a[15]~1_combout\ & (\recop|datapath_inst|id_ex_reg_x\(10))) # (\recop|datapath_inst|operand_a[15]~1_combout\ & 
-- ((\recop|datapath_inst|ex_mem_alu_result\(10)))) ) ) # ( !\recop|datapath_inst|operand_a[15]~0_combout\ & ( \recop|datapath_inst|id_ex_reg_x\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_operand_a[15]~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_id_ex_reg_x\(10),
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(10),
	dataf => \recop|datapath_inst|ALT_INV_operand_a[15]~0_combout\,
	combout => \recop|datapath_inst|operand_a[10]~32_combout\);

-- Location: LABCELL_X71_Y6_N27
\recop|datapath_inst|operand_a[10]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_a[10]~33_combout\ = ( \recop|datapath_inst|operand_a[10]~32_combout\ & ( (!\recop|datapath_inst|operand_a[15]~3_combout\) # (\recop|datapath_inst|reg_wr_data[10]~14_combout\) ) ) # ( 
-- !\recop|datapath_inst|operand_a[10]~32_combout\ & ( (\recop|datapath_inst|reg_wr_data[10]~14_combout\ & \recop|datapath_inst|operand_a[15]~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_reg_wr_data[10]~14_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[15]~3_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[10]~32_combout\,
	combout => \recop|datapath_inst|operand_a[10]~33_combout\);

-- Location: LABCELL_X73_Y8_N12
\recop|datapath_inst|alu_inst|ShiftRight0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|ShiftRight0~2_combout\ = ( \recop|datapath_inst|operand_a[9]~31_combout\ & ( \recop|datapath_inst|operand_a[10]~33_combout\ & ( (!\recop|datapath_inst|operand_b[1]~2_combout\ & 
-- (((!\recop|datapath_inst|operand_b[0]~57_combout\) # (\recop|datapath_inst|operand_a[11]~29_combout\)))) # (\recop|datapath_inst|operand_b[1]~2_combout\ & (((\recop|datapath_inst|operand_b[0]~57_combout\)) # 
-- (\recop|datapath_inst|operand_a[8]~35_combout\))) ) ) ) # ( !\recop|datapath_inst|operand_a[9]~31_combout\ & ( \recop|datapath_inst|operand_a[10]~33_combout\ & ( (!\recop|datapath_inst|operand_b[1]~2_combout\ & 
-- (((!\recop|datapath_inst|operand_b[0]~57_combout\) # (\recop|datapath_inst|operand_a[11]~29_combout\)))) # (\recop|datapath_inst|operand_b[1]~2_combout\ & (\recop|datapath_inst|operand_a[8]~35_combout\ & 
-- ((!\recop|datapath_inst|operand_b[0]~57_combout\)))) ) ) ) # ( \recop|datapath_inst|operand_a[9]~31_combout\ & ( !\recop|datapath_inst|operand_a[10]~33_combout\ & ( (!\recop|datapath_inst|operand_b[1]~2_combout\ & 
-- (((\recop|datapath_inst|operand_a[11]~29_combout\ & \recop|datapath_inst|operand_b[0]~57_combout\)))) # (\recop|datapath_inst|operand_b[1]~2_combout\ & (((\recop|datapath_inst|operand_b[0]~57_combout\)) # (\recop|datapath_inst|operand_a[8]~35_combout\))) 
-- ) ) ) # ( !\recop|datapath_inst|operand_a[9]~31_combout\ & ( !\recop|datapath_inst|operand_a[10]~33_combout\ & ( (!\recop|datapath_inst|operand_b[1]~2_combout\ & (((\recop|datapath_inst|operand_a[11]~29_combout\ & 
-- \recop|datapath_inst|operand_b[0]~57_combout\)))) # (\recop|datapath_inst|operand_b[1]~2_combout\ & (\recop|datapath_inst|operand_a[8]~35_combout\ & ((!\recop|datapath_inst|operand_b[0]~57_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[8]~35_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_b[1]~2_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_a[11]~29_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[0]~57_combout\,
	datae => \recop|datapath_inst|ALT_INV_operand_a[9]~31_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[10]~33_combout\,
	combout => \recop|datapath_inst|alu_inst|ShiftRight0~2_combout\);

-- Location: LABCELL_X73_Y8_N9
\recop|datapath_inst|ex_mem_alu_result~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~65_combout\ = ( \recop|datapath_inst|alu_inst|ShiftRight0~3_combout\ & ( (\recop|control_unit_inst|alu_op.ALU_SRL~reg0_q\ & ((!\recop|datapath_inst|operand_b[2]~4_combout\) # 
-- (\recop|datapath_inst|alu_inst|ShiftRight0~2_combout\))) ) ) # ( !\recop|datapath_inst|alu_inst|ShiftRight0~3_combout\ & ( (\recop|control_unit_inst|alu_op.ALU_SRL~reg0_q\ & (\recop|datapath_inst|alu_inst|ShiftRight0~2_combout\ & 
-- \recop|datapath_inst|operand_b[2]~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010101010101000001010101010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_alu_op.ALU_SRL~reg0_q\,
	datac => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~2_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[2]~4_combout\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~3_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~65_combout\);

-- Location: LABCELL_X73_Y8_N42
\recop|datapath_inst|alu_inst|ShiftLeft0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|ShiftLeft0~3_combout\ = ( \recop|datapath_inst|operand_a[3]~19_combout\ & ( \recop|datapath_inst|operand_a[1]~17_combout\ & ( ((!\recop|datapath_inst|operand_b[1]~2_combout\ & 
-- ((\recop|datapath_inst|operand_a[2]~21_combout\))) # (\recop|datapath_inst|operand_b[1]~2_combout\ & (\recop|datapath_inst|operand_a[4]~15_combout\))) # (\recop|datapath_inst|operand_b[0]~57_combout\) ) ) ) # ( 
-- !\recop|datapath_inst|operand_a[3]~19_combout\ & ( \recop|datapath_inst|operand_a[1]~17_combout\ & ( (!\recop|datapath_inst|operand_b[1]~2_combout\ & (((\recop|datapath_inst|operand_b[0]~57_combout\) # (\recop|datapath_inst|operand_a[2]~21_combout\)))) # 
-- (\recop|datapath_inst|operand_b[1]~2_combout\ & (\recop|datapath_inst|operand_a[4]~15_combout\ & ((!\recop|datapath_inst|operand_b[0]~57_combout\)))) ) ) ) # ( \recop|datapath_inst|operand_a[3]~19_combout\ & ( 
-- !\recop|datapath_inst|operand_a[1]~17_combout\ & ( (!\recop|datapath_inst|operand_b[1]~2_combout\ & (((\recop|datapath_inst|operand_a[2]~21_combout\ & !\recop|datapath_inst|operand_b[0]~57_combout\)))) # (\recop|datapath_inst|operand_b[1]~2_combout\ & 
-- (((\recop|datapath_inst|operand_b[0]~57_combout\)) # (\recop|datapath_inst|operand_a[4]~15_combout\))) ) ) ) # ( !\recop|datapath_inst|operand_a[3]~19_combout\ & ( !\recop|datapath_inst|operand_a[1]~17_combout\ & ( 
-- (!\recop|datapath_inst|operand_b[0]~57_combout\ & ((!\recop|datapath_inst|operand_b[1]~2_combout\ & ((\recop|datapath_inst|operand_a[2]~21_combout\))) # (\recop|datapath_inst|operand_b[1]~2_combout\ & (\recop|datapath_inst|operand_a[4]~15_combout\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[4]~15_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_b[1]~2_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_a[2]~21_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[0]~57_combout\,
	datae => \recop|datapath_inst|ALT_INV_operand_a[3]~19_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[1]~17_combout\,
	combout => \recop|datapath_inst|alu_inst|ShiftLeft0~3_combout\);

-- Location: LABCELL_X73_Y8_N0
\recop|datapath_inst|ex_mem_alu_result~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~66_combout\ = ( \recop|datapath_inst|alu_inst|ShiftRight0~1_combout\ & ( \recop|datapath_inst|alu_inst|ShiftLeft0~7_combout\ & ( (\recop|control_unit_inst|alu_op.ALU_SLL~reg0_q\ & 
-- ((!\recop|datapath_inst|alu_inst|ShiftRight0~0_combout\) # ((!\recop|datapath_inst|ex_mem_alu_result[7]~44_combout\) # (\recop|datapath_inst|alu_inst|ShiftLeft0~3_combout\)))) ) ) ) # ( !\recop|datapath_inst|alu_inst|ShiftRight0~1_combout\ & ( 
-- \recop|datapath_inst|alu_inst|ShiftLeft0~7_combout\ & ( \recop|control_unit_inst|alu_op.ALU_SLL~reg0_q\ ) ) ) # ( \recop|datapath_inst|alu_inst|ShiftRight0~1_combout\ & ( !\recop|datapath_inst|alu_inst|ShiftLeft0~7_combout\ & ( 
-- (\recop|control_unit_inst|alu_op.ALU_SLL~reg0_q\ & (\recop|datapath_inst|alu_inst|ShiftRight0~0_combout\ & (\recop|datapath_inst|ex_mem_alu_result[7]~44_combout\ & \recop|datapath_inst|alu_inst|ShiftLeft0~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000101010101010101010101010001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_alu_op.ALU_SLL~reg0_q\,
	datab => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~0_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[7]~44_combout\,
	datad => \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~3_combout\,
	datae => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~1_combout\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~7_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~66_combout\);

-- Location: LABCELL_X62_Y7_N39
\recop|datapath_inst|registerfile_inst|q_a[7]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[7]~13_combout\ = ( \recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|registerfile_inst|registers[11][7]~q\ ) ) ) # ( 
-- !\recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|registerfile_inst|registers[9][7]~q\ ) ) ) # ( \recop|datapath_inst|instruction_reg\(17) & ( !\recop|datapath_inst|instruction_reg\(16) & ( 
-- \recop|datapath_inst|registerfile_inst|registers[10][7]~q\ ) ) ) # ( !\recop|datapath_inst|instruction_reg\(17) & ( !\recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|registerfile_inst|registers[8][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][7]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][7]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][7]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][7]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	combout => \recop|datapath_inst|registerfile_inst|q_a[7]~13_combout\);

-- Location: LABCELL_X66_Y8_N9
\recop|datapath_inst|registerfile_inst|q_a[7]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[7]~14_combout\ = ( \recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|registerfile_inst|registers[7][7]~q\ ) ) ) # ( 
-- !\recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|registerfile_inst|registers[5][7]~q\ ) ) ) # ( \recop|datapath_inst|instruction_reg\(17) & ( !\recop|datapath_inst|instruction_reg\(16) & ( 
-- \recop|datapath_inst|registerfile_inst|registers[6][7]~q\ ) ) ) # ( !\recop|datapath_inst|instruction_reg\(17) & ( !\recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|registerfile_inst|registers[4][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][7]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][7]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][7]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][7]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	combout => \recop|datapath_inst|registerfile_inst|q_a[7]~14_combout\);

-- Location: LABCELL_X66_Y8_N54
\recop|datapath_inst|registerfile_inst|q_a[7]~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[7]~131_combout\ = ( !\recop|datapath_inst|instruction_reg\(17) & ( ((!\recop|datapath_inst|instruction_reg\(18) & (\recop|datapath_inst|registerfile_inst|registers[1][7]~q\ & 
-- ((\recop|datapath_inst|instruction_reg\(16))))) # (\recop|datapath_inst|instruction_reg\(18) & (((\recop|datapath_inst|registerfile_inst|q_a[7]~14_combout\))))) ) ) # ( \recop|datapath_inst|instruction_reg\(17) & ( 
-- (!\recop|datapath_inst|instruction_reg\(18) & (((!\recop|datapath_inst|instruction_reg\(16) & ((\recop|datapath_inst|registerfile_inst|registers[2][7]~q\))) # (\recop|datapath_inst|instruction_reg\(16) & 
-- (\recop|datapath_inst|registerfile_inst|registers[3][7]~q\))))) # (\recop|datapath_inst|instruction_reg\(18) & ((((\recop|datapath_inst|registerfile_inst|q_a[7]~14_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000011000011111100001100001111110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][7]~q\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(18),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][7]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[7]~14_combout\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datag => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][7]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[7]~131_combout\);

-- Location: MLABCELL_X65_Y3_N0
\recop|datapath_inst|registerfile_inst|q_a[7]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[7]~15_combout\ = ( \recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|registerfile_inst|registers[12][7]~q\ & ( (!\recop|datapath_inst|instruction_reg\(17) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[13][7]~q\))) # (\recop|datapath_inst|instruction_reg\(17) & (\recop|datapath_inst|registerfile_inst|registers[15][7]~q\)) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(16) & ( 
-- \recop|datapath_inst|registerfile_inst|registers[12][7]~q\ & ( (!\recop|datapath_inst|instruction_reg\(17)) # (\recop|datapath_inst|registerfile_inst|registers[14][7]~q\) ) ) ) # ( \recop|datapath_inst|instruction_reg\(16) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[12][7]~q\ & ( (!\recop|datapath_inst|instruction_reg\(17) & ((\recop|datapath_inst|registerfile_inst|registers[13][7]~q\))) # (\recop|datapath_inst|instruction_reg\(17) & 
-- (\recop|datapath_inst|registerfile_inst|registers[15][7]~q\)) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(16) & ( !\recop|datapath_inst|registerfile_inst|registers[12][7]~q\ & ( (\recop|datapath_inst|registerfile_inst|registers[14][7]~q\ & 
-- \recop|datapath_inst|instruction_reg\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000111100111111011101110111010000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][7]~q\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][7]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][7]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][7]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[7]~15_combout\);

-- Location: LABCELL_X66_Y5_N30
\recop|datapath_inst|registerfile_inst|q_a[7]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[7]~16_combout\ = ( \recop|datapath_inst|reg_wr_data[7]~2_combout\ & ( ((\recop|datapath_inst|registerfile_inst|q_a[8]~5_combout\ & \recop|datapath_inst|registerfile_inst|q_a[7]~15_combout\)) # 
-- (\recop|datapath_inst|registerfile_inst|process_1~1_combout\) ) ) # ( !\recop|datapath_inst|reg_wr_data[7]~2_combout\ & ( (\recop|datapath_inst|registerfile_inst|q_a[8]~5_combout\ & \recop|datapath_inst|registerfile_inst|q_a[7]~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~5_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_process_1~1_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[7]~15_combout\,
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[7]~2_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[7]~16_combout\);

-- Location: LABCELL_X62_Y6_N51
\recop|datapath_inst|registerfile_inst|q_a[7]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[7]~17_combout\ = ( \recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\ & ( \recop|datapath_inst|registerfile_inst|q_a[7]~16_combout\ ) ) # ( !\recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\ & ( 
-- \recop|datapath_inst|registerfile_inst|q_a[7]~16_combout\ ) ) # ( \recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_a[7]~16_combout\ & ( ((\recop|datapath_inst|registerfile_inst|q_a[7]~131_combout\ & 
-- \recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\)) # (\recop|datapath_inst|registerfile_inst|q_a[7]~13_combout\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_a[7]~16_combout\ & ( 
-- (\recop|datapath_inst|registerfile_inst|q_a[7]~131_combout\ & \recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010101010101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[7]~13_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[7]~131_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~2_combout\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~1_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[7]~16_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[7]~17_combout\);

-- Location: FF_X62_Y6_N52
\recop|datapath_inst|id_ex_reg_x[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|q_a[7]~17_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_reg_x\(7));

-- Location: LABCELL_X70_Y6_N45
\recop|datapath_inst|operand_a[7]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_a[7]~8_combout\ = (!\recop|datapath_inst|operand_a[15]~1_combout\ & (((\recop|datapath_inst|id_ex_reg_x\(7))))) # (\recop|datapath_inst|operand_a[15]~1_combout\ & ((!\recop|datapath_inst|operand_a[15]~0_combout\ & 
-- ((\recop|datapath_inst|id_ex_reg_x\(7)))) # (\recop|datapath_inst|operand_a[15]~0_combout\ & (\recop|datapath_inst|ex_mem_alu_result\(7)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[15]~1_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_a[15]~0_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(7),
	datad => \recop|datapath_inst|ALT_INV_id_ex_reg_x\(7),
	combout => \recop|datapath_inst|operand_a[7]~8_combout\);

-- Location: MLABCELL_X72_Y7_N24
\recop|datapath_inst|alu_inst|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|Add0~29_sumout\ = SUM(( (!\recop|datapath_inst|operand_a[15]~3_combout\ & ((\recop|datapath_inst|operand_a[7]~8_combout\))) # (\recop|datapath_inst|operand_a[15]~3_combout\ & (\recop|datapath_inst|reg_wr_data[7]~2_combout\)) 
-- ) + ( !\recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\ $ (!\recop|datapath_inst|operand_b[7]~49_combout\) ) + ( \recop|datapath_inst|alu_inst|Add0~26\ ))
-- \recop|datapath_inst|alu_inst|Add0~30\ = CARRY(( (!\recop|datapath_inst|operand_a[15]~3_combout\ & ((\recop|datapath_inst|operand_a[7]~8_combout\))) # (\recop|datapath_inst|operand_a[15]~3_combout\ & (\recop|datapath_inst|reg_wr_data[7]~2_combout\)) ) + ( 
-- !\recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\ $ (!\recop|datapath_inst|operand_b[7]~49_combout\) ) + ( \recop|datapath_inst|alu_inst|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[15]~3_combout\,
	datab => \recop|control_unit_inst|ALT_INV_alu_op.ALU_ADD~reg0_q\,
	datac => \recop|datapath_inst|ALT_INV_reg_wr_data[7]~2_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[7]~8_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_b[7]~49_combout\,
	cin => \recop|datapath_inst|alu_inst|Add0~26\,
	sumout => \recop|datapath_inst|alu_inst|Add0~29_sumout\,
	cout => \recop|datapath_inst|alu_inst|Add0~30\);

-- Location: MLABCELL_X72_Y7_N27
\recop|datapath_inst|alu_inst|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|Add0~33_sumout\ = SUM(( !\recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\ $ (!\recop|datapath_inst|operand_b[8]~5_combout\) ) + ( (!\recop|datapath_inst|operand_a[15]~3_combout\ & 
-- ((\recop|datapath_inst|operand_a[8]~34_combout\))) # (\recop|datapath_inst|operand_a[15]~3_combout\ & (\recop|datapath_inst|reg_wr_data[8]~15_combout\)) ) + ( \recop|datapath_inst|alu_inst|Add0~30\ ))
-- \recop|datapath_inst|alu_inst|Add0~34\ = CARRY(( !\recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\ $ (!\recop|datapath_inst|operand_b[8]~5_combout\) ) + ( (!\recop|datapath_inst|operand_a[15]~3_combout\ & ((\recop|datapath_inst|operand_a[8]~34_combout\))) 
-- # (\recop|datapath_inst|operand_a[15]~3_combout\ & (\recop|datapath_inst|reg_wr_data[8]~15_combout\)) ) + ( \recop|datapath_inst|alu_inst|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[15]~3_combout\,
	datab => \recop|control_unit_inst|ALT_INV_alu_op.ALU_ADD~reg0_q\,
	datac => \recop|datapath_inst|ALT_INV_reg_wr_data[8]~15_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[8]~5_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[8]~34_combout\,
	cin => \recop|datapath_inst|alu_inst|Add0~30\,
	sumout => \recop|datapath_inst|alu_inst|Add0~33_sumout\,
	cout => \recop|datapath_inst|alu_inst|Add0~34\);

-- Location: LABCELL_X73_Y8_N30
\recop|datapath_inst|ex_mem_alu_result~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~67_combout\ = ( \recop|datapath_inst|operand_a[8]~35_combout\ & ( \recop|datapath_inst|alu_inst|Add0~33_sumout\ & ( (!\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\ & 
-- (\recop|datapath_inst|ex_mem_alu_result[2]~13_combout\ & ((!\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\) # (\recop|datapath_inst|operand_b[8]~5_combout\)))) ) ) ) # ( !\recop|datapath_inst|operand_a[8]~35_combout\ & ( 
-- \recop|datapath_inst|alu_inst|Add0~33_sumout\ & ( (\recop|datapath_inst|ex_mem_alu_result[2]~13_combout\ & ((!\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\) # (!\recop|datapath_inst|operand_b[8]~5_combout\))) ) ) ) # ( 
-- \recop|datapath_inst|operand_a[8]~35_combout\ & ( !\recop|datapath_inst|alu_inst|Add0~33_sumout\ & ( (!\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\ & ((!\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\) # (\recop|datapath_inst|operand_b[8]~5_combout\))) 
-- ) ) ) # ( !\recop|datapath_inst|operand_a[8]~35_combout\ & ( !\recop|datapath_inst|alu_inst|Add0~33_sumout\ & ( (!\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\) # (!\recop|datapath_inst|operand_b[8]~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000101000001010101000110011001100000010000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_alu_op.ALU_OR~reg0_q\,
	datab => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~13_combout\,
	datac => \recop|control_unit_inst|ALT_INV_alu_op.ALU_XOR~reg0_q\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[8]~5_combout\,
	datae => \recop|datapath_inst|ALT_INV_operand_a[8]~35_combout\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_Add0~33_sumout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~67_combout\);

-- Location: LABCELL_X73_Y8_N36
\recop|datapath_inst|ex_mem_alu_result~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~68_combout\ = ( \recop|datapath_inst|ex_mem_alu_result~66_combout\ & ( \recop|datapath_inst|ex_mem_alu_result~67_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result[7]~40_combout\ & 
-- ((!\recop|datapath_inst|ex_mem_alu_result~42_combout\) # (!\recop|datapath_inst|ex_mem_alu_result~64_combout\))) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result~66_combout\ & ( \recop|datapath_inst|ex_mem_alu_result~67_combout\ & ( 
-- (!\recop|datapath_inst|ex_mem_alu_result~42_combout\ & ((!\recop|datapath_inst|ex_mem_alu_result[7]~40_combout\) # ((!\recop|datapath_inst|ex_mem_alu_result~65_combout\)))) # (\recop|datapath_inst|ex_mem_alu_result~42_combout\ & 
-- (!\recop|datapath_inst|ex_mem_alu_result~64_combout\ & ((!\recop|datapath_inst|ex_mem_alu_result[7]~40_combout\) # (!\recop|datapath_inst|ex_mem_alu_result~65_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111010110010001100100011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~42_combout\,
	datab => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[7]~40_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~64_combout\,
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~65_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~66_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~67_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~68_combout\);

-- Location: LABCELL_X73_Y8_N24
\recop|datapath_inst|ex_mem_alu_result~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~69_combout\ = ( \recop|datapath_inst|ex_mem_alu_result~68_combout\ & ( \recop|datapath_inst|ex_mem_alu_result~19_combout\ & ( (\recop|datapath_inst|operand_a[8]~35_combout\ & 
-- ((!\recop|datapath_inst|ex_mem_alu_result[2]~39_combout\) # ((\recop|control_unit_inst|alu_op.ALU_AND~reg0_q\ & \recop|datapath_inst|operand_b[8]~5_combout\)))) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result~68_combout\ & ( 
-- \recop|datapath_inst|ex_mem_alu_result~19_combout\ ) ) # ( \recop|datapath_inst|ex_mem_alu_result~68_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result~19_combout\ & ( ((!\recop|datapath_inst|ex_mem_alu_result[2]~39_combout\ & 
-- \recop|datapath_inst|operand_a[8]~35_combout\)) # (\recop|datapath_inst|operand_b[8]~5_combout\) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result~68_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result~19_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000011001111111111111111111111110000110000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_alu_op.ALU_AND~reg0_q\,
	datab => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~39_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_a[8]~35_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[8]~5_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~68_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~19_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~69_combout\);

-- Location: FF_X73_Y8_N26
\recop|datapath_inst|ex_mem_alu_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|ex_mem_alu_result~69_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|ex_mem_alu_result\(8));

-- Location: FF_X79_Y7_N17
\recop|mem_io|ledr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(8),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|ledr_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|ledr_reg\(8));

-- Location: MLABCELL_X78_Y5_N24
\recop|mem_io|hex1_reg[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|hex1_reg[8]~feeder_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(8),
	combout => \recop|mem_io|hex1_reg[8]~feeder_combout\);

-- Location: FF_X78_Y5_N26
\recop|mem_io|hex1_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|mem_io|hex1_reg[8]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|mem_io|hex1_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex1_reg\(8));

-- Location: FF_X78_Y7_N14
\recop|mem_io|hex0_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(8),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex0_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex0_reg\(8));

-- Location: FF_X74_Y8_N58
\recop|mem_io|to_noc_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_wr_data_addr\(8),
	sclr => \recop|mem_io|to_noc_reg[5]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|to_noc_reg\(8));

-- Location: MLABCELL_X78_Y7_N54
\recop|mem_io|hex2_reg[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|hex2_reg[8]~feeder_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(8),
	combout => \recop|mem_io|hex2_reg[8]~feeder_combout\);

-- Location: FF_X78_Y7_N55
\recop|mem_io|hex2_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|mem_io|hex2_reg[8]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|mem_io|hex2_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex2_reg\(8));

-- Location: LABCELL_X79_Y8_N42
\recop|mem_io|hex3_reg[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|hex3_reg[8]~feeder_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(8),
	combout => \recop|mem_io|hex3_reg[8]~feeder_combout\);

-- Location: FF_X79_Y8_N43
\recop|mem_io|hex3_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|mem_io|hex3_reg[8]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|mem_io|hex3_reg[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex3_reg\(8));

-- Location: FF_X78_Y8_N47
\recop|mem_io|to_noc_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(8),
	sclr => \recop|mem_io|to_noc_reg[5]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|to_noc_reg\(24));

-- Location: MLABCELL_X78_Y8_N45
\recop|datapath_inst|mem_wb_rd_data~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~55_combout\ = ( \recop|mem_io|to_noc_reg\(24) & ( \recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & (\recop|mem_io|hex2_reg\(8))) # 
-- (\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & ((\recop|mem_io|hex3_reg\(8)))) ) ) ) # ( !\recop|mem_io|to_noc_reg\(24) & ( \recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & 
-- (\recop|mem_io|hex2_reg\(8))) # (\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & ((\recop|mem_io|hex3_reg\(8)))) ) ) ) # ( \recop|mem_io|to_noc_reg\(24) & ( !\recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & ( (\recop|mem_io|to_noc_reg\(8)) # 
-- (\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\) ) ) ) # ( !\recop|mem_io|to_noc_reg\(24) & ( !\recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & \recop|mem_io|to_noc_reg\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~0_combout\,
	datab => \recop|mem_io|ALT_INV_to_noc_reg\(8),
	datac => \recop|mem_io|ALT_INV_hex2_reg\(8),
	datad => \recop|mem_io|ALT_INV_hex3_reg\(8),
	datae => \recop|mem_io|ALT_INV_to_noc_reg\(24),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~1_combout\,
	combout => \recop|datapath_inst|mem_wb_rd_data~55_combout\);

-- Location: MLABCELL_X78_Y7_N12
\recop|datapath_inst|mem_wb_rd_data~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~56_combout\ = ( \recop|mem_io|hex0_reg\(8) & ( \recop|datapath_inst|mem_wb_rd_data~55_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & (((!\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\)) # 
-- (\recop|mem_io|ledr_reg\(8)))) # (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & (((\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\) # (\recop|mem_io|hex1_reg\(8))))) ) ) ) # ( !\recop|mem_io|hex0_reg\(8) & ( 
-- \recop|datapath_inst|mem_wb_rd_data~55_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & (((!\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\)) # (\recop|mem_io|ledr_reg\(8)))) # (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & 
-- (((\recop|mem_io|hex1_reg\(8) & !\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\)))) ) ) ) # ( \recop|mem_io|hex0_reg\(8) & ( !\recop|datapath_inst|mem_wb_rd_data~55_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & 
-- (\recop|mem_io|ledr_reg\(8) & ((\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\)))) # (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & (((\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\) # (\recop|mem_io|hex1_reg\(8))))) ) ) ) # ( 
-- !\recop|mem_io|hex0_reg\(8) & ( !\recop|datapath_inst|mem_wb_rd_data~55_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & (\recop|mem_io|ledr_reg\(8) & ((\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\)))) # 
-- (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & (((\recop|mem_io|hex1_reg\(8) & !\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_ledr_reg\(8),
	datab => \recop|mem_io|ALT_INV_hex1_reg\(8),
	datac => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~3_combout\,
	datad => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~4_combout\,
	datae => \recop|mem_io|ALT_INV_hex0_reg\(8),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_rd_data~55_combout\,
	combout => \recop|datapath_inst|mem_wb_rd_data~56_combout\);

-- Location: IOIBUF_X4_Y0_N18
\SW[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: LABCELL_X37_Y3_N42
\recop|mem_io|switches_reg[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|switches_reg[8]~feeder_combout\ = ( \SW[8]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_SW[8]~input_o\,
	combout => \recop|mem_io|switches_reg[8]~feeder_combout\);

-- Location: FF_X37_Y3_N43
\recop|mem_io|switches_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|mem_io|switches_reg[8]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|switches_reg\(8));

-- Location: M10K_X76_Y6_N0
\recop|data_mem|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "recop:recop|data_mem:data_mem|altsyncram:altsyncram_component|altsyncram_s6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|memory_arbiter|mem_wren~combout\,
	portare => VCC,
	clk0 => \recop|recop_pll_inst|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	portadatain => \recop|data_mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \recop|data_mem|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|data_mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LABCELL_X77_Y6_N39
\recop|datapath_inst|mem_wb_rd_data~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~57_combout\ = ( \recop|mem_io|switches_reg\(8) & ( \recop|data_mem|altsyncram_component|auto_generated|q_a\(8) & ( ((!\recop|datapath_inst|ex_mem_wr_data_addr\(15)) # (\recop|mem_io|Equal19~0_combout\)) # 
-- (\recop|datapath_inst|mem_wb_rd_data~56_combout\) ) ) ) # ( !\recop|mem_io|switches_reg\(8) & ( \recop|data_mem|altsyncram_component|auto_generated|q_a\(8) & ( (!\recop|datapath_inst|ex_mem_wr_data_addr\(15)) # 
-- ((\recop|datapath_inst|mem_wb_rd_data~56_combout\ & !\recop|mem_io|Equal19~0_combout\)) ) ) ) # ( \recop|mem_io|switches_reg\(8) & ( !\recop|data_mem|altsyncram_component|auto_generated|q_a\(8) & ( (\recop|datapath_inst|ex_mem_wr_data_addr\(15) & 
-- ((\recop|mem_io|Equal19~0_combout\) # (\recop|datapath_inst|mem_wb_rd_data~56_combout\))) ) ) ) # ( !\recop|mem_io|switches_reg\(8) & ( !\recop|data_mem|altsyncram_component|auto_generated|q_a\(8) & ( (\recop|datapath_inst|mem_wb_rd_data~56_combout\ & 
-- (!\recop|mem_io|Equal19~0_combout\ & \recop|datapath_inst|ex_mem_wr_data_addr\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001110000011111110100111101001111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_rd_data~56_combout\,
	datab => \recop|mem_io|ALT_INV_Equal19~0_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(15),
	datae => \recop|mem_io|ALT_INV_switches_reg\(8),
	dataf => \recop|data_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	combout => \recop|datapath_inst|mem_wb_rd_data~57_combout\);

-- Location: FF_X77_Y6_N41
\recop|datapath_inst|mem_wb_rd_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|mem_wb_rd_data~57_combout\,
	sclr => \recop|datapath_inst|mem_wb_rd_data[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|mem_wb_rd_data\(8));

-- Location: FF_X70_Y6_N23
\recop|datapath_inst|mem_wb_alu_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(8),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|mem_wb_alu_result\(8));

-- Location: LABCELL_X70_Y6_N0
\recop|datapath_inst|reg_wr_data[8]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|reg_wr_data[8]~15_combout\ = ( \recop|control_unit_inst|mem_to_reg~q\ & ( \recop|datapath_inst|mem_wb_rd_data\(8) ) ) # ( !\recop|control_unit_inst|mem_to_reg~q\ & ( \recop|datapath_inst|mem_wb_alu_result\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_mem_wb_rd_data\(8),
	datad => \recop|datapath_inst|ALT_INV_mem_wb_alu_result\(8),
	dataf => \recop|control_unit_inst|ALT_INV_mem_to_reg~q\,
	combout => \recop|datapath_inst|reg_wr_data[8]~15_combout\);

-- Location: LABCELL_X73_Y6_N30
\recop|datapath_inst|ex_mem_alu_result~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~72_combout\ = ( \recop|datapath_inst|operand_b[9]~9_combout\ & ( \recop|datapath_inst|alu_inst|Add0~37_sumout\ & ( (\recop|datapath_inst|ex_mem_alu_result[2]~13_combout\ & 
-- ((!\recop|datapath_inst|operand_a[9]~31_combout\ & ((!\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\))) # (\recop|datapath_inst|operand_a[9]~31_combout\ & (!\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\)))) ) ) ) # ( 
-- !\recop|datapath_inst|operand_b[9]~9_combout\ & ( \recop|datapath_inst|alu_inst|Add0~37_sumout\ & ( (\recop|datapath_inst|ex_mem_alu_result[2]~13_combout\ & ((!\recop|datapath_inst|operand_a[9]~31_combout\) # 
-- ((!\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\ & !\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\)))) ) ) ) # ( \recop|datapath_inst|operand_b[9]~9_combout\ & ( !\recop|datapath_inst|alu_inst|Add0~37_sumout\ & ( 
-- (!\recop|datapath_inst|operand_a[9]~31_combout\ & ((!\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\))) # (\recop|datapath_inst|operand_a[9]~31_combout\ & (!\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\)) ) ) ) # ( 
-- !\recop|datapath_inst|operand_b[9]~9_combout\ & ( !\recop|datapath_inst|alu_inst|Add0~37_sumout\ & ( (!\recop|datapath_inst|operand_a[9]~31_combout\) # ((!\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\ & !\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111000000111100001100110001010101010000000101000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~13_combout\,
	datab => \recop|control_unit_inst|ALT_INV_alu_op.ALU_OR~reg0_q\,
	datac => \recop|control_unit_inst|ALT_INV_alu_op.ALU_XOR~reg0_q\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[9]~31_combout\,
	datae => \recop|datapath_inst|ALT_INV_operand_b[9]~9_combout\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_Add0~37_sumout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~72_combout\);

-- Location: LABCELL_X70_Y6_N6
\recop|datapath_inst|alu_inst|ShiftLeft0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|ShiftLeft0~8_combout\ = ( \recop|datapath_inst|operand_b[0]~57_combout\ & ( \recop|datapath_inst|operand_b[1]~2_combout\ & ( \recop|datapath_inst|operand_a[8]~35_combout\ ) ) ) # ( 
-- !\recop|datapath_inst|operand_b[0]~57_combout\ & ( \recop|datapath_inst|operand_b[1]~2_combout\ & ( \recop|datapath_inst|operand_a[9]~31_combout\ ) ) ) # ( \recop|datapath_inst|operand_b[0]~57_combout\ & ( !\recop|datapath_inst|operand_b[1]~2_combout\ & ( 
-- \recop|datapath_inst|operand_a[6]~11_combout\ ) ) ) # ( !\recop|datapath_inst|operand_b[0]~57_combout\ & ( !\recop|datapath_inst|operand_b[1]~2_combout\ & ( \recop|datapath_inst|operand_a[7]~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[8]~35_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_a[7]~9_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_a[9]~31_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[6]~11_combout\,
	datae => \recop|datapath_inst|ALT_INV_operand_b[0]~57_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_b[1]~2_combout\,
	combout => \recop|datapath_inst|alu_inst|ShiftLeft0~8_combout\);

-- Location: LABCELL_X73_Y6_N27
\recop|datapath_inst|ex_mem_alu_result~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~71_combout\ = ( \recop|control_unit_inst|alu_op.ALU_SLL~reg0_q\ & ( \recop|datapath_inst|alu_inst|ShiftLeft0~4_combout\ & ( ((\recop|datapath_inst|alu_inst|ShiftRight0~0_combout\ & 
-- (\recop|datapath_inst|ex_mem_alu_result[7]~44_combout\ & \recop|datapath_inst|alu_inst|ShiftRight0~1_combout\))) # (\recop|datapath_inst|alu_inst|ShiftLeft0~8_combout\) ) ) ) # ( \recop|control_unit_inst|alu_op.ALU_SLL~reg0_q\ & ( 
-- !\recop|datapath_inst|alu_inst|ShiftLeft0~4_combout\ & ( (\recop|datapath_inst|alu_inst|ShiftLeft0~8_combout\ & ((!\recop|datapath_inst|alu_inst|ShiftRight0~0_combout\) # ((!\recop|datapath_inst|ex_mem_alu_result[7]~44_combout\) # 
-- (!\recop|datapath_inst|alu_inst|ShiftRight0~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001000000000000000000011001100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~0_combout\,
	datab => \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~8_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[7]~44_combout\,
	datad => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~1_combout\,
	datae => \recop|control_unit_inst|ALT_INV_alu_op.ALU_SLL~reg0_q\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~4_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~71_combout\);

-- Location: LABCELL_X71_Y6_N18
\recop|datapath_inst|ex_mem_alu_result~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~70_combout\ = ( \recop|datapath_inst|alu_inst|ShiftRight0~5_combout\ & ( \recop|datapath_inst|alu_inst|ShiftRight0~6_combout\ & ( \recop|control_unit_inst|alu_op.ALU_SRL~reg0_q\ ) ) ) # ( 
-- !\recop|datapath_inst|alu_inst|ShiftRight0~5_combout\ & ( \recop|datapath_inst|alu_inst|ShiftRight0~6_combout\ & ( (!\recop|datapath_inst|operand_b[2]~4_combout\ & \recop|control_unit_inst|alu_op.ALU_SRL~reg0_q\) ) ) ) # ( 
-- \recop|datapath_inst|alu_inst|ShiftRight0~5_combout\ & ( !\recop|datapath_inst|alu_inst|ShiftRight0~6_combout\ & ( (\recop|datapath_inst|operand_b[2]~4_combout\ & \recop|control_unit_inst|alu_op.ALU_SRL~reg0_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100001010000010100000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[2]~4_combout\,
	datac => \recop|control_unit_inst|ALT_INV_alu_op.ALU_SRL~reg0_q\,
	datae => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~5_combout\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~6_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~70_combout\);

-- Location: LABCELL_X73_Y6_N48
\recop|datapath_inst|ex_mem_alu_result~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~73_combout\ = ( \recop|datapath_inst|ex_mem_alu_result~71_combout\ & ( \recop|datapath_inst|ex_mem_alu_result~70_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result[7]~40_combout\ & 
-- (\recop|datapath_inst|ex_mem_alu_result~72_combout\ & ((!\recop|datapath_inst|alu_inst|ShiftLeft0~0_combout\) # (!\recop|datapath_inst|ex_mem_alu_result~64_combout\)))) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result~71_combout\ & ( 
-- \recop|datapath_inst|ex_mem_alu_result~70_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result[7]~40_combout\ & (\recop|datapath_inst|ex_mem_alu_result~72_combout\ & ((!\recop|datapath_inst|alu_inst|ShiftLeft0~0_combout\) # 
-- (!\recop|datapath_inst|ex_mem_alu_result~64_combout\)))) ) ) ) # ( \recop|datapath_inst|ex_mem_alu_result~71_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result~70_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result[7]~40_combout\ & 
-- (\recop|datapath_inst|ex_mem_alu_result~72_combout\ & ((!\recop|datapath_inst|alu_inst|ShiftLeft0~0_combout\) # (!\recop|datapath_inst|ex_mem_alu_result~64_combout\)))) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result~71_combout\ & ( 
-- !\recop|datapath_inst|ex_mem_alu_result~70_combout\ & ( (\recop|datapath_inst|ex_mem_alu_result~72_combout\ & ((!\recop|datapath_inst|alu_inst|ShiftLeft0~0_combout\) # (!\recop|datapath_inst|ex_mem_alu_result~64_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101110000000001110000000000000111000000000000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~0_combout\,
	datab => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~64_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[7]~40_combout\,
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~72_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~71_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~70_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~73_combout\);

-- Location: LABCELL_X73_Y6_N0
\recop|datapath_inst|ex_mem_alu_result~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~74_combout\ = ( \recop|datapath_inst|ex_mem_alu_result[2]~39_combout\ & ( \recop|datapath_inst|ex_mem_alu_result~73_combout\ & ( (\recop|datapath_inst|operand_b[9]~9_combout\ & 
-- ((!\recop|datapath_inst|ex_mem_alu_result~19_combout\) # ((\recop|control_unit_inst|alu_op.ALU_AND~reg0_q\ & \recop|datapath_inst|operand_a[9]~31_combout\)))) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result[2]~39_combout\ & ( 
-- \recop|datapath_inst|ex_mem_alu_result~73_combout\ & ( ((!\recop|datapath_inst|ex_mem_alu_result~19_combout\ & \recop|datapath_inst|operand_b[9]~9_combout\)) # (\recop|datapath_inst|operand_a[9]~31_combout\) ) ) ) # ( 
-- \recop|datapath_inst|ex_mem_alu_result[2]~39_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result~73_combout\ ) ) # ( !\recop|datapath_inst|ex_mem_alu_result[2]~39_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result~73_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100110011111100110000000011110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_alu_op.ALU_AND~reg0_q\,
	datab => \recop|datapath_inst|ALT_INV_operand_a[9]~31_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~19_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[9]~9_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~39_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~73_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~74_combout\);

-- Location: FF_X73_Y6_N2
\recop|datapath_inst|ex_mem_alu_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|ex_mem_alu_result~74_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|ex_mem_alu_result\(9));

-- Location: LABCELL_X75_Y8_N45
\recop|mem_io|hex1_reg[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|hex1_reg[9]~feeder_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(9),
	combout => \recop|mem_io|hex1_reg[9]~feeder_combout\);

-- Location: FF_X75_Y8_N47
\recop|mem_io|hex1_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|mem_io|hex1_reg[9]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|mem_io|hex1_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex1_reg\(9));

-- Location: FF_X77_Y7_N40
\recop|mem_io|ledr_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(9),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|ledr_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|ledr_reg\(9));

-- Location: FF_X75_Y8_N26
\recop|mem_io|hex0_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(9),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex0_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex0_reg\(9));

-- Location: MLABCELL_X72_Y9_N48
\recop|mem_io|hex3_reg[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|hex3_reg[9]~feeder_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(9),
	combout => \recop|mem_io|hex3_reg[9]~feeder_combout\);

-- Location: FF_X72_Y9_N49
\recop|mem_io|hex3_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|mem_io|hex3_reg[9]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|mem_io|hex3_reg[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex3_reg\(9));

-- Location: FF_X75_Y9_N52
\recop|mem_io|to_noc_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_wr_data_addr\(9),
	sclr => \recop|mem_io|to_noc_reg[5]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|to_noc_reg\(9));

-- Location: MLABCELL_X72_Y9_N24
\recop|mem_io|hex2_reg[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|hex2_reg[9]~feeder_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(9),
	combout => \recop|mem_io|hex2_reg[9]~feeder_combout\);

-- Location: FF_X72_Y9_N25
\recop|mem_io|hex2_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|mem_io|hex2_reg[9]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|mem_io|hex2_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex2_reg\(9));

-- Location: FF_X75_Y9_N50
\recop|mem_io|to_noc_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(9),
	sclr => \recop|mem_io|to_noc_reg[5]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|to_noc_reg\(25));

-- Location: LABCELL_X75_Y9_N48
\recop|datapath_inst|mem_wb_rd_data~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~49_combout\ = ( \recop|mem_io|to_noc_reg\(25) & ( \recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & ((\recop|mem_io|hex2_reg\(9)))) # 
-- (\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & (\recop|mem_io|hex3_reg\(9))) ) ) ) # ( !\recop|mem_io|to_noc_reg\(25) & ( \recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & 
-- ((\recop|mem_io|hex2_reg\(9)))) # (\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & (\recop|mem_io|hex3_reg\(9))) ) ) ) # ( \recop|mem_io|to_noc_reg\(25) & ( !\recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & ( 
-- (\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\) # (\recop|mem_io|to_noc_reg\(9)) ) ) ) # ( !\recop|mem_io|to_noc_reg\(25) & ( !\recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & ( (\recop|mem_io|to_noc_reg\(9) & 
-- !\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex3_reg\(9),
	datab => \recop|mem_io|ALT_INV_to_noc_reg\(9),
	datac => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~0_combout\,
	datad => \recop|mem_io|ALT_INV_hex2_reg\(9),
	datae => \recop|mem_io|ALT_INV_to_noc_reg\(25),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~1_combout\,
	combout => \recop|datapath_inst|mem_wb_rd_data~49_combout\);

-- Location: LABCELL_X75_Y8_N24
\recop|datapath_inst|mem_wb_rd_data~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~50_combout\ = ( \recop|mem_io|hex0_reg\(9) & ( \recop|datapath_inst|mem_wb_rd_data~49_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\ & (((!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\)) # 
-- (\recop|mem_io|hex1_reg\(9)))) # (\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\ & (((\recop|mem_io|ledr_reg\(9)) # (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\)))) ) ) ) # ( !\recop|mem_io|hex0_reg\(9) & ( 
-- \recop|datapath_inst|mem_wb_rd_data~49_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\ & (((!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\)) # (\recop|mem_io|hex1_reg\(9)))) # (\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\ & 
-- (((!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & \recop|mem_io|ledr_reg\(9))))) ) ) ) # ( \recop|mem_io|hex0_reg\(9) & ( !\recop|datapath_inst|mem_wb_rd_data~49_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\ & 
-- (\recop|mem_io|hex1_reg\(9) & (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\))) # (\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\ & (((\recop|mem_io|ledr_reg\(9)) # (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\)))) ) ) ) # ( 
-- !\recop|mem_io|hex0_reg\(9) & ( !\recop|datapath_inst|mem_wb_rd_data~49_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\ & (\recop|mem_io|hex1_reg\(9) & (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\))) # 
-- (\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\ & (((!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & \recop|mem_io|ledr_reg\(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~4_combout\,
	datab => \recop|mem_io|ALT_INV_hex1_reg\(9),
	datac => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~3_combout\,
	datad => \recop|mem_io|ALT_INV_ledr_reg\(9),
	datae => \recop|mem_io|ALT_INV_hex0_reg\(9),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_rd_data~49_combout\,
	combout => \recop|datapath_inst|mem_wb_rd_data~50_combout\);

-- Location: M10K_X69_Y10_N0
\recop|data_mem|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "recop:recop|data_mem:data_mem|altsyncram:altsyncram_component|altsyncram_s6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|memory_arbiter|mem_wren~combout\,
	portare => VCC,
	clk0 => \recop|recop_pll_inst|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	portadatain => \recop|data_mem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \recop|data_mem|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|data_mem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LABCELL_X68_Y8_N39
\recop|datapath_inst|mem_wb_rd_data~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~51_combout\ = ( \recop|datapath_inst|mem_wb_rd_data~50_combout\ & ( \recop|data_mem|altsyncram_component|auto_generated|q_a\(9) & ( (!\recop|mem_io|Equal19~0_combout\) # ((!\recop|datapath_inst|ex_mem_wr_data_addr\(15)) 
-- # (\recop|mem_io|switches_reg\(9))) ) ) ) # ( !\recop|datapath_inst|mem_wb_rd_data~50_combout\ & ( \recop|data_mem|altsyncram_component|auto_generated|q_a\(9) & ( (!\recop|datapath_inst|ex_mem_wr_data_addr\(15)) # ((\recop|mem_io|Equal19~0_combout\ & 
-- \recop|mem_io|switches_reg\(9))) ) ) ) # ( \recop|datapath_inst|mem_wb_rd_data~50_combout\ & ( !\recop|data_mem|altsyncram_component|auto_generated|q_a\(9) & ( (\recop|datapath_inst|ex_mem_wr_data_addr\(15) & ((!\recop|mem_io|Equal19~0_combout\) # 
-- (\recop|mem_io|switches_reg\(9)))) ) ) ) # ( !\recop|datapath_inst|mem_wb_rd_data~50_combout\ & ( !\recop|data_mem|altsyncram_component|auto_generated|q_a\(9) & ( (\recop|mem_io|Equal19~0_combout\ & (\recop|mem_io|switches_reg\(9) & 
-- \recop|datapath_inst|ex_mem_wr_data_addr\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000010110000101111110001111100011111101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_Equal19~0_combout\,
	datab => \recop|mem_io|ALT_INV_switches_reg\(9),
	datac => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(15),
	datae => \recop|datapath_inst|ALT_INV_mem_wb_rd_data~50_combout\,
	dataf => \recop|data_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	combout => \recop|datapath_inst|mem_wb_rd_data~51_combout\);

-- Location: FF_X68_Y8_N40
\recop|datapath_inst|mem_wb_rd_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|mem_wb_rd_data~51_combout\,
	sclr => \recop|datapath_inst|mem_wb_rd_data[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|mem_wb_rd_data\(9));

-- Location: FF_X68_Y7_N8
\recop|datapath_inst|mem_wb_alu_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(9),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|mem_wb_alu_result\(9));

-- Location: LABCELL_X68_Y7_N48
\recop|datapath_inst|reg_wr_data[9]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|reg_wr_data[9]~13_combout\ = ( \recop|datapath_inst|mem_wb_rd_data\(9) & ( \recop|datapath_inst|mem_wb_alu_result\(9) ) ) # ( !\recop|datapath_inst|mem_wb_rd_data\(9) & ( \recop|datapath_inst|mem_wb_alu_result\(9) & ( 
-- !\recop|control_unit_inst|mem_to_reg~q\ ) ) ) # ( \recop|datapath_inst|mem_wb_rd_data\(9) & ( !\recop|datapath_inst|mem_wb_alu_result\(9) & ( \recop|control_unit_inst|mem_to_reg~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|control_unit_inst|ALT_INV_mem_to_reg~q\,
	datae => \recop|datapath_inst|ALT_INV_mem_wb_rd_data\(9),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_alu_result\(9),
	combout => \recop|datapath_inst|reg_wr_data[9]~13_combout\);

-- Location: LABCELL_X70_Y6_N54
\recop|datapath_inst|operand_a[9]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_a[9]~31_combout\ = ( \recop|datapath_inst|operand_a[9]~30_combout\ & ( (!\recop|datapath_inst|operand_a[15]~3_combout\) # (\recop|datapath_inst|reg_wr_data[9]~13_combout\) ) ) # ( !\recop|datapath_inst|operand_a[9]~30_combout\ 
-- & ( (\recop|datapath_inst|operand_a[15]~3_combout\ & \recop|datapath_inst|reg_wr_data[9]~13_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_operand_a[15]~3_combout\,
	datad => \recop|datapath_inst|ALT_INV_reg_wr_data[9]~13_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[9]~30_combout\,
	combout => \recop|datapath_inst|operand_a[9]~31_combout\);

-- Location: LABCELL_X74_Y6_N21
\recop|datapath_inst|alu_inst|LessThan0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|LessThan0~17_combout\ = ( !\recop|datapath_inst|operand_b[8]~5_combout\ & ( \recop|datapath_inst|operand_a[8]~35_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|datapath_inst|ALT_INV_operand_a[8]~35_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_b[8]~5_combout\,
	combout => \recop|datapath_inst|alu_inst|LessThan0~17_combout\);

-- Location: LABCELL_X73_Y5_N45
\recop|datapath_inst|alu_inst|LessThan0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|LessThan0~11_combout\ = ( \recop|datapath_inst|operand_a[11]~29_combout\ & ( !\recop|datapath_inst|operand_b[11]~17_combout\ ) ) # ( !\recop|datapath_inst|operand_a[11]~29_combout\ & ( 
-- \recop|datapath_inst|operand_b[11]~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|datapath_inst|ALT_INV_operand_b[11]~17_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[11]~29_combout\,
	combout => \recop|datapath_inst|alu_inst|LessThan0~11_combout\);

-- Location: FF_X67_Y8_N20
\recop|datapath_inst|registerfile_inst|registers[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[14]~9_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[3][5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[3][14]~q\);

-- Location: FF_X67_Y9_N17
\recop|datapath_inst|registerfile_inst|registers[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[14]~9_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[6][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[6][14]~q\);

-- Location: FF_X67_Y9_N41
\recop|datapath_inst|registerfile_inst|registers[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[14]~9_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[4][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[4][14]~q\);

-- Location: FF_X67_Y9_N56
\recop|datapath_inst|registerfile_inst|registers[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[14]~9_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[7][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[7][14]~q\);

-- Location: LABCELL_X68_Y9_N24
\recop|datapath_inst|registerfile_inst|registers[5][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[5][14]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[14]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[14]~9_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[5][14]~feeder_combout\);

-- Location: FF_X68_Y9_N26
\recop|datapath_inst|registerfile_inst|registers[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[5][14]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[5][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[5][14]~q\);

-- Location: LABCELL_X67_Y9_N36
\recop|datapath_inst|registerfile_inst|q_b[14]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[14]~50_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[7][14]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[5][14]~q\ & ( ((!\recop|datapath_inst|instruction_reg\(21) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[4][14]~q\))) # (\recop|datapath_inst|instruction_reg\(21) & (\recop|datapath_inst|registerfile_inst|registers[6][14]~q\))) # (\recop|datapath_inst|instruction_reg\(20)) ) ) ) # ( 
-- !\recop|datapath_inst|registerfile_inst|registers[7][14]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[5][14]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21) & (((\recop|datapath_inst|registerfile_inst|registers[4][14]~q\) # 
-- (\recop|datapath_inst|instruction_reg\(20))))) # (\recop|datapath_inst|instruction_reg\(21) & (\recop|datapath_inst|registerfile_inst|registers[6][14]~q\ & (!\recop|datapath_inst|instruction_reg\(20)))) ) ) ) # ( 
-- \recop|datapath_inst|registerfile_inst|registers[7][14]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[5][14]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21) & (((!\recop|datapath_inst|instruction_reg\(20) & 
-- \recop|datapath_inst|registerfile_inst|registers[4][14]~q\)))) # (\recop|datapath_inst|instruction_reg\(21) & (((\recop|datapath_inst|instruction_reg\(20))) # (\recop|datapath_inst|registerfile_inst|registers[6][14]~q\))) ) ) ) # ( 
-- !\recop|datapath_inst|registerfile_inst|registers[7][14]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[5][14]~q\ & ( (!\recop|datapath_inst|instruction_reg\(20) & ((!\recop|datapath_inst|instruction_reg\(21) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[4][14]~q\))) # (\recop|datapath_inst|instruction_reg\(21) & (\recop|datapath_inst|registerfile_inst|registers[6][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][14]~q\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][14]~q\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][14]~q\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][14]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[14]~50_combout\);

-- Location: FF_X70_Y7_N20
\recop|datapath_inst|registerfile_inst|registers[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[14]~9_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[2][8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[2][14]~q\);

-- Location: FF_X67_Y8_N38
\recop|datapath_inst|registerfile_inst|registers[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[14]~9_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[1][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[1][14]~q\);

-- Location: LABCELL_X67_Y8_N18
\recop|datapath_inst|registerfile_inst|q_b[14]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[14]~103_combout\ = ( !\recop|datapath_inst|instruction_reg\(21) & ( ((!\recop|datapath_inst|instruction_reg\(22) & (((\recop|datapath_inst|registerfile_inst|registers[1][14]~q\ & 
-- \recop|datapath_inst|instruction_reg\(20))))) # (\recop|datapath_inst|instruction_reg\(22) & (\recop|datapath_inst|registerfile_inst|q_b[14]~50_combout\))) ) ) # ( \recop|datapath_inst|instruction_reg\(21) & ( (!\recop|datapath_inst|instruction_reg\(22) & 
-- (((!\recop|datapath_inst|instruction_reg\(20) & ((\recop|datapath_inst|registerfile_inst|registers[2][14]~q\))) # (\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[3][14]~q\))))) # 
-- (\recop|datapath_inst|instruction_reg\(22) & (((\recop|datapath_inst|registerfile_inst|q_b[14]~50_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000011110101010100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][14]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~50_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][14]~q\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(22),
	datag => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][14]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[14]~103_combout\);

-- Location: FF_X68_Y4_N50
\recop|datapath_inst|registerfile_inst|registers[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[14]~9_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[14][4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[14][14]~q\);

-- Location: FF_X68_Y4_N32
\recop|datapath_inst|registerfile_inst|registers[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[14]~9_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[15][10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[15][14]~q\);

-- Location: FF_X65_Y5_N46
\recop|datapath_inst|registerfile_inst|registers[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[14]~9_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[13][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[13][14]~q\);

-- Location: FF_X67_Y4_N35
\recop|datapath_inst|registerfile_inst|registers[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[14]~9_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[12][5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[12][14]~q\);

-- Location: LABCELL_X68_Y4_N33
\recop|datapath_inst|registerfile_inst|q_b[14]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[14]~49_combout\ = ( \recop|datapath_inst|instruction_reg\(21) & ( \recop|datapath_inst|registerfile_inst|registers[12][14]~q\ & ( (!\recop|datapath_inst|instruction_reg\(20) & 
-- (\recop|datapath_inst|registerfile_inst|registers[14][14]~q\)) # (\recop|datapath_inst|instruction_reg\(20) & ((\recop|datapath_inst|registerfile_inst|registers[15][14]~q\))) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(21) & ( 
-- \recop|datapath_inst|registerfile_inst|registers[12][14]~q\ & ( (!\recop|datapath_inst|instruction_reg\(20)) # (\recop|datapath_inst|registerfile_inst|registers[13][14]~q\) ) ) ) # ( \recop|datapath_inst|instruction_reg\(21) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[12][14]~q\ & ( (!\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[14][14]~q\)) # (\recop|datapath_inst|instruction_reg\(20) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[15][14]~q\))) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(21) & ( !\recop|datapath_inst|registerfile_inst|registers[12][14]~q\ & ( (\recop|datapath_inst|instruction_reg\(20) & 
-- \recop|datapath_inst|registerfile_inst|registers[13][14]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][14]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][14]~q\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][14]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][14]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[14]~49_combout\);

-- Location: LABCELL_X67_Y8_N57
\recop|datapath_inst|registerfile_inst|q_b[14]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[14]~51_combout\ = ( \recop|datapath_inst|registerfile_inst|process_2~1_combout\ & ( \recop|datapath_inst|reg_wr_data[14]~9_combout\ ) ) # ( !\recop|datapath_inst|registerfile_inst|process_2~1_combout\ & ( 
-- \recop|datapath_inst|reg_wr_data[14]~9_combout\ & ( (!\recop|datapath_inst|instruction_reg\(23) & (((\recop|datapath_inst|registerfile_inst|q_b[14]~103_combout\)))) # (\recop|datapath_inst|instruction_reg\(23) & (\recop|datapath_inst|instruction_reg\(22) 
-- & ((\recop|datapath_inst|registerfile_inst|q_b[14]~49_combout\)))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|process_2~1_combout\ & ( !\recop|datapath_inst|reg_wr_data[14]~9_combout\ & ( (!\recop|datapath_inst|instruction_reg\(23) & 
-- (((\recop|datapath_inst|registerfile_inst|q_b[14]~103_combout\)))) # (\recop|datapath_inst|instruction_reg\(23) & (\recop|datapath_inst|instruction_reg\(22) & ((\recop|datapath_inst|registerfile_inst|q_b[14]~49_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110101000000000000000000110000001101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(22),
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~103_combout\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(23),
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~49_combout\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_process_2~1_combout\,
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[14]~9_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[14]~51_combout\);

-- Location: FF_X62_Y5_N38
\recop|datapath_inst|registerfile_inst|registers[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[14]~9_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[9][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[9][14]~q\);

-- Location: LABCELL_X62_Y5_N42
\recop|datapath_inst|registerfile_inst|registers[8][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[8][14]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[14]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[14]~9_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[8][14]~feeder_combout\);

-- Location: FF_X62_Y5_N44
\recop|datapath_inst|registerfile_inst|registers[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[8][14]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[8][10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[8][14]~q\);

-- Location: LABCELL_X62_Y5_N6
\recop|datapath_inst|registerfile_inst|registers[11][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[11][14]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[14]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[14]~9_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[11][14]~feeder_combout\);

-- Location: FF_X62_Y5_N8
\recop|datapath_inst|registerfile_inst|registers[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[11][14]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[11][11]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[11][14]~q\);

-- Location: LABCELL_X62_Y5_N39
\recop|datapath_inst|registerfile_inst|q_b[14]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[14]~48_combout\ = ( \recop|datapath_inst|instruction_reg\(20) & ( \recop|datapath_inst|registerfile_inst|registers[11][14]~q\ & ( (\recop|datapath_inst|instruction_reg\(21)) # 
-- (\recop|datapath_inst|registerfile_inst|registers[9][14]~q\) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(20) & ( \recop|datapath_inst|registerfile_inst|registers[11][14]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21) & 
-- (\recop|datapath_inst|registerfile_inst|registers[8][14]~q\)) # (\recop|datapath_inst|instruction_reg\(21) & ((\recop|datapath_inst|registerfile_inst|registers[10][14]~q\))) ) ) ) # ( \recop|datapath_inst|instruction_reg\(20) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[11][14]~q\ & ( (\recop|datapath_inst|registerfile_inst|registers[9][14]~q\ & !\recop|datapath_inst|instruction_reg\(21)) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(20) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[11][14]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21) & (\recop|datapath_inst|registerfile_inst|registers[8][14]~q\)) # (\recop|datapath_inst|instruction_reg\(21) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[10][14]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111010001000100010000001100001111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][14]~q\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][14]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][14]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][14]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[14]~48_combout\);

-- Location: LABCELL_X64_Y7_N27
\recop|datapath_inst|registerfile_inst|q_b[14]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[14]~52_combout\ = ( \recop|datapath_inst|registerfile_inst|q_b[14]~48_combout\ & ( (\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\) # (\recop|datapath_inst|registerfile_inst|q_b[14]~51_combout\) ) ) # 
-- ( !\recop|datapath_inst|registerfile_inst|q_b[14]~48_combout\ & ( \recop|datapath_inst|registerfile_inst|q_b[14]~51_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~51_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~1_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~48_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[14]~52_combout\);

-- Location: FF_X64_Y7_N28
\recop|datapath_inst|id_ex_reg_z[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|q_b[14]~52_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_reg_z\(14));

-- Location: LABCELL_X70_Y7_N42
\recop|datapath_inst|operand_b_temp[14]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b_temp[14]~13_combout\ = ( \recop|datapath_inst|operand_b_temp[0]~1_combout\ & ( (!\recop|datapath_inst|operand_b_temp[0]~0_combout\ & (\recop|datapath_inst|id_ex_reg_z\(14))) # 
-- (\recop|datapath_inst|operand_b_temp[0]~0_combout\ & ((\recop|datapath_inst|ex_mem_alu_result\(14)))) ) ) # ( !\recop|datapath_inst|operand_b_temp[0]~1_combout\ & ( \recop|datapath_inst|id_ex_reg_z\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_id_ex_reg_z\(14),
	datab => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~0_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(14),
	dataf => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~1_combout\,
	combout => \recop|datapath_inst|operand_b_temp[14]~13_combout\);

-- Location: FF_X66_Y6_N37
\recop|datapath_inst|next_pc_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|Add0~29_sumout\,
	sclr => \recop|datapath_inst|instruction_fetch~1_combout\,
	ena => \recop|datapath_inst|next_pc_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|next_pc_reg\(14));

-- Location: FF_X70_Y7_N38
\recop|datapath_inst|id_ex_next_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|next_pc_reg\(14),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_next_pc\(14));

-- Location: LABCELL_X70_Y7_N36
\recop|datapath_inst|operand_b[14]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b[14]~29_combout\ = ( !\recop|control_unit_inst|alu_src\(0) & ( (!\recop|control_unit_inst|alu_src\(1) & ((!\recop|datapath_inst|operand_b_temp[0]~3_combout\ & (((\recop|datapath_inst|operand_b_temp[14]~13_combout\)))) # 
-- (\recop|datapath_inst|operand_b_temp[0]~3_combout\ & (((\recop|datapath_inst|reg_wr_data[14]~9_combout\)))))) # (\recop|control_unit_inst|alu_src\(1) & (((\recop|datapath_inst|id_ex_next_pc\(14))))) ) ) # ( \recop|control_unit_inst|alu_src\(0) & ( 
-- (!\recop|control_unit_inst|alu_src\(1) & (((\recop|datapath_inst|id_ex_operand\(14))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100100111000010100000101010001101101011110000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_alu_src\(1),
	datab => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~3_combout\,
	datac => \recop|datapath_inst|ALT_INV_id_ex_operand\(14),
	datad => \recop|datapath_inst|ALT_INV_reg_wr_data[14]~9_combout\,
	datae => \recop|control_unit_inst|ALT_INV_alu_src\(0),
	dataf => \recop|datapath_inst|ALT_INV_operand_b_temp[14]~13_combout\,
	datag => \recop|datapath_inst|ALT_INV_id_ex_next_pc\(14),
	combout => \recop|datapath_inst|operand_b[14]~29_combout\);

-- Location: LABCELL_X73_Y5_N0
\recop|datapath_inst|alu_inst|LessThan0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|LessThan0~10_combout\ = ( \recop|datapath_inst|operand_b[14]~29_combout\ & ( \recop|datapath_inst|operand_a[13]~25_combout\ & ( (\recop|datapath_inst|operand_a[14]~23_combout\ & (\recop|datapath_inst|operand_b[13]~25_combout\ 
-- & (!\recop|datapath_inst|operand_b[12]~21_combout\ $ (\recop|datapath_inst|operand_a[12]~27_combout\)))) ) ) ) # ( !\recop|datapath_inst|operand_b[14]~29_combout\ & ( \recop|datapath_inst|operand_a[13]~25_combout\ & ( 
-- (!\recop|datapath_inst|operand_a[14]~23_combout\ & (\recop|datapath_inst|operand_b[13]~25_combout\ & (!\recop|datapath_inst|operand_b[12]~21_combout\ $ (\recop|datapath_inst|operand_a[12]~27_combout\)))) ) ) ) # ( 
-- \recop|datapath_inst|operand_b[14]~29_combout\ & ( !\recop|datapath_inst|operand_a[13]~25_combout\ & ( (\recop|datapath_inst|operand_a[14]~23_combout\ & (!\recop|datapath_inst|operand_b[13]~25_combout\ & (!\recop|datapath_inst|operand_b[12]~21_combout\ $ 
-- (\recop|datapath_inst|operand_a[12]~27_combout\)))) ) ) ) # ( !\recop|datapath_inst|operand_b[14]~29_combout\ & ( !\recop|datapath_inst|operand_a[13]~25_combout\ & ( (!\recop|datapath_inst|operand_a[14]~23_combout\ & 
-- (!\recop|datapath_inst|operand_b[13]~25_combout\ & (!\recop|datapath_inst|operand_b[12]~21_combout\ $ (\recop|datapath_inst|operand_a[12]~27_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000001000000001000000001000000001000000001000000001000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[12]~21_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_a[14]~23_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_b[13]~25_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[12]~27_combout\,
	datae => \recop|datapath_inst|ALT_INV_operand_b[14]~29_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[13]~25_combout\,
	combout => \recop|datapath_inst|alu_inst|LessThan0~10_combout\);

-- Location: LABCELL_X73_Y5_N51
\recop|datapath_inst|alu_inst|LessThan0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|LessThan0~12_combout\ = ( \recop|datapath_inst|operand_b[10]~13_combout\ & ( !\recop|datapath_inst|operand_a[10]~33_combout\ ) ) # ( !\recop|datapath_inst|operand_b[10]~13_combout\ & ( 
-- \recop|datapath_inst|operand_a[10]~33_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|datapath_inst|ALT_INV_operand_a[10]~33_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_b[10]~13_combout\,
	combout => \recop|datapath_inst|alu_inst|LessThan0~12_combout\);

-- Location: LABCELL_X73_Y5_N36
\recop|datapath_inst|alu_inst|LessThan0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|LessThan0~18_combout\ = ( \recop|datapath_inst|alu_inst|LessThan0~10_combout\ & ( !\recop|datapath_inst|alu_inst|LessThan0~12_combout\ & ( (!\recop|datapath_inst|alu_inst|LessThan0~11_combout\ & 
-- ((!\recop|datapath_inst|operand_a[9]~31_combout\ & (\recop|datapath_inst|alu_inst|LessThan0~17_combout\ & !\recop|datapath_inst|operand_b[9]~9_combout\)) # (\recop|datapath_inst|operand_a[9]~31_combout\ & ((!\recop|datapath_inst|operand_b[9]~9_combout\) # 
-- (\recop|datapath_inst|alu_inst|LessThan0~17_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011100010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[9]~31_combout\,
	datab => \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~17_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_b[9]~9_combout\,
	datad => \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~11_combout\,
	datae => \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~10_combout\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~12_combout\,
	combout => \recop|datapath_inst|alu_inst|LessThan0~18_combout\);

-- Location: MLABCELL_X72_Y5_N15
\recop|datapath_inst|alu_inst|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|LessThan0~0_combout\ = ( \recop|datapath_inst|operand_a[15]~7_combout\ & ( !\recop|datapath_inst|operand_b[15]~53_combout\ ) ) # ( !\recop|datapath_inst|operand_a[15]~7_combout\ & ( 
-- \recop|datapath_inst|operand_b[15]~53_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|datapath_inst|ALT_INV_operand_b[15]~53_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[15]~7_combout\,
	combout => \recop|datapath_inst|alu_inst|LessThan0~0_combout\);

-- Location: LABCELL_X73_Y5_N24
\recop|datapath_inst|alu_inst|LessThan0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|LessThan0~15_combout\ = ( \recop|datapath_inst|operand_b[14]~29_combout\ & ( \recop|datapath_inst|operand_a[14]~23_combout\ & ( (!\recop|datapath_inst|operand_b[13]~25_combout\ & 
-- (((\recop|datapath_inst|operand_a[12]~27_combout\ & !\recop|datapath_inst|operand_b[12]~21_combout\)) # (\recop|datapath_inst|operand_a[13]~25_combout\))) # (\recop|datapath_inst|operand_b[13]~25_combout\ & (\recop|datapath_inst|operand_a[12]~27_combout\ 
-- & (!\recop|datapath_inst|operand_b[12]~21_combout\ & \recop|datapath_inst|operand_a[13]~25_combout\))) ) ) ) # ( !\recop|datapath_inst|operand_b[14]~29_combout\ & ( \recop|datapath_inst|operand_a[14]~23_combout\ ) ) # ( 
-- !\recop|datapath_inst|operand_b[14]~29_combout\ & ( !\recop|datapath_inst|operand_a[14]~23_combout\ & ( (!\recop|datapath_inst|operand_b[13]~25_combout\ & (((\recop|datapath_inst|operand_a[12]~27_combout\ & 
-- !\recop|datapath_inst|operand_b[12]~21_combout\)) # (\recop|datapath_inst|operand_a[13]~25_combout\))) # (\recop|datapath_inst|operand_b[13]~25_combout\ & (\recop|datapath_inst|operand_a[12]~27_combout\ & (!\recop|datapath_inst|operand_b[12]~21_combout\ & 
-- \recop|datapath_inst|operand_a[13]~25_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000010111010000000000000000011111111111111110010000010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[13]~25_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_a[12]~27_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_b[12]~21_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[13]~25_combout\,
	datae => \recop|datapath_inst|ALT_INV_operand_b[14]~29_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[14]~23_combout\,
	combout => \recop|datapath_inst|alu_inst|LessThan0~15_combout\);

-- Location: LABCELL_X73_Y5_N18
\recop|datapath_inst|alu_inst|LessThan0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|LessThan0~16_combout\ = ( \recop|datapath_inst|alu_inst|LessThan0~10_combout\ & ( !\recop|datapath_inst|alu_inst|LessThan0~15_combout\ & ( (!\recop|datapath_inst|operand_b[11]~17_combout\ & 
-- (!\recop|datapath_inst|operand_a[11]~29_combout\ & ((!\recop|datapath_inst|operand_a[10]~33_combout\) # (\recop|datapath_inst|operand_b[10]~13_combout\)))) # (\recop|datapath_inst|operand_b[11]~17_combout\ & 
-- ((!\recop|datapath_inst|operand_a[10]~33_combout\) # ((!\recop|datapath_inst|operand_a[11]~29_combout\) # (\recop|datapath_inst|operand_b[10]~13_combout\)))) ) ) ) # ( !\recop|datapath_inst|alu_inst|LessThan0~10_combout\ & ( 
-- !\recop|datapath_inst|alu_inst|LessThan0~15_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111101111110000101100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[10]~33_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_b[10]~13_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_b[11]~17_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[11]~29_combout\,
	datae => \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~10_combout\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~15_combout\,
	combout => \recop|datapath_inst|alu_inst|LessThan0~16_combout\);

-- Location: LABCELL_X74_Y6_N48
\recop|datapath_inst|alu_inst|LessThan0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|LessThan0~13_combout\ = ( \recop|datapath_inst|operand_b[8]~5_combout\ & ( !\recop|datapath_inst|operand_a[8]~35_combout\ ) ) # ( !\recop|datapath_inst|operand_b[8]~5_combout\ & ( \recop|datapath_inst|operand_a[8]~35_combout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|datapath_inst|ALT_INV_operand_a[8]~35_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_b[8]~5_combout\,
	combout => \recop|datapath_inst|alu_inst|LessThan0~13_combout\);

-- Location: LABCELL_X73_Y5_N6
\recop|datapath_inst|alu_inst|LessThan0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|LessThan0~14_combout\ = ( \recop|datapath_inst|alu_inst|LessThan0~10_combout\ & ( !\recop|datapath_inst|alu_inst|LessThan0~12_combout\ & ( (!\recop|datapath_inst|alu_inst|LessThan0~11_combout\ & 
-- (!\recop|datapath_inst|alu_inst|LessThan0~13_combout\ & (!\recop|datapath_inst|operand_a[9]~31_combout\ $ (\recop|datapath_inst|operand_b[9]~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[9]~31_combout\,
	datab => \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~11_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_b[9]~9_combout\,
	datad => \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~13_combout\,
	datae => \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~10_combout\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~12_combout\,
	combout => \recop|datapath_inst|alu_inst|LessThan0~14_combout\);

-- Location: LABCELL_X71_Y5_N39
\recop|datapath_inst|alu_inst|LessThan0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|LessThan0~8_combout\ = ( \recop|datapath_inst|operand_a[6]~11_combout\ & ( (!\recop|datapath_inst|operand_b[6]~45_combout\ & ((!\recop|datapath_inst|operand_b[7]~49_combout\) # (\recop|datapath_inst|operand_a[7]~9_combout\))) 
-- # (\recop|datapath_inst|operand_b[6]~45_combout\ & (\recop|datapath_inst|operand_a[7]~9_combout\ & !\recop|datapath_inst|operand_b[7]~49_combout\)) ) ) # ( !\recop|datapath_inst|operand_a[6]~11_combout\ & ( (\recop|datapath_inst|operand_a[7]~9_combout\ & 
-- !\recop|datapath_inst|operand_b[7]~49_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000010110010101100101011001010110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[6]~45_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_a[7]~9_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_b[7]~49_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[6]~11_combout\,
	combout => \recop|datapath_inst|alu_inst|LessThan0~8_combout\);

-- Location: LABCELL_X71_Y5_N33
\recop|datapath_inst|alu_inst|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|LessThan0~1_combout\ = ( \recop|datapath_inst|operand_a[6]~11_combout\ & ( (\recop|datapath_inst|operand_b[6]~45_combout\ & (!\recop|datapath_inst|operand_b[7]~49_combout\ $ (\recop|datapath_inst|operand_a[7]~9_combout\))) ) 
-- ) # ( !\recop|datapath_inst|operand_a[6]~11_combout\ & ( (!\recop|datapath_inst|operand_b[6]~45_combout\ & (!\recop|datapath_inst|operand_b[7]~49_combout\ $ (\recop|datapath_inst|operand_a[7]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000001010101000000000101001010000000001010101000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[6]~45_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_b[7]~49_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[7]~9_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[6]~11_combout\,
	combout => \recop|datapath_inst|alu_inst|LessThan0~1_combout\);

-- Location: LABCELL_X71_Y5_N18
\recop|datapath_inst|alu_inst|LessThan0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|LessThan0~9_combout\ = ( \recop|datapath_inst|operand_a[5]~13_combout\ & ( \recop|datapath_inst|alu_inst|LessThan0~1_combout\ & ( (\recop|datapath_inst|operand_b[5]~41_combout\ & 
-- (!\recop|datapath_inst|alu_inst|LessThan0~8_combout\ & ((!\recop|datapath_inst|operand_a[4]~15_combout\) # (\recop|datapath_inst|operand_b[4]~37_combout\)))) ) ) ) # ( !\recop|datapath_inst|operand_a[5]~13_combout\ & ( 
-- \recop|datapath_inst|alu_inst|LessThan0~1_combout\ & ( (!\recop|datapath_inst|alu_inst|LessThan0~8_combout\ & ((!\recop|datapath_inst|operand_a[4]~15_combout\) # ((\recop|datapath_inst|operand_b[4]~37_combout\) # 
-- (\recop|datapath_inst|operand_b[5]~41_combout\)))) ) ) ) # ( \recop|datapath_inst|operand_a[5]~13_combout\ & ( !\recop|datapath_inst|alu_inst|LessThan0~1_combout\ & ( !\recop|datapath_inst|alu_inst|LessThan0~8_combout\ ) ) ) # ( 
-- !\recop|datapath_inst|operand_a[5]~13_combout\ & ( !\recop|datapath_inst|alu_inst|LessThan0~1_combout\ & ( !\recop|datapath_inst|alu_inst|LessThan0~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000010111111000000000010001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[4]~15_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_b[5]~41_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_b[4]~37_combout\,
	datad => \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~8_combout\,
	datae => \recop|datapath_inst|ALT_INV_operand_a[5]~13_combout\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~1_combout\,
	combout => \recop|datapath_inst|alu_inst|LessThan0~9_combout\);

-- Location: LABCELL_X71_Y5_N15
\recop|datapath_inst|alu_inst|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|LessThan0~2_combout\ = !\recop|datapath_inst|operand_b[5]~41_combout\ $ (!\recop|datapath_inst|operand_a[5]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_operand_b[5]~41_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[5]~13_combout\,
	combout => \recop|datapath_inst|alu_inst|LessThan0~2_combout\);

-- Location: LABCELL_X71_Y5_N51
\recop|datapath_inst|alu_inst|LessThan0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|LessThan0~5_combout\ = ( \recop|datapath_inst|operand_b[2]~4_combout\ & ( (!\recop|datapath_inst|operand_a[2]~21_combout\ & (!\recop|datapath_inst|operand_a[3]~19_combout\ $ (\recop|datapath_inst|operand_b[3]~33_combout\))) ) 
-- ) # ( !\recop|datapath_inst|operand_b[2]~4_combout\ & ( (\recop|datapath_inst|operand_a[2]~21_combout\ & (!\recop|datapath_inst|operand_a[3]~19_combout\ $ (\recop|datapath_inst|operand_b[3]~33_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100101000000001010010110100101000000001010010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[3]~19_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_b[3]~33_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[2]~21_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_b[2]~4_combout\,
	combout => \recop|datapath_inst|alu_inst|LessThan0~5_combout\);

-- Location: LABCELL_X71_Y5_N57
\recop|datapath_inst|alu_inst|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|LessThan0~4_combout\ = ( \recop|datapath_inst|operand_a[0]~5_combout\ & ( (!\recop|datapath_inst|operand_b[0]~57_combout\ & ((\recop|datapath_inst|operand_a[1]~17_combout\) # (\recop|datapath_inst|operand_b[1]~2_combout\))) # 
-- (\recop|datapath_inst|operand_b[0]~57_combout\ & (\recop|datapath_inst|operand_b[1]~2_combout\ & \recop|datapath_inst|operand_a[1]~17_combout\)) ) ) # ( !\recop|datapath_inst|operand_a[0]~5_combout\ & ( (\recop|datapath_inst|operand_b[1]~2_combout\ & 
-- \recop|datapath_inst|operand_a[1]~17_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100101011001010110010101100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[0]~57_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_b[1]~2_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_a[1]~17_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[0]~5_combout\,
	combout => \recop|datapath_inst|alu_inst|LessThan0~4_combout\);

-- Location: LABCELL_X71_Y5_N54
\recop|datapath_inst|alu_inst|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|LessThan0~3_combout\ = ( \recop|datapath_inst|operand_a[4]~15_combout\ & ( !\recop|datapath_inst|operand_b[4]~37_combout\ ) ) # ( !\recop|datapath_inst|operand_a[4]~15_combout\ & ( 
-- \recop|datapath_inst|operand_b[4]~37_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_operand_b[4]~37_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[4]~15_combout\,
	combout => \recop|datapath_inst|alu_inst|LessThan0~3_combout\);

-- Location: LABCELL_X71_Y5_N48
\recop|datapath_inst|alu_inst|LessThan0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|LessThan0~6_combout\ = ( \recop|datapath_inst|operand_b[2]~4_combout\ & ( (!\recop|datapath_inst|operand_a[3]~19_combout\ & (!\recop|datapath_inst|operand_b[3]~33_combout\ & \recop|datapath_inst|operand_a[2]~21_combout\)) # 
-- (\recop|datapath_inst|operand_a[3]~19_combout\ & ((!\recop|datapath_inst|operand_b[3]~33_combout\) # (\recop|datapath_inst|operand_a[2]~21_combout\))) ) ) # ( !\recop|datapath_inst|operand_b[2]~4_combout\ & ( (\recop|datapath_inst|operand_a[3]~19_combout\ 
-- & !\recop|datapath_inst|operand_b[3]~33_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100110111010100010011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[3]~19_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_b[3]~33_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[2]~21_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_b[2]~4_combout\,
	combout => \recop|datapath_inst|alu_inst|LessThan0~6_combout\);

-- Location: LABCELL_X71_Y5_N42
\recop|datapath_inst|alu_inst|LessThan0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|LessThan0~7_combout\ = ( !\recop|datapath_inst|alu_inst|LessThan0~3_combout\ & ( \recop|datapath_inst|alu_inst|LessThan0~6_combout\ & ( (\recop|datapath_inst|alu_inst|LessThan0~1_combout\ & 
-- !\recop|datapath_inst|alu_inst|LessThan0~2_combout\) ) ) ) # ( !\recop|datapath_inst|alu_inst|LessThan0~3_combout\ & ( !\recop|datapath_inst|alu_inst|LessThan0~6_combout\ & ( (\recop|datapath_inst|alu_inst|LessThan0~1_combout\ & 
-- (!\recop|datapath_inst|alu_inst|LessThan0~2_combout\ & (\recop|datapath_inst|alu_inst|LessThan0~5_combout\ & \recop|datapath_inst|alu_inst|LessThan0~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000000001000100010001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~1_combout\,
	datab => \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~2_combout\,
	datac => \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~5_combout\,
	datad => \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~4_combout\,
	datae => \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~3_combout\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~6_combout\,
	combout => \recop|datapath_inst|alu_inst|LessThan0~7_combout\);

-- Location: LABCELL_X73_Y5_N54
\recop|datapath_inst|ex_mem_alu_result[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result[2]~0_combout\ = ( \recop|datapath_inst|alu_inst|LessThan0~9_combout\ & ( \recop|datapath_inst|alu_inst|LessThan0~7_combout\ & ( (!\recop|datapath_inst|alu_inst|LessThan0~0_combout\ & 
-- (((!\recop|datapath_inst|alu_inst|LessThan0~16_combout\) # (\recop|datapath_inst|alu_inst|LessThan0~14_combout\)) # (\recop|datapath_inst|alu_inst|LessThan0~18_combout\))) ) ) ) # ( !\recop|datapath_inst|alu_inst|LessThan0~9_combout\ & ( 
-- \recop|datapath_inst|alu_inst|LessThan0~7_combout\ & ( (!\recop|datapath_inst|alu_inst|LessThan0~0_combout\ & (((!\recop|datapath_inst|alu_inst|LessThan0~16_combout\) # (\recop|datapath_inst|alu_inst|LessThan0~14_combout\)) # 
-- (\recop|datapath_inst|alu_inst|LessThan0~18_combout\))) ) ) ) # ( \recop|datapath_inst|alu_inst|LessThan0~9_combout\ & ( !\recop|datapath_inst|alu_inst|LessThan0~7_combout\ & ( (!\recop|datapath_inst|alu_inst|LessThan0~0_combout\ & 
-- ((!\recop|datapath_inst|alu_inst|LessThan0~16_combout\) # (\recop|datapath_inst|alu_inst|LessThan0~18_combout\))) ) ) ) # ( !\recop|datapath_inst|alu_inst|LessThan0~9_combout\ & ( !\recop|datapath_inst|alu_inst|LessThan0~7_combout\ & ( 
-- (!\recop|datapath_inst|alu_inst|LessThan0~0_combout\ & (((!\recop|datapath_inst|alu_inst|LessThan0~16_combout\) # (\recop|datapath_inst|alu_inst|LessThan0~14_combout\)) # (\recop|datapath_inst|alu_inst|LessThan0~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010011001100110001001100010011000100110011001100010011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~18_combout\,
	datab => \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~0_combout\,
	datac => \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~16_combout\,
	datad => \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~14_combout\,
	datae => \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~9_combout\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_LessThan0~7_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result[2]~0_combout\);

-- Location: LABCELL_X73_Y5_N12
\recop|datapath_inst|ex_mem_alu_result[2]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result[2]~39_combout\ = ( \recop|datapath_inst|ex_mem_alu_result[2]~4_combout\ & ( (!\recop|control_unit_inst|alu_op.ALU_MAX~reg0_q\) # (!\recop|datapath_inst|ex_mem_alu_result[2]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111110011001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|control_unit_inst|ALT_INV_alu_op.ALU_MAX~reg0_q\,
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~4_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result[2]~39_combout\);

-- Location: LABCELL_X67_Y7_N6
\recop|datapath_inst|alu_inst|ShiftLeft0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|ShiftLeft0~6_combout\ = ( \recop|datapath_inst|operand_a[6]~11_combout\ & ( \recop|datapath_inst|operand_a[5]~13_combout\ & ( (!\recop|datapath_inst|operand_b[0]~57_combout\ & 
-- (((!\recop|datapath_inst|operand_b[1]~2_combout\)) # (\recop|datapath_inst|operand_a[7]~9_combout\))) # (\recop|datapath_inst|operand_b[0]~57_combout\ & (((\recop|datapath_inst|operand_a[4]~15_combout\) # (\recop|datapath_inst|operand_b[1]~2_combout\)))) 
-- ) ) ) # ( !\recop|datapath_inst|operand_a[6]~11_combout\ & ( \recop|datapath_inst|operand_a[5]~13_combout\ & ( (!\recop|datapath_inst|operand_b[0]~57_combout\ & (((!\recop|datapath_inst|operand_b[1]~2_combout\)) # 
-- (\recop|datapath_inst|operand_a[7]~9_combout\))) # (\recop|datapath_inst|operand_b[0]~57_combout\ & (((!\recop|datapath_inst|operand_b[1]~2_combout\ & \recop|datapath_inst|operand_a[4]~15_combout\)))) ) ) ) # ( 
-- \recop|datapath_inst|operand_a[6]~11_combout\ & ( !\recop|datapath_inst|operand_a[5]~13_combout\ & ( (!\recop|datapath_inst|operand_b[0]~57_combout\ & (\recop|datapath_inst|operand_a[7]~9_combout\ & (\recop|datapath_inst|operand_b[1]~2_combout\))) # 
-- (\recop|datapath_inst|operand_b[0]~57_combout\ & (((\recop|datapath_inst|operand_a[4]~15_combout\) # (\recop|datapath_inst|operand_b[1]~2_combout\)))) ) ) ) # ( !\recop|datapath_inst|operand_a[6]~11_combout\ & ( 
-- !\recop|datapath_inst|operand_a[5]~13_combout\ & ( (!\recop|datapath_inst|operand_b[0]~57_combout\ & (\recop|datapath_inst|operand_a[7]~9_combout\ & (\recop|datapath_inst|operand_b[1]~2_combout\))) # (\recop|datapath_inst|operand_b[0]~57_combout\ & 
-- (((!\recop|datapath_inst|operand_b[1]~2_combout\ & \recop|datapath_inst|operand_a[4]~15_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[0]~57_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_a[7]~9_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_b[1]~2_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[4]~15_combout\,
	datae => \recop|datapath_inst|ALT_INV_operand_a[6]~11_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[5]~13_combout\,
	combout => \recop|datapath_inst|alu_inst|ShiftLeft0~6_combout\);

-- Location: LABCELL_X74_Y5_N0
\recop|datapath_inst|alu_inst|ShiftLeft0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|ShiftLeft0~2_combout\ = ( \recop|datapath_inst|operand_a[2]~21_combout\ & ( \recop|datapath_inst|operand_a[0]~5_combout\ & ( ((!\recop|datapath_inst|operand_b[1]~2_combout\ & (\recop|datapath_inst|operand_a[1]~17_combout\)) # 
-- (\recop|datapath_inst|operand_b[1]~2_combout\ & ((\recop|datapath_inst|operand_a[3]~19_combout\)))) # (\recop|datapath_inst|operand_b[0]~57_combout\) ) ) ) # ( !\recop|datapath_inst|operand_a[2]~21_combout\ & ( \recop|datapath_inst|operand_a[0]~5_combout\ 
-- & ( (!\recop|datapath_inst|operand_b[1]~2_combout\ & (((\recop|datapath_inst|operand_b[0]~57_combout\)) # (\recop|datapath_inst|operand_a[1]~17_combout\))) # (\recop|datapath_inst|operand_b[1]~2_combout\ & (((!\recop|datapath_inst|operand_b[0]~57_combout\ 
-- & \recop|datapath_inst|operand_a[3]~19_combout\)))) ) ) ) # ( \recop|datapath_inst|operand_a[2]~21_combout\ & ( !\recop|datapath_inst|operand_a[0]~5_combout\ & ( (!\recop|datapath_inst|operand_b[1]~2_combout\ & 
-- (\recop|datapath_inst|operand_a[1]~17_combout\ & (!\recop|datapath_inst|operand_b[0]~57_combout\))) # (\recop|datapath_inst|operand_b[1]~2_combout\ & (((\recop|datapath_inst|operand_a[3]~19_combout\) # (\recop|datapath_inst|operand_b[0]~57_combout\)))) ) 
-- ) ) # ( !\recop|datapath_inst|operand_a[2]~21_combout\ & ( !\recop|datapath_inst|operand_a[0]~5_combout\ & ( (!\recop|datapath_inst|operand_b[0]~57_combout\ & ((!\recop|datapath_inst|operand_b[1]~2_combout\ & 
-- (\recop|datapath_inst|operand_a[1]~17_combout\)) # (\recop|datapath_inst|operand_b[1]~2_combout\ & ((\recop|datapath_inst|operand_a[3]~19_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[1]~2_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_a[1]~17_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_b[0]~57_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[3]~19_combout\,
	datae => \recop|datapath_inst|ALT_INV_operand_a[2]~21_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[0]~5_combout\,
	combout => \recop|datapath_inst|alu_inst|ShiftLeft0~2_combout\);

-- Location: LABCELL_X74_Y7_N42
\recop|datapath_inst|ex_mem_alu_result~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~59_combout\ = ( \recop|datapath_inst|alu_inst|ShiftLeft0~2_combout\ & ( (\recop|control_unit_inst|alu_op.ALU_SLL~reg0_q\ & ((!\recop|datapath_inst|operand_b[2]~4_combout\) # 
-- (\recop|datapath_inst|alu_inst|ShiftLeft0~6_combout\))) ) ) # ( !\recop|datapath_inst|alu_inst|ShiftLeft0~2_combout\ & ( (\recop|datapath_inst|operand_b[2]~4_combout\ & (\recop|control_unit_inst|alu_op.ALU_SLL~reg0_q\ & 
-- \recop|datapath_inst|alu_inst|ShiftLeft0~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100001100000011110000110000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_operand_b[2]~4_combout\,
	datac => \recop|control_unit_inst|ALT_INV_alu_op.ALU_SLL~reg0_q\,
	datad => \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~6_combout\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~2_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~59_combout\);

-- Location: LABCELL_X74_Y5_N27
\recop|datapath_inst|ex_mem_alu_result~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~33_combout\ = ( \recop|datapath_inst|operand_b[1]~2_combout\ & ( (!\recop|datapath_inst|operand_b[0]~57_combout\ & \recop|datapath_inst|operand_a[15]~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[0]~57_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_a[15]~7_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_b[1]~2_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~33_combout\);

-- Location: LABCELL_X70_Y6_N30
\recop|datapath_inst|alu_inst|ShiftRight0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|ShiftRight0~11_combout\ = ( \recop|datapath_inst|operand_a[13]~25_combout\ & ( \recop|datapath_inst|operand_a[14]~23_combout\ & ( (!\recop|datapath_inst|operand_b[1]~2_combout\) # 
-- ((!\recop|datapath_inst|operand_b[0]~57_combout\ & ((\recop|datapath_inst|operand_a[11]~29_combout\))) # (\recop|datapath_inst|operand_b[0]~57_combout\ & (\recop|datapath_inst|operand_a[12]~27_combout\))) ) ) ) # ( 
-- !\recop|datapath_inst|operand_a[13]~25_combout\ & ( \recop|datapath_inst|operand_a[14]~23_combout\ & ( (!\recop|datapath_inst|operand_b[1]~2_combout\ & (((\recop|datapath_inst|operand_b[0]~57_combout\)))) # (\recop|datapath_inst|operand_b[1]~2_combout\ & 
-- ((!\recop|datapath_inst|operand_b[0]~57_combout\ & ((\recop|datapath_inst|operand_a[11]~29_combout\))) # (\recop|datapath_inst|operand_b[0]~57_combout\ & (\recop|datapath_inst|operand_a[12]~27_combout\)))) ) ) ) # ( 
-- \recop|datapath_inst|operand_a[13]~25_combout\ & ( !\recop|datapath_inst|operand_a[14]~23_combout\ & ( (!\recop|datapath_inst|operand_b[1]~2_combout\ & (((!\recop|datapath_inst|operand_b[0]~57_combout\)))) # (\recop|datapath_inst|operand_b[1]~2_combout\ & 
-- ((!\recop|datapath_inst|operand_b[0]~57_combout\ & ((\recop|datapath_inst|operand_a[11]~29_combout\))) # (\recop|datapath_inst|operand_b[0]~57_combout\ & (\recop|datapath_inst|operand_a[12]~27_combout\)))) ) ) ) # ( 
-- !\recop|datapath_inst|operand_a[13]~25_combout\ & ( !\recop|datapath_inst|operand_a[14]~23_combout\ & ( (\recop|datapath_inst|operand_b[1]~2_combout\ & ((!\recop|datapath_inst|operand_b[0]~57_combout\ & ((\recop|datapath_inst|operand_a[11]~29_combout\))) 
-- # (\recop|datapath_inst|operand_b[0]~57_combout\ & (\recop|datapath_inst|operand_a[12]~27_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[12]~27_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_b[1]~2_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_b[0]~57_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[11]~29_combout\,
	datae => \recop|datapath_inst|ALT_INV_operand_a[13]~25_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[14]~23_combout\,
	combout => \recop|datapath_inst|alu_inst|ShiftRight0~11_combout\);

-- Location: LABCELL_X74_Y6_N39
\recop|datapath_inst|alu_inst|ShiftRight0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|ShiftRight0~12_combout\ = ( \recop|datapath_inst|operand_a[8]~35_combout\ & ( \recop|datapath_inst|operand_a[10]~33_combout\ & ( ((!\recop|datapath_inst|operand_b[1]~2_combout\ & 
-- (\recop|datapath_inst|operand_a[9]~31_combout\)) # (\recop|datapath_inst|operand_b[1]~2_combout\ & ((\recop|datapath_inst|operand_a[7]~9_combout\)))) # (\recop|datapath_inst|operand_b[0]~57_combout\) ) ) ) # ( 
-- !\recop|datapath_inst|operand_a[8]~35_combout\ & ( \recop|datapath_inst|operand_a[10]~33_combout\ & ( (!\recop|datapath_inst|operand_b[0]~57_combout\ & ((!\recop|datapath_inst|operand_b[1]~2_combout\ & (\recop|datapath_inst|operand_a[9]~31_combout\)) # 
-- (\recop|datapath_inst|operand_b[1]~2_combout\ & ((\recop|datapath_inst|operand_a[7]~9_combout\))))) # (\recop|datapath_inst|operand_b[0]~57_combout\ & (((!\recop|datapath_inst|operand_b[1]~2_combout\)))) ) ) ) # ( 
-- \recop|datapath_inst|operand_a[8]~35_combout\ & ( !\recop|datapath_inst|operand_a[10]~33_combout\ & ( (!\recop|datapath_inst|operand_b[0]~57_combout\ & ((!\recop|datapath_inst|operand_b[1]~2_combout\ & (\recop|datapath_inst|operand_a[9]~31_combout\)) # 
-- (\recop|datapath_inst|operand_b[1]~2_combout\ & ((\recop|datapath_inst|operand_a[7]~9_combout\))))) # (\recop|datapath_inst|operand_b[0]~57_combout\ & (((\recop|datapath_inst|operand_b[1]~2_combout\)))) ) ) ) # ( 
-- !\recop|datapath_inst|operand_a[8]~35_combout\ & ( !\recop|datapath_inst|operand_a[10]~33_combout\ & ( (!\recop|datapath_inst|operand_b[0]~57_combout\ & ((!\recop|datapath_inst|operand_b[1]~2_combout\ & (\recop|datapath_inst|operand_a[9]~31_combout\)) # 
-- (\recop|datapath_inst|operand_b[1]~2_combout\ & ((\recop|datapath_inst|operand_a[7]~9_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[0]~57_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_a[9]~31_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_a[7]~9_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[1]~2_combout\,
	datae => \recop|datapath_inst|ALT_INV_operand_a[8]~35_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[10]~33_combout\,
	combout => \recop|datapath_inst|alu_inst|ShiftRight0~12_combout\);

-- Location: LABCELL_X73_Y7_N6
\recop|datapath_inst|ex_mem_alu_result~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~60_combout\ = ( \recop|datapath_inst|ex_mem_alu_result[7]~44_combout\ & ( \recop|datapath_inst|alu_inst|ShiftRight0~12_combout\ & ( (\recop|control_unit_inst|alu_op.ALU_SRL~reg0_q\ & 
-- (((!\recop|datapath_inst|alu_inst|ShiftRight0~1_combout\) # (!\recop|datapath_inst|alu_inst|ShiftRight0~0_combout\)) # (\recop|datapath_inst|alu_inst|ShiftRight0~11_combout\))) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result[7]~44_combout\ & ( 
-- \recop|datapath_inst|alu_inst|ShiftRight0~12_combout\ & ( \recop|control_unit_inst|alu_op.ALU_SRL~reg0_q\ ) ) ) # ( \recop|datapath_inst|ex_mem_alu_result[7]~44_combout\ & ( !\recop|datapath_inst|alu_inst|ShiftRight0~12_combout\ & ( 
-- (\recop|control_unit_inst|alu_op.ALU_SRL~reg0_q\ & (\recop|datapath_inst|alu_inst|ShiftRight0~11_combout\ & (\recop|datapath_inst|alu_inst|ShiftRight0~1_combout\ & \recop|datapath_inst|alu_inst|ShiftRight0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000101010101010101010101010101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_alu_op.ALU_SRL~reg0_q\,
	datab => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~11_combout\,
	datac => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~1_combout\,
	datad => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~0_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[7]~44_combout\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~12_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~60_combout\);

-- Location: LABCELL_X74_Y7_N12
\recop|datapath_inst|ex_mem_alu_result~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~61_combout\ = ( \recop|control_unit_inst|alu_op.ALU_OR~reg0_q\ & ( \recop|datapath_inst|alu_inst|Add0~29_sumout\ & ( (!\recop|datapath_inst|operand_a[7]~9_combout\ & 
-- (\recop|datapath_inst|ex_mem_alu_result[2]~13_combout\ & ((!\recop|datapath_inst|operand_b[7]~49_combout\) # (!\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\)))) ) ) ) # ( !\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\ & ( 
-- \recop|datapath_inst|alu_inst|Add0~29_sumout\ & ( (\recop|datapath_inst|ex_mem_alu_result[2]~13_combout\ & ((!\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\) # (!\recop|datapath_inst|operand_a[7]~9_combout\ $ 
-- (\recop|datapath_inst|operand_b[7]~49_combout\)))) ) ) ) # ( \recop|control_unit_inst|alu_op.ALU_OR~reg0_q\ & ( !\recop|datapath_inst|alu_inst|Add0~29_sumout\ & ( (!\recop|datapath_inst|operand_a[7]~9_combout\ & 
-- ((!\recop|datapath_inst|operand_b[7]~49_combout\) # (!\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\))) ) ) ) # ( !\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\ & ( !\recop|datapath_inst|alu_inst|Add0~29_sumout\ & ( 
-- (!\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\) # (!\recop|datapath_inst|operand_a[7]~9_combout\ $ (\recop|datapath_inst|operand_b[7]~49_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110100101101010101010000000110011001000010010001000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[7]~9_combout\,
	datab => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~13_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_b[7]~49_combout\,
	datad => \recop|control_unit_inst|ALT_INV_alu_op.ALU_XOR~reg0_q\,
	datae => \recop|control_unit_inst|ALT_INV_alu_op.ALU_OR~reg0_q\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_Add0~29_sumout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~61_combout\);

-- Location: LABCELL_X74_Y7_N30
\recop|datapath_inst|ex_mem_alu_result~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~62_combout\ = ( \recop|datapath_inst|ex_mem_alu_result~60_combout\ & ( \recop|datapath_inst|ex_mem_alu_result~61_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result[7]~40_combout\ & 
-- ((!\recop|datapath_inst|ex_mem_alu_result~33_combout\) # (!\recop|datapath_inst|ex_mem_alu_result~41_combout\))) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result~60_combout\ & ( \recop|datapath_inst|ex_mem_alu_result~61_combout\ & ( 
-- (!\recop|datapath_inst|ex_mem_alu_result[7]~40_combout\ & (((!\recop|datapath_inst|ex_mem_alu_result~33_combout\) # (!\recop|datapath_inst|ex_mem_alu_result~41_combout\)))) # (\recop|datapath_inst|ex_mem_alu_result[7]~40_combout\ & 
-- (!\recop|datapath_inst|ex_mem_alu_result~59_combout\ & ((!\recop|datapath_inst|ex_mem_alu_result~33_combout\) # (!\recop|datapath_inst|ex_mem_alu_result~41_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011101110111000001010101010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[7]~40_combout\,
	datab => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~59_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~33_combout\,
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~41_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~60_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~61_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~62_combout\);

-- Location: LABCELL_X74_Y7_N18
\recop|datapath_inst|ex_mem_alu_result~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~63_combout\ = ( \recop|datapath_inst|ex_mem_alu_result[2]~39_combout\ & ( \recop|datapath_inst|ex_mem_alu_result~62_combout\ & ( (\recop|datapath_inst|operand_b[7]~49_combout\ & 
-- ((!\recop|datapath_inst|ex_mem_alu_result~19_combout\) # ((\recop|datapath_inst|operand_a[7]~9_combout\ & \recop|control_unit_inst|alu_op.ALU_AND~reg0_q\)))) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result[2]~39_combout\ & ( 
-- \recop|datapath_inst|ex_mem_alu_result~62_combout\ & ( ((!\recop|datapath_inst|ex_mem_alu_result~19_combout\ & \recop|datapath_inst|operand_b[7]~49_combout\)) # (\recop|datapath_inst|operand_a[7]~9_combout\) ) ) ) # ( 
-- \recop|datapath_inst|ex_mem_alu_result[2]~39_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result~62_combout\ ) ) # ( !\recop|datapath_inst|ex_mem_alu_result[2]~39_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result~62_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101010101111101010000000011110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[7]~9_combout\,
	datab => \recop|control_unit_inst|ALT_INV_alu_op.ALU_AND~reg0_q\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~19_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[7]~49_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~39_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~62_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~63_combout\);

-- Location: FF_X74_Y7_N20
\recop|datapath_inst|ex_mem_alu_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|ex_mem_alu_result~63_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|ex_mem_alu_result\(7));

-- Location: FF_X70_Y6_N26
\recop|datapath_inst|mem_wb_alu_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(7),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|mem_wb_alu_result\(7));

-- Location: IOIBUF_X4_Y0_N1
\SW[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: FF_X72_Y4_N22
\recop|mem_io|switches_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \SW[7]~input_o\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|switches_reg\(7));

-- Location: FF_X74_Y7_N11
\recop|mem_io|ledr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(7),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|ledr_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|ledr_reg\(7));

-- Location: FF_X75_Y8_N59
\recop|mem_io|hex1_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(7),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex1_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex1_reg\(7));

-- Location: FF_X72_Y9_N22
\recop|mem_io|hex2_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(7),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex2_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex2_reg\(7));

-- Location: FF_X72_Y9_N4
\recop|mem_io|hex3_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(7),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex3_reg[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex3_reg\(7));

-- Location: FF_X75_Y9_N47
\recop|mem_io|to_noc_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_wr_data_addr\(7),
	sclr => \recop|mem_io|to_noc_reg[5]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|to_noc_reg\(7));

-- Location: FF_X75_Y9_N44
\recop|mem_io|to_noc_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(7),
	sclr => \recop|mem_io|to_noc_reg[5]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|to_noc_reg\(23));

-- Location: LABCELL_X75_Y9_N42
\recop|datapath_inst|mem_wb_rd_data~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~16_combout\ = ( \recop|mem_io|to_noc_reg\(23) & ( \recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & (\recop|mem_io|hex2_reg\(7))) # 
-- (\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & ((\recop|mem_io|hex3_reg\(7)))) ) ) ) # ( !\recop|mem_io|to_noc_reg\(23) & ( \recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & 
-- (\recop|mem_io|hex2_reg\(7))) # (\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & ((\recop|mem_io|hex3_reg\(7)))) ) ) ) # ( \recop|mem_io|to_noc_reg\(23) & ( !\recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & ( (\recop|mem_io|to_noc_reg\(7)) # 
-- (\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\) ) ) ) # ( !\recop|mem_io|to_noc_reg\(23) & ( !\recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & \recop|mem_io|to_noc_reg\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~0_combout\,
	datab => \recop|mem_io|ALT_INV_hex2_reg\(7),
	datac => \recop|mem_io|ALT_INV_hex3_reg\(7),
	datad => \recop|mem_io|ALT_INV_to_noc_reg\(7),
	datae => \recop|mem_io|ALT_INV_to_noc_reg\(23),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~1_combout\,
	combout => \recop|datapath_inst|mem_wb_rd_data~16_combout\);

-- Location: FF_X75_Y8_N50
\recop|mem_io|hex0_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(7),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex0_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex0_reg\(7));

-- Location: LABCELL_X75_Y8_N48
\recop|datapath_inst|mem_wb_rd_data~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~17_combout\ = ( \recop|mem_io|hex0_reg\(7) & ( \recop|datapath_inst|mem_wb_rd_data[8]~4_combout\ & ( (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\) # (\recop|mem_io|ledr_reg\(7)) ) ) ) # ( 
-- !\recop|mem_io|hex0_reg\(7) & ( \recop|datapath_inst|mem_wb_rd_data[8]~4_combout\ & ( (\recop|mem_io|ledr_reg\(7) & !\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\) ) ) ) # ( \recop|mem_io|hex0_reg\(7) & ( 
-- !\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & ((\recop|datapath_inst|mem_wb_rd_data~16_combout\))) # (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & (\recop|mem_io|hex1_reg\(7))) ) ) ) 
-- # ( !\recop|mem_io|hex0_reg\(7) & ( !\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & ((\recop|datapath_inst|mem_wb_rd_data~16_combout\))) # (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & 
-- (\recop|mem_io|hex1_reg\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_ledr_reg\(7),
	datab => \recop|mem_io|ALT_INV_hex1_reg\(7),
	datac => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~3_combout\,
	datad => \recop|datapath_inst|ALT_INV_mem_wb_rd_data~16_combout\,
	datae => \recop|mem_io|ALT_INV_hex0_reg\(7),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~4_combout\,
	combout => \recop|datapath_inst|mem_wb_rd_data~17_combout\);

-- Location: LABCELL_X75_Y7_N42
\recop|datapath_inst|mem_wb_rd_data~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~18_combout\ = ( \recop|data_mem|altsyncram_component|auto_generated|q_a\(7) & ( (!\recop|datapath_inst|ex_mem_wr_data_addr\(15)) # ((!\recop|mem_io|Equal19~0_combout\ & 
-- ((\recop|datapath_inst|mem_wb_rd_data~17_combout\))) # (\recop|mem_io|Equal19~0_combout\ & (\recop|mem_io|switches_reg\(7)))) ) ) # ( !\recop|data_mem|altsyncram_component|auto_generated|q_a\(7) & ( (\recop|datapath_inst|ex_mem_wr_data_addr\(15) & 
-- ((!\recop|mem_io|Equal19~0_combout\ & ((\recop|datapath_inst|mem_wb_rd_data~17_combout\))) # (\recop|mem_io|Equal19~0_combout\ & (\recop|mem_io|switches_reg\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001111001101111011111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_Equal19~0_combout\,
	datab => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(15),
	datac => \recop|mem_io|ALT_INV_switches_reg\(7),
	datad => \recop|datapath_inst|ALT_INV_mem_wb_rd_data~17_combout\,
	dataf => \recop|data_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	combout => \recop|datapath_inst|mem_wb_rd_data~18_combout\);

-- Location: FF_X75_Y7_N43
\recop|datapath_inst|mem_wb_rd_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|mem_wb_rd_data~18_combout\,
	sclr => \recop|datapath_inst|mem_wb_rd_data[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|mem_wb_rd_data\(7));

-- Location: LABCELL_X70_Y6_N36
\recop|datapath_inst|reg_wr_data[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|reg_wr_data[7]~2_combout\ = ( \recop|control_unit_inst|mem_to_reg~q\ & ( \recop|datapath_inst|mem_wb_rd_data\(7) ) ) # ( !\recop|control_unit_inst|mem_to_reg~q\ & ( \recop|datapath_inst|mem_wb_alu_result\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_mem_wb_alu_result\(7),
	datad => \recop|datapath_inst|ALT_INV_mem_wb_rd_data\(7),
	dataf => \recop|control_unit_inst|ALT_INV_mem_to_reg~q\,
	combout => \recop|datapath_inst|reg_wr_data[7]~2_combout\);

-- Location: LABCELL_X70_Y6_N42
\recop|datapath_inst|operand_a[7]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_a[7]~9_combout\ = ( \recop|datapath_inst|operand_a[15]~3_combout\ & ( \recop|datapath_inst|reg_wr_data[7]~2_combout\ ) ) # ( !\recop|datapath_inst|operand_a[15]~3_combout\ & ( \recop|datapath_inst|operand_a[7]~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_reg_wr_data[7]~2_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[7]~8_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[15]~3_combout\,
	combout => \recop|datapath_inst|operand_a[7]~9_combout\);

-- Location: MLABCELL_X72_Y4_N12
\recop|datapath_inst|alu_inst|ShiftLeft0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|ShiftLeft0~7_combout\ = ( \recop|datapath_inst|operand_a[6]~11_combout\ & ( \recop|datapath_inst|operand_a[5]~13_combout\ & ( (!\recop|datapath_inst|operand_b[1]~2_combout\) # ((!\recop|datapath_inst|operand_b[0]~57_combout\ 
-- & ((\recop|datapath_inst|operand_a[8]~35_combout\))) # (\recop|datapath_inst|operand_b[0]~57_combout\ & (\recop|datapath_inst|operand_a[7]~9_combout\))) ) ) ) # ( !\recop|datapath_inst|operand_a[6]~11_combout\ & ( 
-- \recop|datapath_inst|operand_a[5]~13_combout\ & ( (!\recop|datapath_inst|operand_b[1]~2_combout\ & (\recop|datapath_inst|operand_b[0]~57_combout\)) # (\recop|datapath_inst|operand_b[1]~2_combout\ & ((!\recop|datapath_inst|operand_b[0]~57_combout\ & 
-- ((\recop|datapath_inst|operand_a[8]~35_combout\))) # (\recop|datapath_inst|operand_b[0]~57_combout\ & (\recop|datapath_inst|operand_a[7]~9_combout\)))) ) ) ) # ( \recop|datapath_inst|operand_a[6]~11_combout\ & ( 
-- !\recop|datapath_inst|operand_a[5]~13_combout\ & ( (!\recop|datapath_inst|operand_b[1]~2_combout\ & (!\recop|datapath_inst|operand_b[0]~57_combout\)) # (\recop|datapath_inst|operand_b[1]~2_combout\ & ((!\recop|datapath_inst|operand_b[0]~57_combout\ & 
-- ((\recop|datapath_inst|operand_a[8]~35_combout\))) # (\recop|datapath_inst|operand_b[0]~57_combout\ & (\recop|datapath_inst|operand_a[7]~9_combout\)))) ) ) ) # ( !\recop|datapath_inst|operand_a[6]~11_combout\ & ( 
-- !\recop|datapath_inst|operand_a[5]~13_combout\ & ( (\recop|datapath_inst|operand_b[1]~2_combout\ & ((!\recop|datapath_inst|operand_b[0]~57_combout\ & ((\recop|datapath_inst|operand_a[8]~35_combout\))) # (\recop|datapath_inst|operand_b[0]~57_combout\ & 
-- (\recop|datapath_inst|operand_a[7]~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[1]~2_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_b[0]~57_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_a[7]~9_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[8]~35_combout\,
	datae => \recop|datapath_inst|ALT_INV_operand_a[6]~11_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[5]~13_combout\,
	combout => \recop|datapath_inst|alu_inst|ShiftLeft0~7_combout\);

-- Location: MLABCELL_X72_Y4_N24
\recop|datapath_inst|ex_mem_alu_result~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~100_combout\ = ( !\recop|datapath_inst|ex_mem_alu_result~99_combout\ & ( \recop|datapath_inst|alu_inst|ShiftLeft0~7_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result~78_combout\ & 
-- ((!\recop|datapath_inst|ex_mem_alu_result~76_combout\) # (!\recop|datapath_inst|alu_inst|ShiftRight0~3_combout\))) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result~99_combout\ & ( !\recop|datapath_inst|alu_inst|ShiftLeft0~7_combout\ & ( 
-- (!\recop|datapath_inst|ex_mem_alu_result~76_combout\) # (!\recop|datapath_inst|alu_inst|ShiftRight0~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010000000000000000011001000110010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~76_combout\,
	datab => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~78_combout\,
	datac => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~3_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~99_combout\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~7_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~100_combout\);

-- Location: LABCELL_X73_Y7_N24
\recop|datapath_inst|ex_mem_alu_result[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result[2]~8_combout\ = (\recop|datapath_inst|alu_inst|ShiftRight0~0_combout\ & (\recop|datapath_inst|alu_inst|ShiftRight0~1_combout\ & ((!\recop|datapath_inst|operand_b[3]~33_combout\) # 
-- (\recop|datapath_inst|operand_b[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000001000000110000000100000011000000010000001100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[2]~4_combout\,
	datab => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~0_combout\,
	datac => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~1_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[3]~33_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result[2]~8_combout\);

-- Location: LABCELL_X73_Y7_N30
\recop|datapath_inst|ex_mem_alu_result~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~80_combout\ = ( \recop|control_unit_inst|alu_op.ALU_SLL~reg0_q\ & ( \recop|datapath_inst|alu_inst|ShiftRight0~1_combout\ & ( (\recop|datapath_inst|alu_inst|ShiftRight0~0_combout\ & 
-- (((!\recop|datapath_inst|ex_mem_alu_result~2_combout\ & \recop|datapath_inst|operand_b[2]~4_combout\)) # (\recop|datapath_inst|operand_b[3]~33_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[3]~33_combout\,
	datab => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~2_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_b[2]~4_combout\,
	datad => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~0_combout\,
	datae => \recop|control_unit_inst|ALT_INV_alu_op.ALU_SLL~reg0_q\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~1_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~80_combout\);

-- Location: MLABCELL_X72_Y7_N30
\recop|datapath_inst|ex_mem_alu_result[2]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ = (!\recop|datapath_inst|operand_b[3]~33_combout\ & ((!\recop|datapath_inst|operand_b[0]~57_combout\) # (!\recop|datapath_inst|operand_b[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111000000000111011100000000011101110000000001110111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[0]~57_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_b[1]~2_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[3]~33_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result[2]~9_combout\);

-- Location: LABCELL_X71_Y4_N39
\recop|datapath_inst|ex_mem_alu_result[2]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result[2]~10_combout\ = ( !\recop|datapath_inst|operand_b[3]~33_combout\ & ( \recop|datapath_inst|operand_b[0]~57_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \recop|datapath_inst|ALT_INV_operand_b[3]~33_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_b[0]~57_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result[2]~10_combout\);

-- Location: LABCELL_X73_Y8_N18
\recop|datapath_inst|ex_mem_alu_result~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~97_combout\ = ( \recop|datapath_inst|operand_a[9]~31_combout\ & ( \recop|datapath_inst|alu_inst|ShiftLeft0~3_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ & 
-- (((!\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\)) # (\recop|datapath_inst|operand_a[11]~29_combout\))) # (\recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ & (((\recop|datapath_inst|operand_a[10]~33_combout\) # 
-- (\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\)))) ) ) ) # ( !\recop|datapath_inst|operand_a[9]~31_combout\ & ( \recop|datapath_inst|alu_inst|ShiftLeft0~3_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ & 
-- (((!\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\)) # (\recop|datapath_inst|operand_a[11]~29_combout\))) # (\recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ & (((!\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\ & 
-- \recop|datapath_inst|operand_a[10]~33_combout\)))) ) ) ) # ( \recop|datapath_inst|operand_a[9]~31_combout\ & ( !\recop|datapath_inst|alu_inst|ShiftLeft0~3_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ & 
-- (\recop|datapath_inst|operand_a[11]~29_combout\ & (\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\))) # (\recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ & (((\recop|datapath_inst|operand_a[10]~33_combout\) # 
-- (\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\)))) ) ) ) # ( !\recop|datapath_inst|operand_a[9]~31_combout\ & ( !\recop|datapath_inst|alu_inst|ShiftLeft0~3_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ & 
-- (\recop|datapath_inst|operand_a[11]~29_combout\ & (\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\))) # (\recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ & (((!\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\ & 
-- \recop|datapath_inst|operand_a[10]~33_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[11]~29_combout\,
	datab => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~9_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~10_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[10]~33_combout\,
	datae => \recop|datapath_inst|ALT_INV_operand_a[9]~31_combout\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~3_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~97_combout\);

-- Location: LABCELL_X73_Y8_N48
\recop|datapath_inst|ex_mem_alu_result~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~98_combout\ = ( \recop|datapath_inst|ex_mem_alu_result~97_combout\ & ( (\recop|datapath_inst|ex_mem_alu_result~80_combout\ & ((\recop|datapath_inst|ex_mem_alu_result[2]~8_combout\) # 
-- (\recop|datapath_inst|ex_mem_alu_result~42_combout\))) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result~97_combout\ & ( (\recop|datapath_inst|ex_mem_alu_result~42_combout\ & (!\recop|datapath_inst|ex_mem_alu_result[2]~8_combout\ & 
-- \recop|datapath_inst|ex_mem_alu_result~80_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000001111110000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~42_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~8_combout\,
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~80_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~97_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~98_combout\);

-- Location: MLABCELL_X72_Y6_N6
\recop|datapath_inst|alu_inst|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|Add0~57_sumout\ = SUM(( !\recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\ $ (!\recop|datapath_inst|operand_b[11]~17_combout\) ) + ( (!\recop|datapath_inst|operand_a[15]~3_combout\ & 
-- ((\recop|datapath_inst|operand_a[11]~28_combout\))) # (\recop|datapath_inst|operand_a[15]~3_combout\ & (\recop|datapath_inst|reg_wr_data[11]~12_combout\)) ) + ( \recop|datapath_inst|alu_inst|Add0~62\ ))
-- \recop|datapath_inst|alu_inst|Add0~58\ = CARRY(( !\recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\ $ (!\recop|datapath_inst|operand_b[11]~17_combout\) ) + ( (!\recop|datapath_inst|operand_a[15]~3_combout\ & 
-- ((\recop|datapath_inst|operand_a[11]~28_combout\))) # (\recop|datapath_inst|operand_a[15]~3_combout\ & (\recop|datapath_inst|reg_wr_data[11]~12_combout\)) ) + ( \recop|datapath_inst|alu_inst|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[15]~3_combout\,
	datab => \recop|control_unit_inst|ALT_INV_alu_op.ALU_ADD~reg0_q\,
	datac => \recop|datapath_inst|ALT_INV_reg_wr_data[11]~12_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[11]~17_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[11]~28_combout\,
	cin => \recop|datapath_inst|alu_inst|Add0~62\,
	sumout => \recop|datapath_inst|alu_inst|Add0~57_sumout\,
	cout => \recop|datapath_inst|alu_inst|Add0~58\);

-- Location: MLABCELL_X72_Y6_N9
\recop|datapath_inst|alu_inst|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|Add0~53_sumout\ = SUM(( !\recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\ $ (!\recop|datapath_inst|operand_b[12]~21_combout\) ) + ( (!\recop|datapath_inst|operand_a[15]~3_combout\ & 
-- ((\recop|datapath_inst|operand_a[12]~26_combout\))) # (\recop|datapath_inst|operand_a[15]~3_combout\ & (\recop|datapath_inst|reg_wr_data[12]~11_combout\)) ) + ( \recop|datapath_inst|alu_inst|Add0~58\ ))
-- \recop|datapath_inst|alu_inst|Add0~54\ = CARRY(( !\recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\ $ (!\recop|datapath_inst|operand_b[12]~21_combout\) ) + ( (!\recop|datapath_inst|operand_a[15]~3_combout\ & 
-- ((\recop|datapath_inst|operand_a[12]~26_combout\))) # (\recop|datapath_inst|operand_a[15]~3_combout\ & (\recop|datapath_inst|reg_wr_data[12]~11_combout\)) ) + ( \recop|datapath_inst|alu_inst|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[15]~3_combout\,
	datab => \recop|control_unit_inst|ALT_INV_alu_op.ALU_ADD~reg0_q\,
	datac => \recop|datapath_inst|ALT_INV_reg_wr_data[12]~11_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[12]~21_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[12]~26_combout\,
	cin => \recop|datapath_inst|alu_inst|Add0~58\,
	sumout => \recop|datapath_inst|alu_inst|Add0~53_sumout\,
	cout => \recop|datapath_inst|alu_inst|Add0~54\);

-- Location: MLABCELL_X72_Y4_N42
\recop|datapath_inst|ex_mem_alu_result~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~101_combout\ = ( \recop|datapath_inst|alu_inst|Add0~53_sumout\ & ( (\recop|datapath_inst|ex_mem_alu_result~100_combout\ & (\recop|datapath_inst|ex_mem_alu_result[2]~13_combout\ & 
-- !\recop|datapath_inst|ex_mem_alu_result~98_combout\)) ) ) # ( !\recop|datapath_inst|alu_inst|Add0~53_sumout\ & ( (\recop|datapath_inst|ex_mem_alu_result~100_combout\ & !\recop|datapath_inst|ex_mem_alu_result~98_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000000000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~100_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~13_combout\,
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~98_combout\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_Add0~53_sumout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~101_combout\);

-- Location: MLABCELL_X72_Y4_N18
\recop|datapath_inst|ex_mem_alu_result~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~102_combout\ = ( \recop|datapath_inst|ex_mem_alu_result[15]~75_combout\ & ( \recop|datapath_inst|ex_mem_alu_result~19_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result~101_combout\) # 
-- ((\recop|control_unit_inst|alu_op.ALU_AND~reg0_q\ & (\recop|datapath_inst|operand_b[12]~21_combout\ & \recop|datapath_inst|operand_a[12]~27_combout\))) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result[15]~75_combout\ & ( 
-- \recop|datapath_inst|ex_mem_alu_result~19_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result~101_combout\) # (\recop|datapath_inst|operand_a[12]~27_combout\) ) ) ) # ( \recop|datapath_inst|ex_mem_alu_result[15]~75_combout\ & ( 
-- !\recop|datapath_inst|ex_mem_alu_result~19_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result~101_combout\) # (\recop|datapath_inst|operand_b[12]~21_combout\) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result[15]~75_combout\ & ( 
-- !\recop|datapath_inst|ex_mem_alu_result~19_combout\ & ( ((!\recop|datapath_inst|ex_mem_alu_result~101_combout\) # (\recop|datapath_inst|operand_a[12]~27_combout\)) # (\recop|datapath_inst|operand_b[12]~21_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100111111111111110011001111111111000011111111111100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_alu_op.ALU_AND~reg0_q\,
	datab => \recop|datapath_inst|ALT_INV_operand_b[12]~21_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_a[12]~27_combout\,
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~101_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[15]~75_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~19_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~102_combout\);

-- Location: FF_X72_Y4_N20
\recop|datapath_inst|ex_mem_alu_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|ex_mem_alu_result~102_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|ex_mem_alu_result\(12));

-- Location: FF_X77_Y8_N1
\recop|mem_io|ledr_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(12),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|ledr_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|ledr_reg\(12));

-- Location: M10K_X69_Y8_N0
\recop|data_mem|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "recop:recop|data_mem:data_mem|altsyncram:altsyncram_component|altsyncram_s6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|memory_arbiter|mem_wren~combout\,
	portare => VCC,
	clk0 => \recop|recop_pll_inst|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	portadatain => \recop|data_mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \recop|data_mem|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|data_mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: FF_X77_Y7_N34
\recop|mem_io|hex0_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(12),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex0_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex0_reg\(12));

-- Location: FF_X77_Y8_N28
\recop|mem_io|hex2_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(12),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex2_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex2_reg\(12));

-- Location: LABCELL_X74_Y8_N0
\recop|datapath_inst|mem_wb_rd_data[11]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data[11]~9_combout\ = ( \recop|datapath_inst|ex_mem_wr_data_addr\(1) & ( \recop|mem_io|Equal12~0_combout\ & ( (!\recop|datapath_inst|ex_mem_wr_data_addr\(3) & (\recop|mem_io|Equal12~1_combout\ & 
-- (!\recop|datapath_inst|ex_mem_wr_data_addr\(4) & \recop|datapath_inst|ex_mem_wr_data_addr\(2)))) ) ) ) # ( !\recop|datapath_inst|ex_mem_wr_data_addr\(1) & ( \recop|mem_io|Equal12~0_combout\ & ( (!\recop|datapath_inst|ex_mem_wr_data_addr\(3) & 
-- (\recop|mem_io|Equal12~1_combout\ & \recop|datapath_inst|ex_mem_wr_data_addr\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000100000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(3),
	datab => \recop|mem_io|ALT_INV_Equal12~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(4),
	datad => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(2),
	datae => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(1),
	dataf => \recop|mem_io|ALT_INV_Equal12~0_combout\,
	combout => \recop|datapath_inst|mem_wb_rd_data[11]~9_combout\);

-- Location: FF_X78_Y8_N8
\recop|mem_io|to_noc_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(12),
	sclr => \recop|mem_io|to_noc_reg[5]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|to_noc_reg\(28));

-- Location: FF_X78_Y8_N29
\recop|mem_io|to_noc_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_wr_data_addr\(12),
	sclr => \recop|mem_io|to_noc_reg[5]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|to_noc_reg\(12));

-- Location: FF_X79_Y8_N52
\recop|mem_io|hex3_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(12),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex3_reg[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex3_reg\(12));

-- Location: MLABCELL_X78_Y8_N27
\recop|datapath_inst|mem_wb_rd_data~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~43_combout\ = ( \recop|mem_io|hex3_reg\(12) & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & (\recop|datapath_inst|mem_wb_rd_data[11]~9_combout\ & ((\recop|mem_io|to_noc_reg\(12))))) # 
-- (\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & (((\recop|mem_io|to_noc_reg\(28))) # (\recop|datapath_inst|mem_wb_rd_data[11]~9_combout\))) ) ) # ( !\recop|mem_io|hex3_reg\(12) & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & 
-- (\recop|datapath_inst|mem_wb_rd_data[11]~9_combout\ & ((\recop|mem_io|to_noc_reg\(12))))) # (\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & (!\recop|datapath_inst|mem_wb_rd_data[11]~9_combout\ & (\recop|mem_io|to_noc_reg\(28)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011000010101001101110001010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~0_combout\,
	datab => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~9_combout\,
	datac => \recop|mem_io|ALT_INV_to_noc_reg\(28),
	datad => \recop|mem_io|ALT_INV_to_noc_reg\(12),
	dataf => \recop|mem_io|ALT_INV_hex3_reg\(12),
	combout => \recop|datapath_inst|mem_wb_rd_data~43_combout\);

-- Location: FF_X77_Y8_N44
\recop|mem_io|hex1_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(12),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex1_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex1_reg\(12));

-- Location: LABCELL_X74_Y8_N30
\recop|datapath_inst|mem_wb_rd_data[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data[11]~11_combout\ = ( \recop|datapath_inst|ex_mem_wr_data_addr\(1) & ( \recop|mem_io|Equal12~0_combout\ & ( (!\recop|datapath_inst|ex_mem_wr_data_addr\(4) & (!\recop|datapath_inst|ex_mem_wr_data_addr\(2) & 
-- (!\recop|datapath_inst|ex_mem_wr_data_addr\(3) & \recop|mem_io|Equal12~1_combout\))) ) ) ) # ( !\recop|datapath_inst|ex_mem_wr_data_addr\(1) & ( \recop|mem_io|Equal12~0_combout\ & ( (!\recop|datapath_inst|ex_mem_wr_data_addr\(4) & 
-- (\recop|datapath_inst|ex_mem_wr_data_addr\(2) & (!\recop|datapath_inst|ex_mem_wr_data_addr\(3) & \recop|mem_io|Equal12~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(4),
	datab => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(2),
	datac => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(3),
	datad => \recop|mem_io|ALT_INV_Equal12~1_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(1),
	dataf => \recop|mem_io|ALT_INV_Equal12~0_combout\,
	combout => \recop|datapath_inst|mem_wb_rd_data[11]~11_combout\);

-- Location: LABCELL_X77_Y8_N42
\recop|datapath_inst|mem_wb_rd_data~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~44_combout\ = ( \recop|mem_io|hex1_reg\(12) & ( \recop|datapath_inst|mem_wb_rd_data[11]~11_combout\ & ( (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\) # (\recop|mem_io|hex2_reg\(12)) ) ) ) # ( 
-- !\recop|mem_io|hex1_reg\(12) & ( \recop|datapath_inst|mem_wb_rd_data[11]~11_combout\ & ( (\recop|mem_io|hex2_reg\(12) & !\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\) ) ) ) # ( \recop|mem_io|hex1_reg\(12) & ( 
-- !\recop|datapath_inst|mem_wb_rd_data[11]~11_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & ((\recop|datapath_inst|mem_wb_rd_data~43_combout\))) # (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & (\recop|mem_io|hex0_reg\(12))) ) ) 
-- ) # ( !\recop|mem_io|hex1_reg\(12) & ( !\recop|datapath_inst|mem_wb_rd_data[11]~11_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & ((\recop|datapath_inst|mem_wb_rd_data~43_combout\))) # 
-- (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & (\recop|mem_io|hex0_reg\(12))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex0_reg\(12),
	datab => \recop|mem_io|ALT_INV_hex2_reg\(12),
	datac => \recop|datapath_inst|ALT_INV_mem_wb_rd_data~43_combout\,
	datad => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~3_combout\,
	datae => \recop|mem_io|ALT_INV_hex1_reg\(12),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~11_combout\,
	combout => \recop|datapath_inst|mem_wb_rd_data~44_combout\);

-- Location: LABCELL_X70_Y8_N51
\recop|datapath_inst|mem_wb_rd_data~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~45_combout\ = ( \recop|datapath_inst|mem_wb_rd_data~44_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~14_combout\ & (\recop|mem_io|ledr_reg\(12) & (\recop|datapath_inst|mem_wb_rd_data[11]~13_combout\))) # 
-- (\recop|datapath_inst|mem_wb_rd_data[11]~14_combout\ & (((!\recop|datapath_inst|mem_wb_rd_data[11]~13_combout\) # (\recop|data_mem|altsyncram_component|auto_generated|q_a\(12))))) ) ) # ( !\recop|datapath_inst|mem_wb_rd_data~44_combout\ & ( 
-- (\recop|datapath_inst|mem_wb_rd_data[11]~13_combout\ & ((!\recop|datapath_inst|mem_wb_rd_data[11]~14_combout\ & (\recop|mem_io|ledr_reg\(12))) # (\recop|datapath_inst|mem_wb_rd_data[11]~14_combout\ & 
-- ((\recop|data_mem|altsyncram_component|auto_generated|q_a\(12)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111000001000000011100110100001101110011010000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_ledr_reg\(12),
	datab => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~14_combout\,
	datac => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~13_combout\,
	datad => \recop|data_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_rd_data~44_combout\,
	combout => \recop|datapath_inst|mem_wb_rd_data~45_combout\);

-- Location: FF_X70_Y8_N53
\recop|datapath_inst|mem_wb_rd_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|mem_wb_rd_data~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|mem_wb_rd_data\(12));

-- Location: FF_X71_Y4_N29
\recop|datapath_inst|mem_wb_alu_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(12),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|mem_wb_alu_result\(12));

-- Location: LABCELL_X70_Y8_N48
\recop|datapath_inst|reg_wr_data[12]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|reg_wr_data[12]~11_combout\ = ( \recop|control_unit_inst|mem_to_reg~q\ & ( \recop|datapath_inst|mem_wb_rd_data\(12) ) ) # ( !\recop|control_unit_inst|mem_to_reg~q\ & ( \recop|datapath_inst|mem_wb_alu_result\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_mem_wb_rd_data\(12),
	datad => \recop|datapath_inst|ALT_INV_mem_wb_alu_result\(12),
	dataf => \recop|control_unit_inst|ALT_INV_mem_to_reg~q\,
	combout => \recop|datapath_inst|reg_wr_data[12]~11_combout\);

-- Location: LABCELL_X74_Y6_N42
\recop|datapath_inst|wr_data_addr[12]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|wr_data_addr[12]~20_combout\ = ( !\recop|datapath_inst|operand_b_temp[0]~3_combout\ & ( (!\recop|control_unit_inst|mem_addr_src\(1) & (((!\recop|control_unit_inst|mem_addr_src\(0) & 
-- (\recop|datapath_inst|operand_b_temp[12]~15_combout\)) # (\recop|control_unit_inst|mem_addr_src\(0) & ((\recop|datapath_inst|operand_a[12]~27_combout\)))))) # (\recop|control_unit_inst|mem_addr_src\(1) & (\recop|datapath_inst|id_ex_operand\(12))) ) ) # ( 
-- \recop|datapath_inst|operand_b_temp[0]~3_combout\ & ( (!\recop|control_unit_inst|mem_addr_src\(1) & (((!\recop|control_unit_inst|mem_addr_src\(0) & (\recop|datapath_inst|reg_wr_data[12]~11_combout\)) # (\recop|control_unit_inst|mem_addr_src\(0) & 
-- ((\recop|datapath_inst|operand_a[12]~27_combout\)))))) # (\recop|control_unit_inst|mem_addr_src\(1) & (\recop|datapath_inst|id_ex_operand\(12))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110001010101000011000101010100111111010101010011111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_id_ex_operand\(12),
	datab => \recop|control_unit_inst|ALT_INV_mem_addr_src\(0),
	datac => \recop|datapath_inst|ALT_INV_reg_wr_data[12]~11_combout\,
	datad => \recop|control_unit_inst|ALT_INV_mem_addr_src\(1),
	datae => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~3_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[12]~27_combout\,
	datag => \recop|datapath_inst|ALT_INV_operand_b_temp[12]~15_combout\,
	combout => \recop|datapath_inst|wr_data_addr[12]~20_combout\);

-- Location: FF_X74_Y6_N44
\recop|datapath_inst|ex_mem_wr_data_addr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|wr_data_addr[12]~20_combout\,
	sclr => \recop|datapath_inst|ex_mem_wr_data_addr[9]~0_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|ex_mem_wr_data_addr\(12));

-- Location: LABCELL_X70_Y6_N24
\recop|datapath_inst|wr_data_addr[13]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|wr_data_addr[13]~16_combout\ = ( !\recop|datapath_inst|operand_b_temp[0]~3_combout\ & ( (!\recop|control_unit_inst|mem_addr_src\(1) & ((!\recop|control_unit_inst|mem_addr_src\(0) & 
-- (((\recop|datapath_inst|operand_b_temp[13]~14_combout\)))) # (\recop|control_unit_inst|mem_addr_src\(0) & (((\recop|datapath_inst|operand_a[13]~25_combout\)))))) # (\recop|control_unit_inst|mem_addr_src\(1) & (((\recop|datapath_inst|id_ex_operand\(13))))) 
-- ) ) # ( \recop|datapath_inst|operand_b_temp[0]~3_combout\ & ( (!\recop|control_unit_inst|mem_addr_src\(1) & ((!\recop|control_unit_inst|mem_addr_src\(0) & (((\recop|datapath_inst|reg_wr_data[13]~10_combout\)))) # (\recop|control_unit_inst|mem_addr_src\(0) 
-- & (((\recop|datapath_inst|operand_a[13]~25_combout\)))))) # (\recop|control_unit_inst|mem_addr_src\(1) & (((\recop|datapath_inst|id_ex_operand\(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000110011000010100011001101011111001100110101111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_mem_addr_src\(0),
	datab => \recop|datapath_inst|ALT_INV_id_ex_operand\(13),
	datac => \recop|datapath_inst|ALT_INV_reg_wr_data[13]~10_combout\,
	datad => \recop|control_unit_inst|ALT_INV_mem_addr_src\(1),
	datae => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~3_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[13]~25_combout\,
	datag => \recop|datapath_inst|ALT_INV_operand_b_temp[13]~14_combout\,
	combout => \recop|datapath_inst|wr_data_addr[13]~16_combout\);

-- Location: FF_X74_Y6_N38
\recop|datapath_inst|ex_mem_wr_data_addr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|wr_data_addr[13]~16_combout\,
	sclr => \recop|datapath_inst|ex_mem_wr_data_addr[9]~0_combout\,
	sload => VCC,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|ex_mem_wr_data_addr\(13));

-- Location: LABCELL_X74_Y6_N6
\recop|datapath_inst|wr_data_addr[14]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|wr_data_addr[14]~12_combout\ = ( !\recop|datapath_inst|operand_b_temp[0]~3_combout\ & ( (!\recop|control_unit_inst|mem_addr_src\(1) & (((!\recop|control_unit_inst|mem_addr_src\(0) & 
-- (\recop|datapath_inst|operand_b_temp[14]~13_combout\)) # (\recop|control_unit_inst|mem_addr_src\(0) & ((\recop|datapath_inst|operand_a[14]~23_combout\)))))) # (\recop|control_unit_inst|mem_addr_src\(1) & (\recop|datapath_inst|id_ex_operand\(14))) ) ) # ( 
-- \recop|datapath_inst|operand_b_temp[0]~3_combout\ & ( (!\recop|control_unit_inst|mem_addr_src\(1) & (((!\recop|control_unit_inst|mem_addr_src\(0) & (\recop|datapath_inst|reg_wr_data[14]~9_combout\)) # (\recop|control_unit_inst|mem_addr_src\(0) & 
-- ((\recop|datapath_inst|operand_a[14]~23_combout\)))))) # (\recop|control_unit_inst|mem_addr_src\(1) & (\recop|datapath_inst|id_ex_operand\(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110001010101000011000101010100111111010101010011111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_id_ex_operand\(14),
	datab => \recop|control_unit_inst|ALT_INV_mem_addr_src\(0),
	datac => \recop|datapath_inst|ALT_INV_reg_wr_data[14]~9_combout\,
	datad => \recop|control_unit_inst|ALT_INV_mem_addr_src\(1),
	datae => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~3_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[14]~23_combout\,
	datag => \recop|datapath_inst|ALT_INV_operand_b_temp[14]~13_combout\,
	combout => \recop|datapath_inst|wr_data_addr[14]~12_combout\);

-- Location: FF_X74_Y6_N8
\recop|datapath_inst|ex_mem_wr_data_addr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|wr_data_addr[14]~12_combout\,
	sclr => \recop|datapath_inst|ex_mem_wr_data_addr[9]~0_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|ex_mem_wr_data_addr\(14));

-- Location: MLABCELL_X59_Y9_N15
\recop|datapath_inst|instruction_reg[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|instruction_reg[0]~feeder_combout\ = ( \recop|prog_mem|altsyncram_component|auto_generated|q_a\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|prog_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	combout => \recop|datapath_inst|instruction_reg[0]~feeder_combout\);

-- Location: FF_X59_Y9_N17
\recop|datapath_inst|instruction_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|instruction_reg[0]~feeder_combout\,
	sclr => \recop|datapath_inst|instruction_reg[16]~0_combout\,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|instruction_reg\(0));

-- Location: FF_X70_Y5_N35
\recop|datapath_inst|id_ex_operand[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|instruction_reg\(0),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_operand\(0));

-- Location: LABCELL_X74_Y6_N0
\recop|datapath_inst|wr_data_addr[0]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|wr_data_addr[0]~24_combout\ = ( !\recop|datapath_inst|operand_b_temp[0]~3_combout\ & ( (!\recop|control_unit_inst|mem_addr_src\(1) & (((!\recop|control_unit_inst|mem_addr_src\(0) & (\recop|datapath_inst|operand_b_temp[0]~4_combout\)) 
-- # (\recop|control_unit_inst|mem_addr_src\(0) & ((\recop|datapath_inst|operand_a[0]~5_combout\)))))) # (\recop|control_unit_inst|mem_addr_src\(1) & (\recop|datapath_inst|id_ex_operand\(0))) ) ) # ( \recop|datapath_inst|operand_b_temp[0]~3_combout\ & ( 
-- (!\recop|control_unit_inst|mem_addr_src\(1) & (((!\recop|control_unit_inst|mem_addr_src\(0) & (\recop|datapath_inst|reg_wr_data[0]~0_combout\)) # (\recop|control_unit_inst|mem_addr_src\(0) & ((\recop|datapath_inst|operand_a[0]~5_combout\)))))) # 
-- (\recop|control_unit_inst|mem_addr_src\(1) & (\recop|datapath_inst|id_ex_operand\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100010001000111010001000100011101110111010001110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_id_ex_operand\(0),
	datab => \recop|control_unit_inst|ALT_INV_mem_addr_src\(1),
	datac => \recop|datapath_inst|ALT_INV_reg_wr_data[0]~0_combout\,
	datad => \recop|control_unit_inst|ALT_INV_mem_addr_src\(0),
	datae => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~3_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[0]~5_combout\,
	datag => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~4_combout\,
	combout => \recop|datapath_inst|wr_data_addr[0]~24_combout\);

-- Location: FF_X74_Y6_N2
\recop|datapath_inst|ex_mem_wr_data_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|wr_data_addr[0]~24_combout\,
	sclr => \recop|datapath_inst|ex_mem_wr_data_addr[9]~0_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|ex_mem_wr_data_addr\(0));

-- Location: LABCELL_X74_Y8_N12
\recop|mem_io|Equal12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|Equal12~1_combout\ = ( \recop|datapath_inst|ex_mem_wr_data_addr\(15) & ( !\recop|datapath_inst|ex_mem_wr_data_addr\(0) & ( (!\recop|datapath_inst|ex_mem_wr_data_addr\(11) & (!\recop|datapath_inst|ex_mem_wr_data_addr\(12) & 
-- (!\recop|datapath_inst|ex_mem_wr_data_addr\(13) & !\recop|datapath_inst|ex_mem_wr_data_addr\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(11),
	datab => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(12),
	datac => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(13),
	datad => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(14),
	datae => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(15),
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(0),
	combout => \recop|mem_io|Equal12~1_combout\);

-- Location: LABCELL_X74_Y8_N42
\recop|mem_io|Equal18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|Equal18~0_combout\ = ( \recop|mem_io|Equal12~0_combout\ & ( (\recop|datapath_inst|ex_mem_wr_data_addr\(3) & (\recop|mem_io|Equal12~1_combout\ & (!\recop|datapath_inst|ex_mem_wr_data_addr\(4) & !\recop|datapath_inst|ex_mem_wr_data_addr\(1)))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(3),
	datab => \recop|mem_io|ALT_INV_Equal12~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(4),
	datad => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(1),
	dataf => \recop|mem_io|ALT_INV_Equal12~0_combout\,
	combout => \recop|mem_io|Equal18~0_combout\);

-- Location: LABCELL_X75_Y7_N48
\recop|mem_io|ledr_reg[8]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|ledr_reg[8]~0_combout\ = ( \recop|datapath_inst|ex_mem_wr_data_addr\(2) & ( (!\KEY[0]~input_o\) # ((\recop|control_unit_inst|mem_write~q\ & \recop|mem_io|Equal18~0_combout\)) ) ) # ( !\recop|datapath_inst|ex_mem_wr_data_addr\(2) & ( 
-- !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011111100110011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \recop|control_unit_inst|ALT_INV_mem_write~q\,
	datad => \recop|mem_io|ALT_INV_Equal18~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(2),
	combout => \recop|mem_io|ledr_reg[8]~0_combout\);

-- Location: FF_X75_Y8_N4
\recop|mem_io|ledr_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|mem_io|ledr_reg[14]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|mem_io|ledr_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|ledr_reg\(14));

-- Location: FF_X77_Y8_N53
\recop|mem_io|hex2_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(14),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex2_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex2_reg\(14));

-- Location: LABCELL_X75_Y8_N21
\recop|mem_io|hex0_reg[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|hex0_reg[14]~feeder_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(14),
	combout => \recop|mem_io|hex0_reg[14]~feeder_combout\);

-- Location: FF_X75_Y8_N22
\recop|mem_io|hex0_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|mem_io|hex0_reg[14]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|mem_io|hex0_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex0_reg\(14));

-- Location: FF_X79_Y8_N13
\recop|mem_io|hex3_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(14),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex3_reg[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex3_reg\(14));

-- Location: FF_X78_Y8_N5
\recop|mem_io|to_noc_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_wr_data_addr\(14),
	sclr => \recop|mem_io|to_noc_reg[5]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|to_noc_reg\(14));

-- Location: FF_X78_Y8_N11
\recop|mem_io|to_noc_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(14),
	sclr => \recop|mem_io|to_noc_reg[5]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|to_noc_reg\(30));

-- Location: MLABCELL_X78_Y8_N3
\recop|datapath_inst|mem_wb_rd_data~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~37_combout\ = ( \recop|mem_io|to_noc_reg\(30) & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & (\recop|datapath_inst|mem_wb_rd_data[11]~9_combout\ & ((\recop|mem_io|to_noc_reg\(14))))) # 
-- (\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & ((!\recop|datapath_inst|mem_wb_rd_data[11]~9_combout\) # ((\recop|mem_io|hex3_reg\(14))))) ) ) # ( !\recop|mem_io|to_noc_reg\(30) & ( (\recop|datapath_inst|mem_wb_rd_data[11]~9_combout\ & 
-- ((!\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & ((\recop|mem_io|to_noc_reg\(14)))) # (\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & (\recop|mem_io|hex3_reg\(14))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001101000101011001110100010101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~0_combout\,
	datab => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~9_combout\,
	datac => \recop|mem_io|ALT_INV_hex3_reg\(14),
	datad => \recop|mem_io|ALT_INV_to_noc_reg\(14),
	dataf => \recop|mem_io|ALT_INV_to_noc_reg\(30),
	combout => \recop|datapath_inst|mem_wb_rd_data~37_combout\);

-- Location: FF_X77_Y8_N35
\recop|mem_io|hex1_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(14),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex1_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex1_reg\(14));

-- Location: LABCELL_X77_Y8_N33
\recop|datapath_inst|mem_wb_rd_data~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~38_combout\ = ( \recop|mem_io|hex1_reg\(14) & ( \recop|datapath_inst|mem_wb_rd_data[11]~11_combout\ & ( (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\) # (\recop|mem_io|hex2_reg\(14)) ) ) ) # ( 
-- !\recop|mem_io|hex1_reg\(14) & ( \recop|datapath_inst|mem_wb_rd_data[11]~11_combout\ & ( (\recop|mem_io|hex2_reg\(14) & !\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\) ) ) ) # ( \recop|mem_io|hex1_reg\(14) & ( 
-- !\recop|datapath_inst|mem_wb_rd_data[11]~11_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & ((\recop|datapath_inst|mem_wb_rd_data~37_combout\))) # (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & (\recop|mem_io|hex0_reg\(14))) ) ) 
-- ) # ( !\recop|mem_io|hex1_reg\(14) & ( !\recop|datapath_inst|mem_wb_rd_data[11]~11_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & ((\recop|datapath_inst|mem_wb_rd_data~37_combout\))) # 
-- (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & (\recop|mem_io|hex0_reg\(14))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex2_reg\(14),
	datab => \recop|mem_io|ALT_INV_hex0_reg\(14),
	datac => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~3_combout\,
	datad => \recop|datapath_inst|ALT_INV_mem_wb_rd_data~37_combout\,
	datae => \recop|mem_io|ALT_INV_hex1_reg\(14),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~11_combout\,
	combout => \recop|datapath_inst|mem_wb_rd_data~38_combout\);

-- Location: M10K_X76_Y9_N0
\recop|data_mem|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "recop:recop|data_mem:data_mem|altsyncram:altsyncram_component|altsyncram_s6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|memory_arbiter|mem_wren~combout\,
	portare => VCC,
	clk0 => \recop|recop_pll_inst|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	portadatain => \recop|data_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \recop|data_mem|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|data_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LABCELL_X70_Y8_N24
\recop|datapath_inst|mem_wb_rd_data~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~39_combout\ = ( \recop|datapath_inst|mem_wb_rd_data[11]~14_combout\ & ( \recop|data_mem|altsyncram_component|auto_generated|q_a\(14) & ( (\recop|datapath_inst|mem_wb_rd_data~38_combout\) # 
-- (\recop|datapath_inst|mem_wb_rd_data[11]~13_combout\) ) ) ) # ( !\recop|datapath_inst|mem_wb_rd_data[11]~14_combout\ & ( \recop|data_mem|altsyncram_component|auto_generated|q_a\(14) & ( (\recop|datapath_inst|mem_wb_rd_data[11]~13_combout\ & 
-- \recop|mem_io|ledr_reg\(14)) ) ) ) # ( \recop|datapath_inst|mem_wb_rd_data[11]~14_combout\ & ( !\recop|data_mem|altsyncram_component|auto_generated|q_a\(14) & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~13_combout\ & 
-- \recop|datapath_inst|mem_wb_rd_data~38_combout\) ) ) ) # ( !\recop|datapath_inst|mem_wb_rd_data[11]~14_combout\ & ( !\recop|data_mem|altsyncram_component|auto_generated|q_a\(14) & ( (\recop|datapath_inst|mem_wb_rd_data[11]~13_combout\ & 
-- \recop|mem_io|ledr_reg\(14)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000010100000101000010001000100010101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~13_combout\,
	datab => \recop|mem_io|ALT_INV_ledr_reg\(14),
	datac => \recop|datapath_inst|ALT_INV_mem_wb_rd_data~38_combout\,
	datae => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~14_combout\,
	dataf => \recop|data_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	combout => \recop|datapath_inst|mem_wb_rd_data~39_combout\);

-- Location: FF_X70_Y8_N26
\recop|datapath_inst|mem_wb_rd_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|mem_wb_rd_data~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|mem_wb_rd_data\(14));

-- Location: LABCELL_X70_Y8_N12
\recop|datapath_inst|reg_wr_data[14]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|reg_wr_data[14]~9_combout\ = ( \recop|control_unit_inst|mem_to_reg~q\ & ( \recop|datapath_inst|mem_wb_rd_data\(14) ) ) # ( !\recop|control_unit_inst|mem_to_reg~q\ & ( \recop|datapath_inst|mem_wb_alu_result\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_mem_wb_alu_result\(14),
	datac => \recop|datapath_inst|ALT_INV_mem_wb_rd_data\(14),
	dataf => \recop|control_unit_inst|ALT_INV_mem_to_reg~q\,
	combout => \recop|datapath_inst|reg_wr_data[14]~9_combout\);

-- Location: FF_X64_Y5_N4
\recop|datapath_inst|registerfile_inst|registers[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[14]~9_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[10][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[10][14]~q\);

-- Location: LABCELL_X62_Y5_N54
\recop|datapath_inst|registerfile_inst|q_a[14]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[14]~48_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[9][14]~q\ & ( \recop|datapath_inst|instruction_reg\(17) & ( (!\recop|datapath_inst|instruction_reg\(16) & 
-- (\recop|datapath_inst|registerfile_inst|registers[10][14]~q\)) # (\recop|datapath_inst|instruction_reg\(16) & ((\recop|datapath_inst|registerfile_inst|registers[11][14]~q\))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[9][14]~q\ & ( 
-- \recop|datapath_inst|instruction_reg\(17) & ( (!\recop|datapath_inst|instruction_reg\(16) & (\recop|datapath_inst|registerfile_inst|registers[10][14]~q\)) # (\recop|datapath_inst|instruction_reg\(16) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[11][14]~q\))) ) ) ) # ( \recop|datapath_inst|registerfile_inst|registers[9][14]~q\ & ( !\recop|datapath_inst|instruction_reg\(17) & ( (\recop|datapath_inst|registerfile_inst|registers[8][14]~q\) # 
-- (\recop|datapath_inst|instruction_reg\(16)) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[9][14]~q\ & ( !\recop|datapath_inst|instruction_reg\(17) & ( (!\recop|datapath_inst|instruction_reg\(16) & 
-- \recop|datapath_inst|registerfile_inst|registers[8][14]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][14]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][14]~q\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][14]~q\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][14]~q\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	combout => \recop|datapath_inst|registerfile_inst|q_a[14]~48_combout\);

-- Location: LABCELL_X68_Y4_N42
\recop|datapath_inst|registerfile_inst|q_a[14]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[14]~49_combout\ = ( \recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|registerfile_inst|registers[13][14]~q\ & ( (!\recop|datapath_inst|instruction_reg\(17)) # 
-- (\recop|datapath_inst|registerfile_inst|registers[15][14]~q\) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|registerfile_inst|registers[13][14]~q\ & ( (!\recop|datapath_inst|instruction_reg\(17) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[12][14]~q\))) # (\recop|datapath_inst|instruction_reg\(17) & (\recop|datapath_inst|registerfile_inst|registers[14][14]~q\)) ) ) ) # ( \recop|datapath_inst|instruction_reg\(16) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[13][14]~q\ & ( (\recop|datapath_inst|registerfile_inst|registers[15][14]~q\ & \recop|datapath_inst|instruction_reg\(17)) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(16) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[13][14]~q\ & ( (!\recop|datapath_inst|instruction_reg\(17) & ((\recop|datapath_inst|registerfile_inst|registers[12][14]~q\))) # (\recop|datapath_inst|instruction_reg\(17) & 
-- (\recop|datapath_inst|registerfile_inst|registers[14][14]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100001111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][14]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][14]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][14]~q\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][14]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[14]~49_combout\);

-- Location: LABCELL_X67_Y9_N30
\recop|datapath_inst|registerfile_inst|q_a[14]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[14]~50_combout\ = ( \recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|registerfile_inst|registers[5][14]~q\ & ( (!\recop|datapath_inst|instruction_reg\(17)) # 
-- (\recop|datapath_inst|registerfile_inst|registers[7][14]~q\) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|registerfile_inst|registers[5][14]~q\ & ( (!\recop|datapath_inst|instruction_reg\(17) & 
-- (\recop|datapath_inst|registerfile_inst|registers[4][14]~q\)) # (\recop|datapath_inst|instruction_reg\(17) & ((\recop|datapath_inst|registerfile_inst|registers[6][14]~q\))) ) ) ) # ( \recop|datapath_inst|instruction_reg\(16) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[5][14]~q\ & ( (\recop|datapath_inst|registerfile_inst|registers[7][14]~q\ & \recop|datapath_inst|instruction_reg\(17)) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(16) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[5][14]~q\ & ( (!\recop|datapath_inst|instruction_reg\(17) & (\recop|datapath_inst|registerfile_inst|registers[4][14]~q\)) # (\recop|datapath_inst|instruction_reg\(17) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[6][14]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111000001010000010100110000001111111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][14]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][14]~q\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][14]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][14]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[14]~50_combout\);

-- Location: LABCELL_X67_Y8_N36
\recop|datapath_inst|registerfile_inst|q_a[14]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[14]~103_combout\ = ( !\recop|datapath_inst|instruction_reg\(17) & ( ((!\recop|datapath_inst|instruction_reg\(18) & (\recop|datapath_inst|registerfile_inst|registers[1][14]~q\ & 
-- (\recop|datapath_inst|instruction_reg\(16)))) # (\recop|datapath_inst|instruction_reg\(18) & (((\recop|datapath_inst|registerfile_inst|q_a[14]~50_combout\))))) ) ) # ( \recop|datapath_inst|instruction_reg\(17) & ( 
-- (!\recop|datapath_inst|instruction_reg\(18) & ((!\recop|datapath_inst|instruction_reg\(16) & (((\recop|datapath_inst|registerfile_inst|registers[2][14]~q\)))) # (\recop|datapath_inst|instruction_reg\(16) & 
-- (\recop|datapath_inst|registerfile_inst|registers[3][14]~q\)))) # (\recop|datapath_inst|instruction_reg\(18) & ((((\recop|datapath_inst|registerfile_inst|q_a[14]~50_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000011000100010000110011001111110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][14]~q\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(18),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][14]~q\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[14]~50_combout\,
	datag => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][14]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[14]~103_combout\);

-- Location: LABCELL_X68_Y4_N24
\recop|datapath_inst|registerfile_inst|q_a[14]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[14]~51_combout\ = ( \recop|datapath_inst|reg_wr_data[14]~9_combout\ & ( \recop|datapath_inst|registerfile_inst|q_a[14]~103_combout\ & ( ((!\recop|datapath_inst|instruction_reg\(19)) # 
-- ((\recop|datapath_inst|registerfile_inst|q_a[14]~49_combout\ & \recop|datapath_inst|instruction_reg\(18)))) # (\recop|datapath_inst|registerfile_inst|process_1~1_combout\) ) ) ) # ( !\recop|datapath_inst|reg_wr_data[14]~9_combout\ & ( 
-- \recop|datapath_inst|registerfile_inst|q_a[14]~103_combout\ & ( (!\recop|datapath_inst|registerfile_inst|process_1~1_combout\ & ((!\recop|datapath_inst|instruction_reg\(19)) # ((\recop|datapath_inst|registerfile_inst|q_a[14]~49_combout\ & 
-- \recop|datapath_inst|instruction_reg\(18))))) ) ) ) # ( \recop|datapath_inst|reg_wr_data[14]~9_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_a[14]~103_combout\ & ( ((\recop|datapath_inst|registerfile_inst|q_a[14]~49_combout\ & 
-- (\recop|datapath_inst|instruction_reg\(19) & \recop|datapath_inst|instruction_reg\(18)))) # (\recop|datapath_inst|registerfile_inst|process_1~1_combout\) ) ) ) # ( !\recop|datapath_inst|reg_wr_data[14]~9_combout\ & ( 
-- !\recop|datapath_inst|registerfile_inst|q_a[14]~103_combout\ & ( (!\recop|datapath_inst|registerfile_inst|process_1~1_combout\ & (\recop|datapath_inst|registerfile_inst|q_a[14]~49_combout\ & (\recop|datapath_inst|instruction_reg\(19) & 
-- \recop|datapath_inst|instruction_reg\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010010101010101011110100000101000101111010111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_process_1~1_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[14]~49_combout\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(19),
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(18),
	datae => \recop|datapath_inst|ALT_INV_reg_wr_data[14]~9_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[14]~103_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[14]~51_combout\);

-- Location: LABCELL_X68_Y4_N21
\recop|datapath_inst|registerfile_inst|q_a[14]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[14]~52_combout\ = ( \recop|datapath_inst|registerfile_inst|q_a[14]~51_combout\ ) # ( !\recop|datapath_inst|registerfile_inst|q_a[14]~51_combout\ & ( (\recop|datapath_inst|registerfile_inst|q_a[14]~48_combout\ & 
-- \recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[14]~48_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~1_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[14]~51_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[14]~52_combout\);

-- Location: LABCELL_X63_Y6_N30
\recop|datapath_inst|pc~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|pc~16_combout\ = ( \recop|control_unit_inst|pc_src[1]~0_combout\ & ( \recop|datapath_inst|instruction_fetch~0_combout\ & ( \recop|datapath_inst|instruction_reg\(14) ) ) ) # ( !\recop|control_unit_inst|pc_src[1]~0_combout\ & ( 
-- \recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\recop|control_unit_inst|pc_src[0]~1_combout\ & (\recop|datapath_inst|Add0~29_sumout\)) # (\recop|control_unit_inst|pc_src[0]~1_combout\ & 
-- ((\recop|datapath_inst|registerfile_inst|q_a[14]~52_combout\))) ) ) ) # ( \recop|control_unit_inst|pc_src[1]~0_combout\ & ( !\recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\recop|control_unit_inst|pc_src[0]~1_combout\ & 
-- (\recop|datapath_inst|Add0~29_sumout\)) # (\recop|control_unit_inst|pc_src[0]~1_combout\ & ((\recop|datapath_inst|registerfile_inst|q_a[14]~52_combout\))) ) ) ) # ( !\recop|control_unit_inst|pc_src[1]~0_combout\ & ( 
-- !\recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\recop|control_unit_inst|pc_src[0]~1_combout\ & (\recop|datapath_inst|Add0~29_sumout\)) # (\recop|control_unit_inst|pc_src[0]~1_combout\ & 
-- ((\recop|datapath_inst|registerfile_inst|q_a[14]~52_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011101000100011101110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_Add0~29_sumout\,
	datab => \recop|control_unit_inst|ALT_INV_pc_src[0]~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(14),
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[14]~52_combout\,
	datae => \recop|control_unit_inst|ALT_INV_pc_src[1]~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_fetch~0_combout\,
	combout => \recop|datapath_inst|pc~16_combout\);

-- Location: FF_X63_Y6_N31
\recop|datapath_inst|pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|pc~16_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|pc\(14));

-- Location: LABCELL_X66_Y6_N39
\recop|datapath_inst|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Add0~1_sumout\ = SUM(( \recop|datapath_inst|pc\(15) ) + ( GND ) + ( \recop|datapath_inst|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_pc\(15),
	cin => \recop|datapath_inst|Add0~30\,
	sumout => \recop|datapath_inst|Add0~1_sumout\);

-- Location: FF_X66_Y6_N40
\recop|datapath_inst|next_pc_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|Add0~1_sumout\,
	sclr => \recop|datapath_inst|instruction_fetch~1_combout\,
	ena => \recop|datapath_inst|next_pc_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|next_pc_reg\(15));

-- Location: FF_X70_Y5_N50
\recop|datapath_inst|id_ex_next_pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|next_pc_reg\(15),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_next_pc\(15));

-- Location: LABCELL_X70_Y5_N48
\recop|datapath_inst|operand_b[15]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b[15]~53_combout\ = ( !\recop|control_unit_inst|alu_src\(0) & ( (!\recop|control_unit_inst|alu_src\(1) & ((!\recop|datapath_inst|operand_b_temp[0]~3_combout\ & (((\recop|datapath_inst|operand_b_temp[15]~5_combout\)))) # 
-- (\recop|datapath_inst|operand_b_temp[0]~3_combout\ & (\recop|datapath_inst|reg_wr_data[15]~1_combout\)))) # (\recop|control_unit_inst|alu_src\(1) & ((((\recop|datapath_inst|id_ex_next_pc\(15)))))) ) ) # ( \recop|control_unit_inst|alu_src\(0) & ( 
-- (((\recop|datapath_inst|id_ex_operand\(15) & (!\recop|control_unit_inst|alu_src\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100001111000011110000000011011101000011110000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_reg_wr_data[15]~1_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~3_combout\,
	datac => \recop|datapath_inst|ALT_INV_id_ex_operand\(15),
	datad => \recop|control_unit_inst|ALT_INV_alu_src\(1),
	datae => \recop|control_unit_inst|ALT_INV_alu_src\(0),
	dataf => \recop|datapath_inst|ALT_INV_operand_b_temp[15]~5_combout\,
	datag => \recop|datapath_inst|ALT_INV_id_ex_next_pc\(15),
	combout => \recop|datapath_inst|operand_b[15]~53_combout\);

-- Location: LABCELL_X73_Y4_N24
\recop|datapath_inst|ex_mem_alu_result[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result[2]~4_combout\ = ( \recop|datapath_inst|operand_b[15]~53_combout\ & ( \recop|datapath_inst|operand_a[15]~7_combout\ & ( !\recop|control_unit_inst|alu_op.ALU_A~reg0_q\ ) ) ) # ( 
-- !\recop|datapath_inst|operand_b[15]~53_combout\ & ( \recop|datapath_inst|operand_a[15]~7_combout\ & ( (!\recop|control_unit_inst|alu_op.ALU_A~reg0_q\ & !\recop|control_unit_inst|alu_op.ALU_MAX~reg0_q\) ) ) ) # ( 
-- \recop|datapath_inst|operand_b[15]~53_combout\ & ( !\recop|datapath_inst|operand_a[15]~7_combout\ & ( !\recop|control_unit_inst|alu_op.ALU_A~reg0_q\ ) ) ) # ( !\recop|datapath_inst|operand_b[15]~53_combout\ & ( 
-- !\recop|datapath_inst|operand_a[15]~7_combout\ & ( !\recop|control_unit_inst|alu_op.ALU_A~reg0_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011000000110000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|control_unit_inst|ALT_INV_alu_op.ALU_A~reg0_q\,
	datac => \recop|control_unit_inst|ALT_INV_alu_op.ALU_MAX~reg0_q\,
	datae => \recop|datapath_inst|ALT_INV_operand_b[15]~53_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[15]~7_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result[2]~4_combout\);

-- Location: LABCELL_X73_Y7_N57
\recop|datapath_inst|ex_mem_alu_result[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result[2]~3_combout\ = ( \recop|datapath_inst|operand_b[2]~4_combout\ & ( (\recop|datapath_inst|alu_inst|ShiftRight0~1_combout\ & (\recop|datapath_inst|alu_inst|ShiftRight0~0_combout\ & 
-- (\recop|datapath_inst|ex_mem_alu_result~2_combout\ & !\recop|datapath_inst|operand_b[3]~33_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~1_combout\,
	datab => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~0_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~2_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[3]~33_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_b[2]~4_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result[2]~3_combout\);

-- Location: LABCELL_X73_Y5_N48
\recop|datapath_inst|ex_mem_alu_result[15]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result[15]~75_combout\ = ( \recop|datapath_inst|ex_mem_alu_result[2]~3_combout\ & ( (\recop|datapath_inst|ex_mem_alu_result[2]~4_combout\ & (!\recop|control_unit_inst|alu_op.ALU_SLL~reg0_q\ & 
-- ((!\recop|control_unit_inst|alu_op.ALU_MAX~reg0_q\) # (!\recop|datapath_inst|ex_mem_alu_result[2]~0_combout\)))) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result[2]~3_combout\ & ( (\recop|datapath_inst|ex_mem_alu_result[2]~4_combout\ & 
-- ((!\recop|control_unit_inst|alu_op.ALU_MAX~reg0_q\) # (!\recop|datapath_inst|ex_mem_alu_result[2]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010000010101010101000001000100010000000100010001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~4_combout\,
	datab => \recop|control_unit_inst|ALT_INV_alu_op.ALU_SLL~reg0_q\,
	datac => \recop|control_unit_inst|ALT_INV_alu_op.ALU_MAX~reg0_q\,
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~3_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result[15]~75_combout\);

-- Location: LABCELL_X71_Y6_N6
\recop|datapath_inst|ex_mem_alu_result~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~91_combout\ = ( \recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ & ( \recop|datapath_inst|alu_inst|ShiftLeft0~4_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\ & 
-- ((\recop|datapath_inst|operand_a[11]~29_combout\))) # (\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\ & (\recop|datapath_inst|operand_a[10]~33_combout\)) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ & ( 
-- \recop|datapath_inst|alu_inst|ShiftLeft0~4_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\) # (\recop|datapath_inst|operand_a[12]~27_combout\) ) ) ) # ( \recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ & ( 
-- !\recop|datapath_inst|alu_inst|ShiftLeft0~4_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\ & ((\recop|datapath_inst|operand_a[11]~29_combout\))) # (\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\ & 
-- (\recop|datapath_inst|operand_a[10]~33_combout\)) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ & ( !\recop|datapath_inst|alu_inst|ShiftLeft0~4_combout\ & ( (\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\ & 
-- \recop|datapath_inst|operand_a[12]~27_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000001011010111110111011101110110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~10_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_a[12]~27_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_a[10]~33_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[11]~29_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~9_combout\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~4_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~91_combout\);

-- Location: LABCELL_X73_Y6_N57
\recop|datapath_inst|ex_mem_alu_result~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~92_combout\ = ( \recop|datapath_inst|ex_mem_alu_result~80_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result[2]~8_combout\ & (\recop|datapath_inst|alu_inst|ShiftLeft0~0_combout\)) # 
-- (\recop|datapath_inst|ex_mem_alu_result[2]~8_combout\ & ((\recop|datapath_inst|ex_mem_alu_result~91_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~0_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~91_combout\,
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~8_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~80_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~92_combout\);

-- Location: MLABCELL_X72_Y6_N12
\recop|datapath_inst|alu_inst|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|Add0~49_sumout\ = SUM(( !\recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\ $ (!\recop|datapath_inst|operand_b[13]~25_combout\) ) + ( (!\recop|datapath_inst|operand_a[15]~3_combout\ & 
-- ((\recop|datapath_inst|operand_a[13]~24_combout\))) # (\recop|datapath_inst|operand_a[15]~3_combout\ & (\recop|datapath_inst|reg_wr_data[13]~10_combout\)) ) + ( \recop|datapath_inst|alu_inst|Add0~54\ ))
-- \recop|datapath_inst|alu_inst|Add0~50\ = CARRY(( !\recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\ $ (!\recop|datapath_inst|operand_b[13]~25_combout\) ) + ( (!\recop|datapath_inst|operand_a[15]~3_combout\ & 
-- ((\recop|datapath_inst|operand_a[13]~24_combout\))) # (\recop|datapath_inst|operand_a[15]~3_combout\ & (\recop|datapath_inst|reg_wr_data[13]~10_combout\)) ) + ( \recop|datapath_inst|alu_inst|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[15]~3_combout\,
	datab => \recop|control_unit_inst|ALT_INV_alu_op.ALU_ADD~reg0_q\,
	datac => \recop|datapath_inst|ALT_INV_reg_wr_data[13]~10_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[13]~25_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[13]~24_combout\,
	cin => \recop|datapath_inst|alu_inst|Add0~54\,
	sumout => \recop|datapath_inst|alu_inst|Add0~49_sumout\,
	cout => \recop|datapath_inst|alu_inst|Add0~50\);

-- Location: LABCELL_X73_Y6_N45
\recop|datapath_inst|ex_mem_alu_result~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~93_combout\ = ( \recop|datapath_inst|operand_b[13]~25_combout\ & ( (!\recop|datapath_inst|operand_a[13]~25_combout\ & (\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\)) # 
-- (\recop|datapath_inst|operand_a[13]~25_combout\ & ((\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\))) ) ) # ( !\recop|datapath_inst|operand_b[13]~25_combout\ & ( (\recop|datapath_inst|operand_a[13]~25_combout\ & 
-- ((\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\) # (\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_alu_op.ALU_XOR~reg0_q\,
	datac => \recop|datapath_inst|ALT_INV_operand_a[13]~25_combout\,
	datad => \recop|control_unit_inst|ALT_INV_alu_op.ALU_OR~reg0_q\,
	dataf => \recop|datapath_inst|ALT_INV_operand_b[13]~25_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~93_combout\);

-- Location: LABCELL_X73_Y6_N12
\recop|datapath_inst|ex_mem_alu_result~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~94_combout\ = ( !\recop|datapath_inst|ex_mem_alu_result~93_combout\ & ( \recop|datapath_inst|ex_mem_alu_result~76_combout\ & ( (!\recop|datapath_inst|alu_inst|ShiftRight0~6_combout\ & 
-- ((!\recop|datapath_inst|ex_mem_alu_result~78_combout\) # (!\recop|datapath_inst|alu_inst|ShiftLeft0~8_combout\))) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result~93_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result~76_combout\ & ( 
-- (!\recop|datapath_inst|ex_mem_alu_result~78_combout\) # (!\recop|datapath_inst|alu_inst|ShiftLeft0~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100000000000000000011110000110000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~78_combout\,
	datac => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~6_combout\,
	datad => \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~8_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~93_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~76_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~94_combout\);

-- Location: LABCELL_X73_Y6_N42
\recop|datapath_inst|ex_mem_alu_result~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~95_combout\ = ( \recop|datapath_inst|ex_mem_alu_result~94_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result~92_combout\ & ((!\recop|datapath_inst|alu_inst|Add0~49_sumout\) # 
-- (\recop|datapath_inst|ex_mem_alu_result[2]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100000011001100110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~92_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~13_combout\,
	datad => \recop|datapath_inst|alu_inst|ALT_INV_Add0~49_sumout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~94_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~95_combout\);

-- Location: LABCELL_X73_Y6_N6
\recop|datapath_inst|ex_mem_alu_result~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~96_combout\ = ( \recop|datapath_inst|ex_mem_alu_result~19_combout\ & ( \recop|datapath_inst|ex_mem_alu_result~95_combout\ & ( (\recop|datapath_inst|operand_a[13]~25_combout\ & 
-- ((!\recop|datapath_inst|ex_mem_alu_result[15]~75_combout\) # ((\recop|datapath_inst|operand_b[13]~25_combout\ & \recop|control_unit_inst|alu_op.ALU_AND~reg0_q\)))) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result~19_combout\ & ( 
-- \recop|datapath_inst|ex_mem_alu_result~95_combout\ & ( ((!\recop|datapath_inst|ex_mem_alu_result[15]~75_combout\ & \recop|datapath_inst|operand_a[13]~25_combout\)) # (\recop|datapath_inst|operand_b[13]~25_combout\) ) ) ) # ( 
-- \recop|datapath_inst|ex_mem_alu_result~19_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result~95_combout\ ) ) # ( !\recop|datapath_inst|ex_mem_alu_result~19_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result~95_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101010101111101010000000011110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[13]~25_combout\,
	datab => \recop|control_unit_inst|ALT_INV_alu_op.ALU_AND~reg0_q\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[15]~75_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[13]~25_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~19_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~95_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~96_combout\);

-- Location: FF_X73_Y6_N8
\recop|datapath_inst|ex_mem_alu_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|ex_mem_alu_result~96_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|ex_mem_alu_result\(13));

-- Location: FF_X70_Y7_N32
\recop|datapath_inst|mem_wb_alu_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(13),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|mem_wb_alu_result\(13));

-- Location: FF_X75_Y8_N17
\recop|mem_io|ledr_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(13),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|ledr_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|ledr_reg\(13));

-- Location: FF_X75_Y8_N52
\recop|mem_io|hex0_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(13),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex0_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex0_reg\(13));

-- Location: FF_X77_Y8_N14
\recop|mem_io|hex2_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(13),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex2_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex2_reg\(13));

-- Location: FF_X77_Y8_N8
\recop|mem_io|hex1_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(13),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex1_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex1_reg\(13));

-- Location: FF_X79_Y8_N31
\recop|mem_io|hex3_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(13),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex3_reg[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex3_reg\(13));

-- Location: FF_X78_Y8_N26
\recop|mem_io|to_noc_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_wr_data_addr\(13),
	sclr => \recop|mem_io|to_noc_reg[5]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|to_noc_reg\(13));

-- Location: LABCELL_X81_Y8_N3
\recop|mem_io|to_noc_reg[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|to_noc_reg[29]~feeder_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(13),
	combout => \recop|mem_io|to_noc_reg[29]~feeder_combout\);

-- Location: FF_X81_Y8_N4
\recop|mem_io|to_noc_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|mem_io|to_noc_reg[29]~feeder_combout\,
	sclr => \recop|mem_io|to_noc_reg[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|to_noc_reg\(29));

-- Location: MLABCELL_X78_Y8_N24
\recop|datapath_inst|mem_wb_rd_data~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~40_combout\ = ( \recop|mem_io|to_noc_reg\(29) & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & (\recop|datapath_inst|mem_wb_rd_data[11]~9_combout\ & ((\recop|mem_io|to_noc_reg\(13))))) # 
-- (\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & ((!\recop|datapath_inst|mem_wb_rd_data[11]~9_combout\) # ((\recop|mem_io|hex3_reg\(13))))) ) ) # ( !\recop|mem_io|to_noc_reg\(29) & ( (\recop|datapath_inst|mem_wb_rd_data[11]~9_combout\ & 
-- ((!\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & ((\recop|mem_io|to_noc_reg\(13)))) # (\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & (\recop|mem_io|hex3_reg\(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001101000101011001110100010101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~0_combout\,
	datab => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~9_combout\,
	datac => \recop|mem_io|ALT_INV_hex3_reg\(13),
	datad => \recop|mem_io|ALT_INV_to_noc_reg\(13),
	dataf => \recop|mem_io|ALT_INV_to_noc_reg\(29),
	combout => \recop|datapath_inst|mem_wb_rd_data~40_combout\);

-- Location: LABCELL_X77_Y8_N6
\recop|datapath_inst|mem_wb_rd_data~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~41_combout\ = ( \recop|mem_io|hex1_reg\(13) & ( \recop|datapath_inst|mem_wb_rd_data~40_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~11_combout\ & (((!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\)) # 
-- (\recop|mem_io|hex0_reg\(13)))) # (\recop|datapath_inst|mem_wb_rd_data[11]~11_combout\ & (((\recop|mem_io|hex2_reg\(13)) # (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\)))) ) ) ) # ( !\recop|mem_io|hex1_reg\(13) & ( 
-- \recop|datapath_inst|mem_wb_rd_data~40_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~11_combout\ & (((!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\)) # (\recop|mem_io|hex0_reg\(13)))) # (\recop|datapath_inst|mem_wb_rd_data[11]~11_combout\ & 
-- (((!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & \recop|mem_io|hex2_reg\(13))))) ) ) ) # ( \recop|mem_io|hex1_reg\(13) & ( !\recop|datapath_inst|mem_wb_rd_data~40_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~11_combout\ & 
-- (\recop|mem_io|hex0_reg\(13) & (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\))) # (\recop|datapath_inst|mem_wb_rd_data[11]~11_combout\ & (((\recop|mem_io|hex2_reg\(13)) # (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\)))) ) ) ) # ( 
-- !\recop|mem_io|hex1_reg\(13) & ( !\recop|datapath_inst|mem_wb_rd_data~40_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~11_combout\ & (\recop|mem_io|hex0_reg\(13) & (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\))) # 
-- (\recop|datapath_inst|mem_wb_rd_data[11]~11_combout\ & (((!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & \recop|mem_io|hex2_reg\(13))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~11_combout\,
	datab => \recop|mem_io|ALT_INV_hex0_reg\(13),
	datac => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~3_combout\,
	datad => \recop|mem_io|ALT_INV_hex2_reg\(13),
	datae => \recop|mem_io|ALT_INV_hex1_reg\(13),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_rd_data~40_combout\,
	combout => \recop|datapath_inst|mem_wb_rd_data~41_combout\);

-- Location: LABCELL_X70_Y7_N6
\recop|datapath_inst|mem_wb_rd_data~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~42_combout\ = ( \recop|datapath_inst|mem_wb_rd_data~41_combout\ & ( \recop|data_mem|altsyncram_component|auto_generated|q_a\(13) & ( ((\recop|datapath_inst|mem_wb_rd_data[11]~13_combout\ & \recop|mem_io|ledr_reg\(13))) 
-- # (\recop|datapath_inst|mem_wb_rd_data[11]~14_combout\) ) ) ) # ( !\recop|datapath_inst|mem_wb_rd_data~41_combout\ & ( \recop|data_mem|altsyncram_component|auto_generated|q_a\(13) & ( (\recop|datapath_inst|mem_wb_rd_data[11]~13_combout\ & 
-- ((\recop|mem_io|ledr_reg\(13)) # (\recop|datapath_inst|mem_wb_rd_data[11]~14_combout\))) ) ) ) # ( \recop|datapath_inst|mem_wb_rd_data~41_combout\ & ( !\recop|data_mem|altsyncram_component|auto_generated|q_a\(13) & ( 
-- (!\recop|datapath_inst|mem_wb_rd_data[11]~14_combout\ & (\recop|datapath_inst|mem_wb_rd_data[11]~13_combout\ & \recop|mem_io|ledr_reg\(13))) # (\recop|datapath_inst|mem_wb_rd_data[11]~14_combout\ & (!\recop|datapath_inst|mem_wb_rd_data[11]~13_combout\)) ) 
-- ) ) # ( !\recop|datapath_inst|mem_wb_rd_data~41_combout\ & ( !\recop|data_mem|altsyncram_component|auto_generated|q_a\(13) & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~14_combout\ & (\recop|datapath_inst|mem_wb_rd_data[11]~13_combout\ & 
-- \recop|mem_io|ledr_reg\(13))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010010001100100011000010011000100110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~14_combout\,
	datab => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~13_combout\,
	datac => \recop|mem_io|ALT_INV_ledr_reg\(13),
	datae => \recop|datapath_inst|ALT_INV_mem_wb_rd_data~41_combout\,
	dataf => \recop|data_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	combout => \recop|datapath_inst|mem_wb_rd_data~42_combout\);

-- Location: FF_X70_Y7_N8
\recop|datapath_inst|mem_wb_rd_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|mem_wb_rd_data~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|mem_wb_rd_data\(13));

-- Location: LABCELL_X70_Y7_N24
\recop|datapath_inst|reg_wr_data[13]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|reg_wr_data[13]~10_combout\ = ( \recop|control_unit_inst|mem_to_reg~q\ & ( \recop|datapath_inst|mem_wb_rd_data\(13) ) ) # ( !\recop|control_unit_inst|mem_to_reg~q\ & ( \recop|datapath_inst|mem_wb_rd_data\(13) & ( 
-- \recop|datapath_inst|mem_wb_alu_result\(13) ) ) ) # ( !\recop|control_unit_inst|mem_to_reg~q\ & ( !\recop|datapath_inst|mem_wb_rd_data\(13) & ( \recop|datapath_inst|mem_wb_alu_result\(13) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_mem_wb_alu_result\(13),
	datae => \recop|control_unit_inst|ALT_INV_mem_to_reg~q\,
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_rd_data\(13),
	combout => \recop|datapath_inst|reg_wr_data[13]~10_combout\);

-- Location: LABCELL_X60_Y5_N42
\recop|datapath_inst|registerfile_inst|registers[10][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[10][13]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[13]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[13]~10_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[10][13]~feeder_combout\);

-- Location: FF_X60_Y5_N43
\recop|datapath_inst|registerfile_inst|registers[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[10][13]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[10][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[10][13]~q\);

-- Location: LABCELL_X63_Y5_N51
\recop|datapath_inst|registerfile_inst|q_b[13]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[13]~53_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[8][13]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[9][13]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21)) # 
-- ((!\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[10][13]~q\)) # (\recop|datapath_inst|instruction_reg\(20) & ((\recop|datapath_inst|registerfile_inst|registers[11][13]~q\)))) ) ) ) # ( 
-- !\recop|datapath_inst|registerfile_inst|registers[8][13]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[9][13]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21) & (((\recop|datapath_inst|instruction_reg\(20))))) # 
-- (\recop|datapath_inst|instruction_reg\(21) & ((!\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[10][13]~q\)) # (\recop|datapath_inst|instruction_reg\(20) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[11][13]~q\))))) ) ) ) # ( \recop|datapath_inst|registerfile_inst|registers[8][13]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[9][13]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21) & 
-- (((!\recop|datapath_inst|instruction_reg\(20))))) # (\recop|datapath_inst|instruction_reg\(21) & ((!\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[10][13]~q\)) # (\recop|datapath_inst|instruction_reg\(20) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[11][13]~q\))))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[8][13]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[9][13]~q\ & ( (\recop|datapath_inst|instruction_reg\(21) & 
-- ((!\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[10][13]~q\)) # (\recop|datapath_inst|instruction_reg\(20) & ((\recop|datapath_inst|registerfile_inst|registers[11][13]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101101100001011010100011010000111111011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][13]~q\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][13]~q\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][13]~q\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][13]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[13]~53_combout\);

-- Location: MLABCELL_X65_Y3_N30
\recop|datapath_inst|registerfile_inst|q_b[13]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[13]~54_combout\ = ( \recop|datapath_inst|instruction_reg\(20) & ( \recop|datapath_inst|registerfile_inst|registers[12][13]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21) & 
-- (\recop|datapath_inst|registerfile_inst|registers[13][13]~q\)) # (\recop|datapath_inst|instruction_reg\(21) & ((\recop|datapath_inst|registerfile_inst|registers[15][13]~q\))) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(20) & ( 
-- \recop|datapath_inst|registerfile_inst|registers[12][13]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21)) # (\recop|datapath_inst|registerfile_inst|registers[14][13]~q\) ) ) ) # ( \recop|datapath_inst|instruction_reg\(20) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[12][13]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21) & (\recop|datapath_inst|registerfile_inst|registers[13][13]~q\)) # (\recop|datapath_inst|instruction_reg\(21) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[15][13]~q\))) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(20) & ( !\recop|datapath_inst|registerfile_inst|registers[12][13]~q\ & ( (\recop|datapath_inst|instruction_reg\(21) & 
-- \recop|datapath_inst|registerfile_inst|registers[14][13]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001000100111011110101111101011110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][13]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][13]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][13]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][13]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[13]~54_combout\);

-- Location: LABCELL_X68_Y7_N39
\recop|datapath_inst|registerfile_inst|q_b[13]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[13]~55_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[7][13]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[5][13]~q\ & ( ((!\recop|datapath_inst|instruction_reg\(21) & 
-- (\recop|datapath_inst|registerfile_inst|registers[4][13]~q\)) # (\recop|datapath_inst|instruction_reg\(21) & ((\recop|datapath_inst|registerfile_inst|registers[6][13]~q\)))) # (\recop|datapath_inst|instruction_reg\(20)) ) ) ) # ( 
-- !\recop|datapath_inst|registerfile_inst|registers[7][13]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[5][13]~q\ & ( (!\recop|datapath_inst|instruction_reg\(20) & ((!\recop|datapath_inst|instruction_reg\(21) & 
-- (\recop|datapath_inst|registerfile_inst|registers[4][13]~q\)) # (\recop|datapath_inst|instruction_reg\(21) & ((\recop|datapath_inst|registerfile_inst|registers[6][13]~q\))))) # (\recop|datapath_inst|instruction_reg\(20) & 
-- (((!\recop|datapath_inst|instruction_reg\(21))))) ) ) ) # ( \recop|datapath_inst|registerfile_inst|registers[7][13]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[5][13]~q\ & ( (!\recop|datapath_inst|instruction_reg\(20) & 
-- ((!\recop|datapath_inst|instruction_reg\(21) & (\recop|datapath_inst|registerfile_inst|registers[4][13]~q\)) # (\recop|datapath_inst|instruction_reg\(21) & ((\recop|datapath_inst|registerfile_inst|registers[6][13]~q\))))) # 
-- (\recop|datapath_inst|instruction_reg\(20) & (((\recop|datapath_inst|instruction_reg\(21))))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[7][13]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[5][13]~q\ & ( 
-- (!\recop|datapath_inst|instruction_reg\(20) & ((!\recop|datapath_inst|instruction_reg\(21) & (\recop|datapath_inst|registerfile_inst|registers[4][13]~q\)) # (\recop|datapath_inst|instruction_reg\(21) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[6][13]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][13]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][13]~q\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][13]~q\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][13]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[13]~55_combout\);

-- Location: LABCELL_X68_Y7_N6
\recop|datapath_inst|registerfile_inst|q_b[13]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[13]~99_combout\ = ( !\recop|datapath_inst|instruction_reg\(21) & ( (!\recop|datapath_inst|instruction_reg\(22) & (\recop|datapath_inst|instruction_reg\(20) & 
-- (\recop|datapath_inst|registerfile_inst|registers[1][13]~q\))) # (\recop|datapath_inst|instruction_reg\(22) & ((((\recop|datapath_inst|registerfile_inst|q_b[13]~55_combout\))))) ) ) # ( \recop|datapath_inst|instruction_reg\(21) & ( 
-- (!\recop|datapath_inst|instruction_reg\(22) & ((!\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[2][13]~q\)) # (\recop|datapath_inst|instruction_reg\(20) & 
-- (((\recop|datapath_inst|registerfile_inst|registers[3][13]~q\)))))) # (\recop|datapath_inst|instruction_reg\(22) & ((((\recop|datapath_inst|registerfile_inst|q_b[13]~55_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000010000100110000110111001101110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(22),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][13]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][13]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[13]~55_combout\,
	datag => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][13]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[13]~99_combout\);

-- Location: LABCELL_X68_Y7_N42
\recop|datapath_inst|registerfile_inst|q_b[13]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[13]~56_combout\ = ( \recop|datapath_inst|instruction_reg\(22) & ( \recop|datapath_inst|reg_wr_data[13]~10_combout\ & ( ((!\recop|datapath_inst|instruction_reg\(23) & 
-- ((\recop|datapath_inst|registerfile_inst|q_b[13]~99_combout\))) # (\recop|datapath_inst|instruction_reg\(23) & (\recop|datapath_inst|registerfile_inst|q_b[13]~54_combout\))) # (\recop|datapath_inst|registerfile_inst|process_2~1_combout\) ) ) ) # ( 
-- !\recop|datapath_inst|instruction_reg\(22) & ( \recop|datapath_inst|reg_wr_data[13]~10_combout\ & ( ((!\recop|datapath_inst|instruction_reg\(23) & \recop|datapath_inst|registerfile_inst|q_b[13]~99_combout\)) # 
-- (\recop|datapath_inst|registerfile_inst|process_2~1_combout\) ) ) ) # ( \recop|datapath_inst|instruction_reg\(22) & ( !\recop|datapath_inst|reg_wr_data[13]~10_combout\ & ( (!\recop|datapath_inst|registerfile_inst|process_2~1_combout\ & 
-- ((!\recop|datapath_inst|instruction_reg\(23) & ((\recop|datapath_inst|registerfile_inst|q_b[13]~99_combout\))) # (\recop|datapath_inst|instruction_reg\(23) & (\recop|datapath_inst|registerfile_inst|q_b[13]~54_combout\)))) ) ) ) # ( 
-- !\recop|datapath_inst|instruction_reg\(22) & ( !\recop|datapath_inst|reg_wr_data[13]~10_combout\ & ( (!\recop|datapath_inst|registerfile_inst|process_2~1_combout\ & (!\recop|datapath_inst|instruction_reg\(23) & 
-- \recop|datapath_inst|registerfile_inst|q_b[13]~99_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000001001100010000110011111100110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[13]~54_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_process_2~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(23),
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[13]~99_combout\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(22),
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[13]~10_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[13]~56_combout\);

-- Location: LABCELL_X68_Y7_N18
\recop|datapath_inst|registerfile_inst|q_b[13]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[13]~57_combout\ = ( \recop|datapath_inst|registerfile_inst|q_b[13]~56_combout\ ) # ( !\recop|datapath_inst|registerfile_inst|q_b[13]~56_combout\ & ( (\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & 
-- \recop|datapath_inst|registerfile_inst|q_b[13]~53_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~1_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[13]~53_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[13]~56_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[13]~57_combout\);

-- Location: FF_X68_Y7_N19
\recop|datapath_inst|id_ex_reg_z[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|q_b[13]~57_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_reg_z\(13));

-- Location: LABCELL_X70_Y7_N54
\recop|datapath_inst|operand_b_temp[13]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b_temp[13]~14_combout\ = ( \recop|datapath_inst|operand_b_temp[0]~0_combout\ & ( \recop|datapath_inst|operand_b_temp[0]~1_combout\ & ( \recop|datapath_inst|ex_mem_alu_result\(13) ) ) ) # ( 
-- !\recop|datapath_inst|operand_b_temp[0]~0_combout\ & ( \recop|datapath_inst|operand_b_temp[0]~1_combout\ & ( \recop|datapath_inst|id_ex_reg_z\(13) ) ) ) # ( \recop|datapath_inst|operand_b_temp[0]~0_combout\ & ( 
-- !\recop|datapath_inst|operand_b_temp[0]~1_combout\ & ( \recop|datapath_inst|id_ex_reg_z\(13) ) ) ) # ( !\recop|datapath_inst|operand_b_temp[0]~0_combout\ & ( !\recop|datapath_inst|operand_b_temp[0]~1_combout\ & ( \recop|datapath_inst|id_ex_reg_z\(13) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_id_ex_reg_z\(13),
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(13),
	datae => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~1_combout\,
	combout => \recop|datapath_inst|operand_b_temp[13]~14_combout\);

-- Location: FF_X66_Y6_N35
\recop|datapath_inst|next_pc_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|Add0~33_sumout\,
	sclr => \recop|datapath_inst|instruction_fetch~1_combout\,
	ena => \recop|datapath_inst|next_pc_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|next_pc_reg\(13));

-- Location: FF_X70_Y7_N49
\recop|datapath_inst|id_ex_next_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|next_pc_reg\(13),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_next_pc\(13));

-- Location: LABCELL_X70_Y7_N48
\recop|datapath_inst|operand_b[13]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b[13]~25_combout\ = ( !\recop|control_unit_inst|alu_src\(0) & ( (!\recop|control_unit_inst|alu_src\(1) & (((!\recop|datapath_inst|operand_b_temp[0]~3_combout\ & (\recop|datapath_inst|operand_b_temp[13]~14_combout\)) # 
-- (\recop|datapath_inst|operand_b_temp[0]~3_combout\ & ((\recop|datapath_inst|reg_wr_data[13]~10_combout\)))))) # (\recop|control_unit_inst|alu_src\(1) & ((((\recop|datapath_inst|id_ex_next_pc\(13)))))) ) ) # ( \recop|control_unit_inst|alu_src\(0) & ( 
-- (((\recop|datapath_inst|id_ex_operand\(13) & (!\recop|control_unit_inst|alu_src\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100001111000011110000000000110011000011110000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b_temp[13]~14_combout\,
	datab => \recop|datapath_inst|ALT_INV_reg_wr_data[13]~10_combout\,
	datac => \recop|datapath_inst|ALT_INV_id_ex_operand\(13),
	datad => \recop|control_unit_inst|ALT_INV_alu_src\(1),
	datae => \recop|control_unit_inst|ALT_INV_alu_src\(0),
	dataf => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~3_combout\,
	datag => \recop|datapath_inst|ALT_INV_id_ex_next_pc\(13),
	combout => \recop|datapath_inst|operand_b[13]~25_combout\);

-- Location: LABCELL_X73_Y7_N15
\recop|datapath_inst|alu_inst|ShiftRight0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|ShiftRight0~0_combout\ = ( !\recop|datapath_inst|operand_b[6]~45_combout\ & ( !\recop|datapath_inst|operand_b[4]~37_combout\ & ( (!\recop|datapath_inst|operand_b[13]~25_combout\ & 
-- (!\recop|datapath_inst|operand_b[5]~41_combout\ & (!\recop|datapath_inst|operand_b[14]~29_combout\ & !\recop|datapath_inst|operand_b[15]~53_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[13]~25_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_b[5]~41_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_b[14]~29_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[15]~53_combout\,
	datae => \recop|datapath_inst|ALT_INV_operand_b[6]~45_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_b[4]~37_combout\,
	combout => \recop|datapath_inst|alu_inst|ShiftRight0~0_combout\);

-- Location: LABCELL_X73_Y7_N36
\recop|datapath_inst|ex_mem_alu_result[7]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result[7]~40_combout\ = ( \recop|datapath_inst|alu_inst|ShiftRight0~0_combout\ & ( (\recop|datapath_inst|alu_inst|ShiftRight0~1_combout\ & !\recop|datapath_inst|operand_b[3]~33_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~1_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[3]~33_combout\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~0_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result[7]~40_combout\);

-- Location: LABCELL_X74_Y5_N36
\recop|datapath_inst|ex_mem_alu_result~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~106_combout\ = ( \recop|datapath_inst|operand_a[11]~29_combout\ & ( \recop|datapath_inst|ex_mem_alu_result~64_combout\ & ( (!\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\ & 
-- (!\recop|datapath_inst|alu_inst|ShiftLeft0~2_combout\ & ((!\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\) # (\recop|datapath_inst|operand_b[11]~17_combout\)))) ) ) ) # ( !\recop|datapath_inst|operand_a[11]~29_combout\ & ( 
-- \recop|datapath_inst|ex_mem_alu_result~64_combout\ & ( (!\recop|datapath_inst|alu_inst|ShiftLeft0~2_combout\ & ((!\recop|datapath_inst|operand_b[11]~17_combout\) # (!\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\))) ) ) ) # ( 
-- \recop|datapath_inst|operand_a[11]~29_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result~64_combout\ & ( (!\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\ & ((!\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\) # 
-- (\recop|datapath_inst|operand_b[11]~17_combout\))) ) ) ) # ( !\recop|datapath_inst|operand_a[11]~29_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result~64_combout\ & ( (!\recop|datapath_inst|operand_b[11]~17_combout\) # 
-- (!\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010110011000100010011110000101000001100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[11]~17_combout\,
	datab => \recop|control_unit_inst|ALT_INV_alu_op.ALU_OR~reg0_q\,
	datac => \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~2_combout\,
	datad => \recop|control_unit_inst|ALT_INV_alu_op.ALU_XOR~reg0_q\,
	datae => \recop|datapath_inst|ALT_INV_operand_a[11]~29_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~64_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~106_combout\);

-- Location: LABCELL_X71_Y6_N0
\recop|datapath_inst|alu_inst|ShiftLeft0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|ShiftLeft0~9_combout\ = ( \recop|datapath_inst|operand_a[10]~33_combout\ & ( \recop|datapath_inst|operand_a[11]~29_combout\ & ( ((!\recop|datapath_inst|operand_b[0]~57_combout\ & 
-- (\recop|datapath_inst|operand_a[9]~31_combout\)) # (\recop|datapath_inst|operand_b[0]~57_combout\ & ((\recop|datapath_inst|operand_a[8]~35_combout\)))) # (\recop|datapath_inst|operand_b[1]~2_combout\) ) ) ) # ( 
-- !\recop|datapath_inst|operand_a[10]~33_combout\ & ( \recop|datapath_inst|operand_a[11]~29_combout\ & ( (!\recop|datapath_inst|operand_b[1]~2_combout\ & ((!\recop|datapath_inst|operand_b[0]~57_combout\ & (\recop|datapath_inst|operand_a[9]~31_combout\)) # 
-- (\recop|datapath_inst|operand_b[0]~57_combout\ & ((\recop|datapath_inst|operand_a[8]~35_combout\))))) # (\recop|datapath_inst|operand_b[1]~2_combout\ & (((!\recop|datapath_inst|operand_b[0]~57_combout\)))) ) ) ) # ( 
-- \recop|datapath_inst|operand_a[10]~33_combout\ & ( !\recop|datapath_inst|operand_a[11]~29_combout\ & ( (!\recop|datapath_inst|operand_b[1]~2_combout\ & ((!\recop|datapath_inst|operand_b[0]~57_combout\ & (\recop|datapath_inst|operand_a[9]~31_combout\)) # 
-- (\recop|datapath_inst|operand_b[0]~57_combout\ & ((\recop|datapath_inst|operand_a[8]~35_combout\))))) # (\recop|datapath_inst|operand_b[1]~2_combout\ & (((\recop|datapath_inst|operand_b[0]~57_combout\)))) ) ) ) # ( 
-- !\recop|datapath_inst|operand_a[10]~33_combout\ & ( !\recop|datapath_inst|operand_a[11]~29_combout\ & ( (!\recop|datapath_inst|operand_b[1]~2_combout\ & ((!\recop|datapath_inst|operand_b[0]~57_combout\ & (\recop|datapath_inst|operand_a[9]~31_combout\)) # 
-- (\recop|datapath_inst|operand_b[0]~57_combout\ & ((\recop|datapath_inst|operand_a[8]~35_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[9]~31_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_a[8]~35_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_b[1]~2_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[0]~57_combout\,
	datae => \recop|datapath_inst|ALT_INV_operand_a[10]~33_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[11]~29_combout\,
	combout => \recop|datapath_inst|alu_inst|ShiftLeft0~9_combout\);

-- Location: LABCELL_X74_Y5_N30
\recop|datapath_inst|ex_mem_alu_result~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~104_combout\ = ( \recop|control_unit_inst|alu_op.ALU_SRL~reg0_q\ & ( (!\recop|datapath_inst|operand_b[2]~4_combout\ & (\recop|datapath_inst|ex_mem_alu_result~33_combout\)) # 
-- (\recop|datapath_inst|operand_b[2]~4_combout\ & ((\recop|datapath_inst|alu_inst|ShiftRight0~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[2]~4_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~33_combout\,
	datad => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~11_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_alu_op.ALU_SRL~reg0_q\,
	combout => \recop|datapath_inst|ex_mem_alu_result~104_combout\);

-- Location: LABCELL_X74_Y5_N54
\recop|datapath_inst|ex_mem_alu_result~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~105_combout\ = ( \recop|datapath_inst|ex_mem_alu_result[7]~103_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result~104_combout\ & ( (!\recop|control_unit_inst|alu_op.ALU_SLL~reg0_q\) # 
-- (!\recop|datapath_inst|alu_inst|ShiftLeft0~6_combout\) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result[7]~103_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result~104_combout\ & ( (!\recop|control_unit_inst|alu_op.ALU_SLL~reg0_q\) # 
-- (!\recop|datapath_inst|alu_inst|ShiftLeft0~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101110111110101111101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_alu_op.ALU_SLL~reg0_q\,
	datab => \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~9_combout\,
	datac => \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~6_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[7]~103_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~104_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~105_combout\);

-- Location: LABCELL_X74_Y5_N6
\recop|datapath_inst|ex_mem_alu_result~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~107_combout\ = ( \recop|datapath_inst|ex_mem_alu_result~105_combout\ & ( \recop|datapath_inst|alu_inst|Add0~57_sumout\ & ( (\recop|datapath_inst|ex_mem_alu_result[2]~13_combout\ & 
-- \recop|datapath_inst|ex_mem_alu_result~106_combout\) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result~105_combout\ & ( \recop|datapath_inst|alu_inst|Add0~57_sumout\ & ( (!\recop|datapath_inst|ex_mem_alu_result[7]~40_combout\ & 
-- (\recop|datapath_inst|ex_mem_alu_result[2]~13_combout\ & \recop|datapath_inst|ex_mem_alu_result~106_combout\)) ) ) ) # ( \recop|datapath_inst|ex_mem_alu_result~105_combout\ & ( !\recop|datapath_inst|alu_inst|Add0~57_sumout\ & ( 
-- \recop|datapath_inst|ex_mem_alu_result~106_combout\ ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result~105_combout\ & ( !\recop|datapath_inst|alu_inst|Add0~57_sumout\ & ( (!\recop|datapath_inst|ex_mem_alu_result[7]~40_combout\ & 
-- \recop|datapath_inst|ex_mem_alu_result~106_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000011110000111100000010000000100000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[7]~40_combout\,
	datab => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~13_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~106_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~105_combout\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_Add0~57_sumout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~107_combout\);

-- Location: LABCELL_X74_Y5_N18
\recop|datapath_inst|ex_mem_alu_result~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~108_combout\ = ( \recop|datapath_inst|ex_mem_alu_result[2]~39_combout\ & ( \recop|datapath_inst|ex_mem_alu_result~19_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result~107_combout\) # 
-- ((\recop|control_unit_inst|alu_op.ALU_AND~reg0_q\ & (\recop|datapath_inst|operand_b[11]~17_combout\ & \recop|datapath_inst|operand_a[11]~29_combout\))) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result[2]~39_combout\ & ( 
-- \recop|datapath_inst|ex_mem_alu_result~19_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result~107_combout\) # (\recop|datapath_inst|operand_a[11]~29_combout\) ) ) ) # ( \recop|datapath_inst|ex_mem_alu_result[2]~39_combout\ & ( 
-- !\recop|datapath_inst|ex_mem_alu_result~19_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result~107_combout\) # (\recop|datapath_inst|operand_b[11]~17_combout\) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result[2]~39_combout\ & ( 
-- !\recop|datapath_inst|ex_mem_alu_result~19_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result~107_combout\) # ((\recop|datapath_inst|operand_a[11]~29_combout\) # (\recop|datapath_inst|operand_b[11]~17_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111111111110011111100111111001100111111111100110011001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_alu_op.ALU_AND~reg0_q\,
	datab => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~107_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_b[11]~17_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[11]~29_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~39_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~19_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~108_combout\);

-- Location: FF_X74_Y5_N20
\recop|datapath_inst|ex_mem_alu_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|ex_mem_alu_result~108_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|ex_mem_alu_result\(11));

-- Location: FF_X70_Y8_N14
\recop|mem_io|ledr_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(11),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|ledr_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|ledr_reg\(11));

-- Location: FF_X75_Y8_N40
\recop|mem_io|hex0_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(11),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex0_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex0_reg\(11));

-- Location: FF_X79_Y8_N4
\recop|mem_io|hex2_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(11),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex2_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex2_reg\(11));

-- Location: FF_X77_Y8_N20
\recop|mem_io|hex1_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(11),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex1_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex1_reg\(11));

-- Location: FF_X78_Y8_N23
\recop|mem_io|to_noc_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(11),
	sclr => \recop|mem_io|to_noc_reg[5]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|to_noc_reg\(27));

-- Location: FF_X79_Y8_N16
\recop|mem_io|hex3_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(11),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex3_reg[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex3_reg\(11));

-- Location: FF_X78_Y8_N20
\recop|mem_io|to_noc_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_wr_data_addr\(11),
	sclr => \recop|mem_io|to_noc_reg[5]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|to_noc_reg\(11));

-- Location: MLABCELL_X78_Y8_N18
\recop|datapath_inst|mem_wb_rd_data~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~46_combout\ = ( \recop|mem_io|to_noc_reg\(11) & ( \recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~9_combout\ & (\recop|mem_io|to_noc_reg\(27))) # 
-- (\recop|datapath_inst|mem_wb_rd_data[11]~9_combout\ & ((\recop|mem_io|hex3_reg\(11)))) ) ) ) # ( !\recop|mem_io|to_noc_reg\(11) & ( \recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~9_combout\ & 
-- (\recop|mem_io|to_noc_reg\(27))) # (\recop|datapath_inst|mem_wb_rd_data[11]~9_combout\ & ((\recop|mem_io|hex3_reg\(11)))) ) ) ) # ( \recop|mem_io|to_noc_reg\(11) & ( !\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & ( 
-- \recop|datapath_inst|mem_wb_rd_data[11]~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_to_noc_reg\(27),
	datab => \recop|mem_io|ALT_INV_hex3_reg\(11),
	datac => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~9_combout\,
	datae => \recop|mem_io|ALT_INV_to_noc_reg\(11),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~0_combout\,
	combout => \recop|datapath_inst|mem_wb_rd_data~46_combout\);

-- Location: LABCELL_X77_Y8_N18
\recop|datapath_inst|mem_wb_rd_data~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~47_combout\ = ( \recop|mem_io|hex1_reg\(11) & ( \recop|datapath_inst|mem_wb_rd_data~46_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~11_combout\ & ((!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\) # 
-- ((\recop|mem_io|hex0_reg\(11))))) # (\recop|datapath_inst|mem_wb_rd_data[11]~11_combout\ & (((\recop|mem_io|hex2_reg\(11))) # (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\))) ) ) ) # ( !\recop|mem_io|hex1_reg\(11) & ( 
-- \recop|datapath_inst|mem_wb_rd_data~46_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~11_combout\ & ((!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\) # ((\recop|mem_io|hex0_reg\(11))))) # (\recop|datapath_inst|mem_wb_rd_data[11]~11_combout\ & 
-- (!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & ((\recop|mem_io|hex2_reg\(11))))) ) ) ) # ( \recop|mem_io|hex1_reg\(11) & ( !\recop|datapath_inst|mem_wb_rd_data~46_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~11_combout\ & 
-- (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & (\recop|mem_io|hex0_reg\(11)))) # (\recop|datapath_inst|mem_wb_rd_data[11]~11_combout\ & (((\recop|mem_io|hex2_reg\(11))) # (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\))) ) ) ) # ( 
-- !\recop|mem_io|hex1_reg\(11) & ( !\recop|datapath_inst|mem_wb_rd_data~46_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~11_combout\ & (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & (\recop|mem_io|hex0_reg\(11)))) # 
-- (\recop|datapath_inst|mem_wb_rd_data[11]~11_combout\ & (!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & ((\recop|mem_io|hex2_reg\(11))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~11_combout\,
	datab => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~3_combout\,
	datac => \recop|mem_io|ALT_INV_hex0_reg\(11),
	datad => \recop|mem_io|ALT_INV_hex2_reg\(11),
	datae => \recop|mem_io|ALT_INV_hex1_reg\(11),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_rd_data~46_combout\,
	combout => \recop|datapath_inst|mem_wb_rd_data~47_combout\);

-- Location: LABCELL_X70_Y8_N6
\recop|datapath_inst|mem_wb_rd_data~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~48_combout\ = ( \recop|datapath_inst|mem_wb_rd_data~47_combout\ & ( \recop|data_mem|altsyncram_component|auto_generated|q_a\(11) & ( ((\recop|datapath_inst|mem_wb_rd_data[11]~13_combout\ & \recop|mem_io|ledr_reg\(11))) 
-- # (\recop|datapath_inst|mem_wb_rd_data[11]~14_combout\) ) ) ) # ( !\recop|datapath_inst|mem_wb_rd_data~47_combout\ & ( \recop|data_mem|altsyncram_component|auto_generated|q_a\(11) & ( (\recop|datapath_inst|mem_wb_rd_data[11]~13_combout\ & 
-- ((\recop|datapath_inst|mem_wb_rd_data[11]~14_combout\) # (\recop|mem_io|ledr_reg\(11)))) ) ) ) # ( \recop|datapath_inst|mem_wb_rd_data~47_combout\ & ( !\recop|data_mem|altsyncram_component|auto_generated|q_a\(11) & ( 
-- (!\recop|datapath_inst|mem_wb_rd_data[11]~13_combout\ & ((\recop|datapath_inst|mem_wb_rd_data[11]~14_combout\))) # (\recop|datapath_inst|mem_wb_rd_data[11]~13_combout\ & (\recop|mem_io|ledr_reg\(11) & !\recop|datapath_inst|mem_wb_rd_data[11]~14_combout\)) 
-- ) ) ) # ( !\recop|datapath_inst|mem_wb_rd_data~47_combout\ & ( !\recop|data_mem|altsyncram_component|auto_generated|q_a\(11) & ( (\recop|datapath_inst|mem_wb_rd_data[11]~13_combout\ & (\recop|mem_io|ledr_reg\(11) & 
-- !\recop|datapath_inst|mem_wb_rd_data[11]~14_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000110100001101000010101000101010001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~13_combout\,
	datab => \recop|mem_io|ALT_INV_ledr_reg\(11),
	datac => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~14_combout\,
	datae => \recop|datapath_inst|ALT_INV_mem_wb_rd_data~47_combout\,
	dataf => \recop|data_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	combout => \recop|datapath_inst|mem_wb_rd_data~48_combout\);

-- Location: FF_X70_Y8_N8
\recop|datapath_inst|mem_wb_rd_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|mem_wb_rd_data~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|mem_wb_rd_data\(11));

-- Location: FF_X70_Y8_N29
\recop|datapath_inst|mem_wb_alu_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(11),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|mem_wb_alu_result\(11));

-- Location: LABCELL_X70_Y8_N21
\recop|datapath_inst|reg_wr_data[11]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|reg_wr_data[11]~12_combout\ = ( \recop|datapath_inst|mem_wb_alu_result\(11) & ( \recop|control_unit_inst|mem_to_reg~q\ & ( \recop|datapath_inst|mem_wb_rd_data\(11) ) ) ) # ( !\recop|datapath_inst|mem_wb_alu_result\(11) & ( 
-- \recop|control_unit_inst|mem_to_reg~q\ & ( \recop|datapath_inst|mem_wb_rd_data\(11) ) ) ) # ( \recop|datapath_inst|mem_wb_alu_result\(11) & ( !\recop|control_unit_inst|mem_to_reg~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_mem_wb_rd_data\(11),
	datae => \recop|datapath_inst|ALT_INV_mem_wb_alu_result\(11),
	dataf => \recop|control_unit_inst|ALT_INV_mem_to_reg~q\,
	combout => \recop|datapath_inst|reg_wr_data[11]~12_combout\);

-- Location: FF_X63_Y5_N31
\recop|datapath_inst|registerfile_inst|registers[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[11]~12_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[11][11]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[11][11]~q\);

-- Location: LABCELL_X64_Y5_N33
\recop|datapath_inst|registerfile_inst|registers[10][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[10][11]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[11]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[11]~12_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[10][11]~feeder_combout\);

-- Location: FF_X64_Y5_N34
\recop|datapath_inst|registerfile_inst|registers[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[10][11]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[10][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[10][11]~q\);

-- Location: FF_X63_Y5_N8
\recop|datapath_inst|registerfile_inst|registers[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[11]~12_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[9][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[9][11]~q\);

-- Location: FF_X63_Y5_N50
\recop|datapath_inst|registerfile_inst|registers[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[11]~12_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[8][10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[8][11]~q\);

-- Location: LABCELL_X63_Y5_N9
\recop|datapath_inst|registerfile_inst|q_b[11]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[11]~63_combout\ = ( \recop|datapath_inst|instruction_reg\(20) & ( \recop|datapath_inst|instruction_reg\(21) & ( \recop|datapath_inst|registerfile_inst|registers[11][11]~q\ ) ) ) # ( 
-- !\recop|datapath_inst|instruction_reg\(20) & ( \recop|datapath_inst|instruction_reg\(21) & ( \recop|datapath_inst|registerfile_inst|registers[10][11]~q\ ) ) ) # ( \recop|datapath_inst|instruction_reg\(20) & ( !\recop|datapath_inst|instruction_reg\(21) & ( 
-- \recop|datapath_inst|registerfile_inst|registers[9][11]~q\ ) ) ) # ( !\recop|datapath_inst|instruction_reg\(20) & ( !\recop|datapath_inst|instruction_reg\(21) & ( \recop|datapath_inst|registerfile_inst|registers[8][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][11]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][11]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][11]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][11]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	combout => \recop|datapath_inst|registerfile_inst|q_b[11]~63_combout\);

-- Location: FF_X64_Y3_N17
\recop|datapath_inst|registerfile_inst|registers[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[11]~12_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[14][4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[14][11]~q\);

-- Location: FF_X65_Y3_N23
\recop|datapath_inst|registerfile_inst|registers[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[11]~12_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[13][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[13][11]~q\);

-- Location: FF_X65_Y3_N37
\recop|datapath_inst|registerfile_inst|registers[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[11]~12_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[12][5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[12][11]~q\);

-- Location: FF_X65_Y5_N5
\recop|datapath_inst|registerfile_inst|registers[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[11]~12_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[15][10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[15][11]~q\);

-- Location: MLABCELL_X65_Y3_N12
\recop|datapath_inst|registerfile_inst|q_b[11]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[11]~64_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[15][11]~q\ & ( \recop|datapath_inst|instruction_reg\(21) & ( (\recop|datapath_inst|registerfile_inst|registers[14][11]~q\) # 
-- (\recop|datapath_inst|instruction_reg\(20)) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[15][11]~q\ & ( \recop|datapath_inst|instruction_reg\(21) & ( (!\recop|datapath_inst|instruction_reg\(20) & 
-- \recop|datapath_inst|registerfile_inst|registers[14][11]~q\) ) ) ) # ( \recop|datapath_inst|registerfile_inst|registers[15][11]~q\ & ( !\recop|datapath_inst|instruction_reg\(21) & ( (!\recop|datapath_inst|instruction_reg\(20) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[12][11]~q\))) # (\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[13][11]~q\)) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[15][11]~q\ & ( 
-- !\recop|datapath_inst|instruction_reg\(21) & ( (!\recop|datapath_inst|instruction_reg\(20) & ((\recop|datapath_inst|registerfile_inst|registers[12][11]~q\))) # (\recop|datapath_inst|instruction_reg\(20) & 
-- (\recop|datapath_inst|registerfile_inst|registers[13][11]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][11]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][11]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][11]~q\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][11]~q\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	combout => \recop|datapath_inst|registerfile_inst|q_b[11]~64_combout\);

-- Location: FF_X66_Y9_N2
\recop|datapath_inst|registerfile_inst|registers[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[11]~12_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[2][8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[2][11]~q\);

-- Location: FF_X64_Y8_N23
\recop|datapath_inst|registerfile_inst|registers[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[11]~12_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[3][5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[3][11]~q\);

-- Location: FF_X64_Y8_N38
\recop|datapath_inst|registerfile_inst|registers[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[11]~12_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[1][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[1][11]~q\);

-- Location: LABCELL_X66_Y9_N15
\recop|datapath_inst|registerfile_inst|q_b[11]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[11]~66_combout\ = ( \recop|datapath_inst|instruction_reg\(21) & ( \recop|datapath_inst|registerfile_inst|registers[1][11]~q\ & ( (!\recop|datapath_inst|instruction_reg\(22) & 
-- ((!\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[2][11]~q\)) # (\recop|datapath_inst|instruction_reg\(20) & ((\recop|datapath_inst|registerfile_inst|registers[3][11]~q\))))) ) ) ) # ( 
-- !\recop|datapath_inst|instruction_reg\(21) & ( \recop|datapath_inst|registerfile_inst|registers[1][11]~q\ & ( (!\recop|datapath_inst|instruction_reg\(22) & \recop|datapath_inst|instruction_reg\(20)) ) ) ) # ( \recop|datapath_inst|instruction_reg\(21) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[1][11]~q\ & ( (!\recop|datapath_inst|instruction_reg\(22) & ((!\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[2][11]~q\)) # 
-- (\recop|datapath_inst|instruction_reg\(20) & ((\recop|datapath_inst|registerfile_inst|registers[3][11]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010001000000110000000000110011000100010000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][11]~q\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(22),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][11]~q\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][11]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[11]~66_combout\);

-- Location: FF_X66_Y9_N14
\recop|datapath_inst|registerfile_inst|registers[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[11]~12_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[6][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[6][11]~q\);

-- Location: LABCELL_X64_Y9_N12
\recop|datapath_inst|registerfile_inst|registers[4][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[4][11]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[11]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[11]~12_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[4][11]~feeder_combout\);

-- Location: FF_X64_Y9_N14
\recop|datapath_inst|registerfile_inst|registers[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[4][11]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[4][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[4][11]~q\);

-- Location: MLABCELL_X65_Y9_N12
\recop|datapath_inst|registerfile_inst|registers[5][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|registers[5][11]~feeder_combout\ = ( \recop|datapath_inst|reg_wr_data[11]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[11]~12_combout\,
	combout => \recop|datapath_inst|registerfile_inst|registers[5][11]~feeder_combout\);

-- Location: FF_X65_Y9_N14
\recop|datapath_inst|registerfile_inst|registers[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|registers[5][11]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|registerfile_inst|registers[5][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[5][11]~q\);

-- Location: FF_X66_Y9_N32
\recop|datapath_inst|registerfile_inst|registers[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[11]~12_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[7][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[7][11]~q\);

-- Location: LABCELL_X66_Y9_N45
\recop|datapath_inst|registerfile_inst|q_b[11]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[11]~65_combout\ = ( \recop|datapath_inst|instruction_reg\(21) & ( \recop|datapath_inst|registerfile_inst|registers[7][11]~q\ & ( (\recop|datapath_inst|registerfile_inst|registers[6][11]~q\) # 
-- (\recop|datapath_inst|instruction_reg\(20)) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(21) & ( \recop|datapath_inst|registerfile_inst|registers[7][11]~q\ & ( (!\recop|datapath_inst|instruction_reg\(20) & 
-- (\recop|datapath_inst|registerfile_inst|registers[4][11]~q\)) # (\recop|datapath_inst|instruction_reg\(20) & ((\recop|datapath_inst|registerfile_inst|registers[5][11]~q\))) ) ) ) # ( \recop|datapath_inst|instruction_reg\(21) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[7][11]~q\ & ( (!\recop|datapath_inst|instruction_reg\(20) & \recop|datapath_inst|registerfile_inst|registers[6][11]~q\) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(21) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[7][11]~q\ & ( (!\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[4][11]~q\)) # (\recop|datapath_inst|instruction_reg\(20) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[5][11]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111001000100010001000001010010111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][11]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][11]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][11]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][11]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[11]~65_combout\);

-- Location: LABCELL_X66_Y9_N21
\recop|datapath_inst|registerfile_inst|q_b[11]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[11]~67_combout\ = ( \recop|datapath_inst|registerfile_inst|q_b[11]~65_combout\ & ( \recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\ & ( (\recop|datapath_inst|instruction_reg\(22)) # 
-- (\recop|datapath_inst|registerfile_inst|q_b[11]~66_combout\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[11]~65_combout\ & ( \recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\ & ( \recop|datapath_inst|registerfile_inst|q_b[11]~66_combout\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[11]~66_combout\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(22),
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[11]~65_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~2_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[11]~67_combout\);

-- Location: MLABCELL_X65_Y6_N33
\recop|datapath_inst|registerfile_inst|q_b[11]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[11]~68_combout\ = ( !\recop|datapath_inst|registerfile_inst|q_b[11]~67_combout\ & ( (!\recop|datapath_inst|registerfile_inst|process_2~1_combout\ & ((!\recop|datapath_inst|registerfile_inst|q_b[14]~5_combout\) # 
-- ((!\recop|datapath_inst|registerfile_inst|q_b[11]~64_combout\)))) # (\recop|datapath_inst|registerfile_inst|process_2~1_combout\ & (!\recop|datapath_inst|reg_wr_data[11]~12_combout\ & ((!\recop|datapath_inst|registerfile_inst|q_b[14]~5_combout\) # 
-- (!\recop|datapath_inst|registerfile_inst|q_b[11]~64_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110010101000111111001010100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_process_2~1_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~5_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[11]~64_combout\,
	datad => \recop|datapath_inst|ALT_INV_reg_wr_data[11]~12_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[11]~67_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[11]~68_combout\);

-- Location: LABCELL_X64_Y7_N18
\recop|datapath_inst|registerfile_inst|q_b[11]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[11]~69_combout\ = ( \recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & ( (!\recop|datapath_inst|registerfile_inst|q_b[11]~68_combout\) # (\recop|datapath_inst|registerfile_inst|q_b[11]~63_combout\) ) ) # 
-- ( !\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_b[11]~68_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[11]~63_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[11]~68_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~1_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[11]~69_combout\);

-- Location: FF_X64_Y7_N19
\recop|datapath_inst|id_ex_reg_z[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|q_b[11]~69_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_reg_z\(11));

-- Location: LABCELL_X70_Y8_N0
\recop|datapath_inst|operand_b_temp[11]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b_temp[11]~16_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(11) & ( \recop|datapath_inst|operand_b_temp[0]~1_combout\ & ( (\recop|datapath_inst|id_ex_reg_z\(11)) # (\recop|datapath_inst|operand_b_temp[0]~0_combout\) ) ) 
-- ) # ( !\recop|datapath_inst|ex_mem_alu_result\(11) & ( \recop|datapath_inst|operand_b_temp[0]~1_combout\ & ( (!\recop|datapath_inst|operand_b_temp[0]~0_combout\ & \recop|datapath_inst|id_ex_reg_z\(11)) ) ) ) # ( \recop|datapath_inst|ex_mem_alu_result\(11) 
-- & ( !\recop|datapath_inst|operand_b_temp[0]~1_combout\ & ( \recop|datapath_inst|id_ex_reg_z\(11) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result\(11) & ( !\recop|datapath_inst|operand_b_temp[0]~1_combout\ & ( \recop|datapath_inst|id_ex_reg_z\(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~0_combout\,
	datad => \recop|datapath_inst|ALT_INV_id_ex_reg_z\(11),
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(11),
	dataf => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~1_combout\,
	combout => \recop|datapath_inst|operand_b_temp[11]~16_combout\);

-- Location: FF_X66_Y6_N28
\recop|datapath_inst|next_pc_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|Add0~41_sumout\,
	sclr => \recop|datapath_inst|instruction_fetch~1_combout\,
	ena => \recop|datapath_inst|next_pc_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|next_pc_reg\(11));

-- Location: FF_X70_Y8_N56
\recop|datapath_inst|id_ex_next_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|next_pc_reg\(11),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_next_pc\(11));

-- Location: LABCELL_X70_Y8_N54
\recop|datapath_inst|operand_b[11]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b[11]~17_combout\ = ( !\recop|control_unit_inst|alu_src\(0) & ( (!\recop|control_unit_inst|alu_src\(1) & (((!\recop|datapath_inst|operand_b_temp[0]~3_combout\ & (\recop|datapath_inst|operand_b_temp[11]~16_combout\)) # 
-- (\recop|datapath_inst|operand_b_temp[0]~3_combout\ & ((\recop|datapath_inst|reg_wr_data[11]~12_combout\)))))) # (\recop|control_unit_inst|alu_src\(1) & ((((\recop|datapath_inst|id_ex_next_pc\(11)))))) ) ) # ( \recop|control_unit_inst|alu_src\(0) & ( 
-- (((\recop|datapath_inst|id_ex_operand\(11) & (!\recop|control_unit_inst|alu_src\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100001111000011110000000000110011000011110000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b_temp[11]~16_combout\,
	datab => \recop|datapath_inst|ALT_INV_reg_wr_data[11]~12_combout\,
	datac => \recop|datapath_inst|ALT_INV_id_ex_operand\(11),
	datad => \recop|control_unit_inst|ALT_INV_alu_src\(1),
	datae => \recop|control_unit_inst|ALT_INV_alu_src\(0),
	dataf => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~3_combout\,
	datag => \recop|datapath_inst|ALT_INV_id_ex_next_pc\(11),
	combout => \recop|datapath_inst|operand_b[11]~17_combout\);

-- Location: LABCELL_X73_Y7_N18
\recop|datapath_inst|alu_inst|ShiftRight0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|ShiftRight0~1_combout\ = ( !\recop|datapath_inst|operand_b[7]~49_combout\ & ( !\recop|datapath_inst|operand_b[8]~5_combout\ & ( (!\recop|datapath_inst|operand_b[11]~17_combout\ & (!\recop|datapath_inst|operand_b[9]~9_combout\ 
-- & (!\recop|datapath_inst|operand_b[10]~13_combout\ & !\recop|datapath_inst|operand_b[12]~21_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[11]~17_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_b[9]~9_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_b[10]~13_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[12]~21_combout\,
	datae => \recop|datapath_inst|ALT_INV_operand_b[7]~49_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_b[8]~5_combout\,
	combout => \recop|datapath_inst|alu_inst|ShiftRight0~1_combout\);

-- Location: LABCELL_X74_Y7_N57
\recop|datapath_inst|ex_mem_alu_result~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~6_combout\ = ( \recop|datapath_inst|alu_inst|ShiftRight0~0_combout\ & ( (!\recop|datapath_inst|operand_b[3]~33_combout\ & (\recop|datapath_inst|alu_inst|ShiftRight0~1_combout\ & 
-- (\recop|datapath_inst|operand_b[2]~4_combout\ & \recop|control_unit_inst|alu_op.ALU_SLL~reg0_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[3]~33_combout\,
	datab => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_b[2]~4_combout\,
	datad => \recop|control_unit_inst|ALT_INV_alu_op.ALU_SLL~reg0_q\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~0_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~6_combout\);

-- Location: LABCELL_X73_Y7_N27
\recop|datapath_inst|ex_mem_alu_result~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~14_combout\ = ( \recop|datapath_inst|alu_inst|ShiftRight0~1_combout\ & ( (!\recop|datapath_inst|operand_b[2]~4_combout\ & (\recop|datapath_inst|alu_inst|ShiftRight0~0_combout\ & 
-- (!\recop|datapath_inst|operand_b[3]~33_combout\ & \recop|control_unit_inst|alu_op.ALU_SRL~reg0_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[2]~4_combout\,
	datab => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~0_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_b[3]~33_combout\,
	datad => \recop|control_unit_inst|ALT_INV_alu_op.ALU_SRL~reg0_q\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~1_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~14_combout\);

-- Location: LABCELL_X71_Y7_N0
\recop|datapath_inst|ex_mem_alu_result~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~29_combout\ = ( \recop|datapath_inst|alu_inst|ShiftLeft0~1_combout\ & ( ((\recop|datapath_inst|ex_mem_alu_result~14_combout\ & \recop|datapath_inst|alu_inst|ShiftRight0~10_combout\)) # 
-- (\recop|datapath_inst|ex_mem_alu_result~6_combout\) ) ) # ( !\recop|datapath_inst|alu_inst|ShiftLeft0~1_combout\ & ( (\recop|datapath_inst|ex_mem_alu_result~14_combout\ & \recop|datapath_inst|alu_inst|ShiftRight0~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~6_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~14_combout\,
	datad => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~10_combout\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~1_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~29_combout\);

-- Location: LABCELL_X71_Y7_N30
\recop|datapath_inst|ex_mem_alu_result~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~26_combout\ = ( \recop|datapath_inst|ex_mem_alu_result[2]~10_combout\ & ( \recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ & ( \recop|datapath_inst|operand_a[5]~13_combout\ ) ) ) # ( 
-- !\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\ & ( \recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ & ( \recop|datapath_inst|operand_a[4]~15_combout\ ) ) ) # ( \recop|datapath_inst|ex_mem_alu_result[2]~10_combout\ & ( 
-- !\recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ & ( \recop|datapath_inst|operand_a[3]~19_combout\ ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ & ( 
-- \recop|datapath_inst|alu_inst|ShiftRight0~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[3]~19_combout\,
	datab => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~8_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_a[4]~15_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[5]~13_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~10_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~9_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~26_combout\);

-- Location: LABCELL_X71_Y7_N21
\recop|datapath_inst|ex_mem_alu_result~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~27_combout\ = ( \recop|datapath_inst|ex_mem_alu_result~26_combout\ & ( (\recop|datapath_inst|ex_mem_alu_result~12_combout\ & ((\recop|datapath_inst|ex_mem_alu_result[2]~8_combout\) # 
-- (\recop|datapath_inst|alu_inst|ShiftRight0~9_combout\))) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result~26_combout\ & ( (\recop|datapath_inst|alu_inst|ShiftRight0~9_combout\ & (!\recop|datapath_inst|ex_mem_alu_result[2]~8_combout\ & 
-- \recop|datapath_inst|ex_mem_alu_result~12_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000010111110000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~9_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~8_combout\,
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~12_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~26_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~27_combout\);

-- Location: MLABCELL_X72_Y8_N0
\recop|datapath_inst|ex_mem_alu_result~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~30_combout\ = ( !\recop|datapath_inst|ex_mem_alu_result~29_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result~27_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result~28_combout\ & 
-- ((!\recop|datapath_inst|alu_inst|Add0~9_sumout\) # (\recop|datapath_inst|ex_mem_alu_result[2]~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000001100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~28_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~13_combout\,
	datad => \recop|datapath_inst|alu_inst|ALT_INV_Add0~9_sumout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~29_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~27_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~30_combout\);

-- Location: LABCELL_X73_Y5_N15
\recop|datapath_inst|ex_mem_alu_result[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result[2]~5_combout\ = ( \recop|datapath_inst|ex_mem_alu_result[2]~3_combout\ & ( (\recop|datapath_inst|ex_mem_alu_result[2]~4_combout\ & (!\recop|control_unit_inst|alu_op.ALU_SRL~reg0_q\ & 
-- ((!\recop|control_unit_inst|alu_op.ALU_MAX~reg0_q\) # (!\recop|datapath_inst|ex_mem_alu_result[2]~0_combout\)))) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result[2]~3_combout\ & ( (\recop|datapath_inst|ex_mem_alu_result[2]~4_combout\ & 
-- ((!\recop|control_unit_inst|alu_op.ALU_MAX~reg0_q\) # (!\recop|datapath_inst|ex_mem_alu_result[2]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101000100010101010100010001010000010000000101000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~4_combout\,
	datab => \recop|control_unit_inst|ALT_INV_alu_op.ALU_MAX~reg0_q\,
	datac => \recop|control_unit_inst|ALT_INV_alu_op.ALU_SRL~reg0_q\,
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~3_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result[2]~5_combout\);

-- Location: MLABCELL_X72_Y8_N36
\recop|datapath_inst|ex_mem_alu_result~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~31_combout\ = ( \recop|datapath_inst|ex_mem_alu_result~19_combout\ & ( \recop|datapath_inst|ex_mem_alu_result[2]~5_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result~30_combout\) # 
-- ((!\recop|datapath_inst|operand_b[2]~4_combout\ & (\recop|control_unit_inst|alu_op.ALU_AND~reg0_q\ & \recop|datapath_inst|operand_a[2]~21_combout\))) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result~19_combout\ & ( 
-- \recop|datapath_inst|ex_mem_alu_result[2]~5_combout\ & ( (!\recop|datapath_inst|operand_b[2]~4_combout\) # (!\recop|datapath_inst|ex_mem_alu_result~30_combout\) ) ) ) # ( \recop|datapath_inst|ex_mem_alu_result~19_combout\ & ( 
-- !\recop|datapath_inst|ex_mem_alu_result[2]~5_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result~30_combout\) # (\recop|datapath_inst|operand_a[2]~21_combout\) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result~19_combout\ & ( 
-- !\recop|datapath_inst|ex_mem_alu_result[2]~5_combout\ & ( (!\recop|datapath_inst|operand_b[2]~4_combout\) # ((!\recop|datapath_inst|ex_mem_alu_result~30_combout\) # (\recop|datapath_inst|operand_a[2]~21_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111111111100001111111111111010111110101111000011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[2]~4_combout\,
	datab => \recop|control_unit_inst|ALT_INV_alu_op.ALU_AND~reg0_q\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~30_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[2]~21_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~19_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~5_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~31_combout\);

-- Location: FF_X72_Y8_N38
\recop|datapath_inst|ex_mem_alu_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|ex_mem_alu_result~31_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|ex_mem_alu_result\(2));

-- Location: FF_X70_Y5_N23
\recop|datapath_inst|mem_wb_alu_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(2),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|mem_wb_alu_result\(2));

-- Location: IOIBUF_X8_Y0_N35
\SW[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: FF_X74_Y7_N22
\recop|mem_io|switches_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \SW[2]~input_o\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|switches_reg\(2));

-- Location: FF_X77_Y7_N32
\recop|mem_io|hex0_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(2),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex0_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex0_reg\(2));

-- Location: FF_X80_Y9_N53
\recop|mem_io|hex1_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(2),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex1_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex1_reg\(2));

-- Location: FF_X77_Y7_N58
\recop|mem_io|ledr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(2),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|ledr_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|ledr_reg\(2));

-- Location: MLABCELL_X72_Y9_N15
\recop|mem_io|hex2_reg[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|hex2_reg[2]~feeder_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(2),
	combout => \recop|mem_io|hex2_reg[2]~feeder_combout\);

-- Location: FF_X72_Y9_N17
\recop|mem_io|hex2_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|mem_io|hex2_reg[2]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|mem_io|hex2_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex2_reg\(2));

-- Location: MLABCELL_X72_Y9_N51
\recop|mem_io|hex3_reg[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|hex3_reg[2]~feeder_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(2),
	combout => \recop|mem_io|hex3_reg[2]~feeder_combout\);

-- Location: FF_X72_Y9_N53
\recop|mem_io|hex3_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|mem_io|hex3_reg[2]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|mem_io|hex3_reg[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex3_reg\(2));

-- Location: FF_X75_Y9_N11
\recop|mem_io|to_noc_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_wr_data_addr\(2),
	sclr => \recop|mem_io|to_noc_reg[5]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|to_noc_reg\(2));

-- Location: FF_X75_Y9_N8
\recop|mem_io|to_noc_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(2),
	sclr => \recop|mem_io|to_noc_reg[5]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|to_noc_reg\(18));

-- Location: LABCELL_X75_Y9_N6
\recop|datapath_inst|mem_wb_rd_data~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~34_combout\ = ( \recop|mem_io|to_noc_reg\(18) & ( \recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & (\recop|mem_io|hex2_reg\(2))) # 
-- (\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & ((\recop|mem_io|hex3_reg\(2)))) ) ) ) # ( !\recop|mem_io|to_noc_reg\(18) & ( \recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & 
-- (\recop|mem_io|hex2_reg\(2))) # (\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & ((\recop|mem_io|hex3_reg\(2)))) ) ) ) # ( \recop|mem_io|to_noc_reg\(18) & ( !\recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & ( (\recop|mem_io|to_noc_reg\(2)) # 
-- (\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\) ) ) ) # ( !\recop|mem_io|to_noc_reg\(18) & ( !\recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & \recop|mem_io|to_noc_reg\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~0_combout\,
	datab => \recop|mem_io|ALT_INV_hex2_reg\(2),
	datac => \recop|mem_io|ALT_INV_hex3_reg\(2),
	datad => \recop|mem_io|ALT_INV_to_noc_reg\(2),
	datae => \recop|mem_io|ALT_INV_to_noc_reg\(18),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~1_combout\,
	combout => \recop|datapath_inst|mem_wb_rd_data~34_combout\);

-- Location: LABCELL_X77_Y7_N51
\recop|datapath_inst|mem_wb_rd_data~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~35_combout\ = ( \recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & ( \recop|datapath_inst|mem_wb_rd_data~34_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\ & ((\recop|mem_io|hex1_reg\(2)))) # 
-- (\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\ & (\recop|mem_io|hex0_reg\(2))) ) ) ) # ( !\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & ( \recop|datapath_inst|mem_wb_rd_data~34_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\) # 
-- (\recop|mem_io|ledr_reg\(2)) ) ) ) # ( \recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & ( !\recop|datapath_inst|mem_wb_rd_data~34_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\ & ((\recop|mem_io|hex1_reg\(2)))) # 
-- (\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\ & (\recop|mem_io|hex0_reg\(2))) ) ) ) # ( !\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & ( !\recop|datapath_inst|mem_wb_rd_data~34_combout\ & ( (\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\ & 
-- \recop|mem_io|ledr_reg\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000110110001101110101010111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~4_combout\,
	datab => \recop|mem_io|ALT_INV_hex0_reg\(2),
	datac => \recop|mem_io|ALT_INV_hex1_reg\(2),
	datad => \recop|mem_io|ALT_INV_ledr_reg\(2),
	datae => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~3_combout\,
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_rd_data~34_combout\,
	combout => \recop|datapath_inst|mem_wb_rd_data~35_combout\);

-- Location: LABCELL_X75_Y7_N9
\recop|datapath_inst|mem_wb_rd_data~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~36_combout\ = ( \recop|mem_io|switches_reg\(2) & ( \recop|datapath_inst|mem_wb_rd_data~35_combout\ & ( (\recop|data_mem|altsyncram_component|auto_generated|q_a\(2)) # (\recop|datapath_inst|ex_mem_wr_data_addr\(15)) ) ) 
-- ) # ( !\recop|mem_io|switches_reg\(2) & ( \recop|datapath_inst|mem_wb_rd_data~35_combout\ & ( (!\recop|datapath_inst|ex_mem_wr_data_addr\(15) & ((\recop|data_mem|altsyncram_component|auto_generated|q_a\(2)))) # 
-- (\recop|datapath_inst|ex_mem_wr_data_addr\(15) & (!\recop|mem_io|Equal19~0_combout\)) ) ) ) # ( \recop|mem_io|switches_reg\(2) & ( !\recop|datapath_inst|mem_wb_rd_data~35_combout\ & ( (!\recop|datapath_inst|ex_mem_wr_data_addr\(15) & 
-- ((\recop|data_mem|altsyncram_component|auto_generated|q_a\(2)))) # (\recop|datapath_inst|ex_mem_wr_data_addr\(15) & (\recop|mem_io|Equal19~0_combout\)) ) ) ) # ( !\recop|mem_io|switches_reg\(2) & ( !\recop|datapath_inst|mem_wb_rd_data~35_combout\ & ( 
-- (!\recop|datapath_inst|ex_mem_wr_data_addr\(15) & \recop|data_mem|altsyncram_component|auto_generated|q_a\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000001011111010100001010111110100000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_Equal19~0_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(15),
	datad => \recop|data_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datae => \recop|mem_io|ALT_INV_switches_reg\(2),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_rd_data~35_combout\,
	combout => \recop|datapath_inst|mem_wb_rd_data~36_combout\);

-- Location: FF_X75_Y7_N10
\recop|datapath_inst|mem_wb_rd_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|mem_wb_rd_data~36_combout\,
	sclr => \recop|datapath_inst|mem_wb_rd_data[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|mem_wb_rd_data\(2));

-- Location: LABCELL_X70_Y5_N6
\recop|datapath_inst|reg_wr_data[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|reg_wr_data[2]~8_combout\ = ( \recop|datapath_inst|mem_wb_rd_data\(2) & ( (\recop|datapath_inst|mem_wb_alu_result\(2)) # (\recop|control_unit_inst|mem_to_reg~q\) ) ) # ( !\recop|datapath_inst|mem_wb_rd_data\(2) & ( 
-- (!\recop|control_unit_inst|mem_to_reg~q\ & \recop|datapath_inst|mem_wb_alu_result\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|control_unit_inst|ALT_INV_mem_to_reg~q\,
	datad => \recop|datapath_inst|ALT_INV_mem_wb_alu_result\(2),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_rd_data\(2),
	combout => \recop|datapath_inst|reg_wr_data[2]~8_combout\);

-- Location: LABCELL_X71_Y8_N54
\recop|datapath_inst|wr_data_addr[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|wr_data_addr[2]~0_combout\ = ( !\recop|datapath_inst|operand_b_temp[0]~3_combout\ & ( (!\recop|control_unit_inst|mem_addr_src\(1) & (((!\recop|control_unit_inst|mem_addr_src\(0) & (\recop|datapath_inst|operand_b_temp[2]~12_combout\)) 
-- # (\recop|control_unit_inst|mem_addr_src\(0) & ((\recop|datapath_inst|operand_a[2]~21_combout\)))))) # (\recop|control_unit_inst|mem_addr_src\(1) & (\recop|datapath_inst|id_ex_operand\(2))) ) ) # ( \recop|datapath_inst|operand_b_temp[0]~3_combout\ & ( 
-- (!\recop|control_unit_inst|mem_addr_src\(1) & (((!\recop|control_unit_inst|mem_addr_src\(0) & (\recop|datapath_inst|reg_wr_data[2]~8_combout\)) # (\recop|control_unit_inst|mem_addr_src\(0) & ((\recop|datapath_inst|operand_a[2]~21_combout\)))))) # 
-- (\recop|control_unit_inst|mem_addr_src\(1) & (\recop|datapath_inst|id_ex_operand\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110001010101000011000101010100111111010101010011111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_id_ex_operand\(2),
	datab => \recop|control_unit_inst|ALT_INV_mem_addr_src\(0),
	datac => \recop|datapath_inst|ALT_INV_reg_wr_data[2]~8_combout\,
	datad => \recop|control_unit_inst|ALT_INV_mem_addr_src\(1),
	datae => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~3_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[2]~21_combout\,
	datag => \recop|datapath_inst|ALT_INV_operand_b_temp[2]~12_combout\,
	combout => \recop|datapath_inst|wr_data_addr[2]~0_combout\);

-- Location: FF_X71_Y8_N56
\recop|datapath_inst|ex_mem_wr_data_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|wr_data_addr[2]~0_combout\,
	sclr => \recop|datapath_inst|ex_mem_wr_data_addr[9]~0_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|ex_mem_wr_data_addr\(2));

-- Location: LABCELL_X75_Y7_N33
\recop|datapath_inst|mem_wb_rd_data[8]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data[8]~4_combout\ = ( \recop|mem_io|Equal15~0_combout\ & ( (!\recop|datapath_inst|ex_mem_wr_data_addr\(2)) # (\recop|mem_io|Equal18~0_combout\) ) ) # ( !\recop|mem_io|Equal15~0_combout\ & ( 
-- (\recop|datapath_inst|ex_mem_wr_data_addr\(2) & \recop|mem_io|Equal18~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(2),
	datad => \recop|mem_io|ALT_INV_Equal18~0_combout\,
	dataf => \recop|mem_io|ALT_INV_Equal15~0_combout\,
	combout => \recop|datapath_inst|mem_wb_rd_data[8]~4_combout\);

-- Location: FF_X80_Y9_N5
\recop|mem_io|hex1_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(0),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex1_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex1_reg\(0));

-- Location: FF_X77_Y7_N20
\recop|mem_io|hex0_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(0),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex0_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex0_reg\(0));

-- Location: MLABCELL_X72_Y9_N36
\recop|mem_io|hex2_reg[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|hex2_reg[0]~feeder_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(0),
	combout => \recop|mem_io|hex2_reg[0]~feeder_combout\);

-- Location: FF_X72_Y9_N38
\recop|mem_io|hex2_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|mem_io|hex2_reg[0]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|mem_io|hex2_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex2_reg\(0));

-- Location: LABCELL_X79_Y8_N24
\recop|mem_io|hex3_reg[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|hex3_reg[0]~feeder_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(0),
	combout => \recop|mem_io|hex3_reg[0]~feeder_combout\);

-- Location: FF_X79_Y8_N26
\recop|mem_io|hex3_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|mem_io|hex3_reg[0]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|mem_io|hex3_reg[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex3_reg\(0));

-- Location: FF_X75_Y9_N28
\recop|mem_io|to_noc_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_wr_data_addr\(0),
	sclr => \recop|mem_io|to_noc_reg[5]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|to_noc_reg\(0));

-- Location: FF_X75_Y9_N26
\recop|mem_io|to_noc_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(0),
	sclr => \recop|mem_io|to_noc_reg[5]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|to_noc_reg\(16));

-- Location: LABCELL_X75_Y9_N24
\recop|datapath_inst|mem_wb_rd_data~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~2_combout\ = ( \recop|mem_io|to_noc_reg\(16) & ( \recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & (\recop|mem_io|hex2_reg\(0))) # 
-- (\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & ((\recop|mem_io|hex3_reg\(0)))) ) ) ) # ( !\recop|mem_io|to_noc_reg\(16) & ( \recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & 
-- (\recop|mem_io|hex2_reg\(0))) # (\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & ((\recop|mem_io|hex3_reg\(0)))) ) ) ) # ( \recop|mem_io|to_noc_reg\(16) & ( !\recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & ( (\recop|mem_io|to_noc_reg\(0)) # 
-- (\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\) ) ) ) # ( !\recop|mem_io|to_noc_reg\(16) & ( !\recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & \recop|mem_io|to_noc_reg\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~0_combout\,
	datab => \recop|mem_io|ALT_INV_hex2_reg\(0),
	datac => \recop|mem_io|ALT_INV_hex3_reg\(0),
	datad => \recop|mem_io|ALT_INV_to_noc_reg\(0),
	datae => \recop|mem_io|ALT_INV_to_noc_reg\(16),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~1_combout\,
	combout => \recop|datapath_inst|mem_wb_rd_data~2_combout\);

-- Location: LABCELL_X77_Y7_N15
\recop|datapath_inst|mem_wb_rd_data~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~5_combout\ = ( \recop|mem_io|ledr_reg\(0) & ( \recop|datapath_inst|mem_wb_rd_data~2_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\) # ((!\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\ & 
-- (\recop|mem_io|hex1_reg\(0))) # (\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\ & ((\recop|mem_io|hex0_reg\(0))))) ) ) ) # ( !\recop|mem_io|ledr_reg\(0) & ( \recop|datapath_inst|mem_wb_rd_data~2_combout\ & ( 
-- (!\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\ & ((!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\) # ((\recop|mem_io|hex1_reg\(0))))) # (\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\ & (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & 
-- ((\recop|mem_io|hex0_reg\(0))))) ) ) ) # ( \recop|mem_io|ledr_reg\(0) & ( !\recop|datapath_inst|mem_wb_rd_data~2_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\ & (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & 
-- (\recop|mem_io|hex1_reg\(0)))) # (\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\ & ((!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\) # ((\recop|mem_io|hex0_reg\(0))))) ) ) ) # ( !\recop|mem_io|ledr_reg\(0) & ( 
-- !\recop|datapath_inst|mem_wb_rd_data~2_combout\ & ( (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & ((!\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\ & (\recop|mem_io|hex1_reg\(0))) # (\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\ & 
-- ((\recop|mem_io|hex0_reg\(0)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~4_combout\,
	datab => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~3_combout\,
	datac => \recop|mem_io|ALT_INV_hex1_reg\(0),
	datad => \recop|mem_io|ALT_INV_hex0_reg\(0),
	datae => \recop|mem_io|ALT_INV_ledr_reg\(0),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_rd_data~2_combout\,
	combout => \recop|datapath_inst|mem_wb_rd_data~5_combout\);

-- Location: IOIBUF_X12_Y0_N18
\SW[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: LABCELL_X57_Y7_N3
\recop|mem_io|switches_reg[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|switches_reg[0]~feeder_combout\ = ( \SW[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_SW[0]~input_o\,
	combout => \recop|mem_io|switches_reg[0]~feeder_combout\);

-- Location: FF_X57_Y7_N4
\recop|mem_io|switches_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|mem_io|switches_reg[0]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|switches_reg\(0));

-- Location: M10K_X76_Y8_N0
\recop|data_mem|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "recop:recop|data_mem:data_mem|altsyncram:altsyncram_component|altsyncram_s6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|memory_arbiter|mem_wren~combout\,
	portare => VCC,
	clk0 => \recop|recop_pll_inst|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	portadatain => \recop|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \recop|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X75_Y7_N0
\recop|datapath_inst|mem_wb_rd_data~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~6_combout\ = ( \recop|data_mem|altsyncram_component|auto_generated|q_a\(0) & ( (!\recop|datapath_inst|ex_mem_wr_data_addr\(15)) # ((!\recop|mem_io|Equal19~0_combout\ & (\recop|datapath_inst|mem_wb_rd_data~5_combout\)) # 
-- (\recop|mem_io|Equal19~0_combout\ & ((\recop|mem_io|switches_reg\(0))))) ) ) # ( !\recop|data_mem|altsyncram_component|auto_generated|q_a\(0) & ( (\recop|datapath_inst|ex_mem_wr_data_addr\(15) & ((!\recop|mem_io|Equal19~0_combout\ & 
-- (\recop|datapath_inst|mem_wb_rd_data~5_combout\)) # (\recop|mem_io|Equal19~0_combout\ & ((\recop|mem_io|switches_reg\(0)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001111001110110111111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_Equal19~0_combout\,
	datab => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(15),
	datac => \recop|datapath_inst|ALT_INV_mem_wb_rd_data~5_combout\,
	datad => \recop|mem_io|ALT_INV_switches_reg\(0),
	dataf => \recop|data_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	combout => \recop|datapath_inst|mem_wb_rd_data~6_combout\);

-- Location: FF_X75_Y7_N1
\recop|datapath_inst|mem_wb_rd_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|mem_wb_rd_data~6_combout\,
	sclr => \recop|datapath_inst|mem_wb_rd_data[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|mem_wb_rd_data\(0));

-- Location: LABCELL_X67_Y7_N27
\recop|datapath_inst|reg_wr_data[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|reg_wr_data[0]~0_combout\ = ( \recop|datapath_inst|mem_wb_rd_data\(0) & ( (\recop|control_unit_inst|mem_to_reg~q\) # (\recop|datapath_inst|mem_wb_alu_result\(0)) ) ) # ( !\recop|datapath_inst|mem_wb_rd_data\(0) & ( 
-- (\recop|datapath_inst|mem_wb_alu_result\(0) & !\recop|control_unit_inst|mem_to_reg~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_mem_wb_alu_result\(0),
	datad => \recop|control_unit_inst|ALT_INV_mem_to_reg~q\,
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_rd_data\(0),
	combout => \recop|datapath_inst|reg_wr_data[0]~0_combout\);

-- Location: FF_X66_Y4_N50
\recop|datapath_inst|registerfile_inst|registers[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[0]~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[12][5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[12][0]~q\);

-- Location: LABCELL_X66_Y4_N30
\recop|datapath_inst|registerfile_inst|q_b[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[0]~4_combout\ = ( \recop|datapath_inst|instruction_reg\(20) & ( \recop|datapath_inst|instruction_reg\(21) & ( \recop|datapath_inst|registerfile_inst|registers[15][0]~q\ ) ) ) # ( 
-- !\recop|datapath_inst|instruction_reg\(20) & ( \recop|datapath_inst|instruction_reg\(21) & ( \recop|datapath_inst|registerfile_inst|registers[14][0]~q\ ) ) ) # ( \recop|datapath_inst|instruction_reg\(20) & ( !\recop|datapath_inst|instruction_reg\(21) & ( 
-- \recop|datapath_inst|registerfile_inst|registers[13][0]~q\ ) ) ) # ( !\recop|datapath_inst|instruction_reg\(20) & ( !\recop|datapath_inst|instruction_reg\(21) & ( \recop|datapath_inst|registerfile_inst|registers[12][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][0]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][0]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][0]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][0]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	combout => \recop|datapath_inst|registerfile_inst|q_b[0]~4_combout\);

-- Location: LABCELL_X66_Y4_N3
\recop|datapath_inst|registerfile_inst|q_b[0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[0]~6_combout\ = ( \recop|datapath_inst|registerfile_inst|process_2~1_combout\ & ( \recop|datapath_inst|reg_wr_data[0]~0_combout\ ) ) # ( !\recop|datapath_inst|registerfile_inst|process_2~1_combout\ & ( 
-- \recop|datapath_inst|reg_wr_data[0]~0_combout\ & ( (\recop|datapath_inst|registerfile_inst|q_b[0]~4_combout\ & \recop|datapath_inst|registerfile_inst|q_b[14]~5_combout\) ) ) ) # ( \recop|datapath_inst|registerfile_inst|process_2~1_combout\ & ( 
-- !\recop|datapath_inst|reg_wr_data[0]~0_combout\ & ( (\recop|datapath_inst|registerfile_inst|q_b[0]~4_combout\ & \recop|datapath_inst|registerfile_inst|q_b[14]~5_combout\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|process_2~1_combout\ & ( 
-- !\recop|datapath_inst|reg_wr_data[0]~0_combout\ & ( (\recop|datapath_inst|registerfile_inst|q_b[0]~4_combout\ & \recop|datapath_inst|registerfile_inst|q_b[14]~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~4_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~5_combout\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_process_2~1_combout\,
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[0]~0_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[0]~6_combout\);

-- Location: LABCELL_X64_Y5_N48
\recop|datapath_inst|registerfile_inst|q_b[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[0]~0_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[9][0]~q\ & ( \recop|datapath_inst|instruction_reg\(20) & ( (!\recop|datapath_inst|instruction_reg\(21)) # 
-- (\recop|datapath_inst|registerfile_inst|registers[11][0]~q\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[9][0]~q\ & ( \recop|datapath_inst|instruction_reg\(20) & ( (\recop|datapath_inst|registerfile_inst|registers[11][0]~q\ & 
-- \recop|datapath_inst|instruction_reg\(21)) ) ) ) # ( \recop|datapath_inst|registerfile_inst|registers[9][0]~q\ & ( !\recop|datapath_inst|instruction_reg\(20) & ( (!\recop|datapath_inst|instruction_reg\(21) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[8][0]~q\))) # (\recop|datapath_inst|instruction_reg\(21) & (\recop|datapath_inst|registerfile_inst|registers[10][0]~q\)) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[9][0]~q\ & ( 
-- !\recop|datapath_inst|instruction_reg\(20) & ( (!\recop|datapath_inst|instruction_reg\(21) & ((\recop|datapath_inst|registerfile_inst|registers[8][0]~q\))) # (\recop|datapath_inst|instruction_reg\(21) & 
-- (\recop|datapath_inst|registerfile_inst|registers[10][0]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][0]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][0]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][0]~q\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][0]~q\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	combout => \recop|datapath_inst|registerfile_inst|q_b[0]~0_combout\);

-- Location: LABCELL_X66_Y7_N33
\recop|datapath_inst|registerfile_inst|q_b[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[0]~3_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[6][0]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[4][0]~q\ & ( (!\recop|datapath_inst|instruction_reg\(20)) # 
-- ((!\recop|datapath_inst|instruction_reg\(21) & ((\recop|datapath_inst|registerfile_inst|registers[5][0]~q\))) # (\recop|datapath_inst|instruction_reg\(21) & (\recop|datapath_inst|registerfile_inst|registers[7][0]~q\))) ) ) ) # ( 
-- !\recop|datapath_inst|registerfile_inst|registers[6][0]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[4][0]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21) & (((!\recop|datapath_inst|instruction_reg\(20)) # 
-- (\recop|datapath_inst|registerfile_inst|registers[5][0]~q\)))) # (\recop|datapath_inst|instruction_reg\(21) & (\recop|datapath_inst|registerfile_inst|registers[7][0]~q\ & (\recop|datapath_inst|instruction_reg\(20)))) ) ) ) # ( 
-- \recop|datapath_inst|registerfile_inst|registers[6][0]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[4][0]~q\ & ( (!\recop|datapath_inst|instruction_reg\(21) & (((\recop|datapath_inst|instruction_reg\(20) & 
-- \recop|datapath_inst|registerfile_inst|registers[5][0]~q\)))) # (\recop|datapath_inst|instruction_reg\(21) & (((!\recop|datapath_inst|instruction_reg\(20))) # (\recop|datapath_inst|registerfile_inst|registers[7][0]~q\))) ) ) ) # ( 
-- !\recop|datapath_inst|registerfile_inst|registers[6][0]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[4][0]~q\ & ( (\recop|datapath_inst|instruction_reg\(20) & ((!\recop|datapath_inst|instruction_reg\(21) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[5][0]~q\))) # (\recop|datapath_inst|instruction_reg\(21) & (\recop|datapath_inst|registerfile_inst|registers[7][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][0]~q\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][0]~q\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][0]~q\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][0]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[0]~3_combout\);

-- Location: LABCELL_X67_Y8_N24
\recop|datapath_inst|registerfile_inst|q_b[0]~139\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[0]~139_combout\ = ( !\recop|datapath_inst|instruction_reg\(21) & ( ((!\recop|datapath_inst|instruction_reg\(22) & (\recop|datapath_inst|instruction_reg\(20) & 
-- (\recop|datapath_inst|registerfile_inst|registers[1][0]~q\))) # (\recop|datapath_inst|instruction_reg\(22) & (((\recop|datapath_inst|registerfile_inst|q_b[0]~3_combout\))))) ) ) # ( \recop|datapath_inst|instruction_reg\(21) & ( 
-- (!\recop|datapath_inst|instruction_reg\(22) & ((!\recop|datapath_inst|instruction_reg\(20) & (((\recop|datapath_inst|registerfile_inst|registers[2][0]~q\)))) # (\recop|datapath_inst|instruction_reg\(20) & 
-- (\recop|datapath_inst|registerfile_inst|registers[3][0]~q\)))) # (\recop|datapath_inst|instruction_reg\(22) & ((((\recop|datapath_inst|registerfile_inst|q_b[0]~3_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000000000111010000000000000011111111110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][0]~q\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][0]~q\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(22),
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~3_combout\,
	datag => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][0]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[0]~139_combout\);

-- Location: LABCELL_X70_Y4_N39
\recop|datapath_inst|registerfile_inst|q_b[0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[0]~7_combout\ = ( \recop|datapath_inst|registerfile_inst|q_b[0]~139_combout\ & ( (((\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & \recop|datapath_inst|registerfile_inst|q_b[0]~0_combout\)) # 
-- (\recop|datapath_inst|registerfile_inst|q_b[0]~6_combout\)) # (\recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[0]~139_combout\ & ( ((\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & 
-- \recop|datapath_inst|registerfile_inst|q_b[0]~0_combout\)) # (\recop|datapath_inst|registerfile_inst|q_b[0]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111111001100110011111101110111011111110111011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~2_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~6_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~1_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~0_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~139_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[0]~7_combout\);

-- Location: FF_X70_Y4_N41
\recop|datapath_inst|id_ex_reg_z[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|registerfile_inst|q_b[0]~7_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_reg_z\(0));

-- Location: LABCELL_X70_Y5_N24
\recop|datapath_inst|operand_b_temp[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b_temp[0]~4_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(0) & ( \recop|datapath_inst|operand_b_temp[0]~0_combout\ & ( (\recop|datapath_inst|id_ex_reg_z\(0)) # (\recop|datapath_inst|operand_b_temp[0]~1_combout\) ) ) ) # 
-- ( !\recop|datapath_inst|ex_mem_alu_result\(0) & ( \recop|datapath_inst|operand_b_temp[0]~0_combout\ & ( (!\recop|datapath_inst|operand_b_temp[0]~1_combout\ & \recop|datapath_inst|id_ex_reg_z\(0)) ) ) ) # ( \recop|datapath_inst|ex_mem_alu_result\(0) & ( 
-- !\recop|datapath_inst|operand_b_temp[0]~0_combout\ & ( \recop|datapath_inst|id_ex_reg_z\(0) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result\(0) & ( !\recop|datapath_inst|operand_b_temp[0]~0_combout\ & ( \recop|datapath_inst|id_ex_reg_z\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_id_ex_reg_z\(0),
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(0),
	dataf => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~0_combout\,
	combout => \recop|datapath_inst|operand_b_temp[0]~4_combout\);

-- Location: LABCELL_X64_Y6_N39
\recop|datapath_inst|pc~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|pc~0_combout\ = ( \recop|control_unit_inst|pc_src[1]~0_combout\ & ( \recop|datapath_inst|instruction_fetch~0_combout\ & ( \recop|datapath_inst|instruction_reg\(0) ) ) ) # ( !\recop|control_unit_inst|pc_src[1]~0_combout\ & ( 
-- \recop|datapath_inst|instruction_fetch~0_combout\ & ( \recop|datapath_inst|registerfile_inst|q_a[0]~7_combout\ ) ) ) # ( \recop|control_unit_inst|pc_src[1]~0_combout\ & ( !\recop|datapath_inst|instruction_fetch~0_combout\ & ( 
-- \recop|datapath_inst|registerfile_inst|q_a[0]~7_combout\ ) ) ) # ( !\recop|control_unit_inst|pc_src[1]~0_combout\ & ( !\recop|datapath_inst|instruction_fetch~0_combout\ & ( \recop|datapath_inst|registerfile_inst|q_a[0]~7_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~7_combout\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(0),
	datae => \recop|control_unit_inst|ALT_INV_pc_src[1]~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_fetch~0_combout\,
	combout => \recop|datapath_inst|pc~0_combout\);

-- Location: FF_X64_Y6_N40
\recop|datapath_inst|pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|pc~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|pc[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|pc\(0));

-- Location: FF_X66_Y6_N58
\recop|datapath_inst|next_pc_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|pc\(0),
	sclr => \recop|datapath_inst|instruction_fetch~1_combout\,
	sload => VCC,
	ena => \recop|datapath_inst|next_pc_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|next_pc_reg\(0));

-- Location: FF_X70_Y5_N56
\recop|datapath_inst|id_ex_next_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|next_pc_reg\(0),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_next_pc\(0));

-- Location: LABCELL_X70_Y5_N54
\recop|datapath_inst|operand_b[0]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b[0]~57_combout\ = ( !\recop|control_unit_inst|alu_src\(0) & ( (!\recop|control_unit_inst|alu_src\(1) & ((!\recop|datapath_inst|operand_b_temp[0]~3_combout\ & (\recop|datapath_inst|operand_b_temp[0]~4_combout\)) # 
-- (\recop|datapath_inst|operand_b_temp[0]~3_combout\ & (((\recop|datapath_inst|reg_wr_data[0]~0_combout\)))))) # (\recop|control_unit_inst|alu_src\(1) & ((((\recop|datapath_inst|id_ex_next_pc\(0)))))) ) ) # ( \recop|control_unit_inst|alu_src\(0) & ( 
-- (((\recop|datapath_inst|id_ex_operand\(0) & (!\recop|control_unit_inst|alu_src\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100010000001111000011110000000001110111000011110000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~4_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~3_combout\,
	datac => \recop|datapath_inst|ALT_INV_id_ex_operand\(0),
	datad => \recop|control_unit_inst|ALT_INV_alu_src\(1),
	datae => \recop|control_unit_inst|ALT_INV_alu_src\(0),
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[0]~0_combout\,
	datag => \recop|datapath_inst|ALT_INV_id_ex_next_pc\(0),
	combout => \recop|datapath_inst|operand_b[0]~57_combout\);

-- Location: LABCELL_X73_Y6_N36
\recop|datapath_inst|alu_inst|ShiftRight0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|ShiftRight0~6_combout\ = ( \recop|datapath_inst|operand_a[15]~7_combout\ & ( \recop|datapath_inst|operand_a[13]~25_combout\ & ( (!\recop|datapath_inst|operand_b[0]~57_combout\) # 
-- ((\recop|datapath_inst|operand_a[14]~23_combout\ & \recop|datapath_inst|operand_b[1]~2_combout\)) ) ) ) # ( !\recop|datapath_inst|operand_a[15]~7_combout\ & ( \recop|datapath_inst|operand_a[13]~25_combout\ & ( (\recop|datapath_inst|operand_b[1]~2_combout\ 
-- & ((!\recop|datapath_inst|operand_b[0]~57_combout\) # (\recop|datapath_inst|operand_a[14]~23_combout\))) ) ) ) # ( \recop|datapath_inst|operand_a[15]~7_combout\ & ( !\recop|datapath_inst|operand_a[13]~25_combout\ & ( 
-- (!\recop|datapath_inst|operand_b[0]~57_combout\ & ((!\recop|datapath_inst|operand_b[1]~2_combout\))) # (\recop|datapath_inst|operand_b[0]~57_combout\ & (\recop|datapath_inst|operand_a[14]~23_combout\ & \recop|datapath_inst|operand_b[1]~2_combout\)) ) ) ) 
-- # ( !\recop|datapath_inst|operand_a[15]~7_combout\ & ( !\recop|datapath_inst|operand_a[13]~25_combout\ & ( (\recop|datapath_inst|operand_b[0]~57_combout\ & (\recop|datapath_inst|operand_a[14]~23_combout\ & \recop|datapath_inst|operand_b[1]~2_combout\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011110011000000001100000000110011111100110011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_operand_b[0]~57_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_a[14]~23_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[1]~2_combout\,
	datae => \recop|datapath_inst|ALT_INV_operand_a[15]~7_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[13]~25_combout\,
	combout => \recop|datapath_inst|alu_inst|ShiftRight0~6_combout\);

-- Location: MLABCELL_X72_Y5_N0
\recop|datapath_inst|ex_mem_alu_result~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~20_combout\ = ( \recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ & ( \recop|datapath_inst|alu_inst|ShiftRight0~5_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\ & 
-- ((\recop|datapath_inst|operand_a[3]~19_combout\))) # (\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\ & (\recop|datapath_inst|operand_a[4]~15_combout\)) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ & ( 
-- \recop|datapath_inst|alu_inst|ShiftRight0~5_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\) # (\recop|datapath_inst|operand_a[2]~21_combout\) ) ) ) # ( \recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ & ( 
-- !\recop|datapath_inst|alu_inst|ShiftRight0~5_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\ & ((\recop|datapath_inst|operand_a[3]~19_combout\))) # (\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\ & 
-- (\recop|datapath_inst|operand_a[4]~15_combout\)) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ & ( !\recop|datapath_inst|alu_inst|ShiftRight0~5_combout\ & ( (\recop|datapath_inst|operand_a[2]~21_combout\ & 
-- \recop|datapath_inst|ex_mem_alu_result[2]~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000111111001111110101111101010000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[2]~21_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_a[4]~15_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~10_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[3]~19_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~9_combout\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~5_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~20_combout\);

-- Location: MLABCELL_X72_Y5_N33
\recop|datapath_inst|ex_mem_alu_result~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~21_combout\ = ( \recop|datapath_inst|ex_mem_alu_result~12_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result[2]~8_combout\ & (\recop|datapath_inst|alu_inst|ShiftRight0~6_combout\)) # 
-- (\recop|datapath_inst|ex_mem_alu_result[2]~8_combout\ & ((\recop|datapath_inst|ex_mem_alu_result~20_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~6_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~8_combout\,
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~20_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~12_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~21_combout\);

-- Location: LABCELL_X71_Y7_N54
\recop|datapath_inst|ex_mem_alu_result~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~23_combout\ = ( \recop|datapath_inst|alu_inst|ShiftLeft0~0_combout\ & ( ((\recop|datapath_inst|alu_inst|ShiftRight0~7_combout\ & \recop|datapath_inst|ex_mem_alu_result~14_combout\)) # 
-- (\recop|datapath_inst|ex_mem_alu_result~6_combout\) ) ) # ( !\recop|datapath_inst|alu_inst|ShiftLeft0~0_combout\ & ( (\recop|datapath_inst|alu_inst|ShiftRight0~7_combout\ & \recop|datapath_inst|ex_mem_alu_result~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~6_combout\,
	datac => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~7_combout\,
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~14_combout\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~0_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~23_combout\);

-- Location: MLABCELL_X72_Y5_N45
\recop|datapath_inst|ex_mem_alu_result~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~22_combout\ = ( \recop|control_unit_inst|alu_op.ALU_OR~reg0_q\ & ( ((!\recop|datapath_inst|operand_b[1]~2_combout\ & \recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\)) # (\recop|datapath_inst|operand_a[1]~17_combout\) 
-- ) ) # ( !\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\ & ( (\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\ & (!\recop|datapath_inst|operand_b[1]~2_combout\ $ (\recop|datapath_inst|operand_a[1]~17_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100001001000010010000100100111011001110110011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[1]~2_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_a[1]~17_combout\,
	datac => \recop|control_unit_inst|ALT_INV_alu_op.ALU_XOR~reg0_q\,
	dataf => \recop|control_unit_inst|ALT_INV_alu_op.ALU_OR~reg0_q\,
	combout => \recop|datapath_inst|ex_mem_alu_result~22_combout\);

-- Location: MLABCELL_X72_Y5_N12
\recop|datapath_inst|ex_mem_alu_result~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~24_combout\ = ( \recop|datapath_inst|alu_inst|Add0~5_sumout\ & ( (!\recop|datapath_inst|ex_mem_alu_result~21_combout\ & (\recop|datapath_inst|ex_mem_alu_result[2]~13_combout\ & 
-- (!\recop|datapath_inst|ex_mem_alu_result~23_combout\ & !\recop|datapath_inst|ex_mem_alu_result~22_combout\))) ) ) # ( !\recop|datapath_inst|alu_inst|Add0~5_sumout\ & ( (!\recop|datapath_inst|ex_mem_alu_result~21_combout\ & 
-- (!\recop|datapath_inst|ex_mem_alu_result~23_combout\ & !\recop|datapath_inst|ex_mem_alu_result~22_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000100000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~21_combout\,
	datab => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~13_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~23_combout\,
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~22_combout\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_Add0~5_sumout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~24_combout\);

-- Location: MLABCELL_X72_Y5_N6
\recop|datapath_inst|ex_mem_alu_result~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~25_combout\ = ( \recop|datapath_inst|ex_mem_alu_result[2]~5_combout\ & ( \recop|datapath_inst|operand_a[1]~17_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result~24_combout\) # 
-- ((!\recop|datapath_inst|operand_b[1]~2_combout\ & ((!\recop|datapath_inst|ex_mem_alu_result~19_combout\) # (\recop|control_unit_inst|alu_op.ALU_AND~reg0_q\)))) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result[2]~5_combout\ & ( 
-- \recop|datapath_inst|operand_a[1]~17_combout\ ) ) # ( \recop|datapath_inst|ex_mem_alu_result[2]~5_combout\ & ( !\recop|datapath_inst|operand_a[1]~17_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result~24_combout\) # 
-- ((!\recop|datapath_inst|operand_b[1]~2_combout\ & !\recop|datapath_inst|ex_mem_alu_result~19_combout\)) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result[2]~5_combout\ & ( !\recop|datapath_inst|operand_a[1]~17_combout\ & ( 
-- (!\recop|datapath_inst|ex_mem_alu_result~24_combout\) # ((!\recop|datapath_inst|operand_b[1]~2_combout\ & !\recop|datapath_inst|ex_mem_alu_result~19_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110100000111111111010000011111111111111111111111110100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[1]~2_combout\,
	datab => \recop|control_unit_inst|ALT_INV_alu_op.ALU_AND~reg0_q\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~19_combout\,
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~24_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~5_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[1]~17_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~25_combout\);

-- Location: FF_X72_Y5_N8
\recop|datapath_inst|ex_mem_alu_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|ex_mem_alu_result~25_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|ex_mem_alu_result\(1));

-- Location: FF_X67_Y7_N44
\recop|datapath_inst|mem_wb_alu_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(1),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|mem_wb_alu_result\(1));

-- Location: IOIBUF_X16_Y0_N1
\SW[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: FF_X45_Y7_N55
\recop|mem_io|switches_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \SW[1]~input_o\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|switches_reg\(1));

-- Location: FF_X77_Y7_N50
\recop|mem_io|hex0_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(1),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex0_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex0_reg\(1));

-- Location: FF_X77_Y7_N14
\recop|mem_io|ledr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(1),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|ledr_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|ledr_reg\(1));

-- Location: FF_X72_Y9_N8
\recop|mem_io|hex2_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(1),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex2_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex2_reg\(1));

-- Location: FF_X72_Y9_N35
\recop|mem_io|hex3_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(1),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex3_reg[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex3_reg\(1));

-- Location: FF_X75_Y9_N59
\recop|mem_io|to_noc_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_wr_data_addr\(1),
	sclr => \recop|mem_io|to_noc_reg[5]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|to_noc_reg\(1));

-- Location: FF_X75_Y9_N56
\recop|mem_io|to_noc_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(1),
	sclr => \recop|mem_io|to_noc_reg[5]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|to_noc_reg\(17));

-- Location: LABCELL_X75_Y9_N54
\recop|datapath_inst|mem_wb_rd_data~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~28_combout\ = ( \recop|mem_io|to_noc_reg\(17) & ( \recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & (\recop|mem_io|hex2_reg\(1))) # 
-- (\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & ((\recop|mem_io|hex3_reg\(1)))) ) ) ) # ( !\recop|mem_io|to_noc_reg\(17) & ( \recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & 
-- (\recop|mem_io|hex2_reg\(1))) # (\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & ((\recop|mem_io|hex3_reg\(1)))) ) ) ) # ( \recop|mem_io|to_noc_reg\(17) & ( !\recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & ( (\recop|mem_io|to_noc_reg\(1)) # 
-- (\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\) ) ) ) # ( !\recop|mem_io|to_noc_reg\(17) & ( !\recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & \recop|mem_io|to_noc_reg\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~0_combout\,
	datab => \recop|mem_io|ALT_INV_hex2_reg\(1),
	datac => \recop|mem_io|ALT_INV_hex3_reg\(1),
	datad => \recop|mem_io|ALT_INV_to_noc_reg\(1),
	datae => \recop|mem_io|ALT_INV_to_noc_reg\(17),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~1_combout\,
	combout => \recop|datapath_inst|mem_wb_rd_data~28_combout\);

-- Location: FF_X80_Y9_N32
\recop|mem_io|hex1_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(1),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex1_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex1_reg\(1));

-- Location: LABCELL_X77_Y7_N21
\recop|datapath_inst|mem_wb_rd_data~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~29_combout\ = ( \recop|datapath_inst|mem_wb_rd_data~28_combout\ & ( \recop|mem_io|hex1_reg\(1) & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\) # ((!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & 
-- ((\recop|mem_io|ledr_reg\(1)))) # (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & (\recop|mem_io|hex0_reg\(1)))) ) ) ) # ( !\recop|datapath_inst|mem_wb_rd_data~28_combout\ & ( \recop|mem_io|hex1_reg\(1) & ( 
-- (!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & (((\recop|mem_io|ledr_reg\(1) & \recop|datapath_inst|mem_wb_rd_data[8]~4_combout\)))) # (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & (((!\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\)) # 
-- (\recop|mem_io|hex0_reg\(1)))) ) ) ) # ( \recop|datapath_inst|mem_wb_rd_data~28_combout\ & ( !\recop|mem_io|hex1_reg\(1) & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & (((!\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\) # 
-- (\recop|mem_io|ledr_reg\(1))))) # (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & (\recop|mem_io|hex0_reg\(1) & ((\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\)))) ) ) ) # ( !\recop|datapath_inst|mem_wb_rd_data~28_combout\ & ( 
-- !\recop|mem_io|hex1_reg\(1) & ( (\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\ & ((!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & ((\recop|mem_io|ledr_reg\(1)))) # (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & 
-- (\recop|mem_io|hex0_reg\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex0_reg\(1),
	datab => \recop|mem_io|ALT_INV_ledr_reg\(1),
	datac => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~3_combout\,
	datad => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~4_combout\,
	datae => \recop|datapath_inst|ALT_INV_mem_wb_rd_data~28_combout\,
	dataf => \recop|mem_io|ALT_INV_hex1_reg\(1),
	combout => \recop|datapath_inst|mem_wb_rd_data~29_combout\);

-- Location: M10K_X76_Y5_N0
\recop|data_mem|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "recop:recop|data_mem:data_mem|altsyncram:altsyncram_component|altsyncram_s6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|memory_arbiter|mem_wren~combout\,
	portare => VCC,
	clk0 => \recop|recop_pll_inst|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	portadatain => \recop|data_mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \recop|data_mem|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|data_mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LABCELL_X75_Y7_N45
\recop|datapath_inst|mem_wb_rd_data~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~30_combout\ = ( \recop|data_mem|altsyncram_component|auto_generated|q_a\(1) & ( (!\recop|datapath_inst|ex_mem_wr_data_addr\(15)) # ((!\recop|mem_io|Equal19~0_combout\ & 
-- ((\recop|datapath_inst|mem_wb_rd_data~29_combout\))) # (\recop|mem_io|Equal19~0_combout\ & (\recop|mem_io|switches_reg\(1)))) ) ) # ( !\recop|data_mem|altsyncram_component|auto_generated|q_a\(1) & ( (\recop|datapath_inst|ex_mem_wr_data_addr\(15) & 
-- ((!\recop|mem_io|Equal19~0_combout\ & ((\recop|datapath_inst|mem_wb_rd_data~29_combout\))) # (\recop|mem_io|Equal19~0_combout\ & (\recop|mem_io|switches_reg\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001111001101111011111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_Equal19~0_combout\,
	datab => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(15),
	datac => \recop|mem_io|ALT_INV_switches_reg\(1),
	datad => \recop|datapath_inst|ALT_INV_mem_wb_rd_data~29_combout\,
	dataf => \recop|data_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	combout => \recop|datapath_inst|mem_wb_rd_data~30_combout\);

-- Location: FF_X75_Y7_N46
\recop|datapath_inst|mem_wb_rd_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|mem_wb_rd_data~30_combout\,
	sclr => \recop|datapath_inst|mem_wb_rd_data[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|mem_wb_rd_data\(1));

-- Location: LABCELL_X67_Y7_N33
\recop|datapath_inst|reg_wr_data[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|reg_wr_data[1]~6_combout\ = ( \recop|datapath_inst|mem_wb_rd_data\(1) & ( (\recop|control_unit_inst|mem_to_reg~q\) # (\recop|datapath_inst|mem_wb_alu_result\(1)) ) ) # ( !\recop|datapath_inst|mem_wb_rd_data\(1) & ( 
-- (\recop|datapath_inst|mem_wb_alu_result\(1) & !\recop|control_unit_inst|mem_to_reg~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_mem_wb_alu_result\(1),
	datad => \recop|control_unit_inst|ALT_INV_mem_to_reg~q\,
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_rd_data\(1),
	combout => \recop|datapath_inst|reg_wr_data[1]~6_combout\);

-- Location: MLABCELL_X72_Y7_N45
\recop|datapath_inst|operand_b[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b[1]~2_combout\ = ( \recop|datapath_inst|operand_b_temp[1]~10_combout\ & ( \recop|datapath_inst|operand_b_temp[0]~3_combout\ & ( (!\recop|datapath_inst|operand_b[1]~1_combout\ & 
-- ((!\recop|datapath_inst|reg_wr_data[1]~6_combout\) # (!\recop|datapath_inst|operand_b[3]~0_combout\))) ) ) ) # ( !\recop|datapath_inst|operand_b_temp[1]~10_combout\ & ( \recop|datapath_inst|operand_b_temp[0]~3_combout\ & ( 
-- (!\recop|datapath_inst|operand_b[1]~1_combout\ & ((!\recop|datapath_inst|reg_wr_data[1]~6_combout\) # (!\recop|datapath_inst|operand_b[3]~0_combout\))) ) ) ) # ( \recop|datapath_inst|operand_b_temp[1]~10_combout\ & ( 
-- !\recop|datapath_inst|operand_b_temp[0]~3_combout\ & ( (!\recop|datapath_inst|operand_b[3]~0_combout\ & !\recop|datapath_inst|operand_b[1]~1_combout\) ) ) ) # ( !\recop|datapath_inst|operand_b_temp[1]~10_combout\ & ( 
-- !\recop|datapath_inst|operand_b_temp[0]~3_combout\ & ( !\recop|datapath_inst|operand_b[1]~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000110000001100000011100000111000001110000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_reg_wr_data[1]~6_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_b[3]~0_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_b[1]~1_combout\,
	datae => \recop|datapath_inst|ALT_INV_operand_b_temp[1]~10_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~3_combout\,
	combout => \recop|datapath_inst|operand_b[1]~2_combout\);

-- Location: MLABCELL_X72_Y7_N33
\recop|datapath_inst|ex_mem_alu_result~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~2_combout\ = ( !\recop|datapath_inst|operand_b[0]~57_combout\ & ( \recop|datapath_inst|operand_b[1]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_operand_b[1]~2_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_b[0]~57_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~2_combout\);

-- Location: LABCELL_X73_Y7_N39
\recop|datapath_inst|ex_mem_alu_result~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~77_combout\ = ( \recop|datapath_inst|operand_b[15]~53_combout\ & ( (!\recop|control_unit_inst|alu_op.ALU_AND~reg0_q\ & (!\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\ & 
-- ((!\recop|datapath_inst|ex_mem_alu_result~2_combout\) # (!\recop|datapath_inst|ex_mem_alu_result~76_combout\)))) ) ) # ( !\recop|datapath_inst|operand_b[15]~53_combout\ & ( (!\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\ & 
-- ((!\recop|datapath_inst|ex_mem_alu_result~2_combout\) # (!\recop|datapath_inst|ex_mem_alu_result~76_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011000000110011001100000010001000100000001000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_alu_op.ALU_AND~reg0_q\,
	datab => \recop|control_unit_inst|ALT_INV_alu_op.ALU_OR~reg0_q\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~2_combout\,
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~76_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_b[15]~53_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~77_combout\);

-- Location: LABCELL_X62_Y4_N0
\recop|control_unit_inst|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Mux16~0_combout\ = ( \recop|datapath_inst|instruction_reg\(31) & ( \recop|datapath_inst|instruction_reg\(30) & ( (!\recop|datapath_inst|instruction_reg\(25) & ((!\recop|datapath_inst|instruction_reg\(24) & 
-- (!\recop|datapath_inst|instruction_reg\(26) & \recop|datapath_inst|instruction_reg\(29))) # (\recop|datapath_inst|instruction_reg\(24) & (\recop|datapath_inst|instruction_reg\(26) & !\recop|datapath_inst|instruction_reg\(29))))) ) ) ) # ( 
-- !\recop|datapath_inst|instruction_reg\(31) & ( \recop|datapath_inst|instruction_reg\(30) & ( (!\recop|datapath_inst|instruction_reg\(24) & (!\recop|datapath_inst|instruction_reg\(26) & (!\recop|datapath_inst|instruction_reg\(29) $ 
-- (!\recop|datapath_inst|instruction_reg\(25))))) # (\recop|datapath_inst|instruction_reg\(24) & (!\recop|datapath_inst|instruction_reg\(29) & (!\recop|datapath_inst|instruction_reg\(26) $ (!\recop|datapath_inst|instruction_reg\(25))))) ) ) ) # ( 
-- \recop|datapath_inst|instruction_reg\(31) & ( !\recop|datapath_inst|instruction_reg\(30) & ( (!\recop|datapath_inst|instruction_reg\(25) & ((!\recop|datapath_inst|instruction_reg\(24) & (!\recop|datapath_inst|instruction_reg\(26) & 
-- \recop|datapath_inst|instruction_reg\(29))) # (\recop|datapath_inst|instruction_reg\(24) & (\recop|datapath_inst|instruction_reg\(26) & !\recop|datapath_inst|instruction_reg\(29))))) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(31) & ( 
-- !\recop|datapath_inst|instruction_reg\(30) & ( (!\recop|datapath_inst|instruction_reg\(25) & ((!\recop|datapath_inst|instruction_reg\(24) & (!\recop|datapath_inst|instruction_reg\(26) & \recop|datapath_inst|instruction_reg\(29))) # 
-- (\recop|datapath_inst|instruction_reg\(24) & (\recop|datapath_inst|instruction_reg\(26) & !\recop|datapath_inst|instruction_reg\(29))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100000000000000110000000000000011000110000000001100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(24),
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(26),
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(29),
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(25),
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(31),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(30),
	combout => \recop|control_unit_inst|Mux16~0_combout\);

-- Location: LABCELL_X63_Y4_N42
\recop|control_unit_inst|Mux16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Mux16~1_combout\ = ( \KEY[0]~input_o\ & ( \recop|control_unit_inst|Mux16~0_combout\ & ( (!\recop|datapath_inst|instruction_reg\(28) & (!\recop|control_unit_inst|id_flush~0_combout\ & (!\recop|control_unit_inst|id_flush~2_combout\ 
-- & !\recop|datapath_inst|instruction_reg\(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(28),
	datab => \recop|control_unit_inst|ALT_INV_id_flush~0_combout\,
	datac => \recop|control_unit_inst|ALT_INV_id_flush~2_combout\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(27),
	datae => \ALT_INV_KEY[0]~input_o\,
	dataf => \recop|control_unit_inst|ALT_INV_Mux16~0_combout\,
	combout => \recop|control_unit_inst|Mux16~1_combout\);

-- Location: FF_X63_Y4_N44
\recop|control_unit_inst|alu_op.ALU_B~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|control_unit_inst|Mux16~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|control_unit_inst|alu_op.ALU_B~reg0_q\);

-- Location: MLABCELL_X72_Y6_N33
\recop|datapath_inst|ex_mem_alu_result[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result[2]~1_combout\ = ( \recop|datapath_inst|operand_a[15]~7_combout\ & ( \recop|datapath_inst|ex_mem_alu_result[2]~0_combout\ & ( !\recop|control_unit_inst|alu_op.ALU_B~reg0_q\ ) ) ) # ( 
-- !\recop|datapath_inst|operand_a[15]~7_combout\ & ( \recop|datapath_inst|ex_mem_alu_result[2]~0_combout\ & ( !\recop|control_unit_inst|alu_op.ALU_B~reg0_q\ ) ) ) # ( \recop|datapath_inst|operand_a[15]~7_combout\ & ( 
-- !\recop|datapath_inst|ex_mem_alu_result[2]~0_combout\ & ( (!\recop|control_unit_inst|alu_op.ALU_B~reg0_q\ & ((!\recop|datapath_inst|operand_b[15]~53_combout\) # (!\recop|control_unit_inst|alu_op.ALU_MAX~reg0_q\))) ) ) ) # ( 
-- !\recop|datapath_inst|operand_a[15]~7_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result[2]~0_combout\ & ( (!\recop|control_unit_inst|alu_op.ALU_B~reg0_q\ & !\recop|control_unit_inst|alu_op.ALU_MAX~reg0_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100001100000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_operand_b[15]~53_combout\,
	datac => \recop|control_unit_inst|ALT_INV_alu_op.ALU_B~reg0_q\,
	datad => \recop|control_unit_inst|ALT_INV_alu_op.ALU_MAX~reg0_q\,
	datae => \recop|datapath_inst|ALT_INV_operand_a[15]~7_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~0_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result[2]~1_combout\);

-- Location: FF_X68_Y6_N29
\recop|datapath_inst|id_ex_reg_x[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|registerfile_inst|q_a[15]~12_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_reg_x\(15));

-- Location: LABCELL_X68_Y6_N27
\recop|datapath_inst|operand_a[15]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_a[15]~6_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(15) & ( ((\recop|datapath_inst|operand_a[15]~1_combout\ & \recop|datapath_inst|operand_a[15]~0_combout\)) # (\recop|datapath_inst|id_ex_reg_x\(15)) ) ) # ( 
-- !\recop|datapath_inst|ex_mem_alu_result\(15) & ( (\recop|datapath_inst|id_ex_reg_x\(15) & ((!\recop|datapath_inst|operand_a[15]~1_combout\) # (!\recop|datapath_inst|operand_a[15]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111100000000001111110000000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_operand_a[15]~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_a[15]~0_combout\,
	datad => \recop|datapath_inst|ALT_INV_id_ex_reg_x\(15),
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(15),
	combout => \recop|datapath_inst|operand_a[15]~6_combout\);

-- Location: MLABCELL_X72_Y6_N15
\recop|datapath_inst|alu_inst|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|Add0~45_sumout\ = SUM(( !\recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\ $ (!\recop|datapath_inst|operand_b[14]~29_combout\) ) + ( (!\recop|datapath_inst|operand_a[15]~3_combout\ & 
-- ((\recop|datapath_inst|operand_a[14]~22_combout\))) # (\recop|datapath_inst|operand_a[15]~3_combout\ & (\recop|datapath_inst|reg_wr_data[14]~9_combout\)) ) + ( \recop|datapath_inst|alu_inst|Add0~50\ ))
-- \recop|datapath_inst|alu_inst|Add0~46\ = CARRY(( !\recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\ $ (!\recop|datapath_inst|operand_b[14]~29_combout\) ) + ( (!\recop|datapath_inst|operand_a[15]~3_combout\ & 
-- ((\recop|datapath_inst|operand_a[14]~22_combout\))) # (\recop|datapath_inst|operand_a[15]~3_combout\ & (\recop|datapath_inst|reg_wr_data[14]~9_combout\)) ) + ( \recop|datapath_inst|alu_inst|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[15]~3_combout\,
	datab => \recop|control_unit_inst|ALT_INV_alu_op.ALU_ADD~reg0_q\,
	datac => \recop|datapath_inst|ALT_INV_reg_wr_data[14]~9_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[14]~29_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[14]~22_combout\,
	cin => \recop|datapath_inst|alu_inst|Add0~50\,
	sumout => \recop|datapath_inst|alu_inst|Add0~45_sumout\,
	cout => \recop|datapath_inst|alu_inst|Add0~46\);

-- Location: MLABCELL_X72_Y6_N18
\recop|datapath_inst|alu_inst|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|Add0~41_sumout\ = SUM(( !\recop|control_unit_inst|alu_op.ALU_ADD~reg0_q\ $ (!\recop|datapath_inst|operand_b[15]~53_combout\) ) + ( (!\recop|datapath_inst|operand_a[15]~3_combout\ & 
-- ((\recop|datapath_inst|operand_a[15]~6_combout\))) # (\recop|datapath_inst|operand_a[15]~3_combout\ & (\recop|datapath_inst|reg_wr_data[15]~1_combout\)) ) + ( \recop|datapath_inst|alu_inst|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100000101000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_reg_wr_data[15]~1_combout\,
	datab => \recop|control_unit_inst|ALT_INV_alu_op.ALU_ADD~reg0_q\,
	datac => \recop|datapath_inst|ALT_INV_operand_a[15]~3_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[15]~53_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[15]~6_combout\,
	cin => \recop|datapath_inst|alu_inst|Add0~46\,
	sumout => \recop|datapath_inst|alu_inst|Add0~41_sumout\);

-- Location: LABCELL_X73_Y4_N21
\recop|datapath_inst|ex_mem_alu_result~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~82_combout\ = ( \recop|datapath_inst|operand_b[15]~53_combout\ & ( \recop|datapath_inst|operand_a[15]~7_combout\ & ( \recop|control_unit_inst|alu_op.ALU_OR~reg0_q\ ) ) ) # ( 
-- !\recop|datapath_inst|operand_b[15]~53_combout\ & ( \recop|datapath_inst|operand_a[15]~7_combout\ & ( \recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\ ) ) ) # ( \recop|datapath_inst|operand_b[15]~53_combout\ & ( 
-- !\recop|datapath_inst|operand_a[15]~7_combout\ & ( (\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\) # (\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111110011111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|control_unit_inst|ALT_INV_alu_op.ALU_XOR~reg0_q\,
	datac => \recop|control_unit_inst|ALT_INV_alu_op.ALU_OR~reg0_q\,
	datae => \recop|datapath_inst|ALT_INV_operand_b[15]~53_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[15]~7_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~82_combout\);

-- Location: LABCELL_X68_Y6_N42
\recop|datapath_inst|ex_mem_alu_result~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~79_combout\ = ( \recop|datapath_inst|alu_inst|ShiftLeft0~6_combout\ & ( \recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\ & 
-- (\recop|datapath_inst|operand_a[13]~25_combout\)) # (\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\ & ((\recop|datapath_inst|operand_a[12]~27_combout\))) ) ) ) # ( !\recop|datapath_inst|alu_inst|ShiftLeft0~6_combout\ & ( 
-- \recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\ & (\recop|datapath_inst|operand_a[13]~25_combout\)) # (\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\ & 
-- ((\recop|datapath_inst|operand_a[12]~27_combout\))) ) ) ) # ( \recop|datapath_inst|alu_inst|ShiftLeft0~6_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\) # 
-- (\recop|datapath_inst|operand_a[14]~23_combout\) ) ) ) # ( !\recop|datapath_inst|alu_inst|ShiftLeft0~6_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ & ( (\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\ & 
-- \recop|datapath_inst|operand_a[14]~23_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[13]~25_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_a[12]~27_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~10_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[14]~23_combout\,
	datae => \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~6_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~9_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~79_combout\);

-- Location: MLABCELL_X72_Y6_N24
\recop|datapath_inst|ex_mem_alu_result~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~81_combout\ = ( \recop|datapath_inst|ex_mem_alu_result~79_combout\ & ( (\recop|datapath_inst|ex_mem_alu_result~80_combout\ & ((\recop|datapath_inst|ex_mem_alu_result[2]~8_combout\) # 
-- (\recop|datapath_inst|alu_inst|ShiftLeft0~2_combout\))) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result~79_combout\ & ( (\recop|datapath_inst|alu_inst|ShiftLeft0~2_combout\ & (!\recop|datapath_inst|ex_mem_alu_result[2]~8_combout\ & 
-- \recop|datapath_inst|ex_mem_alu_result~80_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000001111110000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~2_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~8_combout\,
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~80_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~79_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~81_combout\);

-- Location: MLABCELL_X72_Y6_N42
\recop|datapath_inst|ex_mem_alu_result~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~83_combout\ = ( !\recop|datapath_inst|ex_mem_alu_result~82_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result~81_combout\ & ( (!\recop|datapath_inst|alu_inst|Add0~41_sumout\ & 
-- ((!\recop|datapath_inst|alu_inst|ShiftLeft0~9_combout\) # ((!\recop|datapath_inst|ex_mem_alu_result~78_combout\)))) # (\recop|datapath_inst|alu_inst|Add0~41_sumout\ & (\recop|datapath_inst|ex_mem_alu_result[2]~13_combout\ & 
-- ((!\recop|datapath_inst|alu_inst|ShiftLeft0~9_combout\) # (!\recop|datapath_inst|ex_mem_alu_result~78_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110001100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|alu_inst|ALT_INV_Add0~41_sumout\,
	datab => \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~9_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~13_combout\,
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~78_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~82_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~81_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~83_combout\);

-- Location: MLABCELL_X72_Y6_N36
\recop|datapath_inst|ex_mem_alu_result~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~84_combout\ = ( \recop|datapath_inst|ex_mem_alu_result[15]~75_combout\ & ( \recop|datapath_inst|ex_mem_alu_result~83_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result~77_combout\ & 
-- (((!\recop|datapath_inst|ex_mem_alu_result[2]~1_combout\ & \recop|datapath_inst|operand_b[15]~53_combout\)) # (\recop|datapath_inst|operand_a[15]~7_combout\))) # (\recop|datapath_inst|ex_mem_alu_result~77_combout\ & 
-- (((!\recop|datapath_inst|ex_mem_alu_result[2]~1_combout\ & \recop|datapath_inst|operand_b[15]~53_combout\)))) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result[15]~75_combout\ & ( \recop|datapath_inst|ex_mem_alu_result~83_combout\ & ( 
-- ((!\recop|datapath_inst|ex_mem_alu_result[2]~1_combout\ & \recop|datapath_inst|operand_b[15]~53_combout\)) # (\recop|datapath_inst|operand_a[15]~7_combout\) ) ) ) # ( \recop|datapath_inst|ex_mem_alu_result[15]~75_combout\ & ( 
-- !\recop|datapath_inst|ex_mem_alu_result~83_combout\ ) ) # ( !\recop|datapath_inst|ex_mem_alu_result[15]~75_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result~83_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100110011111100110010001011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~77_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_a[15]~7_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~1_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[15]~53_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[15]~75_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~83_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~84_combout\);

-- Location: FF_X72_Y6_N38
\recop|datapath_inst|ex_mem_alu_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|ex_mem_alu_result~84_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|ex_mem_alu_result\(15));

-- Location: LABCELL_X66_Y3_N45
\recop|datapath_inst|registerfile_inst|q_b[15]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[15]~8_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[13][15]~q\ & ( \recop|datapath_inst|instruction_reg\(20) & ( (!\recop|datapath_inst|instruction_reg\(21)) # 
-- (\recop|datapath_inst|registerfile_inst|registers[15][15]~q\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[13][15]~q\ & ( \recop|datapath_inst|instruction_reg\(20) & ( (\recop|datapath_inst|registerfile_inst|registers[15][15]~q\ & 
-- \recop|datapath_inst|instruction_reg\(21)) ) ) ) # ( \recop|datapath_inst|registerfile_inst|registers[13][15]~q\ & ( !\recop|datapath_inst|instruction_reg\(20) & ( (!\recop|datapath_inst|instruction_reg\(21) & 
-- (\recop|datapath_inst|registerfile_inst|registers[12][15]~q\)) # (\recop|datapath_inst|instruction_reg\(21) & ((\recop|datapath_inst|registerfile_inst|registers[14][15]~q\))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[13][15]~q\ & ( 
-- !\recop|datapath_inst|instruction_reg\(20) & ( (!\recop|datapath_inst|instruction_reg\(21) & (\recop|datapath_inst|registerfile_inst|registers[12][15]~q\)) # (\recop|datapath_inst|instruction_reg\(21) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[14][15]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][15]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][15]~q\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][15]~q\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][15]~q\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	combout => \recop|datapath_inst|registerfile_inst|q_b[15]~8_combout\);

-- Location: LABCELL_X64_Y5_N6
\recop|datapath_inst|registerfile_inst|q_b[15]~135\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[15]~135_combout\ = ( !\recop|datapath_inst|instruction_reg\(21) & ( ((\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & ((!\recop|datapath_inst|instruction_reg\(20) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[8][15]~q\))) # (\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[9][15]~q\))))) ) ) # ( \recop|datapath_inst|instruction_reg\(21) & ( 
-- ((\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & ((!\recop|datapath_inst|instruction_reg\(20) & (\recop|datapath_inst|registerfile_inst|registers[10][15]~q\)) # (\recop|datapath_inst|instruction_reg\(20) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[11][15]~q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000000000000000000011011000110110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][15]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][15]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][15]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~1_combout\,
	datag => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][15]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[15]~135_combout\);

-- Location: LABCELL_X67_Y8_N51
\recop|datapath_inst|registerfile_inst|q_b[15]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[15]~10_combout\ = ( \recop|datapath_inst|instruction_reg\(20) & ( \recop|datapath_inst|registerfile_inst|registers[1][15]~q\ & ( (!\recop|datapath_inst|instruction_reg\(22) & 
-- ((!\recop|datapath_inst|instruction_reg\(21)) # (\recop|datapath_inst|registerfile_inst|registers[3][15]~q\))) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(20) & ( \recop|datapath_inst|registerfile_inst|registers[1][15]~q\ & ( 
-- (\recop|datapath_inst|registerfile_inst|registers[2][15]~q\ & (\recop|datapath_inst|instruction_reg\(21) & !\recop|datapath_inst|instruction_reg\(22))) ) ) ) # ( \recop|datapath_inst|instruction_reg\(20) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[1][15]~q\ & ( (\recop|datapath_inst|instruction_reg\(21) & (\recop|datapath_inst|registerfile_inst|registers[3][15]~q\ & !\recop|datapath_inst|instruction_reg\(22))) ) ) ) # ( 
-- !\recop|datapath_inst|instruction_reg\(20) & ( !\recop|datapath_inst|registerfile_inst|registers[1][15]~q\ & ( (\recop|datapath_inst|registerfile_inst|registers[2][15]~q\ & (\recop|datapath_inst|instruction_reg\(21) & 
-- !\recop|datapath_inst|instruction_reg\(22))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000000110000000000010001000000001100111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][15]~q\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][15]~q\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(22),
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][15]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[15]~10_combout\);

-- Location: LABCELL_X67_Y9_N21
\recop|datapath_inst|registerfile_inst|q_b[15]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[15]~9_combout\ = ( \recop|datapath_inst|instruction_reg\(21) & ( \recop|datapath_inst|instruction_reg\(20) & ( \recop|datapath_inst|registerfile_inst|registers[7][15]~q\ ) ) ) # ( 
-- !\recop|datapath_inst|instruction_reg\(21) & ( \recop|datapath_inst|instruction_reg\(20) & ( \recop|datapath_inst|registerfile_inst|registers[5][15]~q\ ) ) ) # ( \recop|datapath_inst|instruction_reg\(21) & ( !\recop|datapath_inst|instruction_reg\(20) & ( 
-- \recop|datapath_inst|registerfile_inst|registers[6][15]~q\ ) ) ) # ( !\recop|datapath_inst|instruction_reg\(21) & ( !\recop|datapath_inst|instruction_reg\(20) & ( \recop|datapath_inst|registerfile_inst|registers[4][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][15]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][15]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][15]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][15]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(21),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(20),
	combout => \recop|datapath_inst|registerfile_inst|q_b[15]~9_combout\);

-- Location: LABCELL_X67_Y8_N3
\recop|datapath_inst|registerfile_inst|q_b[15]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[15]~11_combout\ = ( \recop|datapath_inst|registerfile_inst|q_b[15]~9_combout\ & ( \recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\ & ( (\recop|datapath_inst|instruction_reg\(22)) # 
-- (\recop|datapath_inst|registerfile_inst|q_b[15]~10_combout\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[15]~9_combout\ & ( \recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\ & ( \recop|datapath_inst|registerfile_inst|q_b[15]~10_combout\ ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[15]~10_combout\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(22),
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[15]~9_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~2_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[15]~11_combout\);

-- Location: LABCELL_X67_Y6_N45
\recop|datapath_inst|registerfile_inst|q_b[15]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_b[15]~12_combout\ = ( \recop|datapath_inst|registerfile_inst|q_b[15]~135_combout\ & ( \recop|datapath_inst|registerfile_inst|q_b[15]~11_combout\ ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[15]~135_combout\ 
-- & ( \recop|datapath_inst|registerfile_inst|q_b[15]~11_combout\ ) ) # ( \recop|datapath_inst|registerfile_inst|q_b[15]~135_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_b[15]~11_combout\ ) ) # ( 
-- !\recop|datapath_inst|registerfile_inst|q_b[15]~135_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_b[15]~11_combout\ & ( (!\recop|datapath_inst|reg_wr_data[15]~1_combout\ & (\recop|datapath_inst|registerfile_inst|q_b[14]~5_combout\ & 
-- (\recop|datapath_inst|registerfile_inst|q_b[15]~8_combout\))) # (\recop|datapath_inst|reg_wr_data[15]~1_combout\ & (((\recop|datapath_inst|registerfile_inst|q_b[14]~5_combout\ & \recop|datapath_inst|registerfile_inst|q_b[15]~8_combout\)) # 
-- (\recop|datapath_inst|registerfile_inst|process_2~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_reg_wr_data[15]~1_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~5_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[15]~8_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_process_2~1_combout\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[15]~135_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[15]~11_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_b[15]~12_combout\);

-- Location: FF_X67_Y6_N25
\recop|datapath_inst|id_ex_reg_z[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|registerfile_inst|q_b[15]~12_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_reg_z\(15));

-- Location: LABCELL_X70_Y5_N9
\recop|datapath_inst|operand_b_temp[15]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b_temp[15]~5_combout\ = ( \recop|datapath_inst|operand_b_temp[0]~0_combout\ & ( (!\recop|datapath_inst|operand_b_temp[0]~1_combout\ & ((\recop|datapath_inst|id_ex_reg_z\(15)))) # 
-- (\recop|datapath_inst|operand_b_temp[0]~1_combout\ & (\recop|datapath_inst|ex_mem_alu_result\(15))) ) ) # ( !\recop|datapath_inst|operand_b_temp[0]~0_combout\ & ( \recop|datapath_inst|id_ex_reg_z\(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(15),
	datad => \recop|datapath_inst|ALT_INV_id_ex_reg_z\(15),
	dataf => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~0_combout\,
	combout => \recop|datapath_inst|operand_b_temp[15]~5_combout\);

-- Location: LABCELL_X74_Y6_N12
\recop|datapath_inst|wr_data_addr[15]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|wr_data_addr[15]~8_combout\ = ( !\recop|datapath_inst|operand_b_temp[0]~3_combout\ & ( (!\recop|control_unit_inst|mem_addr_src\(1) & ((!\recop|control_unit_inst|mem_addr_src\(0) & 
-- (((\recop|datapath_inst|operand_b_temp[15]~5_combout\)))) # (\recop|control_unit_inst|mem_addr_src\(0) & (\recop|datapath_inst|operand_a[15]~7_combout\)))) # (\recop|control_unit_inst|mem_addr_src\(1) & ((((\recop|datapath_inst|id_ex_operand\(15)))))) ) ) 
-- # ( \recop|datapath_inst|operand_b_temp[0]~3_combout\ & ( (!\recop|control_unit_inst|mem_addr_src\(1) & ((!\recop|control_unit_inst|mem_addr_src\(0) & (((\recop|datapath_inst|reg_wr_data[15]~1_combout\)))) # (\recop|control_unit_inst|mem_addr_src\(0) & 
-- (\recop|datapath_inst|operand_a[15]~7_combout\)))) # (\recop|control_unit_inst|mem_addr_src\(1) & ((((\recop|datapath_inst|id_ex_operand\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100011101000111010001110100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[15]~7_combout\,
	datab => \recop|control_unit_inst|ALT_INV_mem_addr_src\(0),
	datac => \recop|datapath_inst|ALT_INV_reg_wr_data[15]~1_combout\,
	datad => \recop|datapath_inst|ALT_INV_id_ex_operand\(15),
	datae => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~3_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_mem_addr_src\(1),
	datag => \recop|datapath_inst|ALT_INV_operand_b_temp[15]~5_combout\,
	combout => \recop|datapath_inst|wr_data_addr[15]~8_combout\);

-- Location: FF_X74_Y6_N14
\recop|datapath_inst|ex_mem_wr_data_addr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|wr_data_addr[15]~8_combout\,
	sclr => \recop|datapath_inst|ex_mem_wr_data_addr[9]~0_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|ex_mem_wr_data_addr\(15));

-- Location: LABCELL_X75_Y7_N3
\recop|datapath_inst|mem_wb_rd_data[11]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data[11]~13_combout\ = ( \recop|datapath_inst|ex_mem_wr_data_addr\(2) & ( (!\recop|mem_io|Equal19~0_combout\ & (\KEY[0]~input_o\ & ((!\recop|datapath_inst|ex_mem_wr_data_addr\(15)) # (\recop|mem_io|Equal18~0_combout\)))) ) ) 
-- # ( !\recop|datapath_inst|ex_mem_wr_data_addr\(2) & ( (!\recop|mem_io|Equal19~0_combout\ & (!\recop|datapath_inst|ex_mem_wr_data_addr\(15) & \KEY[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010100000100000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_Equal19~0_combout\,
	datab => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(15),
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \recop|mem_io|ALT_INV_Equal18~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(2),
	combout => \recop|datapath_inst|mem_wb_rd_data[11]~13_combout\);

-- Location: LABCELL_X80_Y8_N30
\recop|mem_io|hex3_reg[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|hex3_reg[10]~feeder_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(10),
	combout => \recop|mem_io|hex3_reg[10]~feeder_combout\);

-- Location: FF_X80_Y8_N31
\recop|mem_io|hex3_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|mem_io|hex3_reg[10]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|mem_io|hex3_reg[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex3_reg\(10));

-- Location: FF_X78_Y8_N38
\recop|mem_io|to_noc_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(10),
	sclr => \recop|mem_io|to_noc_reg[5]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|to_noc_reg\(26));

-- Location: FF_X78_Y8_N41
\recop|mem_io|to_noc_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_wr_data_addr\(10),
	sclr => \recop|mem_io|to_noc_reg[5]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|to_noc_reg\(10));

-- Location: MLABCELL_X78_Y8_N39
\recop|datapath_inst|mem_wb_rd_data~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~52_combout\ = ( \recop|mem_io|to_noc_reg\(10) & ( \recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~9_combout\ & ((\recop|mem_io|to_noc_reg\(26)))) # 
-- (\recop|datapath_inst|mem_wb_rd_data[11]~9_combout\ & (\recop|mem_io|hex3_reg\(10))) ) ) ) # ( !\recop|mem_io|to_noc_reg\(10) & ( \recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~9_combout\ & 
-- ((\recop|mem_io|to_noc_reg\(26)))) # (\recop|datapath_inst|mem_wb_rd_data[11]~9_combout\ & (\recop|mem_io|hex3_reg\(10))) ) ) ) # ( \recop|mem_io|to_noc_reg\(10) & ( !\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & ( 
-- \recop|datapath_inst|mem_wb_rd_data[11]~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~9_combout\,
	datac => \recop|mem_io|ALT_INV_hex3_reg\(10),
	datad => \recop|mem_io|ALT_INV_to_noc_reg\(26),
	datae => \recop|mem_io|ALT_INV_to_noc_reg\(10),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~0_combout\,
	combout => \recop|datapath_inst|mem_wb_rd_data~52_combout\);

-- Location: LABCELL_X75_Y8_N9
\recop|mem_io|hex0_reg[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|hex0_reg[10]~feeder_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(10),
	combout => \recop|mem_io|hex0_reg[10]~feeder_combout\);

-- Location: FF_X75_Y8_N10
\recop|mem_io|hex0_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|mem_io|hex0_reg[10]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|mem_io|hex0_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex0_reg\(10));

-- Location: LABCELL_X80_Y8_N24
\recop|mem_io|hex2_reg[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|hex2_reg[10]~feeder_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(10),
	combout => \recop|mem_io|hex2_reg[10]~feeder_combout\);

-- Location: FF_X80_Y8_N25
\recop|mem_io|hex2_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|mem_io|hex2_reg[10]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|mem_io|hex2_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex2_reg\(10));

-- Location: FF_X80_Y8_N8
\recop|mem_io|hex1_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(10),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex1_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex1_reg\(10));

-- Location: LABCELL_X80_Y8_N6
\recop|datapath_inst|mem_wb_rd_data~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~53_combout\ = ( \recop|mem_io|hex1_reg\(10) & ( \recop|datapath_inst|mem_wb_rd_data[11]~11_combout\ & ( (\recop|mem_io|hex2_reg\(10)) # (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\) ) ) ) # ( 
-- !\recop|mem_io|hex1_reg\(10) & ( \recop|datapath_inst|mem_wb_rd_data[11]~11_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & \recop|mem_io|hex2_reg\(10)) ) ) ) # ( \recop|mem_io|hex1_reg\(10) & ( 
-- !\recop|datapath_inst|mem_wb_rd_data[11]~11_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & (\recop|datapath_inst|mem_wb_rd_data~52_combout\)) # (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & ((\recop|mem_io|hex0_reg\(10)))) ) ) 
-- ) # ( !\recop|mem_io|hex1_reg\(10) & ( !\recop|datapath_inst|mem_wb_rd_data[11]~11_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & (\recop|datapath_inst|mem_wb_rd_data~52_combout\)) # (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ 
-- & ((\recop|mem_io|hex0_reg\(10)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~3_combout\,
	datab => \recop|datapath_inst|ALT_INV_mem_wb_rd_data~52_combout\,
	datac => \recop|mem_io|ALT_INV_hex0_reg\(10),
	datad => \recop|mem_io|ALT_INV_hex2_reg\(10),
	datae => \recop|mem_io|ALT_INV_hex1_reg\(10),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~11_combout\,
	combout => \recop|datapath_inst|mem_wb_rd_data~53_combout\);

-- Location: FF_X71_Y6_N34
\recop|mem_io|ledr_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(10),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|ledr_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|ledr_reg\(10));

-- Location: LABCELL_X75_Y6_N33
\recop|datapath_inst|mem_wb_rd_data~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~54_combout\ = ( \recop|mem_io|ledr_reg\(10) & ( \recop|data_mem|altsyncram_component|auto_generated|q_a\(10) & ( ((\recop|datapath_inst|mem_wb_rd_data~53_combout\ & \recop|datapath_inst|mem_wb_rd_data[11]~14_combout\)) 
-- # (\recop|datapath_inst|mem_wb_rd_data[11]~13_combout\) ) ) ) # ( !\recop|mem_io|ledr_reg\(10) & ( \recop|data_mem|altsyncram_component|auto_generated|q_a\(10) & ( (\recop|datapath_inst|mem_wb_rd_data[11]~14_combout\ & 
-- ((\recop|datapath_inst|mem_wb_rd_data~53_combout\) # (\recop|datapath_inst|mem_wb_rd_data[11]~13_combout\))) ) ) ) # ( \recop|mem_io|ledr_reg\(10) & ( !\recop|data_mem|altsyncram_component|auto_generated|q_a\(10) & ( 
-- (!\recop|datapath_inst|mem_wb_rd_data[11]~13_combout\ & (\recop|datapath_inst|mem_wb_rd_data~53_combout\ & \recop|datapath_inst|mem_wb_rd_data[11]~14_combout\)) # (\recop|datapath_inst|mem_wb_rd_data[11]~13_combout\ & 
-- ((!\recop|datapath_inst|mem_wb_rd_data[11]~14_combout\))) ) ) ) # ( !\recop|mem_io|ledr_reg\(10) & ( !\recop|data_mem|altsyncram_component|auto_generated|q_a\(10) & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~13_combout\ & 
-- (\recop|datapath_inst|mem_wb_rd_data~53_combout\ & \recop|datapath_inst|mem_wb_rd_data[11]~14_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010010100100101001000000111000001110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~13_combout\,
	datab => \recop|datapath_inst|ALT_INV_mem_wb_rd_data~53_combout\,
	datac => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~14_combout\,
	datae => \recop|mem_io|ALT_INV_ledr_reg\(10),
	dataf => \recop|data_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	combout => \recop|datapath_inst|mem_wb_rd_data~54_combout\);

-- Location: FF_X75_Y6_N34
\recop|datapath_inst|mem_wb_rd_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|mem_wb_rd_data~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|mem_wb_rd_data\(10));

-- Location: FF_X71_Y6_N23
\recop|datapath_inst|mem_wb_alu_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(10),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|mem_wb_alu_result\(10));

-- Location: LABCELL_X71_Y6_N48
\recop|datapath_inst|reg_wr_data[10]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|reg_wr_data[10]~14_combout\ = ( \recop|control_unit_inst|mem_to_reg~q\ & ( \recop|datapath_inst|mem_wb_rd_data\(10) ) ) # ( !\recop|control_unit_inst|mem_to_reg~q\ & ( \recop|datapath_inst|mem_wb_alu_result\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_rd_data\(10),
	datac => \recop|datapath_inst|ALT_INV_mem_wb_alu_result\(10),
	dataf => \recop|control_unit_inst|ALT_INV_mem_to_reg~q\,
	combout => \recop|datapath_inst|reg_wr_data[10]~14_combout\);

-- Location: MLABCELL_X65_Y3_N57
\recop|datapath_inst|registerfile_inst|q_a[10]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[10]~76_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[14][10]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[15][10]~q\ & ( ((!\recop|datapath_inst|instruction_reg\(16) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[12][10]~q\))) # (\recop|datapath_inst|instruction_reg\(16) & (\recop|datapath_inst|registerfile_inst|registers[13][10]~q\))) # (\recop|datapath_inst|instruction_reg\(17)) ) ) ) # ( 
-- !\recop|datapath_inst|registerfile_inst|registers[14][10]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[15][10]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16) & (((!\recop|datapath_inst|instruction_reg\(17) & 
-- \recop|datapath_inst|registerfile_inst|registers[12][10]~q\)))) # (\recop|datapath_inst|instruction_reg\(16) & (((\recop|datapath_inst|instruction_reg\(17))) # (\recop|datapath_inst|registerfile_inst|registers[13][10]~q\))) ) ) ) # ( 
-- \recop|datapath_inst|registerfile_inst|registers[14][10]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[15][10]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16) & (((\recop|datapath_inst|registerfile_inst|registers[12][10]~q\) # 
-- (\recop|datapath_inst|instruction_reg\(17))))) # (\recop|datapath_inst|instruction_reg\(16) & (\recop|datapath_inst|registerfile_inst|registers[13][10]~q\ & (!\recop|datapath_inst|instruction_reg\(17)))) ) ) ) # ( 
-- !\recop|datapath_inst|registerfile_inst|registers[14][10]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[15][10]~q\ & ( (!\recop|datapath_inst|instruction_reg\(17) & ((!\recop|datapath_inst|instruction_reg\(16) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[12][10]~q\))) # (\recop|datapath_inst|instruction_reg\(16) & (\recop|datapath_inst|registerfile_inst|registers[13][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][10]~q\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][10]~q\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][10]~q\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][10]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[10]~76_combout\);

-- Location: LABCELL_X64_Y8_N57
\recop|datapath_inst|registerfile_inst|q_a[10]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[10]~78_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[3][10]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[1][10]~q\ & ( (!\recop|datapath_inst|instruction_reg\(18) & 
-- (((\recop|datapath_inst|instruction_reg\(17) & \recop|datapath_inst|registerfile_inst|registers[2][10]~q\)) # (\recop|datapath_inst|instruction_reg\(16)))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[3][10]~q\ & ( 
-- \recop|datapath_inst|registerfile_inst|registers[1][10]~q\ & ( (!\recop|datapath_inst|instruction_reg\(18) & ((!\recop|datapath_inst|instruction_reg\(17) & ((\recop|datapath_inst|instruction_reg\(16)))) # (\recop|datapath_inst|instruction_reg\(17) & 
-- (\recop|datapath_inst|registerfile_inst|registers[2][10]~q\ & !\recop|datapath_inst|instruction_reg\(16))))) ) ) ) # ( \recop|datapath_inst|registerfile_inst|registers[3][10]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[1][10]~q\ & ( 
-- (!\recop|datapath_inst|instruction_reg\(18) & (\recop|datapath_inst|instruction_reg\(17) & ((\recop|datapath_inst|instruction_reg\(16)) # (\recop|datapath_inst|registerfile_inst|registers[2][10]~q\)))) ) ) ) # ( 
-- !\recop|datapath_inst|registerfile_inst|registers[3][10]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[1][10]~q\ & ( (!\recop|datapath_inst|instruction_reg\(18) & (\recop|datapath_inst|instruction_reg\(17) & 
-- (\recop|datapath_inst|registerfile_inst|registers[2][10]~q\ & !\recop|datapath_inst|instruction_reg\(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100010001000000010100010000000001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(18),
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][10]~q\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][10]~q\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][10]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[10]~78_combout\);

-- Location: LABCELL_X61_Y9_N48
\recop|datapath_inst|registerfile_inst|q_a[10]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[10]~77_combout\ = ( \recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|registerfile_inst|registers[4][10]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16) & 
-- (\recop|datapath_inst|registerfile_inst|registers[6][10]~q\)) # (\recop|datapath_inst|instruction_reg\(16) & ((\recop|datapath_inst|registerfile_inst|registers[7][10]~q\))) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(17) & ( 
-- \recop|datapath_inst|registerfile_inst|registers[4][10]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16)) # (\recop|datapath_inst|registerfile_inst|registers[5][10]~q\) ) ) ) # ( \recop|datapath_inst|instruction_reg\(17) & ( 
-- !\recop|datapath_inst|registerfile_inst|registers[4][10]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16) & (\recop|datapath_inst|registerfile_inst|registers[6][10]~q\)) # (\recop|datapath_inst|instruction_reg\(16) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[7][10]~q\))) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(17) & ( !\recop|datapath_inst|registerfile_inst|registers[4][10]~q\ & ( (\recop|datapath_inst|registerfile_inst|registers[5][10]~q\ & 
-- \recop|datapath_inst|instruction_reg\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100000101111111110011111100110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][10]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][10]~q\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][10]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][10]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[10]~77_combout\);

-- Location: LABCELL_X64_Y6_N12
\recop|datapath_inst|registerfile_inst|q_a[10]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[10]~79_combout\ = ( \recop|datapath_inst|registerfile_inst|q_a[10]~77_combout\ & ( \recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\ & ( (\recop|datapath_inst|registerfile_inst|q_a[10]~78_combout\) # 
-- (\recop|datapath_inst|instruction_reg\(18)) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_a[10]~77_combout\ & ( \recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\ & ( \recop|datapath_inst|registerfile_inst|q_a[10]~78_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(18),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[10]~78_combout\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[10]~77_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~2_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[10]~79_combout\);

-- Location: LABCELL_X64_Y6_N42
\recop|datapath_inst|registerfile_inst|q_a[10]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[10]~80_combout\ = ( \recop|datapath_inst|registerfile_inst|q_a[10]~76_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_a[10]~79_combout\ & ( (!\recop|datapath_inst|registerfile_inst|q_a[8]~5_combout\ & 
-- ((!\recop|datapath_inst|reg_wr_data[10]~14_combout\) # (!\recop|datapath_inst|registerfile_inst|process_1~1_combout\))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_a[10]~76_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_a[10]~79_combout\ & 
-- ( (!\recop|datapath_inst|reg_wr_data[10]~14_combout\) # (!\recop|datapath_inst|registerfile_inst|process_1~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000101010101010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~5_combout\,
	datac => \recop|datapath_inst|ALT_INV_reg_wr_data[10]~14_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_process_1~1_combout\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[10]~76_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[10]~79_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[10]~80_combout\);

-- Location: LABCELL_X66_Y5_N21
\recop|control_unit_inst|forwarding_unit~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|forwarding_unit~1_combout\ = ( \recop|control_unit_inst|mem_reg_write~q\ & ( (((\recop|datapath_inst|ex_mem_dst_reg\(2)) # (\recop|datapath_inst|ex_mem_dst_reg\(3))) # (\recop|datapath_inst|ex_mem_dst_reg\(1))) # 
-- (\recop|datapath_inst|ex_mem_dst_reg\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001111111111111110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_dst_reg\(0),
	datab => \recop|datapath_inst|ALT_INV_ex_mem_dst_reg\(1),
	datac => \recop|datapath_inst|ALT_INV_ex_mem_dst_reg\(3),
	datad => \recop|datapath_inst|ALT_INV_ex_mem_dst_reg\(2),
	dataf => \recop|control_unit_inst|ALT_INV_mem_reg_write~q\,
	combout => \recop|control_unit_inst|forwarding_unit~1_combout\);

-- Location: LABCELL_X67_Y4_N51
\recop|control_unit_inst|id_fwd_src_a~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|id_fwd_src_a~1_combout\ = ( \recop|control_unit_inst|forwarding_unit~1_combout\ & ( \recop|control_unit_inst|id_fwd_src_a~0_combout\ & ( !\recop|control_unit_inst|Equal2~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|control_unit_inst|ALT_INV_Equal2~0_combout\,
	datae => \recop|control_unit_inst|ALT_INV_forwarding_unit~1_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_id_fwd_src_a~0_combout\,
	combout => \recop|control_unit_inst|id_fwd_src_a~1_combout\);

-- Location: LABCELL_X64_Y6_N30
\recop|datapath_inst|eq_op_a[10]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|eq_op_a[10]~3_combout\ = ( \recop|control_unit_inst|id_fwd_src_a~1_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result\(10) ) ) # ( !\recop|control_unit_inst|id_fwd_src_a~1_combout\ & ( 
-- (\recop|datapath_inst|registerfile_inst|q_a[10]~80_combout\ & ((!\recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\) # (!\recop|datapath_inst|registerfile_inst|q_a[10]~75_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100100010001100110010001011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~1_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[10]~80_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(10),
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[10]~75_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_id_fwd_src_a~1_combout\,
	combout => \recop|datapath_inst|eq_op_a[10]~3_combout\);

-- Location: LABCELL_X66_Y5_N57
\recop|control_unit_inst|id_fwd_src_b~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|id_fwd_src_b~1_combout\ = ( !\recop|control_unit_inst|Equal3~0_combout\ & ( (\recop|control_unit_inst|id_fwd_src_b~0_combout\ & \recop|control_unit_inst|forwarding_unit~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|control_unit_inst|ALT_INV_id_fwd_src_b~0_combout\,
	datad => \recop|control_unit_inst|ALT_INV_forwarding_unit~1_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_Equal3~0_combout\,
	combout => \recop|control_unit_inst|id_fwd_src_b~1_combout\);

-- Location: MLABCELL_X65_Y6_N54
\recop|datapath_inst|eq_op_b[10]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|eq_op_b[10]~3_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(10) & ( (\recop|datapath_inst|registerfile_inst|q_b[10]~75_combout\ & (!\recop|control_unit_inst|id_fwd_src_b~1_combout\ & 
-- ((!\recop|datapath_inst|registerfile_inst|q_b[10]~70_combout\) # (!\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\)))) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result\(10) & ( ((\recop|datapath_inst|registerfile_inst|q_b[10]~75_combout\ & 
-- ((!\recop|datapath_inst|registerfile_inst|q_b[10]~70_combout\) # (!\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\)))) # (\recop|control_unit_inst|id_fwd_src_b~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100101111001111110010111100110000001000000011000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[10]~70_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[10]~75_combout\,
	datac => \recop|control_unit_inst|ALT_INV_id_fwd_src_b~1_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~1_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(10),
	combout => \recop|datapath_inst|eq_op_b[10]~3_combout\);

-- Location: MLABCELL_X65_Y6_N39
\recop|datapath_inst|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Equal0~1_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(9) & ( \recop|datapath_inst|registerfile_inst|q_a[9]~74_combout\ & ( (!\recop|control_unit_inst|id_fwd_src_b~1_combout\ & 
-- !\recop|datapath_inst|registerfile_inst|q_b[9]~81_combout\) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result\(9) & ( \recop|datapath_inst|registerfile_inst|q_a[9]~74_combout\ & ( !\recop|control_unit_inst|id_fwd_src_a~1_combout\ $ 
-- (((!\recop|control_unit_inst|id_fwd_src_b~1_combout\ & \recop|datapath_inst|registerfile_inst|q_b[9]~81_combout\))) ) ) ) # ( \recop|datapath_inst|ex_mem_alu_result\(9) & ( !\recop|datapath_inst|registerfile_inst|q_a[9]~74_combout\ & ( 
-- !\recop|control_unit_inst|id_fwd_src_a~1_combout\ $ (((!\recop|control_unit_inst|id_fwd_src_b~1_combout\ & !\recop|datapath_inst|registerfile_inst|q_b[9]~81_combout\))) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result\(9) & ( 
-- !\recop|datapath_inst|registerfile_inst|q_a[9]~74_combout\ & ( (!\recop|control_unit_inst|id_fwd_src_b~1_combout\ & \recop|datapath_inst|registerfile_inst|q_b[9]~81_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010110101111000011110000010110101010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_id_fwd_src_b~1_combout\,
	datac => \recop|control_unit_inst|ALT_INV_id_fwd_src_a~1_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[9]~81_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(9),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[9]~74_combout\,
	combout => \recop|datapath_inst|Equal0~1_combout\);

-- Location: MLABCELL_X65_Y6_N27
\recop|datapath_inst|eq_op_b[11]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|eq_op_b[11]~4_combout\ = ( \recop|datapath_inst|registerfile_inst|q_b[11]~68_combout\ & ( (!\recop|control_unit_inst|id_fwd_src_b~1_combout\ & ((!\recop|datapath_inst|registerfile_inst|q_b[11]~63_combout\) # 
-- ((!\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\)))) # (\recop|control_unit_inst|id_fwd_src_b~1_combout\ & (((!\recop|datapath_inst|ex_mem_alu_result\(11))))) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[11]~68_combout\ & ( 
-- (!\recop|datapath_inst|ex_mem_alu_result\(11) & \recop|control_unit_inst|id_fwd_src_b~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011101110111100001110111011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[11]~63_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(11),
	datad => \recop|control_unit_inst|ALT_INV_id_fwd_src_b~1_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[11]~68_combout\,
	combout => \recop|datapath_inst|eq_op_b[11]~4_combout\);

-- Location: LABCELL_X63_Y5_N15
\recop|datapath_inst|registerfile_inst|q_a[11]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[11]~63_combout\ = ( \recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|registerfile_inst|registers[11][11]~q\ ) ) ) # ( 
-- !\recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|registerfile_inst|registers[9][11]~q\ ) ) ) # ( \recop|datapath_inst|instruction_reg\(17) & ( !\recop|datapath_inst|instruction_reg\(16) & ( 
-- \recop|datapath_inst|registerfile_inst|registers[10][11]~q\ ) ) ) # ( !\recop|datapath_inst|instruction_reg\(17) & ( !\recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|registerfile_inst|registers[8][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][11]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][11]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][11]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][11]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	combout => \recop|datapath_inst|registerfile_inst|q_a[11]~63_combout\);

-- Location: LABCELL_X64_Y6_N54
\recop|datapath_inst|eq_op_a[11]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|eq_op_a[11]~4_combout\ = ( \recop|datapath_inst|registerfile_inst|q_a[11]~68_combout\ & ( (!\recop|control_unit_inst|id_fwd_src_a~1_combout\ & (((!\recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\) # 
-- (!\recop|datapath_inst|registerfile_inst|q_a[11]~63_combout\)))) # (\recop|control_unit_inst|id_fwd_src_a~1_combout\ & (!\recop|datapath_inst|ex_mem_alu_result\(11))) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_a[11]~68_combout\ & ( 
-- (\recop|control_unit_inst|id_fwd_src_a~1_combout\ & !\recop|datapath_inst|ex_mem_alu_result\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010011101110111001001110111011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_id_fwd_src_a~1_combout\,
	datab => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(11),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~1_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[11]~63_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[11]~68_combout\,
	combout => \recop|datapath_inst|eq_op_a[11]~4_combout\);

-- Location: MLABCELL_X65_Y6_N6
\recop|datapath_inst|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Equal0~2_combout\ = ( \recop|datapath_inst|eq_op_b[11]~4_combout\ & ( \recop|datapath_inst|eq_op_a[11]~4_combout\ & ( (!\recop|datapath_inst|Equal0~1_combout\ & (!\recop|datapath_inst|eq_op_a[10]~3_combout\ $ 
-- (\recop|datapath_inst|eq_op_b[10]~3_combout\))) ) ) ) # ( !\recop|datapath_inst|eq_op_b[11]~4_combout\ & ( !\recop|datapath_inst|eq_op_a[11]~4_combout\ & ( (!\recop|datapath_inst|Equal0~1_combout\ & (!\recop|datapath_inst|eq_op_a[10]~3_combout\ $ 
-- (\recop|datapath_inst|eq_op_b[10]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100000000000000000000000000000000000000001010010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_eq_op_a[10]~3_combout\,
	datac => \recop|datapath_inst|ALT_INV_eq_op_b[10]~3_combout\,
	datad => \recop|datapath_inst|ALT_INV_Equal0~1_combout\,
	datae => \recop|datapath_inst|ALT_INV_eq_op_b[11]~4_combout\,
	dataf => \recop|datapath_inst|ALT_INV_eq_op_a[11]~4_combout\,
	combout => \recop|datapath_inst|Equal0~2_combout\);

-- Location: MLABCELL_X65_Y6_N30
\recop|datapath_inst|instruction_fetch~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|instruction_fetch~2_combout\ = ( \recop|datapath_inst|Equal0~2_combout\ & ( \recop|datapath_inst|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|datapath_inst|ALT_INV_Equal0~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_Equal0~2_combout\,
	combout => \recop|datapath_inst|instruction_fetch~2_combout\);

-- Location: MLABCELL_X65_Y4_N39
\recop|datapath_inst|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Equal0~3_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(2) & ( \recop|datapath_inst|registerfile_inst|q_a[2]~47_combout\ & ( (!\recop|control_unit_inst|id_fwd_src_b~1_combout\ & 
-- !\recop|datapath_inst|registerfile_inst|q_b[2]~47_combout\) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result\(2) & ( \recop|datapath_inst|registerfile_inst|q_a[2]~47_combout\ & ( !\recop|control_unit_inst|id_fwd_src_a~1_combout\ $ 
-- (((!\recop|control_unit_inst|id_fwd_src_b~1_combout\ & \recop|datapath_inst|registerfile_inst|q_b[2]~47_combout\))) ) ) ) # ( \recop|datapath_inst|ex_mem_alu_result\(2) & ( !\recop|datapath_inst|registerfile_inst|q_a[2]~47_combout\ & ( 
-- !\recop|control_unit_inst|id_fwd_src_a~1_combout\ $ (((!\recop|control_unit_inst|id_fwd_src_b~1_combout\ & !\recop|datapath_inst|registerfile_inst|q_b[2]~47_combout\))) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result\(2) & ( 
-- !\recop|datapath_inst|registerfile_inst|q_a[2]~47_combout\ & ( (!\recop|control_unit_inst|id_fwd_src_b~1_combout\ & \recop|datapath_inst|registerfile_inst|q_b[2]~47_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111111100000011110011000011001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|control_unit_inst|ALT_INV_id_fwd_src_b~1_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[2]~47_combout\,
	datad => \recop|control_unit_inst|ALT_INV_id_fwd_src_a~1_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(2),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[2]~47_combout\,
	combout => \recop|datapath_inst|Equal0~3_combout\);

-- Location: LABCELL_X67_Y5_N18
\recop|datapath_inst|eq_op_a[0]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|eq_op_a[0]~11_combout\ = ( !\recop|control_unit_inst|Equal2~0_combout\ & ( \recop|control_unit_inst|id_fwd_src_a~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|control_unit_inst|ALT_INV_id_fwd_src_a~0_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_Equal2~0_combout\,
	combout => \recop|datapath_inst|eq_op_a[0]~11_combout\);

-- Location: LABCELL_X67_Y5_N48
\recop|datapath_inst|eq_op_a[7]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|eq_op_a[7]~14_combout\ = ( \recop|datapath_inst|registerfile_inst|q_a[7]~131_combout\ & ( \recop|datapath_inst|ex_mem_alu_result\(7) & ( ((\recop|control_unit_inst|id_fwd_src_a~0_combout\ & 
-- (\recop|control_unit_inst|forwarding_unit~1_combout\ & !\recop|control_unit_inst|Equal2~0_combout\))) # (\recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_a[7]~131_combout\ & ( 
-- \recop|datapath_inst|ex_mem_alu_result\(7) & ( (\recop|control_unit_inst|id_fwd_src_a~0_combout\ & (\recop|control_unit_inst|forwarding_unit~1_combout\ & !\recop|control_unit_inst|Equal2~0_combout\)) ) ) ) # ( 
-- \recop|datapath_inst|registerfile_inst|q_a[7]~131_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result\(7) & ( (\recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\ & ((!\recop|control_unit_inst|id_fwd_src_a~0_combout\) # 
-- ((!\recop|control_unit_inst|forwarding_unit~1_combout\) # (\recop|control_unit_inst|Equal2~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100100011001100000101000000000011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_id_fwd_src_a~0_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~2_combout\,
	datac => \recop|control_unit_inst|ALT_INV_forwarding_unit~1_combout\,
	datad => \recop|control_unit_inst|ALT_INV_Equal2~0_combout\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[7]~131_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(7),
	combout => \recop|datapath_inst|eq_op_a[7]~14_combout\);

-- Location: LABCELL_X66_Y5_N36
\recop|datapath_inst|eq_op_a[7]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|eq_op_a[7]~6_combout\ = ( !\recop|datapath_inst|eq_op_a[7]~14_combout\ & ( \recop|datapath_inst|registerfile_inst|q_a[7]~16_combout\ & ( (\recop|control_unit_inst|forwarding_unit~1_combout\ & 
-- \recop|datapath_inst|eq_op_a[0]~11_combout\) ) ) ) # ( !\recop|datapath_inst|eq_op_a[7]~14_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_a[7]~16_combout\ & ( (!\recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\) # 
-- ((!\recop|datapath_inst|registerfile_inst|q_a[7]~13_combout\) # ((\recop|control_unit_inst|forwarding_unit~1_combout\ & \recop|datapath_inst|eq_op_a[0]~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110001000000000000000000010001000100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_forwarding_unit~1_combout\,
	datab => \recop|datapath_inst|ALT_INV_eq_op_a[0]~11_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~1_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[7]~13_combout\,
	datae => \recop|datapath_inst|ALT_INV_eq_op_a[7]~14_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[7]~16_combout\,
	combout => \recop|datapath_inst|eq_op_a[7]~6_combout\);

-- Location: LABCELL_X67_Y6_N36
\recop|datapath_inst|eq_op_a[6]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|eq_op_a[6]~13_combout\ = ( \recop|control_unit_inst|id_fwd_src_a~0_combout\ & ( \recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\ & ( (!\recop|control_unit_inst|Equal2~0_combout\ & 
-- ((!\recop|control_unit_inst|forwarding_unit~1_combout\ & (\recop|datapath_inst|registerfile_inst|q_a[6]~127_combout\)) # (\recop|control_unit_inst|forwarding_unit~1_combout\ & ((\recop|datapath_inst|ex_mem_alu_result\(6)))))) # 
-- (\recop|control_unit_inst|Equal2~0_combout\ & (\recop|datapath_inst|registerfile_inst|q_a[6]~127_combout\)) ) ) ) # ( !\recop|control_unit_inst|id_fwd_src_a~0_combout\ & ( \recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\ & ( 
-- \recop|datapath_inst|registerfile_inst|q_a[6]~127_combout\ ) ) ) # ( \recop|control_unit_inst|id_fwd_src_a~0_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\ & ( (!\recop|control_unit_inst|Equal2~0_combout\ & 
-- (\recop|datapath_inst|ex_mem_alu_result\(6) & \recop|control_unit_inst|forwarding_unit~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000101000110011001100110011001100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_Equal2~0_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[6]~127_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(6),
	datad => \recop|control_unit_inst|ALT_INV_forwarding_unit~1_combout\,
	datae => \recop|control_unit_inst|ALT_INV_id_fwd_src_a~0_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~2_combout\,
	combout => \recop|datapath_inst|eq_op_a[6]~13_combout\);

-- Location: LABCELL_X67_Y6_N12
\recop|datapath_inst|eq_op_a[6]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|eq_op_a[6]~5_combout\ = ( \recop|datapath_inst|registerfile_inst|q_a[6]~21_combout\ & ( \recop|datapath_inst|eq_op_a[0]~11_combout\ & ( (\recop|control_unit_inst|forwarding_unit~1_combout\ & 
-- !\recop|datapath_inst|eq_op_a[6]~13_combout\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_a[6]~21_combout\ & ( \recop|datapath_inst|eq_op_a[0]~11_combout\ & ( (!\recop|datapath_inst|eq_op_a[6]~13_combout\ & 
-- ((!\recop|datapath_inst|registerfile_inst|q_a[6]~18_combout\) # ((!\recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\) # (\recop|control_unit_inst|forwarding_unit~1_combout\)))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_a[6]~21_combout\ & 
-- ( !\recop|datapath_inst|eq_op_a[0]~11_combout\ & ( (!\recop|datapath_inst|eq_op_a[6]~13_combout\ & ((!\recop|datapath_inst|registerfile_inst|q_a[6]~18_combout\) # (!\recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010100000000000000000000011110000101100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[6]~18_combout\,
	datab => \recop|control_unit_inst|ALT_INV_forwarding_unit~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_eq_op_a[6]~13_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~1_combout\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[6]~21_combout\,
	dataf => \recop|datapath_inst|ALT_INV_eq_op_a[0]~11_combout\,
	combout => \recop|datapath_inst|eq_op_a[6]~5_combout\);

-- Location: MLABCELL_X65_Y7_N51
\recop|datapath_inst|eq_op_b[0]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|eq_op_b[0]~13_combout\ = ( \recop|control_unit_inst|id_fwd_src_b~0_combout\ & ( !\recop|control_unit_inst|Equal3~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|control_unit_inst|ALT_INV_Equal3~0_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_id_fwd_src_b~0_combout\,
	combout => \recop|datapath_inst|eq_op_b[0]~13_combout\);

-- Location: LABCELL_X66_Y7_N6
\recop|datapath_inst|eq_op_b[8]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|eq_op_b[8]~19_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(8) & ( \recop|datapath_inst|registerfile_inst|q_b[8]~87_combout\ & ( ((!\recop|control_unit_inst|Equal3~0_combout\ & (\recop|control_unit_inst|id_fwd_src_b~0_combout\ 
-- & \recop|control_unit_inst|forwarding_unit~1_combout\))) # (\recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result\(8) & ( \recop|datapath_inst|registerfile_inst|q_b[8]~87_combout\ & ( 
-- (\recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\ & (((!\recop|control_unit_inst|id_fwd_src_b~0_combout\) # (!\recop|control_unit_inst|forwarding_unit~1_combout\)) # (\recop|control_unit_inst|Equal3~0_combout\))) ) ) ) # ( 
-- \recop|datapath_inst|ex_mem_alu_result\(8) & ( !\recop|datapath_inst|registerfile_inst|q_b[8]~87_combout\ & ( (!\recop|control_unit_inst|Equal3~0_combout\ & (\recop|control_unit_inst|id_fwd_src_b~0_combout\ & 
-- \recop|control_unit_inst|forwarding_unit~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000101000110011001100010011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_Equal3~0_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~2_combout\,
	datac => \recop|control_unit_inst|ALT_INV_id_fwd_src_b~0_combout\,
	datad => \recop|control_unit_inst|ALT_INV_forwarding_unit~1_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(8),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[8]~87_combout\,
	combout => \recop|datapath_inst|eq_op_b[8]~19_combout\);

-- Location: LABCELL_X66_Y7_N48
\recop|datapath_inst|eq_op_b[8]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|eq_op_b[8]~7_combout\ = ( \recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & ( !\recop|datapath_inst|eq_op_b[8]~19_combout\ & ( (!\recop|datapath_inst|registerfile_inst|q_b[8]~85_combout\ & 
-- ((!\recop|datapath_inst|registerfile_inst|q_b[8]~82_combout\) # ((\recop|datapath_inst|eq_op_b[0]~13_combout\ & \recop|control_unit_inst|forwarding_unit~1_combout\)))) # (\recop|datapath_inst|registerfile_inst|q_b[8]~85_combout\ & 
-- (((\recop|datapath_inst|eq_op_b[0]~13_combout\ & \recop|control_unit_inst|forwarding_unit~1_combout\)))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & ( !\recop|datapath_inst|eq_op_b[8]~19_combout\ & ( 
-- (!\recop|datapath_inst|registerfile_inst|q_b[8]~85_combout\) # ((\recop|datapath_inst|eq_op_b[0]~13_combout\ & \recop|control_unit_inst|forwarding_unit~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101111100010001000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[8]~85_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[8]~82_combout\,
	datac => \recop|datapath_inst|ALT_INV_eq_op_b[0]~13_combout\,
	datad => \recop|control_unit_inst|ALT_INV_forwarding_unit~1_combout\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~1_combout\,
	dataf => \recop|datapath_inst|ALT_INV_eq_op_b[8]~19_combout\,
	combout => \recop|datapath_inst|eq_op_b[8]~7_combout\);

-- Location: LABCELL_X66_Y9_N6
\recop|datapath_inst|eq_op_b[6]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|eq_op_b[6]~17_combout\ = ( \recop|datapath_inst|registerfile_inst|q_b[6]~127_combout\ & ( \recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\ & ( ((!\recop|control_unit_inst|id_fwd_src_b~0_combout\) # 
-- ((!\recop|control_unit_inst|forwarding_unit~1_combout\) # (\recop|control_unit_inst|Equal3~0_combout\))) # (\recop|datapath_inst|ex_mem_alu_result\(6)) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[6]~127_combout\ & ( 
-- \recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\ & ( (\recop|datapath_inst|ex_mem_alu_result\(6) & (\recop|control_unit_inst|id_fwd_src_b~0_combout\ & (!\recop|control_unit_inst|Equal3~0_combout\ & 
-- \recop|control_unit_inst|forwarding_unit~1_combout\))) ) ) ) # ( \recop|datapath_inst|registerfile_inst|q_b[6]~127_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\ & ( (\recop|datapath_inst|ex_mem_alu_result\(6) & 
-- (\recop|control_unit_inst|id_fwd_src_b~0_combout\ & (!\recop|control_unit_inst|Equal3~0_combout\ & \recop|control_unit_inst|forwarding_unit~1_combout\))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[6]~127_combout\ & ( 
-- !\recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\ & ( (\recop|datapath_inst|ex_mem_alu_result\(6) & (\recop|control_unit_inst|id_fwd_src_b~0_combout\ & (!\recop|control_unit_inst|Equal3~0_combout\ & 
-- \recop|control_unit_inst|forwarding_unit~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000100001111111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(6),
	datab => \recop|control_unit_inst|ALT_INV_id_fwd_src_b~0_combout\,
	datac => \recop|control_unit_inst|ALT_INV_Equal3~0_combout\,
	datad => \recop|control_unit_inst|ALT_INV_forwarding_unit~1_combout\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[6]~127_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~2_combout\,
	combout => \recop|datapath_inst|eq_op_b[6]~17_combout\);

-- Location: LABCELL_X66_Y9_N48
\recop|datapath_inst|eq_op_b[6]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|eq_op_b[6]~5_combout\ = ( \recop|datapath_inst|registerfile_inst|q_b[6]~21_combout\ & ( !\recop|datapath_inst|eq_op_b[6]~17_combout\ & ( (\recop|control_unit_inst|forwarding_unit~1_combout\ & 
-- \recop|datapath_inst|eq_op_b[0]~13_combout\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[6]~21_combout\ & ( !\recop|datapath_inst|eq_op_b[6]~17_combout\ & ( (!\recop|datapath_inst|registerfile_inst|q_b[6]~18_combout\) # 
-- ((!\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\) # ((\recop|control_unit_inst|forwarding_unit~1_combout\ & \recop|datapath_inst|eq_op_b[0]~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101011000000110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[6]~18_combout\,
	datab => \recop|control_unit_inst|ALT_INV_forwarding_unit~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_eq_op_b[0]~13_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~1_combout\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[6]~21_combout\,
	dataf => \recop|datapath_inst|ALT_INV_eq_op_b[6]~17_combout\,
	combout => \recop|datapath_inst|eq_op_b[6]~5_combout\);

-- Location: LABCELL_X66_Y7_N9
\recop|datapath_inst|eq_op_b[7]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|eq_op_b[7]~18_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(7) & ( \recop|datapath_inst|registerfile_inst|q_b[7]~131_combout\ & ( ((!\recop|control_unit_inst|Equal3~0_combout\ & 
-- (\recop|control_unit_inst|forwarding_unit~1_combout\ & \recop|control_unit_inst|id_fwd_src_b~0_combout\))) # (\recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result\(7) & ( 
-- \recop|datapath_inst|registerfile_inst|q_b[7]~131_combout\ & ( (\recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\ & (((!\recop|control_unit_inst|forwarding_unit~1_combout\) # (!\recop|control_unit_inst|id_fwd_src_b~0_combout\)) # 
-- (\recop|control_unit_inst|Equal3~0_combout\))) ) ) ) # ( \recop|datapath_inst|ex_mem_alu_result\(7) & ( !\recop|datapath_inst|registerfile_inst|q_b[7]~131_combout\ & ( (!\recop|control_unit_inst|Equal3~0_combout\ & 
-- (\recop|control_unit_inst|forwarding_unit~1_combout\ & \recop|control_unit_inst|id_fwd_src_b~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000101000110011001100010011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_Equal3~0_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~2_combout\,
	datac => \recop|control_unit_inst|ALT_INV_forwarding_unit~1_combout\,
	datad => \recop|control_unit_inst|ALT_INV_id_fwd_src_b~0_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(7),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[7]~131_combout\,
	combout => \recop|datapath_inst|eq_op_b[7]~18_combout\);

-- Location: LABCELL_X66_Y7_N42
\recop|datapath_inst|eq_op_b[7]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|eq_op_b[7]~6_combout\ = ( \recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & ( !\recop|datapath_inst|eq_op_b[7]~18_combout\ & ( (!\recop|datapath_inst|registerfile_inst|q_b[7]~13_combout\ & 
-- ((!\recop|datapath_inst|registerfile_inst|q_b[7]~16_combout\) # ((\recop|datapath_inst|eq_op_b[0]~13_combout\ & \recop|control_unit_inst|forwarding_unit~1_combout\)))) # (\recop|datapath_inst|registerfile_inst|q_b[7]~13_combout\ & 
-- (((\recop|datapath_inst|eq_op_b[0]~13_combout\ & \recop|control_unit_inst|forwarding_unit~1_combout\)))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & ( !\recop|datapath_inst|eq_op_b[7]~18_combout\ & ( 
-- (!\recop|datapath_inst|registerfile_inst|q_b[7]~16_combout\) # ((\recop|datapath_inst|eq_op_b[0]~13_combout\ & \recop|control_unit_inst|forwarding_unit~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001111100010001000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[7]~13_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[7]~16_combout\,
	datac => \recop|datapath_inst|ALT_INV_eq_op_b[0]~13_combout\,
	datad => \recop|control_unit_inst|ALT_INV_forwarding_unit~1_combout\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~1_combout\,
	dataf => \recop|datapath_inst|ALT_INV_eq_op_b[7]~18_combout\,
	combout => \recop|datapath_inst|eq_op_b[7]~6_combout\);

-- Location: MLABCELL_X65_Y5_N57
\recop|datapath_inst|registerfile_inst|q_a[8]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[8]~84_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[13][8]~q\ & ( \recop|datapath_inst|instruction_reg\(16) & ( (!\recop|datapath_inst|instruction_reg\(17)) # 
-- (\recop|datapath_inst|registerfile_inst|registers[15][8]~q\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[13][8]~q\ & ( \recop|datapath_inst|instruction_reg\(16) & ( (\recop|datapath_inst|instruction_reg\(17) & 
-- \recop|datapath_inst|registerfile_inst|registers[15][8]~q\) ) ) ) # ( \recop|datapath_inst|registerfile_inst|registers[13][8]~q\ & ( !\recop|datapath_inst|instruction_reg\(16) & ( (!\recop|datapath_inst|instruction_reg\(17) & 
-- (\recop|datapath_inst|registerfile_inst|registers[12][8]~q\)) # (\recop|datapath_inst|instruction_reg\(17) & ((\recop|datapath_inst|registerfile_inst|registers[14][8]~q\))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[13][8]~q\ & ( 
-- !\recop|datapath_inst|instruction_reg\(16) & ( (!\recop|datapath_inst|instruction_reg\(17) & (\recop|datapath_inst|registerfile_inst|registers[12][8]~q\)) # (\recop|datapath_inst|instruction_reg\(17) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[14][8]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][8]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][8]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][8]~q\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][8]~q\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	combout => \recop|datapath_inst|registerfile_inst|q_a[8]~84_combout\);

-- Location: LABCELL_X66_Y5_N33
\recop|datapath_inst|registerfile_inst|q_a[8]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[8]~85_combout\ = ( \recop|datapath_inst|reg_wr_data[8]~15_combout\ & ( ((\recop|datapath_inst|registerfile_inst|q_a[8]~5_combout\ & \recop|datapath_inst|registerfile_inst|q_a[8]~84_combout\)) # 
-- (\recop|datapath_inst|registerfile_inst|process_1~1_combout\) ) ) # ( !\recop|datapath_inst|reg_wr_data[8]~15_combout\ & ( (\recop|datapath_inst|registerfile_inst|q_a[8]~5_combout\ & \recop|datapath_inst|registerfile_inst|q_a[8]~84_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100110011011101110011001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~5_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_process_1~1_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~84_combout\,
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[8]~15_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[8]~85_combout\);

-- Location: MLABCELL_X65_Y8_N9
\recop|datapath_inst|registerfile_inst|q_a[8]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[8]~83_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[5][8]~q\ & ( \recop|datapath_inst|instruction_reg\(17) & ( (!\recop|datapath_inst|instruction_reg\(16) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[6][8]~q\))) # (\recop|datapath_inst|instruction_reg\(16) & (\recop|datapath_inst|registerfile_inst|registers[7][8]~q\)) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[5][8]~q\ & ( 
-- \recop|datapath_inst|instruction_reg\(17) & ( (!\recop|datapath_inst|instruction_reg\(16) & ((\recop|datapath_inst|registerfile_inst|registers[6][8]~q\))) # (\recop|datapath_inst|instruction_reg\(16) & 
-- (\recop|datapath_inst|registerfile_inst|registers[7][8]~q\)) ) ) ) # ( \recop|datapath_inst|registerfile_inst|registers[5][8]~q\ & ( !\recop|datapath_inst|instruction_reg\(17) & ( (\recop|datapath_inst|instruction_reg\(16)) # 
-- (\recop|datapath_inst|registerfile_inst|registers[4][8]~q\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[5][8]~q\ & ( !\recop|datapath_inst|instruction_reg\(17) & ( (\recop|datapath_inst|registerfile_inst|registers[4][8]~q\ & 
-- !\recop|datapath_inst|instruction_reg\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][8]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][8]~q\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][8]~q\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][8]~q\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	combout => \recop|datapath_inst|registerfile_inst|q_a[8]~83_combout\);

-- Location: LABCELL_X66_Y8_N48
\recop|datapath_inst|registerfile_inst|q_a[8]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[8]~87_combout\ = ( !\recop|datapath_inst|instruction_reg\(17) & ( ((!\recop|datapath_inst|instruction_reg\(18) & (\recop|datapath_inst|registerfile_inst|registers[1][8]~q\ & 
-- ((\recop|datapath_inst|instruction_reg\(16))))) # (\recop|datapath_inst|instruction_reg\(18) & (((\recop|datapath_inst|registerfile_inst|q_a[8]~83_combout\))))) ) ) # ( \recop|datapath_inst|instruction_reg\(17) & ( 
-- (!\recop|datapath_inst|instruction_reg\(18) & (((!\recop|datapath_inst|instruction_reg\(16) & ((\recop|datapath_inst|registerfile_inst|registers[2][8]~q\))) # (\recop|datapath_inst|instruction_reg\(16) & 
-- (\recop|datapath_inst|registerfile_inst|registers[3][8]~q\))))) # (\recop|datapath_inst|instruction_reg\(18) & ((((\recop|datapath_inst|registerfile_inst|q_a[8]~83_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000011000011111100001100001111110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][8]~q\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(18),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][8]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~83_combout\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datag => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][8]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[8]~87_combout\);

-- Location: LABCELL_X67_Y5_N39
\recop|datapath_inst|eq_op_a[8]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|eq_op_a[8]~15_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(8) & ( \recop|datapath_inst|registerfile_inst|q_a[8]~87_combout\ & ( ((\recop|control_unit_inst|id_fwd_src_a~0_combout\ & (!\recop|control_unit_inst|Equal2~0_combout\ 
-- & \recop|control_unit_inst|forwarding_unit~1_combout\))) # (\recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result\(8) & ( \recop|datapath_inst|registerfile_inst|q_a[8]~87_combout\ & ( 
-- (\recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\ & ((!\recop|control_unit_inst|id_fwd_src_a~0_combout\) # ((!\recop|control_unit_inst|forwarding_unit~1_combout\) # (\recop|control_unit_inst|Equal2~0_combout\)))) ) ) ) # ( 
-- \recop|datapath_inst|ex_mem_alu_result\(8) & ( !\recop|datapath_inst|registerfile_inst|q_a[8]~87_combout\ & ( (\recop|control_unit_inst|id_fwd_src_a~0_combout\ & (!\recop|control_unit_inst|Equal2~0_combout\ & 
-- \recop|control_unit_inst|forwarding_unit~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101000000110011001000110011001101110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_id_fwd_src_a~0_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~2_combout\,
	datac => \recop|control_unit_inst|ALT_INV_Equal2~0_combout\,
	datad => \recop|control_unit_inst|ALT_INV_forwarding_unit~1_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(8),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~87_combout\,
	combout => \recop|datapath_inst|eq_op_a[8]~15_combout\);

-- Location: LABCELL_X67_Y5_N0
\recop|datapath_inst|eq_op_a[8]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|eq_op_a[8]~7_combout\ = ( \recop|datapath_inst|registerfile_inst|q_a[8]~85_combout\ & ( !\recop|datapath_inst|eq_op_a[8]~15_combout\ & ( (\recop|datapath_inst|eq_op_a[0]~11_combout\ & 
-- \recop|control_unit_inst|forwarding_unit~1_combout\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_a[8]~85_combout\ & ( !\recop|datapath_inst|eq_op_a[8]~15_combout\ & ( (!\recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\) # 
-- ((!\recop|datapath_inst|registerfile_inst|q_a[8]~82_combout\) # ((\recop|datapath_inst|eq_op_a[0]~11_combout\ & \recop|control_unit_inst|forwarding_unit~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001101000001010000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_eq_op_a[0]~11_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~1_combout\,
	datac => \recop|control_unit_inst|ALT_INV_forwarding_unit~1_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~82_combout\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~85_combout\,
	dataf => \recop|datapath_inst|ALT_INV_eq_op_a[8]~15_combout\,
	combout => \recop|datapath_inst|eq_op_a[8]~7_combout\);

-- Location: LABCELL_X66_Y6_N48
\recop|datapath_inst|Equal0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Equal0~6_combout\ = ( \recop|datapath_inst|eq_op_b[7]~6_combout\ & ( \recop|datapath_inst|eq_op_a[8]~7_combout\ & ( (\recop|datapath_inst|eq_op_a[7]~6_combout\ & (\recop|datapath_inst|eq_op_b[8]~7_combout\ & 
-- (!\recop|datapath_inst|eq_op_a[6]~5_combout\ $ (\recop|datapath_inst|eq_op_b[6]~5_combout\)))) ) ) ) # ( !\recop|datapath_inst|eq_op_b[7]~6_combout\ & ( \recop|datapath_inst|eq_op_a[8]~7_combout\ & ( (!\recop|datapath_inst|eq_op_a[7]~6_combout\ & 
-- (\recop|datapath_inst|eq_op_b[8]~7_combout\ & (!\recop|datapath_inst|eq_op_a[6]~5_combout\ $ (\recop|datapath_inst|eq_op_b[6]~5_combout\)))) ) ) ) # ( \recop|datapath_inst|eq_op_b[7]~6_combout\ & ( !\recop|datapath_inst|eq_op_a[8]~7_combout\ & ( 
-- (\recop|datapath_inst|eq_op_a[7]~6_combout\ & (!\recop|datapath_inst|eq_op_b[8]~7_combout\ & (!\recop|datapath_inst|eq_op_a[6]~5_combout\ $ (\recop|datapath_inst|eq_op_b[6]~5_combout\)))) ) ) ) # ( !\recop|datapath_inst|eq_op_b[7]~6_combout\ & ( 
-- !\recop|datapath_inst|eq_op_a[8]~7_combout\ & ( (!\recop|datapath_inst|eq_op_a[7]~6_combout\ & (!\recop|datapath_inst|eq_op_b[8]~7_combout\ & (!\recop|datapath_inst|eq_op_a[6]~5_combout\ $ (\recop|datapath_inst|eq_op_b[6]~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000100000010000000001000000001000000000100000010000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_eq_op_a[7]~6_combout\,
	datab => \recop|datapath_inst|ALT_INV_eq_op_a[6]~5_combout\,
	datac => \recop|datapath_inst|ALT_INV_eq_op_b[8]~7_combout\,
	datad => \recop|datapath_inst|ALT_INV_eq_op_b[6]~5_combout\,
	datae => \recop|datapath_inst|ALT_INV_eq_op_b[7]~6_combout\,
	dataf => \recop|datapath_inst|ALT_INV_eq_op_a[8]~7_combout\,
	combout => \recop|datapath_inst|Equal0~6_combout\);

-- Location: MLABCELL_X65_Y4_N6
\recop|datapath_inst|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Equal0~4_combout\ = ( \recop|datapath_inst|registerfile_inst|q_a[5]~27_combout\ & ( \recop|datapath_inst|registerfile_inst|q_b[5]~27_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result\(5) & 
-- (!\recop|control_unit_inst|id_fwd_src_a~1_combout\ $ (!\recop|control_unit_inst|id_fwd_src_b~1_combout\))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_a[5]~27_combout\ & ( \recop|datapath_inst|registerfile_inst|q_b[5]~27_combout\ & ( 
-- (!\recop|datapath_inst|ex_mem_alu_result\(5) & ((!\recop|control_unit_inst|id_fwd_src_b~1_combout\))) # (\recop|datapath_inst|ex_mem_alu_result\(5) & (!\recop|control_unit_inst|id_fwd_src_a~1_combout\)) ) ) ) # ( 
-- \recop|datapath_inst|registerfile_inst|q_a[5]~27_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_b[5]~27_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result\(5) & (!\recop|control_unit_inst|id_fwd_src_a~1_combout\)) # 
-- (\recop|datapath_inst|ex_mem_alu_result\(5) & ((!\recop|control_unit_inst|id_fwd_src_b~1_combout\))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_a[5]~27_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_b[5]~27_combout\ & ( 
-- (\recop|datapath_inst|ex_mem_alu_result\(5) & (!\recop|control_unit_inst|id_fwd_src_a~1_combout\ $ (!\recop|control_unit_inst|id_fwd_src_b~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110101011001010110011001010110010100110000001100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_id_fwd_src_a~1_combout\,
	datab => \recop|control_unit_inst|ALT_INV_id_fwd_src_b~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(5),
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[5]~27_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[5]~27_combout\,
	combout => \recop|datapath_inst|Equal0~4_combout\);

-- Location: LABCELL_X67_Y6_N54
\recop|datapath_inst|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Equal0~5_combout\ = ( \recop|datapath_inst|registerfile_inst|q_b[15]~12_combout\ & ( \recop|datapath_inst|registerfile_inst|q_a[15]~12_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result\(15) & 
-- (!\recop|control_unit_inst|id_fwd_src_a~1_combout\ $ (!\recop|control_unit_inst|id_fwd_src_b~1_combout\))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[15]~12_combout\ & ( \recop|datapath_inst|registerfile_inst|q_a[15]~12_combout\ & ( 
-- (!\recop|datapath_inst|ex_mem_alu_result\(15) & (!\recop|control_unit_inst|id_fwd_src_a~1_combout\)) # (\recop|datapath_inst|ex_mem_alu_result\(15) & ((!\recop|control_unit_inst|id_fwd_src_b~1_combout\))) ) ) ) # ( 
-- \recop|datapath_inst|registerfile_inst|q_b[15]~12_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_a[15]~12_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result\(15) & ((!\recop|control_unit_inst|id_fwd_src_b~1_combout\))) # 
-- (\recop|datapath_inst|ex_mem_alu_result\(15) & (!\recop|control_unit_inst|id_fwd_src_a~1_combout\)) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[15]~12_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_a[15]~12_combout\ & ( 
-- (\recop|datapath_inst|ex_mem_alu_result\(15) & (!\recop|control_unit_inst|id_fwd_src_a~1_combout\ $ (!\recop|control_unit_inst|id_fwd_src_b~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110110010101100101010101100101011000110000001100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_id_fwd_src_a~1_combout\,
	datab => \recop|control_unit_inst|ALT_INV_id_fwd_src_b~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(15),
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[15]~12_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[15]~12_combout\,
	combout => \recop|datapath_inst|Equal0~5_combout\);

-- Location: MLABCELL_X65_Y7_N24
\recop|datapath_inst|eq_op_a[3]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|eq_op_a[3]~12_combout\ = ( \recop|control_unit_inst|forwarding_unit~1_combout\ & ( \recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\ & ( (!\recop|control_unit_inst|id_fwd_src_a~0_combout\ & 
-- (\recop|datapath_inst|registerfile_inst|q_a[3]~111_combout\)) # (\recop|control_unit_inst|id_fwd_src_a~0_combout\ & ((!\recop|control_unit_inst|Equal2~0_combout\ & ((\recop|datapath_inst|ex_mem_alu_result\(3)))) # 
-- (\recop|control_unit_inst|Equal2~0_combout\ & (\recop|datapath_inst|registerfile_inst|q_a[3]~111_combout\)))) ) ) ) # ( !\recop|control_unit_inst|forwarding_unit~1_combout\ & ( \recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\ & ( 
-- \recop|datapath_inst|registerfile_inst|q_a[3]~111_combout\ ) ) ) # ( \recop|control_unit_inst|forwarding_unit~1_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\ & ( (\recop|datapath_inst|ex_mem_alu_result\(3) & 
-- (\recop|control_unit_inst|id_fwd_src_a~0_combout\ & !\recop|control_unit_inst|Equal2~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000000001010101010101010101001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[3]~111_combout\,
	datab => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(3),
	datac => \recop|control_unit_inst|ALT_INV_id_fwd_src_a~0_combout\,
	datad => \recop|control_unit_inst|ALT_INV_Equal2~0_combout\,
	datae => \recop|control_unit_inst|ALT_INV_forwarding_unit~1_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~2_combout\,
	combout => \recop|datapath_inst|eq_op_a[3]~12_combout\);

-- Location: LABCELL_X62_Y5_N15
\recop|datapath_inst|registerfile_inst|q_a[3]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[3]~38_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[8][3]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[11][3]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16) & 
-- (((!\recop|datapath_inst|instruction_reg\(17))) # (\recop|datapath_inst|registerfile_inst|registers[10][3]~q\))) # (\recop|datapath_inst|instruction_reg\(16) & (((\recop|datapath_inst|registerfile_inst|registers[9][3]~q\) # 
-- (\recop|datapath_inst|instruction_reg\(17))))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[8][3]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[11][3]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16) & 
-- (\recop|datapath_inst|registerfile_inst|registers[10][3]~q\ & (\recop|datapath_inst|instruction_reg\(17)))) # (\recop|datapath_inst|instruction_reg\(16) & (((\recop|datapath_inst|registerfile_inst|registers[9][3]~q\) # 
-- (\recop|datapath_inst|instruction_reg\(17))))) ) ) ) # ( \recop|datapath_inst|registerfile_inst|registers[8][3]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[11][3]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16) & 
-- (((!\recop|datapath_inst|instruction_reg\(17))) # (\recop|datapath_inst|registerfile_inst|registers[10][3]~q\))) # (\recop|datapath_inst|instruction_reg\(16) & (((!\recop|datapath_inst|instruction_reg\(17) & 
-- \recop|datapath_inst|registerfile_inst|registers[9][3]~q\)))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[8][3]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[11][3]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16) & 
-- (\recop|datapath_inst|registerfile_inst|registers[10][3]~q\ & (\recop|datapath_inst|instruction_reg\(17)))) # (\recop|datapath_inst|instruction_reg\(16) & (((!\recop|datapath_inst|instruction_reg\(17) & 
-- \recop|datapath_inst|registerfile_inst|registers[9][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][3]~q\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][3]~q\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][3]~q\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][3]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[3]~38_combout\);

-- Location: LABCELL_X66_Y4_N45
\recop|datapath_inst|registerfile_inst|q_a[3]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[3]~40_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[13][3]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[14][3]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16) & 
-- (((\recop|datapath_inst|instruction_reg\(17)) # (\recop|datapath_inst|registerfile_inst|registers[12][3]~q\)))) # (\recop|datapath_inst|instruction_reg\(16) & (((!\recop|datapath_inst|instruction_reg\(17))) # 
-- (\recop|datapath_inst|registerfile_inst|registers[15][3]~q\))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[13][3]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[14][3]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16) & 
-- (((\recop|datapath_inst|instruction_reg\(17)) # (\recop|datapath_inst|registerfile_inst|registers[12][3]~q\)))) # (\recop|datapath_inst|instruction_reg\(16) & (\recop|datapath_inst|registerfile_inst|registers[15][3]~q\ & 
-- ((\recop|datapath_inst|instruction_reg\(17))))) ) ) ) # ( \recop|datapath_inst|registerfile_inst|registers[13][3]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[14][3]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16) & 
-- (((\recop|datapath_inst|registerfile_inst|registers[12][3]~q\ & !\recop|datapath_inst|instruction_reg\(17))))) # (\recop|datapath_inst|instruction_reg\(16) & (((!\recop|datapath_inst|instruction_reg\(17))) # 
-- (\recop|datapath_inst|registerfile_inst|registers[15][3]~q\))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[13][3]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[14][3]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16) & 
-- (((\recop|datapath_inst|registerfile_inst|registers[12][3]~q\ & !\recop|datapath_inst|instruction_reg\(17))))) # (\recop|datapath_inst|instruction_reg\(16) & (\recop|datapath_inst|registerfile_inst|registers[15][3]~q\ & 
-- ((\recop|datapath_inst|instruction_reg\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][3]~q\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][3]~q\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][3]~q\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][3]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[3]~40_combout\);

-- Location: LABCELL_X66_Y4_N57
\recop|datapath_inst|registerfile_inst|q_a[3]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[3]~41_combout\ = ( \recop|datapath_inst|reg_wr_data[3]~7_combout\ & ( ((\recop|datapath_inst|registerfile_inst|q_a[8]~5_combout\ & \recop|datapath_inst|registerfile_inst|q_a[3]~40_combout\)) # 
-- (\recop|datapath_inst|registerfile_inst|process_1~1_combout\) ) ) # ( !\recop|datapath_inst|reg_wr_data[3]~7_combout\ & ( (\recop|datapath_inst|registerfile_inst|q_a[8]~5_combout\ & \recop|datapath_inst|registerfile_inst|q_a[3]~40_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_process_1~1_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~5_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[3]~40_combout\,
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[3]~7_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[3]~41_combout\);

-- Location: MLABCELL_X65_Y7_N54
\recop|datapath_inst|eq_op_a[3]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|eq_op_a[3]~8_combout\ = ( \recop|datapath_inst|eq_op_a[0]~11_combout\ & ( \recop|datapath_inst|registerfile_inst|q_a[3]~41_combout\ & ( (\recop|control_unit_inst|forwarding_unit~1_combout\ & 
-- !\recop|datapath_inst|eq_op_a[3]~12_combout\) ) ) ) # ( \recop|datapath_inst|eq_op_a[0]~11_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_a[3]~41_combout\ & ( (!\recop|datapath_inst|eq_op_a[3]~12_combout\ & 
-- (((!\recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\) # (!\recop|datapath_inst|registerfile_inst|q_a[3]~38_combout\)) # (\recop|control_unit_inst|forwarding_unit~1_combout\))) ) ) ) # ( !\recop|datapath_inst|eq_op_a[0]~11_combout\ & ( 
-- !\recop|datapath_inst|registerfile_inst|q_a[3]~41_combout\ & ( (!\recop|datapath_inst|eq_op_a[3]~12_combout\ & ((!\recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\) # (!\recop|datapath_inst|registerfile_inst|q_a[3]~38_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011000000111100001101000000000000000000000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_forwarding_unit~1_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_eq_op_a[3]~12_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[3]~38_combout\,
	datae => \recop|datapath_inst|ALT_INV_eq_op_a[0]~11_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[3]~41_combout\,
	combout => \recop|datapath_inst|eq_op_a[3]~8_combout\);

-- Location: MLABCELL_X65_Y7_N30
\recop|datapath_inst|eq_op_b[4]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|eq_op_b[4]~16_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(4) & ( \recop|datapath_inst|registerfile_inst|q_b[4]~119_combout\ & ( ((!\recop|control_unit_inst|Equal3~0_combout\ & 
-- (\recop|control_unit_inst|forwarding_unit~1_combout\ & \recop|control_unit_inst|id_fwd_src_b~0_combout\))) # (\recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result\(4) & ( 
-- \recop|datapath_inst|registerfile_inst|q_b[4]~119_combout\ & ( (\recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\ & (((!\recop|control_unit_inst|forwarding_unit~1_combout\) # (!\recop|control_unit_inst|id_fwd_src_b~0_combout\)) # 
-- (\recop|control_unit_inst|Equal3~0_combout\))) ) ) ) # ( \recop|datapath_inst|ex_mem_alu_result\(4) & ( !\recop|datapath_inst|registerfile_inst|q_b[4]~119_combout\ & ( (!\recop|control_unit_inst|Equal3~0_combout\ & 
-- (\recop|control_unit_inst|forwarding_unit~1_combout\ & \recop|control_unit_inst|id_fwd_src_b~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000110001010101010100010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~2_combout\,
	datab => \recop|control_unit_inst|ALT_INV_Equal3~0_combout\,
	datac => \recop|control_unit_inst|ALT_INV_forwarding_unit~1_combout\,
	datad => \recop|control_unit_inst|ALT_INV_id_fwd_src_b~0_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(4),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[4]~119_combout\,
	combout => \recop|datapath_inst|eq_op_b[4]~16_combout\);

-- Location: MLABCELL_X65_Y7_N0
\recop|datapath_inst|eq_op_b[4]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|eq_op_b[4]~9_combout\ = ( \recop|datapath_inst|registerfile_inst|q_b[4]~31_combout\ & ( !\recop|datapath_inst|eq_op_b[4]~16_combout\ & ( (\recop|datapath_inst|eq_op_b[0]~13_combout\ & 
-- \recop|control_unit_inst|forwarding_unit~1_combout\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[4]~31_combout\ & ( !\recop|datapath_inst|eq_op_b[4]~16_combout\ & ( (!\recop|datapath_inst|registerfile_inst|q_b[4]~28_combout\) # 
-- ((!\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\) # ((\recop|datapath_inst|eq_op_b[0]~13_combout\ & \recop|control_unit_inst|forwarding_unit~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001101000001010000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_eq_op_b[0]~13_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[4]~28_combout\,
	datac => \recop|control_unit_inst|ALT_INV_forwarding_unit~1_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~1_combout\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[4]~31_combout\,
	dataf => \recop|datapath_inst|ALT_INV_eq_op_b[4]~16_combout\,
	combout => \recop|datapath_inst|eq_op_b[4]~9_combout\);

-- Location: MLABCELL_X65_Y7_N33
\recop|datapath_inst|eq_op_b[3]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|eq_op_b[3]~15_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(3) & ( \recop|datapath_inst|registerfile_inst|q_b[3]~111_combout\ & ( ((!\recop|control_unit_inst|Equal3~0_combout\ & (\recop|control_unit_inst|id_fwd_src_b~0_combout\ 
-- & \recop|control_unit_inst|forwarding_unit~1_combout\))) # (\recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result\(3) & ( \recop|datapath_inst|registerfile_inst|q_b[3]~111_combout\ & ( 
-- (\recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\ & (((!\recop|control_unit_inst|id_fwd_src_b~0_combout\) # (!\recop|control_unit_inst|forwarding_unit~1_combout\)) # (\recop|control_unit_inst|Equal3~0_combout\))) ) ) ) # ( 
-- \recop|datapath_inst|ex_mem_alu_result\(3) & ( !\recop|datapath_inst|registerfile_inst|q_b[3]~111_combout\ & ( (!\recop|control_unit_inst|Equal3~0_combout\ & (\recop|control_unit_inst|id_fwd_src_b~0_combout\ & 
-- \recop|control_unit_inst|forwarding_unit~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000110001010101010100010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~2_combout\,
	datab => \recop|control_unit_inst|ALT_INV_Equal3~0_combout\,
	datac => \recop|control_unit_inst|ALT_INV_id_fwd_src_b~0_combout\,
	datad => \recop|control_unit_inst|ALT_INV_forwarding_unit~1_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(3),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[3]~111_combout\,
	combout => \recop|datapath_inst|eq_op_b[3]~15_combout\);

-- Location: MLABCELL_X65_Y7_N42
\recop|datapath_inst|eq_op_b[3]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|eq_op_b[3]~8_combout\ = ( \recop|control_unit_inst|forwarding_unit~1_combout\ & ( \recop|datapath_inst|registerfile_inst|q_b[3]~41_combout\ & ( (\recop|datapath_inst|eq_op_b[0]~13_combout\ & 
-- !\recop|datapath_inst|eq_op_b[3]~15_combout\) ) ) ) # ( \recop|control_unit_inst|forwarding_unit~1_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_b[3]~41_combout\ & ( (!\recop|datapath_inst|eq_op_b[3]~15_combout\ & 
-- (((!\recop|datapath_inst|registerfile_inst|q_b[3]~38_combout\) # (!\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\)) # (\recop|datapath_inst|eq_op_b[0]~13_combout\))) ) ) ) # ( !\recop|control_unit_inst|forwarding_unit~1_combout\ & ( 
-- !\recop|datapath_inst|registerfile_inst|q_b[3]~41_combout\ & ( (!\recop|datapath_inst|eq_op_b[3]~15_combout\ & ((!\recop|datapath_inst|registerfile_inst|q_b[3]~38_combout\) # (!\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011000000111100001101000000000000000000000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_eq_op_b[0]~13_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[3]~38_combout\,
	datac => \recop|datapath_inst|ALT_INV_eq_op_b[3]~15_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~1_combout\,
	datae => \recop|control_unit_inst|ALT_INV_forwarding_unit~1_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[3]~41_combout\,
	combout => \recop|datapath_inst|eq_op_b[3]~8_combout\);

-- Location: MLABCELL_X65_Y7_N18
\recop|datapath_inst|Equal0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Equal0~7_combout\ = ( \recop|datapath_inst|eq_op_b[4]~9_combout\ & ( \recop|datapath_inst|eq_op_b[3]~8_combout\ & ( (\recop|datapath_inst|eq_op_a[3]~8_combout\ & ((!\recop|control_unit_inst|id_fwd_src_a~1_combout\ & 
-- (!\recop|datapath_inst|registerfile_inst|q_a[4]~32_combout\)) # (\recop|control_unit_inst|id_fwd_src_a~1_combout\ & ((!\recop|datapath_inst|ex_mem_alu_result\(4)))))) ) ) ) # ( !\recop|datapath_inst|eq_op_b[4]~9_combout\ & ( 
-- \recop|datapath_inst|eq_op_b[3]~8_combout\ & ( (\recop|datapath_inst|eq_op_a[3]~8_combout\ & ((!\recop|control_unit_inst|id_fwd_src_a~1_combout\ & (\recop|datapath_inst|registerfile_inst|q_a[4]~32_combout\)) # 
-- (\recop|control_unit_inst|id_fwd_src_a~1_combout\ & ((\recop|datapath_inst|ex_mem_alu_result\(4)))))) ) ) ) # ( \recop|datapath_inst|eq_op_b[4]~9_combout\ & ( !\recop|datapath_inst|eq_op_b[3]~8_combout\ & ( (!\recop|datapath_inst|eq_op_a[3]~8_combout\ & 
-- ((!\recop|control_unit_inst|id_fwd_src_a~1_combout\ & (!\recop|datapath_inst|registerfile_inst|q_a[4]~32_combout\)) # (\recop|control_unit_inst|id_fwd_src_a~1_combout\ & ((!\recop|datapath_inst|ex_mem_alu_result\(4)))))) ) ) ) # ( 
-- !\recop|datapath_inst|eq_op_b[4]~9_combout\ & ( !\recop|datapath_inst|eq_op_b[3]~8_combout\ & ( (!\recop|datapath_inst|eq_op_a[3]~8_combout\ & ((!\recop|control_unit_inst|id_fwd_src_a~1_combout\ & 
-- (\recop|datapath_inst|registerfile_inst|q_a[4]~32_combout\)) # (\recop|control_unit_inst|id_fwd_src_a~1_combout\ & ((\recop|datapath_inst|ex_mem_alu_result\(4)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010100010101000000000010000000101010100010101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_eq_op_a[3]~8_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[4]~32_combout\,
	datac => \recop|control_unit_inst|ALT_INV_id_fwd_src_a~1_combout\,
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(4),
	datae => \recop|datapath_inst|ALT_INV_eq_op_b[4]~9_combout\,
	dataf => \recop|datapath_inst|ALT_INV_eq_op_b[3]~8_combout\,
	combout => \recop|datapath_inst|Equal0~7_combout\);

-- Location: LABCELL_X67_Y5_N36
\recop|datapath_inst|eq_op_a[0]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|eq_op_a[0]~10_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(0) & ( \recop|datapath_inst|registerfile_inst|q_a[0]~139_combout\ & ( ((\recop|control_unit_inst|id_fwd_src_a~0_combout\ & 
-- (\recop|control_unit_inst|forwarding_unit~1_combout\ & !\recop|control_unit_inst|Equal2~0_combout\))) # (\recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result\(0) & ( 
-- \recop|datapath_inst|registerfile_inst|q_a[0]~139_combout\ & ( (\recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\ & ((!\recop|control_unit_inst|id_fwd_src_a~0_combout\) # ((!\recop|control_unit_inst|forwarding_unit~1_combout\) # 
-- (\recop|control_unit_inst|Equal2~0_combout\)))) ) ) ) # ( \recop|datapath_inst|ex_mem_alu_result\(0) & ( !\recop|datapath_inst|registerfile_inst|q_a[0]~139_combout\ & ( (\recop|control_unit_inst|id_fwd_src_a~0_combout\ & 
-- (\recop|control_unit_inst|forwarding_unit~1_combout\ & !\recop|control_unit_inst|Equal2~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000000000110010001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_id_fwd_src_a~0_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~2_combout\,
	datac => \recop|control_unit_inst|ALT_INV_forwarding_unit~1_combout\,
	datad => \recop|control_unit_inst|ALT_INV_Equal2~0_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(0),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~139_combout\,
	combout => \recop|datapath_inst|eq_op_a[0]~10_combout\);

-- Location: LABCELL_X67_Y5_N27
\recop|datapath_inst|eq_op_a[0]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|eq_op_a[0]~9_combout\ = ( !\recop|datapath_inst|eq_op_a[0]~10_combout\ & ( \recop|datapath_inst|eq_op_a[0]~11_combout\ & ( ((!\recop|datapath_inst|registerfile_inst|q_a[0]~6_combout\ & 
-- ((!\recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\) # (!\recop|datapath_inst|registerfile_inst|q_a[0]~0_combout\)))) # (\recop|control_unit_inst|forwarding_unit~1_combout\) ) ) ) # ( !\recop|datapath_inst|eq_op_a[0]~10_combout\ & ( 
-- !\recop|datapath_inst|eq_op_a[0]~11_combout\ & ( (!\recop|datapath_inst|registerfile_inst|q_a[0]~6_combout\ & ((!\recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\) # (!\recop|datapath_inst|registerfile_inst|q_a[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000000000000000000000000011111101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_forwarding_unit~1_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~1_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~0_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~6_combout\,
	datae => \recop|datapath_inst|ALT_INV_eq_op_a[0]~10_combout\,
	dataf => \recop|datapath_inst|ALT_INV_eq_op_a[0]~11_combout\,
	combout => \recop|datapath_inst|eq_op_a[0]~9_combout\);

-- Location: LABCELL_X67_Y5_N30
\recop|datapath_inst|eq_op_b[0]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|eq_op_b[0]~12_combout\ = ( \recop|datapath_inst|registerfile_inst|q_b[0]~139_combout\ & ( \recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\ & ( (!\recop|control_unit_inst|forwarding_unit~1_combout\) # 
-- (((!\recop|control_unit_inst|id_fwd_src_b~0_combout\) # (\recop|control_unit_inst|Equal3~0_combout\)) # (\recop|datapath_inst|ex_mem_alu_result\(0))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[0]~139_combout\ & ( 
-- \recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\ & ( (\recop|control_unit_inst|forwarding_unit~1_combout\ & (\recop|datapath_inst|ex_mem_alu_result\(0) & (!\recop|control_unit_inst|Equal3~0_combout\ & 
-- \recop|control_unit_inst|id_fwd_src_b~0_combout\))) ) ) ) # ( \recop|datapath_inst|registerfile_inst|q_b[0]~139_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\ & ( (\recop|control_unit_inst|forwarding_unit~1_combout\ & 
-- (\recop|datapath_inst|ex_mem_alu_result\(0) & (!\recop|control_unit_inst|Equal3~0_combout\ & \recop|control_unit_inst|id_fwd_src_b~0_combout\))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[0]~139_combout\ & ( 
-- !\recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\ & ( (\recop|control_unit_inst|forwarding_unit~1_combout\ & (\recop|datapath_inst|ex_mem_alu_result\(0) & (!\recop|control_unit_inst|Equal3~0_combout\ & 
-- \recop|control_unit_inst|id_fwd_src_b~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000100001111111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_forwarding_unit~1_combout\,
	datab => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(0),
	datac => \recop|control_unit_inst|ALT_INV_Equal3~0_combout\,
	datad => \recop|control_unit_inst|ALT_INV_id_fwd_src_b~0_combout\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~139_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~2_combout\,
	combout => \recop|datapath_inst|eq_op_b[0]~12_combout\);

-- Location: LABCELL_X67_Y5_N54
\recop|datapath_inst|eq_op_b[0]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|eq_op_b[0]~10_combout\ = ( \recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & ( \recop|datapath_inst|registerfile_inst|q_b[0]~6_combout\ & ( (\recop|control_unit_inst|forwarding_unit~1_combout\ & 
-- (\recop|datapath_inst|eq_op_b[0]~13_combout\ & !\recop|datapath_inst|eq_op_b[0]~12_combout\)) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & ( \recop|datapath_inst|registerfile_inst|q_b[0]~6_combout\ & ( 
-- (\recop|control_unit_inst|forwarding_unit~1_combout\ & (\recop|datapath_inst|eq_op_b[0]~13_combout\ & !\recop|datapath_inst|eq_op_b[0]~12_combout\)) ) ) ) # ( \recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & ( 
-- !\recop|datapath_inst|registerfile_inst|q_b[0]~6_combout\ & ( (!\recop|datapath_inst|eq_op_b[0]~12_combout\ & ((!\recop|datapath_inst|registerfile_inst|q_b[0]~0_combout\) # ((\recop|control_unit_inst|forwarding_unit~1_combout\ & 
-- \recop|datapath_inst|eq_op_b[0]~13_combout\)))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_b[0]~6_combout\ & ( !\recop|datapath_inst|eq_op_b[0]~12_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111100010000000000010001000000000001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_forwarding_unit~1_combout\,
	datab => \recop|datapath_inst|ALT_INV_eq_op_b[0]~13_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~0_combout\,
	datad => \recop|datapath_inst|ALT_INV_eq_op_b[0]~12_combout\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~1_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~6_combout\,
	combout => \recop|datapath_inst|eq_op_b[0]~10_combout\);

-- Location: LABCELL_X67_Y5_N45
\recop|datapath_inst|eq_op_b[1]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|eq_op_b[1]~14_combout\ = ( \recop|datapath_inst|registerfile_inst|q_b[1]~115_combout\ & ( \recop|control_unit_inst|Equal3~0_combout\ & ( \recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\ ) ) ) # ( 
-- \recop|datapath_inst|registerfile_inst|q_b[1]~115_combout\ & ( !\recop|control_unit_inst|Equal3~0_combout\ & ( (!\recop|control_unit_inst|forwarding_unit~1_combout\ & (((\recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\)))) # 
-- (\recop|control_unit_inst|forwarding_unit~1_combout\ & ((!\recop|control_unit_inst|id_fwd_src_b~0_combout\ & (\recop|datapath_inst|registerfile_inst|q_b[0]~2_combout\)) # (\recop|control_unit_inst|id_fwd_src_b~0_combout\ & 
-- ((\recop|datapath_inst|ex_mem_alu_result\(1)))))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[1]~115_combout\ & ( !\recop|control_unit_inst|Equal3~0_combout\ & ( (\recop|control_unit_inst|forwarding_unit~1_combout\ & 
-- (\recop|control_unit_inst|id_fwd_src_b~0_combout\ & \recop|datapath_inst|ex_mem_alu_result\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000011100001111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_forwarding_unit~1_combout\,
	datab => \recop|control_unit_inst|ALT_INV_id_fwd_src_b~0_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[0]~2_combout\,
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(1),
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[1]~115_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_Equal3~0_combout\,
	combout => \recop|datapath_inst|eq_op_b[1]~14_combout\);

-- Location: LABCELL_X67_Y5_N12
\recop|datapath_inst|eq_op_b[1]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|eq_op_b[1]~11_combout\ = ( \recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & ( \recop|datapath_inst|registerfile_inst|q_b[1]~36_combout\ & ( (\recop|datapath_inst|eq_op_b[0]~13_combout\ & 
-- (\recop|control_unit_inst|forwarding_unit~1_combout\ & !\recop|datapath_inst|eq_op_b[1]~14_combout\)) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & ( \recop|datapath_inst|registerfile_inst|q_b[1]~36_combout\ & ( 
-- (\recop|datapath_inst|eq_op_b[0]~13_combout\ & (\recop|control_unit_inst|forwarding_unit~1_combout\ & !\recop|datapath_inst|eq_op_b[1]~14_combout\)) ) ) ) # ( \recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & ( 
-- !\recop|datapath_inst|registerfile_inst|q_b[1]~36_combout\ & ( (!\recop|datapath_inst|eq_op_b[1]~14_combout\ & ((!\recop|datapath_inst|registerfile_inst|q_b[1]~33_combout\) # ((\recop|datapath_inst|eq_op_b[0]~13_combout\ & 
-- \recop|control_unit_inst|forwarding_unit~1_combout\)))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_b[1]~36_combout\ & ( !\recop|datapath_inst|eq_op_b[1]~14_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000101010110000000000000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[1]~33_combout\,
	datab => \recop|datapath_inst|ALT_INV_eq_op_b[0]~13_combout\,
	datac => \recop|control_unit_inst|ALT_INV_forwarding_unit~1_combout\,
	datad => \recop|datapath_inst|ALT_INV_eq_op_b[1]~14_combout\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~1_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[1]~36_combout\,
	combout => \recop|datapath_inst|eq_op_b[1]~11_combout\);

-- Location: LABCELL_X67_Y5_N6
\recop|datapath_inst|Equal0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Equal0~8_combout\ = ( \recop|datapath_inst|eq_op_b[0]~10_combout\ & ( \recop|datapath_inst|eq_op_b[1]~11_combout\ & ( (\recop|datapath_inst|eq_op_a[0]~9_combout\ & ((!\recop|control_unit_inst|id_fwd_src_a~1_combout\ & 
-- (!\recop|datapath_inst|registerfile_inst|q_a[1]~37_combout\)) # (\recop|control_unit_inst|id_fwd_src_a~1_combout\ & ((!\recop|datapath_inst|ex_mem_alu_result\(1)))))) ) ) ) # ( !\recop|datapath_inst|eq_op_b[0]~10_combout\ & ( 
-- \recop|datapath_inst|eq_op_b[1]~11_combout\ & ( (!\recop|datapath_inst|eq_op_a[0]~9_combout\ & ((!\recop|control_unit_inst|id_fwd_src_a~1_combout\ & (!\recop|datapath_inst|registerfile_inst|q_a[1]~37_combout\)) # 
-- (\recop|control_unit_inst|id_fwd_src_a~1_combout\ & ((!\recop|datapath_inst|ex_mem_alu_result\(1)))))) ) ) ) # ( \recop|datapath_inst|eq_op_b[0]~10_combout\ & ( !\recop|datapath_inst|eq_op_b[1]~11_combout\ & ( (\recop|datapath_inst|eq_op_a[0]~9_combout\ & 
-- ((!\recop|control_unit_inst|id_fwd_src_a~1_combout\ & (\recop|datapath_inst|registerfile_inst|q_a[1]~37_combout\)) # (\recop|control_unit_inst|id_fwd_src_a~1_combout\ & ((\recop|datapath_inst|ex_mem_alu_result\(1)))))) ) ) ) # ( 
-- !\recop|datapath_inst|eq_op_b[0]~10_combout\ & ( !\recop|datapath_inst|eq_op_b[1]~11_combout\ & ( (!\recop|datapath_inst|eq_op_a[0]~9_combout\ & ((!\recop|control_unit_inst|id_fwd_src_a~1_combout\ & 
-- (\recop|datapath_inst|registerfile_inst|q_a[1]~37_combout\)) # (\recop|control_unit_inst|id_fwd_src_a~1_combout\ & ((\recop|datapath_inst|ex_mem_alu_result\(1)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000000001000000011110110000100000000000101100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[1]~37_combout\,
	datab => \recop|control_unit_inst|ALT_INV_id_fwd_src_a~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_eq_op_a[0]~9_combout\,
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(1),
	datae => \recop|datapath_inst|ALT_INV_eq_op_b[0]~10_combout\,
	dataf => \recop|datapath_inst|ALT_INV_eq_op_b[1]~11_combout\,
	combout => \recop|datapath_inst|Equal0~8_combout\);

-- Location: LABCELL_X66_Y6_N42
\recop|datapath_inst|Equal0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Equal0~9_combout\ = ( \recop|datapath_inst|Equal0~7_combout\ & ( \recop|datapath_inst|Equal0~8_combout\ & ( (!\recop|datapath_inst|Equal0~3_combout\ & (\recop|datapath_inst|Equal0~6_combout\ & (!\recop|datapath_inst|Equal0~4_combout\ 
-- & !\recop|datapath_inst|Equal0~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_Equal0~3_combout\,
	datab => \recop|datapath_inst|ALT_INV_Equal0~6_combout\,
	datac => \recop|datapath_inst|ALT_INV_Equal0~4_combout\,
	datad => \recop|datapath_inst|ALT_INV_Equal0~5_combout\,
	datae => \recop|datapath_inst|ALT_INV_Equal0~7_combout\,
	dataf => \recop|datapath_inst|ALT_INV_Equal0~8_combout\,
	combout => \recop|datapath_inst|Equal0~9_combout\);

-- Location: MLABCELL_X65_Y6_N18
\recop|datapath_inst|instruction_fetch~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|instruction_fetch~1_combout\ = ( \recop|datapath_inst|Equal0~9_combout\ & ( \recop|control_unit_inst|branch~0_combout\ & ( (\recop|control_unit_inst|id_flush~3_combout\ & ((!\recop|datapath_inst|instruction_reg\(25)) # 
-- (!\recop|datapath_inst|instruction_reg\(24) $ (!\recop|datapath_inst|instruction_fetch~2_combout\)))) ) ) ) # ( !\recop|datapath_inst|Equal0~9_combout\ & ( \recop|control_unit_inst|branch~0_combout\ & ( (\recop|control_unit_inst|id_flush~3_combout\ & 
-- ((!\recop|datapath_inst|instruction_reg\(25)) # (\recop|datapath_inst|instruction_reg\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000101010001010100010101010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_id_flush~3_combout\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(25),
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(24),
	datad => \recop|datapath_inst|ALT_INV_instruction_fetch~2_combout\,
	datae => \recop|datapath_inst|ALT_INV_Equal0~9_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_branch~0_combout\,
	combout => \recop|datapath_inst|instruction_fetch~1_combout\);

-- Location: FF_X66_Y6_N8
\recop|datapath_inst|next_pc_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|Add0~17_sumout\,
	sclr => \recop|datapath_inst|instruction_fetch~1_combout\,
	ena => \recop|datapath_inst|next_pc_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|next_pc_reg\(4));

-- Location: FF_X71_Y5_N25
\recop|datapath_inst|id_ex_next_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|next_pc_reg\(4),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_next_pc\(4));

-- Location: LABCELL_X71_Y5_N24
\recop|datapath_inst|operand_b[4]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b[4]~37_combout\ = ( !\recop|control_unit_inst|alu_src\(0) & ( (!\recop|control_unit_inst|alu_src\(1) & ((!\recop|datapath_inst|operand_b_temp[0]~3_combout\ & (((\recop|datapath_inst|operand_b_temp[4]~9_combout\)))) # 
-- (\recop|datapath_inst|operand_b_temp[0]~3_combout\ & (\recop|datapath_inst|reg_wr_data[4]~5_combout\)))) # (\recop|control_unit_inst|alu_src\(1) & ((((\recop|datapath_inst|id_ex_next_pc\(4)))))) ) ) # ( \recop|control_unit_inst|alu_src\(0) & ( 
-- (((\recop|datapath_inst|id_ex_operand\(4) & ((!\recop|control_unit_inst|alu_src\(1)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000111011101000011110000111100001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_reg_wr_data[4]~5_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~3_combout\,
	datac => \recop|datapath_inst|ALT_INV_id_ex_operand\(4),
	datad => \recop|datapath_inst|ALT_INV_operand_b_temp[4]~9_combout\,
	datae => \recop|control_unit_inst|ALT_INV_alu_src\(0),
	dataf => \recop|control_unit_inst|ALT_INV_alu_src\(1),
	datag => \recop|datapath_inst|ALT_INV_id_ex_next_pc\(4),
	combout => \recop|datapath_inst|operand_b[4]~37_combout\);

-- Location: LABCELL_X73_Y8_N51
\recop|datapath_inst|ex_mem_alu_result~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~43_combout\ = ( \recop|datapath_inst|alu_inst|ShiftLeft0~3_combout\ & ( (\recop|control_unit_inst|alu_op.ALU_SLL~reg0_q\ & ((\recop|datapath_inst|operand_b[2]~4_combout\) # 
-- (\recop|datapath_inst|ex_mem_alu_result~42_combout\))) ) ) # ( !\recop|datapath_inst|alu_inst|ShiftLeft0~3_combout\ & ( (\recop|control_unit_inst|alu_op.ALU_SLL~reg0_q\ & (\recop|datapath_inst|ex_mem_alu_result~42_combout\ & 
-- !\recop|datapath_inst|operand_b[2]~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000000010001010101010001000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_alu_op.ALU_SLL~reg0_q\,
	datab => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~42_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[2]~4_combout\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~3_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~43_combout\);

-- Location: LABCELL_X68_Y6_N54
\recop|datapath_inst|alu_inst|ShiftRight0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|alu_inst|ShiftRight0~4_combout\ = ( \recop|datapath_inst|operand_b[1]~2_combout\ & ( \recop|datapath_inst|operand_a[5]~13_combout\ & ( (\recop|datapath_inst|operand_b[0]~57_combout\) # (\recop|datapath_inst|operand_a[4]~15_combout\) ) 
-- ) ) # ( !\recop|datapath_inst|operand_b[1]~2_combout\ & ( \recop|datapath_inst|operand_a[5]~13_combout\ & ( (!\recop|datapath_inst|operand_b[0]~57_combout\ & ((\recop|datapath_inst|operand_a[6]~11_combout\))) # 
-- (\recop|datapath_inst|operand_b[0]~57_combout\ & (\recop|datapath_inst|operand_a[7]~9_combout\)) ) ) ) # ( \recop|datapath_inst|operand_b[1]~2_combout\ & ( !\recop|datapath_inst|operand_a[5]~13_combout\ & ( (\recop|datapath_inst|operand_a[4]~15_combout\ & 
-- !\recop|datapath_inst|operand_b[0]~57_combout\) ) ) ) # ( !\recop|datapath_inst|operand_b[1]~2_combout\ & ( !\recop|datapath_inst|operand_a[5]~13_combout\ & ( (!\recop|datapath_inst|operand_b[0]~57_combout\ & 
-- ((\recop|datapath_inst|operand_a[6]~11_combout\))) # (\recop|datapath_inst|operand_b[0]~57_combout\ & (\recop|datapath_inst|operand_a[7]~9_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011010100000101000000000011111100110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[4]~15_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_a[7]~9_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_b[0]~57_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[6]~11_combout\,
	datae => \recop|datapath_inst|ALT_INV_operand_b[1]~2_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[5]~13_combout\,
	combout => \recop|datapath_inst|alu_inst|ShiftRight0~4_combout\);

-- Location: LABCELL_X73_Y8_N54
\recop|datapath_inst|ex_mem_alu_result~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~45_combout\ = ( \recop|datapath_inst|alu_inst|ShiftRight0~1_combout\ & ( \recop|datapath_inst|alu_inst|ShiftRight0~4_combout\ & ( (\recop|control_unit_inst|alu_op.ALU_SRL~reg0_q\ & 
-- (((!\recop|datapath_inst|ex_mem_alu_result[7]~44_combout\) # (!\recop|datapath_inst|alu_inst|ShiftRight0~0_combout\)) # (\recop|datapath_inst|alu_inst|ShiftRight0~2_combout\))) ) ) ) # ( !\recop|datapath_inst|alu_inst|ShiftRight0~1_combout\ & ( 
-- \recop|datapath_inst|alu_inst|ShiftRight0~4_combout\ & ( \recop|control_unit_inst|alu_op.ALU_SRL~reg0_q\ ) ) ) # ( \recop|datapath_inst|alu_inst|ShiftRight0~1_combout\ & ( !\recop|datapath_inst|alu_inst|ShiftRight0~4_combout\ & ( 
-- (\recop|control_unit_inst|alu_op.ALU_SRL~reg0_q\ & (\recop|datapath_inst|alu_inst|ShiftRight0~2_combout\ & (\recop|datapath_inst|ex_mem_alu_result[7]~44_combout\ & \recop|datapath_inst|alu_inst|ShiftRight0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000101010101010101010101010101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_alu_op.ALU_SRL~reg0_q\,
	datab => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~2_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[7]~44_combout\,
	datad => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~0_combout\,
	datae => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~1_combout\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~4_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~45_combout\);

-- Location: MLABCELL_X72_Y8_N42
\recop|datapath_inst|ex_mem_alu_result~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~46_combout\ = ( \recop|datapath_inst|ex_mem_alu_result[2]~13_combout\ & ( \recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\ & ( (!\recop|datapath_inst|operand_a[4]~15_combout\ & 
-- (!\recop|datapath_inst|operand_b[4]~37_combout\)) # (\recop|datapath_inst|operand_a[4]~15_combout\ & (\recop|datapath_inst|operand_b[4]~37_combout\ & !\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\)) ) ) ) # ( 
-- !\recop|datapath_inst|ex_mem_alu_result[2]~13_combout\ & ( \recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\ & ( (!\recop|datapath_inst|alu_inst|Add0~17_sumout\ & ((!\recop|datapath_inst|operand_a[4]~15_combout\ & 
-- (!\recop|datapath_inst|operand_b[4]~37_combout\)) # (\recop|datapath_inst|operand_a[4]~15_combout\ & (\recop|datapath_inst|operand_b[4]~37_combout\ & !\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\)))) ) ) ) # ( 
-- \recop|datapath_inst|ex_mem_alu_result[2]~13_combout\ & ( !\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\ & ( (!\recop|datapath_inst|operand_a[4]~15_combout\) # (!\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\) ) ) ) # ( 
-- !\recop|datapath_inst|ex_mem_alu_result[2]~13_combout\ & ( !\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\ & ( (!\recop|datapath_inst|alu_inst|Add0~17_sumout\ & ((!\recop|datapath_inst|operand_a[4]~15_combout\) # 
-- (!\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101000000000111110101111101010011000000000001001100010011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[4]~15_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_b[4]~37_combout\,
	datac => \recop|control_unit_inst|ALT_INV_alu_op.ALU_OR~reg0_q\,
	datad => \recop|datapath_inst|alu_inst|ALT_INV_Add0~17_sumout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~13_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_alu_op.ALU_XOR~reg0_q\,
	combout => \recop|datapath_inst|ex_mem_alu_result~46_combout\);

-- Location: MLABCELL_X72_Y8_N12
\recop|datapath_inst|ex_mem_alu_result~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~47_combout\ = ( \recop|datapath_inst|ex_mem_alu_result[7]~40_combout\ & ( \recop|datapath_inst|ex_mem_alu_result~46_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result~43_combout\ & 
-- (!\recop|datapath_inst|ex_mem_alu_result~45_combout\ & ((!\recop|datapath_inst|ex_mem_alu_result~41_combout\) # (!\recop|datapath_inst|alu_inst|ShiftRight0~3_combout\)))) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result[7]~40_combout\ & ( 
-- \recop|datapath_inst|ex_mem_alu_result~46_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result~41_combout\) # (!\recop|datapath_inst|alu_inst|ShiftRight0~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011101110111011101110000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~41_combout\,
	datab => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~3_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~43_combout\,
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~45_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[7]~40_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~46_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~47_combout\);

-- Location: MLABCELL_X72_Y8_N54
\recop|datapath_inst|ex_mem_alu_result~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~48_combout\ = ( \recop|datapath_inst|ex_mem_alu_result~19_combout\ & ( \recop|datapath_inst|ex_mem_alu_result~47_combout\ & ( (\recop|datapath_inst|operand_a[4]~15_combout\ & 
-- ((!\recop|datapath_inst|ex_mem_alu_result[2]~39_combout\) # ((\recop|datapath_inst|operand_b[4]~37_combout\ & \recop|control_unit_inst|alu_op.ALU_AND~reg0_q\)))) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result~19_combout\ & ( 
-- \recop|datapath_inst|ex_mem_alu_result~47_combout\ & ( ((\recop|datapath_inst|operand_a[4]~15_combout\ & !\recop|datapath_inst|ex_mem_alu_result[2]~39_combout\)) # (\recop|datapath_inst|operand_b[4]~37_combout\) ) ) ) # ( 
-- \recop|datapath_inst|ex_mem_alu_result~19_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result~47_combout\ ) ) # ( !\recop|datapath_inst|ex_mem_alu_result~19_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result~47_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101110011011100110101000001010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[4]~15_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_b[4]~37_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~39_combout\,
	datad => \recop|control_unit_inst|ALT_INV_alu_op.ALU_AND~reg0_q\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~19_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~47_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~48_combout\);

-- Location: FF_X72_Y8_N56
\recop|datapath_inst|ex_mem_alu_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|ex_mem_alu_result~48_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|ex_mem_alu_result\(4));

-- Location: FF_X71_Y5_N47
\recop|datapath_inst|mem_wb_alu_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(4),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|mem_wb_alu_result\(4));

-- Location: IOIBUF_X2_Y0_N41
\SW[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: FF_X52_Y7_N37
\recop|mem_io|switches_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \SW[4]~input_o\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|switches_reg\(4));

-- Location: FF_X77_Y7_N46
\recop|mem_io|hex1_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(4),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex1_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex1_reg\(4));

-- Location: FF_X71_Y6_N14
\recop|mem_io|ledr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(4),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|ledr_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|ledr_reg\(4));

-- Location: FF_X78_Y7_N38
\recop|mem_io|hex0_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(4),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex0_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex0_reg\(4));

-- Location: FF_X79_Y8_N40
\recop|mem_io|hex2_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(4),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex2_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex2_reg\(4));

-- Location: FF_X78_Y8_N53
\recop|mem_io|to_noc_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_wr_data_addr\(4),
	sclr => \recop|mem_io|to_noc_reg[5]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|to_noc_reg\(4));

-- Location: LABCELL_X79_Y8_N45
\recop|mem_io|hex3_reg[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|hex3_reg[4]~feeder_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(4),
	combout => \recop|mem_io|hex3_reg[4]~feeder_combout\);

-- Location: FF_X79_Y8_N46
\recop|mem_io|hex3_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|mem_io|hex3_reg[4]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|mem_io|hex3_reg[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex3_reg\(4));

-- Location: FF_X78_Y8_N50
\recop|mem_io|to_noc_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(4),
	sclr => \recop|mem_io|to_noc_reg[5]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|to_noc_reg\(20));

-- Location: MLABCELL_X78_Y8_N48
\recop|datapath_inst|mem_wb_rd_data~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~25_combout\ = ( \recop|mem_io|to_noc_reg\(20) & ( \recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~1_combout\) # (\recop|mem_io|hex3_reg\(4)) ) ) ) # ( 
-- !\recop|mem_io|to_noc_reg\(20) & ( \recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & ( (\recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & \recop|mem_io|hex3_reg\(4)) ) ) ) # ( \recop|mem_io|to_noc_reg\(20) & ( 
-- !\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & ((\recop|mem_io|to_noc_reg\(4)))) # (\recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & (\recop|mem_io|hex2_reg\(4))) ) ) ) # ( 
-- !\recop|mem_io|to_noc_reg\(20) & ( !\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & ((\recop|mem_io|to_noc_reg\(4)))) # (\recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & 
-- (\recop|mem_io|hex2_reg\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex2_reg\(4),
	datab => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~1_combout\,
	datac => \recop|mem_io|ALT_INV_to_noc_reg\(4),
	datad => \recop|mem_io|ALT_INV_hex3_reg\(4),
	datae => \recop|mem_io|ALT_INV_to_noc_reg\(20),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~0_combout\,
	combout => \recop|datapath_inst|mem_wb_rd_data~25_combout\);

-- Location: MLABCELL_X78_Y7_N36
\recop|datapath_inst|mem_wb_rd_data~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~26_combout\ = ( \recop|mem_io|hex0_reg\(4) & ( \recop|datapath_inst|mem_wb_rd_data~25_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & (((!\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\) # 
-- (\recop|mem_io|ledr_reg\(4))))) # (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & (((\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\)) # (\recop|mem_io|hex1_reg\(4)))) ) ) ) # ( !\recop|mem_io|hex0_reg\(4) & ( 
-- \recop|datapath_inst|mem_wb_rd_data~25_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & (((!\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\) # (\recop|mem_io|ledr_reg\(4))))) # (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & 
-- (\recop|mem_io|hex1_reg\(4) & ((!\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\)))) ) ) ) # ( \recop|mem_io|hex0_reg\(4) & ( !\recop|datapath_inst|mem_wb_rd_data~25_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & 
-- (((\recop|mem_io|ledr_reg\(4) & \recop|datapath_inst|mem_wb_rd_data[8]~4_combout\)))) # (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & (((\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\)) # (\recop|mem_io|hex1_reg\(4)))) ) ) ) # ( 
-- !\recop|mem_io|hex0_reg\(4) & ( !\recop|datapath_inst|mem_wb_rd_data~25_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & (((\recop|mem_io|ledr_reg\(4) & \recop|datapath_inst|mem_wb_rd_data[8]~4_combout\)))) # 
-- (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & (\recop|mem_io|hex1_reg\(4) & ((!\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex1_reg\(4),
	datab => \recop|mem_io|ALT_INV_ledr_reg\(4),
	datac => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~3_combout\,
	datad => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~4_combout\,
	datae => \recop|mem_io|ALT_INV_hex0_reg\(4),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_rd_data~25_combout\,
	combout => \recop|datapath_inst|mem_wb_rd_data~26_combout\);

-- Location: LABCELL_X75_Y7_N24
\recop|datapath_inst|mem_wb_rd_data~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~27_combout\ = ( \recop|data_mem|altsyncram_component|auto_generated|q_a\(4) & ( \recop|datapath_inst|mem_wb_rd_data~26_combout\ & ( (!\recop|datapath_inst|ex_mem_wr_data_addr\(15)) # ((!\recop|mem_io|Equal19~0_combout\) 
-- # (\recop|mem_io|switches_reg\(4))) ) ) ) # ( !\recop|data_mem|altsyncram_component|auto_generated|q_a\(4) & ( \recop|datapath_inst|mem_wb_rd_data~26_combout\ & ( (\recop|datapath_inst|ex_mem_wr_data_addr\(15) & ((!\recop|mem_io|Equal19~0_combout\) # 
-- (\recop|mem_io|switches_reg\(4)))) ) ) ) # ( \recop|data_mem|altsyncram_component|auto_generated|q_a\(4) & ( !\recop|datapath_inst|mem_wb_rd_data~26_combout\ & ( (!\recop|datapath_inst|ex_mem_wr_data_addr\(15)) # ((\recop|mem_io|Equal19~0_combout\ & 
-- \recop|mem_io|switches_reg\(4))) ) ) ) # ( !\recop|data_mem|altsyncram_component|auto_generated|q_a\(4) & ( !\recop|datapath_inst|mem_wb_rd_data~26_combout\ & ( (\recop|datapath_inst|ex_mem_wr_data_addr\(15) & (\recop|mem_io|Equal19~0_combout\ & 
-- \recop|mem_io|switches_reg\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011110011001100111100110000001100111111110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(15),
	datac => \recop|mem_io|ALT_INV_Equal19~0_combout\,
	datad => \recop|mem_io|ALT_INV_switches_reg\(4),
	datae => \recop|data_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_rd_data~26_combout\,
	combout => \recop|datapath_inst|mem_wb_rd_data~27_combout\);

-- Location: FF_X75_Y7_N25
\recop|datapath_inst|mem_wb_rd_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|mem_wb_rd_data~27_combout\,
	sclr => \recop|datapath_inst|mem_wb_rd_data[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|mem_wb_rd_data\(4));

-- Location: LABCELL_X71_Y5_N36
\recop|datapath_inst|reg_wr_data[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|reg_wr_data[4]~5_combout\ = ( \recop|datapath_inst|mem_wb_rd_data\(4) & ( (\recop|datapath_inst|mem_wb_alu_result\(4)) # (\recop|control_unit_inst|mem_to_reg~q\) ) ) # ( !\recop|datapath_inst|mem_wb_rd_data\(4) & ( 
-- (!\recop|control_unit_inst|mem_to_reg~q\ & \recop|datapath_inst|mem_wb_alu_result\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|control_unit_inst|ALT_INV_mem_to_reg~q\,
	datad => \recop|datapath_inst|ALT_INV_mem_wb_alu_result\(4),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_rd_data\(4),
	combout => \recop|datapath_inst|reg_wr_data[4]~5_combout\);

-- Location: LABCELL_X71_Y8_N12
\recop|datapath_inst|wr_data_addr[4]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|wr_data_addr[4]~52_combout\ = ( !\recop|datapath_inst|operand_b_temp[0]~3_combout\ & ( (!\recop|control_unit_inst|mem_addr_src\(1) & (((!\recop|control_unit_inst|mem_addr_src\(0) & (\recop|datapath_inst|operand_b_temp[4]~9_combout\)) 
-- # (\recop|control_unit_inst|mem_addr_src\(0) & ((\recop|datapath_inst|operand_a[4]~15_combout\)))))) # (\recop|control_unit_inst|mem_addr_src\(1) & (\recop|datapath_inst|id_ex_operand\(4))) ) ) # ( \recop|datapath_inst|operand_b_temp[0]~3_combout\ & ( 
-- (!\recop|control_unit_inst|mem_addr_src\(1) & (((!\recop|control_unit_inst|mem_addr_src\(0) & (\recop|datapath_inst|reg_wr_data[4]~5_combout\)) # (\recop|control_unit_inst|mem_addr_src\(0) & ((\recop|datapath_inst|operand_a[4]~15_combout\)))))) # 
-- (\recop|control_unit_inst|mem_addr_src\(1) & (\recop|datapath_inst|id_ex_operand\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100010001000111010001000100011101110111010001110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_id_ex_operand\(4),
	datab => \recop|control_unit_inst|ALT_INV_mem_addr_src\(1),
	datac => \recop|datapath_inst|ALT_INV_reg_wr_data[4]~5_combout\,
	datad => \recop|control_unit_inst|ALT_INV_mem_addr_src\(0),
	datae => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~3_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[4]~15_combout\,
	datag => \recop|datapath_inst|ALT_INV_operand_b_temp[4]~9_combout\,
	combout => \recop|datapath_inst|wr_data_addr[4]~52_combout\);

-- Location: FF_X71_Y8_N14
\recop|datapath_inst|ex_mem_wr_data_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|wr_data_addr[4]~52_combout\,
	sclr => \recop|datapath_inst|ex_mem_wr_data_addr[9]~0_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|ex_mem_wr_data_addr\(4));

-- Location: LABCELL_X74_Y8_N36
\recop|mem_io|Equal19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|Equal19~0_combout\ = ( \recop|datapath_inst|ex_mem_wr_data_addr\(1) & ( \recop|mem_io|Equal12~0_combout\ & ( (!\recop|datapath_inst|ex_mem_wr_data_addr\(4) & (\recop|datapath_inst|ex_mem_wr_data_addr\(2) & 
-- (\recop|datapath_inst|ex_mem_wr_data_addr\(3) & \recop|mem_io|Equal12~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(4),
	datab => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(2),
	datac => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(3),
	datad => \recop|mem_io|ALT_INV_Equal12~1_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(1),
	dataf => \recop|mem_io|ALT_INV_Equal12~0_combout\,
	combout => \recop|mem_io|Equal19~0_combout\);

-- Location: LABCELL_X75_Y7_N57
\recop|datapath_inst|mem_wb_rd_data[11]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data[11]~14_combout\ = ( \recop|datapath_inst|ex_mem_wr_data_addr\(2) & ( (!\recop|mem_io|Equal19~0_combout\ & (\KEY[0]~input_o\ & !\recop|mem_io|Equal18~0_combout\)) ) ) # ( !\recop|datapath_inst|ex_mem_wr_data_addr\(2) & ( 
-- (!\recop|mem_io|Equal19~0_combout\ & \KEY[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_Equal19~0_combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \recop|mem_io|ALT_INV_Equal18~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(2),
	combout => \recop|datapath_inst|mem_wb_rd_data[11]~14_combout\);

-- Location: FF_X75_Y8_N13
\recop|mem_io|ledr_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(15),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|ledr_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|ledr_reg\(15));

-- Location: LABCELL_X77_Y8_N57
\recop|mem_io|hex1_reg[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|hex1_reg[15]~feeder_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(15),
	combout => \recop|mem_io|hex1_reg[15]~feeder_combout\);

-- Location: FF_X77_Y8_N59
\recop|mem_io|hex1_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|mem_io|hex1_reg[15]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|mem_io|hex1_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex1_reg\(15));

-- Location: LABCELL_X79_Y8_N21
\recop|mem_io|hex3_reg[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|hex3_reg[15]~feeder_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(15),
	combout => \recop|mem_io|hex3_reg[15]~feeder_combout\);

-- Location: FF_X79_Y8_N22
\recop|mem_io|hex3_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|mem_io|hex3_reg[15]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|mem_io|hex3_reg[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex3_reg\(15));

-- Location: FF_X78_Y8_N2
\recop|mem_io|to_noc_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(15),
	sclr => \recop|mem_io|to_noc_reg[5]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|to_noc_reg\(31));

-- Location: FF_X74_Y8_N28
\recop|mem_io|to_noc_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_wr_data_addr\(15),
	sclr => \recop|mem_io|to_noc_reg[5]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|to_noc_reg\(15));

-- Location: MLABCELL_X78_Y8_N0
\recop|datapath_inst|mem_wb_rd_data~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~10_combout\ = ( \recop|mem_io|to_noc_reg\(15) & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & (\recop|datapath_inst|mem_wb_rd_data[11]~9_combout\)) # (\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & 
-- ((!\recop|datapath_inst|mem_wb_rd_data[11]~9_combout\ & ((\recop|mem_io|to_noc_reg\(31)))) # (\recop|datapath_inst|mem_wb_rd_data[11]~9_combout\ & (\recop|mem_io|hex3_reg\(15))))) ) ) # ( !\recop|mem_io|to_noc_reg\(15) & ( 
-- (\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & ((!\recop|datapath_inst|mem_wb_rd_data[11]~9_combout\ & ((\recop|mem_io|to_noc_reg\(31)))) # (\recop|datapath_inst|mem_wb_rd_data[11]~9_combout\ & (\recop|mem_io|hex3_reg\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010100100011011001110010001101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~0_combout\,
	datab => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~9_combout\,
	datac => \recop|mem_io|ALT_INV_hex3_reg\(15),
	datad => \recop|mem_io|ALT_INV_to_noc_reg\(31),
	dataf => \recop|mem_io|ALT_INV_to_noc_reg\(15),
	combout => \recop|datapath_inst|mem_wb_rd_data~10_combout\);

-- Location: FF_X75_Y8_N34
\recop|mem_io|hex0_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(15),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex0_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex0_reg\(15));

-- Location: FF_X77_Y8_N38
\recop|mem_io|hex2_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(15),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex2_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex2_reg\(15));

-- Location: LABCELL_X77_Y8_N36
\recop|datapath_inst|mem_wb_rd_data~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~12_combout\ = ( \recop|mem_io|hex2_reg\(15) & ( \recop|datapath_inst|mem_wb_rd_data[11]~11_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\) # (\recop|mem_io|hex1_reg\(15)) ) ) ) # ( 
-- !\recop|mem_io|hex2_reg\(15) & ( \recop|datapath_inst|mem_wb_rd_data[11]~11_combout\ & ( (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & \recop|mem_io|hex1_reg\(15)) ) ) ) # ( \recop|mem_io|hex2_reg\(15) & ( 
-- !\recop|datapath_inst|mem_wb_rd_data[11]~11_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & (\recop|datapath_inst|mem_wb_rd_data~10_combout\)) # (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & ((\recop|mem_io|hex0_reg\(15)))) ) ) 
-- ) # ( !\recop|mem_io|hex2_reg\(15) & ( !\recop|datapath_inst|mem_wb_rd_data[11]~11_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & (\recop|datapath_inst|mem_wb_rd_data~10_combout\)) # (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ 
-- & ((\recop|mem_io|hex0_reg\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~3_combout\,
	datab => \recop|mem_io|ALT_INV_hex1_reg\(15),
	datac => \recop|datapath_inst|ALT_INV_mem_wb_rd_data~10_combout\,
	datad => \recop|mem_io|ALT_INV_hex0_reg\(15),
	datae => \recop|mem_io|ALT_INV_hex2_reg\(15),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~11_combout\,
	combout => \recop|datapath_inst|mem_wb_rd_data~12_combout\);

-- Location: LABCELL_X70_Y8_N30
\recop|datapath_inst|mem_wb_rd_data~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~15_combout\ = ( \recop|datapath_inst|mem_wb_rd_data[11]~13_combout\ & ( \recop|data_mem|altsyncram_component|auto_generated|q_a\(15) & ( (\recop|mem_io|ledr_reg\(15)) # 
-- (\recop|datapath_inst|mem_wb_rd_data[11]~14_combout\) ) ) ) # ( !\recop|datapath_inst|mem_wb_rd_data[11]~13_combout\ & ( \recop|data_mem|altsyncram_component|auto_generated|q_a\(15) & ( (\recop|datapath_inst|mem_wb_rd_data[11]~14_combout\ & 
-- \recop|datapath_inst|mem_wb_rd_data~12_combout\) ) ) ) # ( \recop|datapath_inst|mem_wb_rd_data[11]~13_combout\ & ( !\recop|data_mem|altsyncram_component|auto_generated|q_a\(15) & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~14_combout\ & 
-- \recop|mem_io|ledr_reg\(15)) ) ) ) # ( !\recop|datapath_inst|mem_wb_rd_data[11]~13_combout\ & ( !\recop|data_mem|altsyncram_component|auto_generated|q_a\(15) & ( (\recop|datapath_inst|mem_wb_rd_data[11]~14_combout\ & 
-- \recop|datapath_inst|mem_wb_rd_data~12_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001000100010001000000101000001010111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~14_combout\,
	datab => \recop|mem_io|ALT_INV_ledr_reg\(15),
	datac => \recop|datapath_inst|ALT_INV_mem_wb_rd_data~12_combout\,
	datae => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~13_combout\,
	dataf => \recop|data_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	combout => \recop|datapath_inst|mem_wb_rd_data~15_combout\);

-- Location: FF_X70_Y8_N31
\recop|datapath_inst|mem_wb_rd_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|mem_wb_rd_data~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|mem_wb_rd_data\(15));

-- Location: FF_X70_Y8_N37
\recop|datapath_inst|mem_wb_alu_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(15),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|mem_wb_alu_result\(15));

-- Location: LABCELL_X68_Y8_N21
\recop|datapath_inst|reg_wr_data[15]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|reg_wr_data[15]~1_combout\ = ( \recop|control_unit_inst|mem_to_reg~q\ & ( \recop|datapath_inst|mem_wb_alu_result\(15) & ( \recop|datapath_inst|mem_wb_rd_data\(15) ) ) ) # ( !\recop|control_unit_inst|mem_to_reg~q\ & ( 
-- \recop|datapath_inst|mem_wb_alu_result\(15) ) ) # ( \recop|control_unit_inst|mem_to_reg~q\ & ( !\recop|datapath_inst|mem_wb_alu_result\(15) & ( \recop|datapath_inst|mem_wb_rd_data\(15) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_mem_wb_rd_data\(15),
	datae => \recop|control_unit_inst|ALT_INV_mem_to_reg~q\,
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_alu_result\(15),
	combout => \recop|datapath_inst|reg_wr_data[15]~1_combout\);

-- Location: MLABCELL_X72_Y6_N57
\recop|datapath_inst|operand_a[15]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_a[15]~7_combout\ = ( \recop|datapath_inst|operand_a[15]~3_combout\ & ( \recop|datapath_inst|reg_wr_data[15]~1_combout\ ) ) # ( !\recop|datapath_inst|operand_a[15]~3_combout\ & ( \recop|datapath_inst|operand_a[15]~6_combout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_reg_wr_data[15]~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_a[15]~6_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[15]~3_combout\,
	combout => \recop|datapath_inst|operand_a[15]~7_combout\);

-- Location: LABCELL_X73_Y5_N30
\recop|datapath_inst|ex_mem_alu_result~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~19_combout\ = ( \recop|datapath_inst|ex_mem_alu_result[2]~0_combout\ & ( \recop|control_unit_inst|alu_op.ALU_MAX~reg0_q\ & ( (!\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\ & 
-- !\recop|control_unit_inst|alu_op.ALU_B~reg0_q\) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result[2]~0_combout\ & ( \recop|control_unit_inst|alu_op.ALU_MAX~reg0_q\ & ( (!\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\ & 
-- (\recop|datapath_inst|operand_a[15]~7_combout\ & (!\recop|control_unit_inst|alu_op.ALU_B~reg0_q\ & !\recop|datapath_inst|operand_b[15]~53_combout\))) ) ) ) # ( \recop|datapath_inst|ex_mem_alu_result[2]~0_combout\ & ( 
-- !\recop|control_unit_inst|alu_op.ALU_MAX~reg0_q\ & ( (!\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\ & !\recop|control_unit_inst|alu_op.ALU_B~reg0_q\) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result[2]~0_combout\ & ( 
-- !\recop|control_unit_inst|alu_op.ALU_MAX~reg0_q\ & ( (!\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\ & !\recop|control_unit_inst|alu_op.ALU_B~reg0_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000000100000000000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_alu_op.ALU_OR~reg0_q\,
	datab => \recop|datapath_inst|ALT_INV_operand_a[15]~7_combout\,
	datac => \recop|control_unit_inst|ALT_INV_alu_op.ALU_B~reg0_q\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[15]~53_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~0_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_alu_op.ALU_MAX~reg0_q\,
	combout => \recop|datapath_inst|ex_mem_alu_result~19_combout\);

-- Location: MLABCELL_X72_Y4_N6
\recop|datapath_inst|ex_mem_alu_result~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~87_combout\ = ( \recop|datapath_inst|operand_a[14]~23_combout\ & ( ((!\recop|datapath_inst|operand_b[14]~29_combout\ & \recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\)) # 
-- (\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\) ) ) # ( !\recop|datapath_inst|operand_a[14]~23_combout\ & ( (\recop|datapath_inst|operand_b[14]~29_combout\ & \recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100001100111111110000110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_operand_b[14]~29_combout\,
	datac => \recop|control_unit_inst|ALT_INV_alu_op.ALU_XOR~reg0_q\,
	datad => \recop|control_unit_inst|ALT_INV_alu_op.ALU_OR~reg0_q\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[14]~23_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~87_combout\);

-- Location: MLABCELL_X72_Y4_N57
\recop|datapath_inst|ex_mem_alu_result~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~88_combout\ = ( \recop|datapath_inst|ex_mem_alu_result~76_combout\ & ( (!\recop|datapath_inst|alu_inst|ShiftRight0~9_combout\ & (!\recop|datapath_inst|ex_mem_alu_result~87_combout\ & 
-- ((!\recop|datapath_inst|ex_mem_alu_result~78_combout\) # (!\recop|datapath_inst|alu_inst|ShiftLeft0~10_combout\)))) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result~76_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result~87_combout\ & 
-- ((!\recop|datapath_inst|ex_mem_alu_result~78_combout\) # (!\recop|datapath_inst|alu_inst|ShiftLeft0~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011000000111100001100000010100000100000001010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~9_combout\,
	datab => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~78_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~87_combout\,
	datad => \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~10_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~76_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~88_combout\);

-- Location: LABCELL_X71_Y7_N6
\recop|datapath_inst|ex_mem_alu_result~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~85_combout\ = ( \recop|datapath_inst|ex_mem_alu_result[2]~10_combout\ & ( \recop|datapath_inst|alu_inst|ShiftLeft0~5_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ & 
-- ((\recop|datapath_inst|operand_a[13]~25_combout\))) # (\recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ & (\recop|datapath_inst|operand_a[11]~29_combout\)) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\ & ( 
-- \recop|datapath_inst|alu_inst|ShiftLeft0~5_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result[2]~9_combout\) # (\recop|datapath_inst|operand_a[12]~27_combout\) ) ) ) # ( \recop|datapath_inst|ex_mem_alu_result[2]~10_combout\ & ( 
-- !\recop|datapath_inst|alu_inst|ShiftLeft0~5_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ & ((\recop|datapath_inst|operand_a[13]~25_combout\))) # (\recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ & 
-- (\recop|datapath_inst|operand_a[11]~29_combout\)) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\ & ( !\recop|datapath_inst|alu_inst|ShiftLeft0~5_combout\ & ( (\recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ & 
-- \recop|datapath_inst|operand_a[12]~27_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[11]~29_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_a[13]~25_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~9_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[12]~27_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~10_combout\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~5_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~85_combout\);

-- Location: MLABCELL_X72_Y4_N9
\recop|datapath_inst|ex_mem_alu_result~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~86_combout\ = ( \recop|datapath_inst|ex_mem_alu_result~80_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result[2]~8_combout\ & ((\recop|datapath_inst|alu_inst|ShiftLeft0~1_combout\))) # 
-- (\recop|datapath_inst|ex_mem_alu_result[2]~8_combout\ & (\recop|datapath_inst|ex_mem_alu_result~85_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~8_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~85_combout\,
	datad => \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~1_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~80_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~86_combout\);

-- Location: MLABCELL_X72_Y4_N30
\recop|datapath_inst|ex_mem_alu_result~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~89_combout\ = ( !\recop|datapath_inst|ex_mem_alu_result~86_combout\ & ( (\recop|datapath_inst|ex_mem_alu_result~88_combout\ & ((!\recop|datapath_inst|alu_inst|Add0~45_sumout\) # 
-- (\recop|datapath_inst|ex_mem_alu_result[2]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110101000000001111010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~13_combout\,
	datac => \recop|datapath_inst|alu_inst|ALT_INV_Add0~45_sumout\,
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~88_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~86_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~89_combout\);

-- Location: MLABCELL_X72_Y4_N0
\recop|datapath_inst|ex_mem_alu_result~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~90_combout\ = ( \recop|datapath_inst|ex_mem_alu_result[15]~75_combout\ & ( \recop|datapath_inst|ex_mem_alu_result~89_combout\ & ( (\recop|datapath_inst|operand_b[14]~29_combout\ & 
-- ((!\recop|datapath_inst|ex_mem_alu_result~19_combout\) # ((\recop|control_unit_inst|alu_op.ALU_AND~reg0_q\ & \recop|datapath_inst|operand_a[14]~23_combout\)))) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result[15]~75_combout\ & ( 
-- \recop|datapath_inst|ex_mem_alu_result~89_combout\ & ( ((!\recop|datapath_inst|ex_mem_alu_result~19_combout\ & \recop|datapath_inst|operand_b[14]~29_combout\)) # (\recop|datapath_inst|operand_a[14]~23_combout\) ) ) ) # ( 
-- \recop|datapath_inst|ex_mem_alu_result[15]~75_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result~89_combout\ ) ) # ( !\recop|datapath_inst|ex_mem_alu_result[15]~75_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result~89_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100100010111111110010001000100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~19_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_b[14]~29_combout\,
	datac => \recop|control_unit_inst|ALT_INV_alu_op.ALU_AND~reg0_q\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[14]~23_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[15]~75_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~89_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~90_combout\);

-- Location: FF_X72_Y4_N2
\recop|datapath_inst|ex_mem_alu_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|ex_mem_alu_result~90_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|ex_mem_alu_result\(14));

-- Location: LABCELL_X67_Y8_N42
\recop|datapath_inst|eq_op_b[14]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|eq_op_b[14]~2_combout\ = ( \recop|datapath_inst|registerfile_inst|q_b[14]~51_combout\ & ( \recop|control_unit_inst|id_fwd_src_b~1_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result\(14) ) ) ) # ( 
-- !\recop|datapath_inst|registerfile_inst|q_b[14]~51_combout\ & ( \recop|control_unit_inst|id_fwd_src_b~1_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result\(14) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_b[14]~51_combout\ & ( 
-- !\recop|control_unit_inst|id_fwd_src_b~1_combout\ & ( (!\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\) # (!\recop|datapath_inst|registerfile_inst|q_b[14]~48_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(14),
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~1_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~48_combout\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~51_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_id_fwd_src_b~1_combout\,
	combout => \recop|datapath_inst|eq_op_b[14]~2_combout\);

-- Location: LABCELL_X68_Y5_N57
\recop|datapath_inst|eq_op_a[13]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|eq_op_a[13]~1_combout\ = ( \recop|control_unit_inst|id_fwd_src_a~1_combout\ & ( \recop|datapath_inst|registerfile_inst|q_a[13]~53_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result\(13) ) ) ) # ( 
-- !\recop|control_unit_inst|id_fwd_src_a~1_combout\ & ( \recop|datapath_inst|registerfile_inst|q_a[13]~53_combout\ & ( (!\recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\ & !\recop|datapath_inst|registerfile_inst|q_a[13]~56_combout\) ) ) ) # ( 
-- \recop|control_unit_inst|id_fwd_src_a~1_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_a[13]~53_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result\(13) ) ) ) # ( !\recop|control_unit_inst|id_fwd_src_a~1_combout\ & ( 
-- !\recop|datapath_inst|registerfile_inst|q_a[13]~53_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_a[13]~56_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111111110000000010100000101000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~1_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[13]~56_combout\,
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(13),
	datae => \recop|control_unit_inst|ALT_INV_id_fwd_src_a~1_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[13]~53_combout\,
	combout => \recop|datapath_inst|eq_op_a[13]~1_combout\);

-- Location: LABCELL_X68_Y4_N0
\recop|datapath_inst|eq_op_a[12]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|eq_op_a[12]~0_combout\ = ( \recop|control_unit_inst|id_fwd_src_a~1_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result\(12) ) ) # ( !\recop|control_unit_inst|id_fwd_src_a~1_combout\ & ( 
-- (!\recop|datapath_inst|registerfile_inst|q_a[12]~61_combout\ & ((!\recop|datapath_inst|registerfile_inst|q_a[12]~58_combout\) # (!\recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100011001000110010001100100011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[12]~58_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[12]~61_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~1_combout\,
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(12),
	dataf => \recop|control_unit_inst|ALT_INV_id_fwd_src_a~1_combout\,
	combout => \recop|datapath_inst|eq_op_a[12]~0_combout\);

-- Location: LABCELL_X68_Y4_N57
\recop|datapath_inst|eq_op_a[14]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|eq_op_a[14]~2_combout\ = ( !\recop|datapath_inst|ex_mem_alu_result\(14) & ( \recop|datapath_inst|registerfile_inst|q_a[14]~51_combout\ & ( \recop|control_unit_inst|id_fwd_src_a~1_combout\ ) ) ) # ( 
-- \recop|datapath_inst|ex_mem_alu_result\(14) & ( !\recop|datapath_inst|registerfile_inst|q_a[14]~51_combout\ & ( (!\recop|control_unit_inst|id_fwd_src_a~1_combout\ & ((!\recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\) # 
-- (!\recop|datapath_inst|registerfile_inst|q_a[14]~48_combout\))) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result\(14) & ( !\recop|datapath_inst|registerfile_inst|q_a[14]~51_combout\ & ( (!\recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\) # 
-- ((!\recop|datapath_inst|registerfile_inst|q_a[14]~48_combout\) # (\recop|control_unit_inst|id_fwd_src_a~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011111111111011100000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~1_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[14]~48_combout\,
	datad => \recop|control_unit_inst|ALT_INV_id_fwd_src_a~1_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(14),
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[14]~51_combout\,
	combout => \recop|datapath_inst|eq_op_a[14]~2_combout\);

-- Location: LABCELL_X67_Y7_N54
\recop|datapath_inst|eq_op_b[12]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|eq_op_b[12]~0_combout\ = ( \recop|control_unit_inst|id_fwd_src_b~1_combout\ & ( \recop|datapath_inst|registerfile_inst|q_b[12]~61_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result\(12) ) ) ) # ( 
-- \recop|control_unit_inst|id_fwd_src_b~1_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_b[12]~61_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result\(12) ) ) ) # ( !\recop|control_unit_inst|id_fwd_src_b~1_combout\ & ( 
-- !\recop|datapath_inst|registerfile_inst|q_b[12]~61_combout\ & ( (!\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\) # (!\recop|datapath_inst|registerfile_inst|q_b[12]~58_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101110111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~1_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[12]~58_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(12),
	datae => \recop|control_unit_inst|ALT_INV_id_fwd_src_b~1_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[12]~61_combout\,
	combout => \recop|datapath_inst|eq_op_b[12]~0_combout\);

-- Location: LABCELL_X68_Y7_N33
\recop|datapath_inst|eq_op_b[13]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|eq_op_b[13]~1_combout\ = ( \recop|control_unit_inst|id_fwd_src_b~1_combout\ & ( \recop|datapath_inst|registerfile_inst|q_b[13]~56_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result\(13) ) ) ) # ( 
-- \recop|control_unit_inst|id_fwd_src_b~1_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_b[13]~56_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result\(13) ) ) ) # ( !\recop|control_unit_inst|id_fwd_src_b~1_combout\ & ( 
-- !\recop|datapath_inst|registerfile_inst|q_b[13]~56_combout\ & ( (!\recop|datapath_inst|registerfile_inst|q_b[14]~1_combout\) # (!\recop|datapath_inst|registerfile_inst|q_b[13]~53_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000101010101010101000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(13),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[14]~1_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[13]~53_combout\,
	datae => \recop|control_unit_inst|ALT_INV_id_fwd_src_b~1_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_b[13]~56_combout\,
	combout => \recop|datapath_inst|eq_op_b[13]~1_combout\);

-- Location: LABCELL_X66_Y6_N54
\recop|datapath_inst|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Equal0~0_combout\ = ( \recop|datapath_inst|eq_op_b[12]~0_combout\ & ( \recop|datapath_inst|eq_op_b[13]~1_combout\ & ( (\recop|datapath_inst|eq_op_a[13]~1_combout\ & (\recop|datapath_inst|eq_op_a[12]~0_combout\ & 
-- (!\recop|datapath_inst|eq_op_b[14]~2_combout\ $ (\recop|datapath_inst|eq_op_a[14]~2_combout\)))) ) ) ) # ( !\recop|datapath_inst|eq_op_b[12]~0_combout\ & ( \recop|datapath_inst|eq_op_b[13]~1_combout\ & ( (\recop|datapath_inst|eq_op_a[13]~1_combout\ & 
-- (!\recop|datapath_inst|eq_op_a[12]~0_combout\ & (!\recop|datapath_inst|eq_op_b[14]~2_combout\ $ (\recop|datapath_inst|eq_op_a[14]~2_combout\)))) ) ) ) # ( \recop|datapath_inst|eq_op_b[12]~0_combout\ & ( !\recop|datapath_inst|eq_op_b[13]~1_combout\ & ( 
-- (!\recop|datapath_inst|eq_op_a[13]~1_combout\ & (\recop|datapath_inst|eq_op_a[12]~0_combout\ & (!\recop|datapath_inst|eq_op_b[14]~2_combout\ $ (\recop|datapath_inst|eq_op_a[14]~2_combout\)))) ) ) ) # ( !\recop|datapath_inst|eq_op_b[12]~0_combout\ & ( 
-- !\recop|datapath_inst|eq_op_b[13]~1_combout\ & ( (!\recop|datapath_inst|eq_op_a[13]~1_combout\ & (!\recop|datapath_inst|eq_op_a[12]~0_combout\ & (!\recop|datapath_inst|eq_op_b[14]~2_combout\ $ (\recop|datapath_inst|eq_op_a[14]~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000001000000000010000000010000100000000100000000001000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_eq_op_b[14]~2_combout\,
	datab => \recop|datapath_inst|ALT_INV_eq_op_a[13]~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_eq_op_a[12]~0_combout\,
	datad => \recop|datapath_inst|ALT_INV_eq_op_a[14]~2_combout\,
	datae => \recop|datapath_inst|ALT_INV_eq_op_b[12]~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_eq_op_b[13]~1_combout\,
	combout => \recop|datapath_inst|Equal0~0_combout\);

-- Location: MLABCELL_X65_Y6_N51
\recop|datapath_inst|instruction_fetch~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|instruction_fetch~0_combout\ = ( \recop|datapath_inst|instruction_reg\(24) & ( \recop|datapath_inst|Equal0~2_combout\ & ( (\recop|control_unit_inst|branch~0_combout\ & ((!\recop|datapath_inst|Equal0~0_combout\) # 
-- ((!\recop|datapath_inst|Equal0~9_combout\) # (!\recop|datapath_inst|instruction_reg\(25))))) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(24) & ( \recop|datapath_inst|Equal0~2_combout\ & ( (\recop|control_unit_inst|branch~0_combout\ & 
-- ((!\recop|datapath_inst|instruction_reg\(25)) # ((\recop|datapath_inst|Equal0~0_combout\ & \recop|datapath_inst|Equal0~9_combout\)))) ) ) ) # ( \recop|datapath_inst|instruction_reg\(24) & ( !\recop|datapath_inst|Equal0~2_combout\ & ( 
-- \recop|control_unit_inst|branch~0_combout\ ) ) ) # ( !\recop|datapath_inst|instruction_reg\(24) & ( !\recop|datapath_inst|Equal0~2_combout\ & ( (\recop|control_unit_inst|branch~0_combout\ & !\recop|datapath_inst|instruction_reg\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010101010101010101000000010101010101010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_branch~0_combout\,
	datab => \recop|datapath_inst|ALT_INV_Equal0~0_combout\,
	datac => \recop|datapath_inst|ALT_INV_Equal0~9_combout\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(25),
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(24),
	dataf => \recop|datapath_inst|ALT_INV_Equal0~2_combout\,
	combout => \recop|datapath_inst|instruction_fetch~0_combout\);

-- Location: MLABCELL_X65_Y6_N57
\recop|datapath_inst|instruction_reg[16]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|instruction_reg[16]~0_combout\ = ( \recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\KEY[0]~input_o\) # (\recop|control_unit_inst|id_flush~3_combout\) ) ) # ( !\recop|datapath_inst|instruction_fetch~0_combout\ & ( 
-- !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|control_unit_inst|ALT_INV_id_flush~3_combout\,
	datad => \ALT_INV_KEY[0]~input_o\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_fetch~0_combout\,
	combout => \recop|datapath_inst|instruction_reg[16]~0_combout\);

-- Location: FF_X59_Y6_N56
\recop|datapath_inst|instruction_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|instruction_reg[13]~feeder_combout\,
	sclr => \recop|datapath_inst|instruction_reg[16]~0_combout\,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|instruction_reg\(13));

-- Location: LABCELL_X62_Y6_N30
\recop|datapath_inst|pc~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|pc~14_combout\ = ( \recop|control_unit_inst|pc_src[1]~0_combout\ & ( \recop|datapath_inst|instruction_fetch~0_combout\ & ( \recop|datapath_inst|instruction_reg\(13) ) ) ) # ( !\recop|control_unit_inst|pc_src[1]~0_combout\ & ( 
-- \recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\recop|control_unit_inst|pc_src[0]~1_combout\ & ((\recop|datapath_inst|Add0~33_sumout\))) # (\recop|control_unit_inst|pc_src[0]~1_combout\ & 
-- (\recop|datapath_inst|registerfile_inst|q_a[13]~57_combout\)) ) ) ) # ( \recop|control_unit_inst|pc_src[1]~0_combout\ & ( !\recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\recop|control_unit_inst|pc_src[0]~1_combout\ & 
-- ((\recop|datapath_inst|Add0~33_sumout\))) # (\recop|control_unit_inst|pc_src[0]~1_combout\ & (\recop|datapath_inst|registerfile_inst|q_a[13]~57_combout\)) ) ) ) # ( !\recop|control_unit_inst|pc_src[1]~0_combout\ & ( 
-- !\recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\recop|control_unit_inst|pc_src[0]~1_combout\ & ((\recop|datapath_inst|Add0~33_sumout\))) # (\recop|control_unit_inst|pc_src[0]~1_combout\ & 
-- (\recop|datapath_inst|registerfile_inst|q_a[13]~57_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_pc_src[0]~1_combout\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(13),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[13]~57_combout\,
	datad => \recop|datapath_inst|ALT_INV_Add0~33_sumout\,
	datae => \recop|control_unit_inst|ALT_INV_pc_src[1]~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_fetch~0_combout\,
	combout => \recop|datapath_inst|pc~14_combout\);

-- Location: FF_X62_Y6_N32
\recop|datapath_inst|pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|pc~14_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|pc\(13));

-- Location: MLABCELL_X59_Y6_N39
\recop|datapath_inst|instruction_reg[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|instruction_reg[12]~feeder_combout\ = ( \recop|prog_mem|altsyncram_component|auto_generated|q_a\(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|prog_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \recop|datapath_inst|instruction_reg[12]~feeder_combout\);

-- Location: FF_X59_Y6_N41
\recop|datapath_inst|instruction_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|instruction_reg[12]~feeder_combout\,
	sclr => \recop|datapath_inst|instruction_reg[16]~0_combout\,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|instruction_reg\(12));

-- Location: LABCELL_X62_Y6_N12
\recop|datapath_inst|pc~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|pc~13_combout\ = ( \recop|control_unit_inst|pc_src[0]~1_combout\ & ( \recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\recop|control_unit_inst|pc_src[1]~0_combout\ & 
-- ((\recop|datapath_inst|registerfile_inst|q_a[12]~62_combout\))) # (\recop|control_unit_inst|pc_src[1]~0_combout\ & (\recop|datapath_inst|instruction_reg\(12))) ) ) ) # ( !\recop|control_unit_inst|pc_src[0]~1_combout\ & ( 
-- \recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\recop|control_unit_inst|pc_src[1]~0_combout\ & ((\recop|datapath_inst|Add0~37_sumout\))) # (\recop|control_unit_inst|pc_src[1]~0_combout\ & (\recop|datapath_inst|instruction_reg\(12))) ) ) ) # ( 
-- \recop|control_unit_inst|pc_src[0]~1_combout\ & ( !\recop|datapath_inst|instruction_fetch~0_combout\ & ( \recop|datapath_inst|registerfile_inst|q_a[12]~62_combout\ ) ) ) # ( !\recop|control_unit_inst|pc_src[0]~1_combout\ & ( 
-- !\recop|datapath_inst|instruction_fetch~0_combout\ & ( \recop|datapath_inst|Add0~37_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100000101111101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(12),
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[12]~62_combout\,
	datac => \recop|control_unit_inst|ALT_INV_pc_src[1]~0_combout\,
	datad => \recop|datapath_inst|ALT_INV_Add0~37_sumout\,
	datae => \recop|control_unit_inst|ALT_INV_pc_src[0]~1_combout\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_fetch~0_combout\,
	combout => \recop|datapath_inst|pc~13_combout\);

-- Location: FF_X62_Y6_N14
\recop|datapath_inst|pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|pc~13_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|pc\(12));

-- Location: FF_X66_Y7_N17
\recop|datapath_inst|instruction_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|prog_mem|altsyncram_component|auto_generated|q_a\(23),
	sclr => \recop|datapath_inst|instruction_reg[16]~0_combout\,
	sload => VCC,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|instruction_reg\(23));

-- Location: FF_X70_Y5_N32
\recop|datapath_inst|id_ex_r_addr_z[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|instruction_reg\(23),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_r_addr_z\(3));

-- Location: LABCELL_X70_Y5_N3
\recop|datapath_inst|id_ex_r_dst[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|id_ex_r_dst[3]~3_combout\ = ( \recop|datapath_inst|id_ex_operand\(15) & ( (\recop|control_unit_inst|reg_dst~q\) # (\recop|datapath_inst|id_ex_r_addr_z\(3)) ) ) # ( !\recop|datapath_inst|id_ex_operand\(15) & ( 
-- (\recop|datapath_inst|id_ex_r_addr_z\(3) & !\recop|control_unit_inst|reg_dst~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_id_ex_r_addr_z\(3),
	datad => \recop|control_unit_inst|ALT_INV_reg_dst~q\,
	dataf => \recop|datapath_inst|ALT_INV_id_ex_operand\(15),
	combout => \recop|datapath_inst|id_ex_r_dst[3]~3_combout\);

-- Location: FF_X70_Y5_N5
\recop|datapath_inst|ex_mem_dst_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|id_ex_r_dst[3]~3_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|ex_mem_dst_reg\(3));

-- Location: FF_X67_Y7_N14
\recop|datapath_inst|mem_wb_dst_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_dst_reg\(3),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|mem_wb_dst_reg\(3));

-- Location: LABCELL_X66_Y5_N51
\recop|datapath_inst|registerfile_inst|q_a[8]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[8]~5_combout\ = ( \recop|datapath_inst|mem_wb_dst_reg\(2) & ( (\recop|datapath_inst|instruction_reg\(19) & (\recop|datapath_inst|instruction_reg\(18) & ((!\recop|datapath_inst|mem_wb_dst_reg\(3)) # 
-- (!\recop|datapath_inst|registerfile_inst|process_1~0_combout\)))) ) ) # ( !\recop|datapath_inst|mem_wb_dst_reg\(2) & ( (\recop|datapath_inst|instruction_reg\(19) & \recop|datapath_inst|instruction_reg\(18)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100100000000000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(3),
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(19),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_process_1~0_combout\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(18),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_dst_reg\(2),
	combout => \recop|datapath_inst|registerfile_inst|q_a[8]~5_combout\);

-- Location: MLABCELL_X65_Y3_N36
\recop|datapath_inst|registerfile_inst|q_a[11]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[11]~64_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[12][11]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[14][11]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16)) # 
-- ((!\recop|datapath_inst|instruction_reg\(17) & (\recop|datapath_inst|registerfile_inst|registers[13][11]~q\)) # (\recop|datapath_inst|instruction_reg\(17) & ((\recop|datapath_inst|registerfile_inst|registers[15][11]~q\)))) ) ) ) # ( 
-- !\recop|datapath_inst|registerfile_inst|registers[12][11]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[14][11]~q\ & ( (!\recop|datapath_inst|instruction_reg\(17) & (\recop|datapath_inst|registerfile_inst|registers[13][11]~q\ & 
-- (\recop|datapath_inst|instruction_reg\(16)))) # (\recop|datapath_inst|instruction_reg\(17) & (((!\recop|datapath_inst|instruction_reg\(16)) # (\recop|datapath_inst|registerfile_inst|registers[15][11]~q\)))) ) ) ) # ( 
-- \recop|datapath_inst|registerfile_inst|registers[12][11]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[14][11]~q\ & ( (!\recop|datapath_inst|instruction_reg\(17) & (((!\recop|datapath_inst|instruction_reg\(16))) # 
-- (\recop|datapath_inst|registerfile_inst|registers[13][11]~q\))) # (\recop|datapath_inst|instruction_reg\(17) & (((\recop|datapath_inst|instruction_reg\(16) & \recop|datapath_inst|registerfile_inst|registers[15][11]~q\)))) ) ) ) # ( 
-- !\recop|datapath_inst|registerfile_inst|registers[12][11]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[14][11]~q\ & ( (\recop|datapath_inst|instruction_reg\(16) & ((!\recop|datapath_inst|instruction_reg\(17) & 
-- (\recop|datapath_inst|registerfile_inst|registers[13][11]~q\)) # (\recop|datapath_inst|instruction_reg\(17) & ((\recop|datapath_inst|registerfile_inst|registers[15][11]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111110001001100011100110100001101111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[13][11]~q\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[15][11]~q\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[12][11]~q\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[14][11]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[11]~64_combout\);

-- Location: LABCELL_X64_Y8_N30
\recop|datapath_inst|registerfile_inst|q_a[11]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[11]~66_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[1][11]~q\ & ( !\recop|datapath_inst|instruction_reg\(18) & ( (!\recop|datapath_inst|instruction_reg\(16) & 
-- (\recop|datapath_inst|registerfile_inst|registers[2][11]~q\ & ((\recop|datapath_inst|instruction_reg\(17))))) # (\recop|datapath_inst|instruction_reg\(16) & (((!\recop|datapath_inst|instruction_reg\(17)) # 
-- (\recop|datapath_inst|registerfile_inst|registers[3][11]~q\)))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|registers[1][11]~q\ & ( !\recop|datapath_inst|instruction_reg\(18) & ( (\recop|datapath_inst|instruction_reg\(17) & 
-- ((!\recop|datapath_inst|instruction_reg\(16) & (\recop|datapath_inst|registerfile_inst|registers[2][11]~q\)) # (\recop|datapath_inst|instruction_reg\(16) & ((\recop|datapath_inst|registerfile_inst|registers[3][11]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][11]~q\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][11]~q\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][11]~q\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(18),
	combout => \recop|datapath_inst|registerfile_inst|q_a[11]~66_combout\);

-- Location: MLABCELL_X65_Y9_N30
\recop|datapath_inst|registerfile_inst|q_a[11]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[11]~65_combout\ = ( \recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|registerfile_inst|registers[7][11]~q\ ) ) ) # ( 
-- !\recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|registerfile_inst|registers[6][11]~q\ ) ) ) # ( \recop|datapath_inst|instruction_reg\(16) & ( !\recop|datapath_inst|instruction_reg\(17) & ( 
-- \recop|datapath_inst|registerfile_inst|registers[5][11]~q\ ) ) ) # ( !\recop|datapath_inst|instruction_reg\(16) & ( !\recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|registerfile_inst|registers[4][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][11]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][11]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][11]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][11]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	combout => \recop|datapath_inst|registerfile_inst|q_a[11]~65_combout\);

-- Location: LABCELL_X64_Y8_N48
\recop|datapath_inst|registerfile_inst|q_a[11]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[11]~67_combout\ = ( \recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\ & ( ((\recop|datapath_inst|instruction_reg\(18) & \recop|datapath_inst|registerfile_inst|q_a[11]~65_combout\)) # 
-- (\recop|datapath_inst|registerfile_inst|q_a[11]~66_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(18),
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[11]~66_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[11]~65_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~2_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[11]~67_combout\);

-- Location: MLABCELL_X65_Y5_N39
\recop|datapath_inst|registerfile_inst|q_a[11]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[11]~68_combout\ = ( \recop|datapath_inst|registerfile_inst|process_1~1_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_a[11]~67_combout\ & ( (!\recop|datapath_inst|reg_wr_data[11]~12_combout\ & 
-- ((!\recop|datapath_inst|registerfile_inst|q_a[8]~5_combout\) # (!\recop|datapath_inst|registerfile_inst|q_a[11]~64_combout\))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|process_1~1_combout\ & ( 
-- !\recop|datapath_inst|registerfile_inst|q_a[11]~67_combout\ & ( (!\recop|datapath_inst|registerfile_inst|q_a[8]~5_combout\) # (!\recop|datapath_inst|registerfile_inst|q_a[11]~64_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010110011001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~5_combout\,
	datab => \recop|datapath_inst|ALT_INV_reg_wr_data[11]~12_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[11]~64_combout\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_process_1~1_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[11]~67_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[11]~68_combout\);

-- Location: LABCELL_X64_Y6_N51
\recop|datapath_inst|registerfile_inst|q_a[11]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[11]~69_combout\ = ( \recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\ & ( (!\recop|datapath_inst|registerfile_inst|q_a[11]~68_combout\) # (\recop|datapath_inst|registerfile_inst|q_a[11]~63_combout\) ) ) # 
-- ( !\recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_a[11]~68_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[11]~68_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[11]~63_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~1_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[11]~69_combout\);

-- Location: LABCELL_X64_Y6_N6
\recop|datapath_inst|pc~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|pc~12_combout\ = ( \recop|control_unit_inst|pc_src[0]~1_combout\ & ( \recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\recop|control_unit_inst|pc_src[1]~0_combout\ & (\recop|datapath_inst|registerfile_inst|q_a[11]~69_combout\)) 
-- # (\recop|control_unit_inst|pc_src[1]~0_combout\ & ((\recop|datapath_inst|instruction_reg\(11)))) ) ) ) # ( !\recop|control_unit_inst|pc_src[0]~1_combout\ & ( \recop|datapath_inst|instruction_fetch~0_combout\ & ( 
-- (!\recop|control_unit_inst|pc_src[1]~0_combout\ & ((\recop|datapath_inst|Add0~41_sumout\))) # (\recop|control_unit_inst|pc_src[1]~0_combout\ & (\recop|datapath_inst|instruction_reg\(11))) ) ) ) # ( \recop|control_unit_inst|pc_src[0]~1_combout\ & ( 
-- !\recop|datapath_inst|instruction_fetch~0_combout\ & ( \recop|datapath_inst|registerfile_inst|q_a[11]~69_combout\ ) ) ) # ( !\recop|control_unit_inst|pc_src[0]~1_combout\ & ( !\recop|datapath_inst|instruction_fetch~0_combout\ & ( 
-- \recop|datapath_inst|Add0~41_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100000011111100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[11]~69_combout\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(11),
	datac => \recop|control_unit_inst|ALT_INV_pc_src[1]~0_combout\,
	datad => \recop|datapath_inst|ALT_INV_Add0~41_sumout\,
	datae => \recop|control_unit_inst|ALT_INV_pc_src[0]~1_combout\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_fetch~0_combout\,
	combout => \recop|datapath_inst|pc~12_combout\);

-- Location: FF_X64_Y6_N8
\recop|datapath_inst|pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|pc~12_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|pc\(11));

-- Location: FF_X59_Y6_N50
\recop|datapath_inst|instruction_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|prog_mem|altsyncram_component|auto_generated|q_a\(10),
	sclr => \recop|datapath_inst|instruction_reg[16]~0_combout\,
	sload => VCC,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|instruction_reg\(10));

-- Location: LABCELL_X64_Y6_N24
\recop|datapath_inst|pc~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|pc~11_combout\ = ( \recop|control_unit_inst|pc_src[0]~1_combout\ & ( \recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\recop|control_unit_inst|pc_src[1]~0_combout\ & 
-- ((\recop|datapath_inst|registerfile_inst|q_a[10]~81_combout\))) # (\recop|control_unit_inst|pc_src[1]~0_combout\ & (\recop|datapath_inst|instruction_reg\(10))) ) ) ) # ( !\recop|control_unit_inst|pc_src[0]~1_combout\ & ( 
-- \recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\recop|control_unit_inst|pc_src[1]~0_combout\ & ((\recop|datapath_inst|Add0~45_sumout\))) # (\recop|control_unit_inst|pc_src[1]~0_combout\ & (\recop|datapath_inst|instruction_reg\(10))) ) ) ) # ( 
-- \recop|control_unit_inst|pc_src[0]~1_combout\ & ( !\recop|datapath_inst|instruction_fetch~0_combout\ & ( \recop|datapath_inst|registerfile_inst|q_a[10]~81_combout\ ) ) ) # ( !\recop|control_unit_inst|pc_src[0]~1_combout\ & ( 
-- !\recop|datapath_inst|instruction_fetch~0_combout\ & ( \recop|datapath_inst|Add0~45_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100010001101110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_pc_src[1]~0_combout\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(10),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[10]~81_combout\,
	datad => \recop|datapath_inst|ALT_INV_Add0~45_sumout\,
	datae => \recop|control_unit_inst|ALT_INV_pc_src[0]~1_combout\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_fetch~0_combout\,
	combout => \recop|datapath_inst|pc~11_combout\);

-- Location: FF_X64_Y6_N26
\recop|datapath_inst|pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|pc~11_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|pc\(10));

-- Location: MLABCELL_X59_Y7_N39
\recop|datapath_inst|instruction_reg[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|instruction_reg[9]~feeder_combout\ = ( \recop|prog_mem|altsyncram_component|auto_generated|q_a\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|prog_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	combout => \recop|datapath_inst|instruction_reg[9]~feeder_combout\);

-- Location: FF_X59_Y7_N41
\recop|datapath_inst|instruction_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|instruction_reg[9]~feeder_combout\,
	sclr => \recop|datapath_inst|instruction_reg[16]~0_combout\,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|instruction_reg\(9));

-- Location: LABCELL_X63_Y6_N21
\recop|datapath_inst|pc~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|pc~10_combout\ = ( \recop|control_unit_inst|pc_src[1]~0_combout\ & ( \recop|datapath_inst|instruction_fetch~0_combout\ & ( \recop|datapath_inst|instruction_reg\(9) ) ) ) # ( !\recop|control_unit_inst|pc_src[1]~0_combout\ & ( 
-- \recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\recop|control_unit_inst|pc_src[0]~1_combout\ & (\recop|datapath_inst|Add0~49_sumout\)) # (\recop|control_unit_inst|pc_src[0]~1_combout\ & 
-- ((\recop|datapath_inst|registerfile_inst|q_a[9]~74_combout\))) ) ) ) # ( \recop|control_unit_inst|pc_src[1]~0_combout\ & ( !\recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\recop|control_unit_inst|pc_src[0]~1_combout\ & 
-- (\recop|datapath_inst|Add0~49_sumout\)) # (\recop|control_unit_inst|pc_src[0]~1_combout\ & ((\recop|datapath_inst|registerfile_inst|q_a[9]~74_combout\))) ) ) ) # ( !\recop|control_unit_inst|pc_src[1]~0_combout\ & ( 
-- !\recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\recop|control_unit_inst|pc_src[0]~1_combout\ & (\recop|datapath_inst|Add0~49_sumout\)) # (\recop|control_unit_inst|pc_src[0]~1_combout\ & 
-- ((\recop|datapath_inst|registerfile_inst|q_a[9]~74_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111101010000010111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_Add0~49_sumout\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(9),
	datac => \recop|control_unit_inst|ALT_INV_pc_src[0]~1_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[9]~74_combout\,
	datae => \recop|control_unit_inst|ALT_INV_pc_src[1]~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_fetch~0_combout\,
	combout => \recop|datapath_inst|pc~10_combout\);

-- Location: FF_X63_Y6_N23
\recop|datapath_inst|pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|pc~10_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|pc\(9));

-- Location: FF_X66_Y5_N8
\recop|datapath_inst|instruction_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|prog_mem|altsyncram_component|auto_generated|q_a\(16),
	sclr => \recop|datapath_inst|instruction_reg[16]~0_combout\,
	sload => VCC,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|instruction_reg\(16));

-- Location: LABCELL_X62_Y7_N9
\recop|datapath_inst|registerfile_inst|q_a[8]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[8]~82_combout\ = ( \recop|datapath_inst|registerfile_inst|registers[10][8]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[11][8]~q\ & ( ((!\recop|datapath_inst|instruction_reg\(16) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[8][8]~q\))) # (\recop|datapath_inst|instruction_reg\(16) & (\recop|datapath_inst|registerfile_inst|registers[9][8]~q\))) # (\recop|datapath_inst|instruction_reg\(17)) ) ) ) # ( 
-- !\recop|datapath_inst|registerfile_inst|registers[10][8]~q\ & ( \recop|datapath_inst|registerfile_inst|registers[11][8]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16) & (((\recop|datapath_inst|registerfile_inst|registers[8][8]~q\ & 
-- !\recop|datapath_inst|instruction_reg\(17))))) # (\recop|datapath_inst|instruction_reg\(16) & (((\recop|datapath_inst|instruction_reg\(17))) # (\recop|datapath_inst|registerfile_inst|registers[9][8]~q\))) ) ) ) # ( 
-- \recop|datapath_inst|registerfile_inst|registers[10][8]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[11][8]~q\ & ( (!\recop|datapath_inst|instruction_reg\(16) & (((\recop|datapath_inst|instruction_reg\(17)) # 
-- (\recop|datapath_inst|registerfile_inst|registers[8][8]~q\)))) # (\recop|datapath_inst|instruction_reg\(16) & (\recop|datapath_inst|registerfile_inst|registers[9][8]~q\ & ((!\recop|datapath_inst|instruction_reg\(17))))) ) ) ) # ( 
-- !\recop|datapath_inst|registerfile_inst|registers[10][8]~q\ & ( !\recop|datapath_inst|registerfile_inst|registers[11][8]~q\ & ( (!\recop|datapath_inst|instruction_reg\(17) & ((!\recop|datapath_inst|instruction_reg\(16) & 
-- ((\recop|datapath_inst|registerfile_inst|registers[8][8]~q\))) # (\recop|datapath_inst|instruction_reg\(16) & (\recop|datapath_inst|registerfile_inst|registers[9][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[9][8]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[8][8]~q\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[10][8]~q\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[11][8]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[8]~82_combout\);

-- Location: LABCELL_X62_Y6_N0
\recop|datapath_inst|registerfile_inst|q_a[8]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[8]~86_combout\ = ( \recop|datapath_inst|registerfile_inst|q_a[8]~87_combout\ & ( \recop|datapath_inst|registerfile_inst|q_a[8]~85_combout\ ) ) # ( !\recop|datapath_inst|registerfile_inst|q_a[8]~87_combout\ & ( 
-- \recop|datapath_inst|registerfile_inst|q_a[8]~85_combout\ ) ) # ( \recop|datapath_inst|registerfile_inst|q_a[8]~87_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_a[8]~85_combout\ & ( ((\recop|datapath_inst|registerfile_inst|q_a[8]~82_combout\ & 
-- \recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\)) # (\recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_a[8]~87_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_a[8]~85_combout\ & ( 
-- (\recop|datapath_inst|registerfile_inst|q_a[8]~82_combout\ & \recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000111110001111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~82_combout\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~1_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~2_combout\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~87_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~85_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[8]~86_combout\);

-- Location: LABCELL_X62_Y6_N42
\recop|datapath_inst|pc~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|pc~9_combout\ = ( \recop|datapath_inst|instruction_reg\(8) & ( \recop|datapath_inst|instruction_fetch~0_combout\ & ( ((!\recop|control_unit_inst|pc_src[0]~1_combout\ & ((\recop|datapath_inst|Add0~53_sumout\))) # 
-- (\recop|control_unit_inst|pc_src[0]~1_combout\ & (\recop|datapath_inst|registerfile_inst|q_a[8]~86_combout\))) # (\recop|control_unit_inst|pc_src[1]~0_combout\) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(8) & ( 
-- \recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\recop|control_unit_inst|pc_src[1]~0_combout\ & ((!\recop|control_unit_inst|pc_src[0]~1_combout\ & ((\recop|datapath_inst|Add0~53_sumout\))) # (\recop|control_unit_inst|pc_src[0]~1_combout\ & 
-- (\recop|datapath_inst|registerfile_inst|q_a[8]~86_combout\)))) ) ) ) # ( \recop|datapath_inst|instruction_reg\(8) & ( !\recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\recop|control_unit_inst|pc_src[0]~1_combout\ & 
-- ((\recop|datapath_inst|Add0~53_sumout\))) # (\recop|control_unit_inst|pc_src[0]~1_combout\ & (\recop|datapath_inst|registerfile_inst|q_a[8]~86_combout\)) ) ) ) # ( !\recop|datapath_inst|instruction_reg\(8) & ( 
-- !\recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\recop|control_unit_inst|pc_src[0]~1_combout\ & ((\recop|datapath_inst|Add0~53_sumout\))) # (\recop|control_unit_inst|pc_src[0]~1_combout\ & 
-- (\recop|datapath_inst|registerfile_inst|q_a[8]~86_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100110000010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~86_combout\,
	datab => \recop|datapath_inst|ALT_INV_Add0~53_sumout\,
	datac => \recop|control_unit_inst|ALT_INV_pc_src[1]~0_combout\,
	datad => \recop|control_unit_inst|ALT_INV_pc_src[0]~1_combout\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(8),
	dataf => \recop|datapath_inst|ALT_INV_instruction_fetch~0_combout\,
	combout => \recop|datapath_inst|pc~9_combout\);

-- Location: FF_X62_Y6_N44
\recop|datapath_inst|pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|pc~9_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|pc\(8));

-- Location: M10K_X58_Y2_N0
\recop|prog_mem|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000410000000004000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./code/bin/multiply.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem|altsyncram:altsyncram_component|altsyncram_4ah1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \recop|recop_pll_inst|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	portaaddr => \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: FF_X59_Y6_N44
\recop|datapath_inst|instruction_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|prog_mem|altsyncram_component|auto_generated|q_a\(7),
	sclr => \recop|datapath_inst|instruction_reg[16]~0_combout\,
	sload => VCC,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|instruction_reg\(7));

-- Location: LABCELL_X62_Y6_N24
\recop|datapath_inst|pc~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|pc~8_combout\ = ( \recop|control_unit_inst|pc_src[1]~0_combout\ & ( \recop|datapath_inst|instruction_fetch~0_combout\ & ( \recop|datapath_inst|instruction_reg\(7) ) ) ) # ( !\recop|control_unit_inst|pc_src[1]~0_combout\ & ( 
-- \recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\recop|control_unit_inst|pc_src[0]~1_combout\ & (\recop|datapath_inst|Add0~5_sumout\)) # (\recop|control_unit_inst|pc_src[0]~1_combout\ & 
-- ((\recop|datapath_inst|registerfile_inst|q_a[7]~17_combout\))) ) ) ) # ( \recop|control_unit_inst|pc_src[1]~0_combout\ & ( !\recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\recop|control_unit_inst|pc_src[0]~1_combout\ & 
-- (\recop|datapath_inst|Add0~5_sumout\)) # (\recop|control_unit_inst|pc_src[0]~1_combout\ & ((\recop|datapath_inst|registerfile_inst|q_a[7]~17_combout\))) ) ) ) # ( !\recop|control_unit_inst|pc_src[1]~0_combout\ & ( 
-- !\recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\recop|control_unit_inst|pc_src[0]~1_combout\ & (\recop|datapath_inst|Add0~5_sumout\)) # (\recop|control_unit_inst|pc_src[0]~1_combout\ & 
-- ((\recop|datapath_inst|registerfile_inst|q_a[7]~17_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100110011000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(7),
	datab => \recop|datapath_inst|ALT_INV_Add0~5_sumout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[7]~17_combout\,
	datad => \recop|control_unit_inst|ALT_INV_pc_src[0]~1_combout\,
	datae => \recop|control_unit_inst|ALT_INV_pc_src[1]~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_fetch~0_combout\,
	combout => \recop|datapath_inst|pc~8_combout\);

-- Location: FF_X62_Y6_N26
\recop|datapath_inst|pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|pc~8_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|pc\(7));

-- Location: MLABCELL_X59_Y6_N27
\recop|datapath_inst|instruction_reg[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|instruction_reg[6]~feeder_combout\ = ( \recop|prog_mem|altsyncram_component|auto_generated|q_a\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|prog_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \recop|datapath_inst|instruction_reg[6]~feeder_combout\);

-- Location: FF_X59_Y6_N29
\recop|datapath_inst|instruction_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|instruction_reg[6]~feeder_combout\,
	sclr => \recop|datapath_inst|instruction_reg[16]~0_combout\,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|instruction_reg\(6));

-- Location: LABCELL_X63_Y6_N36
\recop|datapath_inst|pc~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|pc~7_combout\ = ( \recop|datapath_inst|registerfile_inst|q_a[6]~22_combout\ & ( \recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\recop|control_unit_inst|pc_src[1]~0_combout\ & (((\recop|control_unit_inst|pc_src[0]~1_combout\)) 
-- # (\recop|datapath_inst|Add0~9_sumout\))) # (\recop|control_unit_inst|pc_src[1]~0_combout\ & (((\recop|datapath_inst|instruction_reg\(6))))) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_a[6]~22_combout\ & ( 
-- \recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\recop|control_unit_inst|pc_src[1]~0_combout\ & (\recop|datapath_inst|Add0~9_sumout\ & ((!\recop|control_unit_inst|pc_src[0]~1_combout\)))) # (\recop|control_unit_inst|pc_src[1]~0_combout\ & 
-- (((\recop|datapath_inst|instruction_reg\(6))))) ) ) ) # ( \recop|datapath_inst|registerfile_inst|q_a[6]~22_combout\ & ( !\recop|datapath_inst|instruction_fetch~0_combout\ & ( (\recop|control_unit_inst|pc_src[0]~1_combout\) # 
-- (\recop|datapath_inst|Add0~9_sumout\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_a[6]~22_combout\ & ( !\recop|datapath_inst|instruction_fetch~0_combout\ & ( (\recop|datapath_inst|Add0~9_sumout\ & !\recop|control_unit_inst|pc_src[0]~1_combout\) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111101010011000000110101001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_Add0~9_sumout\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(6),
	datac => \recop|control_unit_inst|ALT_INV_pc_src[1]~0_combout\,
	datad => \recop|control_unit_inst|ALT_INV_pc_src[0]~1_combout\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[6]~22_combout\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_fetch~0_combout\,
	combout => \recop|datapath_inst|pc~7_combout\);

-- Location: FF_X63_Y6_N38
\recop|datapath_inst|pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|pc~7_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|pc\(6));

-- Location: LABCELL_X50_Y6_N27
\recop|datapath_inst|instruction_reg[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|instruction_reg[5]~feeder_combout\ = ( \recop|prog_mem|altsyncram_component|auto_generated|q_a\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|prog_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	combout => \recop|datapath_inst|instruction_reg[5]~feeder_combout\);

-- Location: FF_X50_Y6_N29
\recop|datapath_inst|instruction_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|instruction_reg[5]~feeder_combout\,
	sclr => \recop|datapath_inst|instruction_reg[16]~0_combout\,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|instruction_reg\(5));

-- Location: LABCELL_X63_Y6_N6
\recop|datapath_inst|pc~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|pc~6_combout\ = ( \recop|control_unit_inst|pc_src[1]~0_combout\ & ( \recop|datapath_inst|instruction_fetch~0_combout\ & ( \recop|datapath_inst|instruction_reg\(5) ) ) ) # ( !\recop|control_unit_inst|pc_src[1]~0_combout\ & ( 
-- \recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\recop|control_unit_inst|pc_src[0]~1_combout\ & (\recop|datapath_inst|Add0~13_sumout\)) # (\recop|control_unit_inst|pc_src[0]~1_combout\ & 
-- ((\recop|datapath_inst|registerfile_inst|q_a[5]~27_combout\))) ) ) ) # ( \recop|control_unit_inst|pc_src[1]~0_combout\ & ( !\recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\recop|control_unit_inst|pc_src[0]~1_combout\ & 
-- (\recop|datapath_inst|Add0~13_sumout\)) # (\recop|control_unit_inst|pc_src[0]~1_combout\ & ((\recop|datapath_inst|registerfile_inst|q_a[5]~27_combout\))) ) ) ) # ( !\recop|control_unit_inst|pc_src[1]~0_combout\ & ( 
-- !\recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\recop|control_unit_inst|pc_src[0]~1_combout\ & (\recop|datapath_inst|Add0~13_sumout\)) # (\recop|control_unit_inst|pc_src[0]~1_combout\ & 
-- ((\recop|datapath_inst|registerfile_inst|q_a[5]~27_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100110011000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(5),
	datab => \recop|datapath_inst|ALT_INV_Add0~13_sumout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[5]~27_combout\,
	datad => \recop|control_unit_inst|ALT_INV_pc_src[0]~1_combout\,
	datae => \recop|control_unit_inst|ALT_INV_pc_src[1]~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_fetch~0_combout\,
	combout => \recop|datapath_inst|pc~6_combout\);

-- Location: FF_X63_Y6_N8
\recop|datapath_inst|pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|pc~6_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|pc\(5));

-- Location: M10K_X58_Y1_N0
\recop|prog_mem|altsyncram_component|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000375DDD695A56A7565",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./code/bin/multiply.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem|altsyncram:altsyncram_component|altsyncram_4ah1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \recop|recop_pll_inst|altpll_component|auto_generated|ALT_INV_wire_generic_pll1_outclk~CLKENA0_outclk\,
	portaaddr => \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: MLABCELL_X59_Y2_N39
\recop|datapath_inst|instruction_reg[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|instruction_reg[31]~feeder_combout\ = ( \recop|prog_mem|altsyncram_component|auto_generated|q_a\(31) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|prog_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	combout => \recop|datapath_inst|instruction_reg[31]~feeder_combout\);

-- Location: FF_X59_Y2_N41
\recop|datapath_inst|instruction_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|instruction_reg[31]~feeder_combout\,
	sclr => \recop|datapath_inst|instruction_reg[16]~0_combout\,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|instruction_reg\(31));

-- Location: LABCELL_X62_Y4_N42
\recop|control_unit_inst|pc_src[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|pc_src[0]~1_combout\ = ( !\recop|datapath_inst|instruction_reg\(25) & ( (\recop|datapath_inst|instruction_reg\(31) & (\recop|datapath_inst|instruction_reg\(30) & \recop|control_unit_inst|branch~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(31),
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(30),
	datad => \recop|control_unit_inst|ALT_INV_branch~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(25),
	combout => \recop|control_unit_inst|pc_src[0]~1_combout\);

-- Location: LABCELL_X63_Y6_N27
\recop|datapath_inst|pc~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|pc~5_combout\ = ( \recop|control_unit_inst|pc_src[1]~0_combout\ & ( \recop|datapath_inst|instruction_fetch~0_combout\ & ( \recop|datapath_inst|instruction_reg\(4) ) ) ) # ( !\recop|control_unit_inst|pc_src[1]~0_combout\ & ( 
-- \recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\recop|control_unit_inst|pc_src[0]~1_combout\ & (\recop|datapath_inst|Add0~17_sumout\)) # (\recop|control_unit_inst|pc_src[0]~1_combout\ & 
-- ((\recop|datapath_inst|registerfile_inst|q_a[4]~32_combout\))) ) ) ) # ( \recop|control_unit_inst|pc_src[1]~0_combout\ & ( !\recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\recop|control_unit_inst|pc_src[0]~1_combout\ & 
-- (\recop|datapath_inst|Add0~17_sumout\)) # (\recop|control_unit_inst|pc_src[0]~1_combout\ & ((\recop|datapath_inst|registerfile_inst|q_a[4]~32_combout\))) ) ) ) # ( !\recop|control_unit_inst|pc_src[1]~0_combout\ & ( 
-- !\recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\recop|control_unit_inst|pc_src[0]~1_combout\ & (\recop|datapath_inst|Add0~17_sumout\)) # (\recop|control_unit_inst|pc_src[0]~1_combout\ & 
-- ((\recop|datapath_inst|registerfile_inst|q_a[4]~32_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011101000100011101110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_Add0~17_sumout\,
	datab => \recop|control_unit_inst|ALT_INV_pc_src[0]~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(4),
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[4]~32_combout\,
	datae => \recop|control_unit_inst|ALT_INV_pc_src[1]~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_fetch~0_combout\,
	combout => \recop|datapath_inst|pc~5_combout\);

-- Location: FF_X63_Y6_N29
\recop|datapath_inst|pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|pc~5_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|pc\(4));

-- Location: FF_X66_Y5_N44
\recop|datapath_inst|instruction_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|prog_mem|altsyncram_component|auto_generated|q_a\(18),
	sclr => \recop|datapath_inst|instruction_reg[16]~0_combout\,
	sload => VCC,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|instruction_reg\(18));

-- Location: FF_X68_Y6_N35
\recop|datapath_inst|id_ex_r_addr_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|instruction_reg\(18),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_r_addr_x\(2));

-- Location: LABCELL_X68_Y6_N39
\recop|datapath_inst|operand_a[15]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_a[15]~0_combout\ = ( \recop|datapath_inst|ex_mem_dst_reg\(0) & ( \recop|datapath_inst|ex_mem_dst_reg\(1) & ( (\recop|datapath_inst|id_ex_r_addr_x\(0) & (\recop|datapath_inst|id_ex_r_addr_x\(1) & 
-- (!\recop|datapath_inst|id_ex_r_addr_x\(2) $ (\recop|datapath_inst|ex_mem_dst_reg\(2))))) ) ) ) # ( !\recop|datapath_inst|ex_mem_dst_reg\(0) & ( \recop|datapath_inst|ex_mem_dst_reg\(1) & ( (!\recop|datapath_inst|id_ex_r_addr_x\(0) & 
-- (\recop|datapath_inst|id_ex_r_addr_x\(1) & (!\recop|datapath_inst|id_ex_r_addr_x\(2) $ (\recop|datapath_inst|ex_mem_dst_reg\(2))))) ) ) ) # ( \recop|datapath_inst|ex_mem_dst_reg\(0) & ( !\recop|datapath_inst|ex_mem_dst_reg\(1) & ( 
-- (\recop|datapath_inst|id_ex_r_addr_x\(0) & (!\recop|datapath_inst|id_ex_r_addr_x\(1) & (!\recop|datapath_inst|id_ex_r_addr_x\(2) $ (\recop|datapath_inst|ex_mem_dst_reg\(2))))) ) ) ) # ( !\recop|datapath_inst|ex_mem_dst_reg\(0) & ( 
-- !\recop|datapath_inst|ex_mem_dst_reg\(1) & ( (!\recop|datapath_inst|id_ex_r_addr_x\(0) & (!\recop|datapath_inst|id_ex_r_addr_x\(1) & (!\recop|datapath_inst|id_ex_r_addr_x\(2) $ (\recop|datapath_inst|ex_mem_dst_reg\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000000000000010010000000000000000100100000000000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_id_ex_r_addr_x\(2),
	datab => \recop|datapath_inst|ALT_INV_ex_mem_dst_reg\(2),
	datac => \recop|datapath_inst|ALT_INV_id_ex_r_addr_x\(0),
	datad => \recop|datapath_inst|ALT_INV_id_ex_r_addr_x\(1),
	datae => \recop|datapath_inst|ALT_INV_ex_mem_dst_reg\(0),
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_dst_reg\(1),
	combout => \recop|datapath_inst|operand_a[15]~0_combout\);

-- Location: FF_X68_Y6_N47
\recop|datapath_inst|id_ex_reg_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|registerfile_inst|q_a[3]~42_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_reg_x\(3));

-- Location: LABCELL_X68_Y6_N0
\recop|datapath_inst|operand_a[3]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_a[3]~18_combout\ = ( \recop|datapath_inst|operand_a[15]~1_combout\ & ( (!\recop|datapath_inst|operand_a[15]~0_combout\ & ((\recop|datapath_inst|id_ex_reg_x\(3)))) # (\recop|datapath_inst|operand_a[15]~0_combout\ & 
-- (\recop|datapath_inst|ex_mem_alu_result\(3))) ) ) # ( !\recop|datapath_inst|operand_a[15]~1_combout\ & ( \recop|datapath_inst|id_ex_reg_x\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_operand_a[15]~0_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(3),
	datad => \recop|datapath_inst|ALT_INV_id_ex_reg_x\(3),
	dataf => \recop|datapath_inst|ALT_INV_operand_a[15]~1_combout\,
	combout => \recop|datapath_inst|operand_a[3]~18_combout\);

-- Location: MLABCELL_X72_Y5_N48
\recop|datapath_inst|operand_a[3]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_a[3]~19_combout\ = ( \recop|datapath_inst|operand_a[15]~3_combout\ & ( \recop|datapath_inst|reg_wr_data[3]~7_combout\ ) ) # ( !\recop|datapath_inst|operand_a[15]~3_combout\ & ( \recop|datapath_inst|operand_a[3]~18_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_operand_a[3]~18_combout\,
	datad => \recop|datapath_inst|ALT_INV_reg_wr_data[3]~7_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[15]~3_combout\,
	combout => \recop|datapath_inst|operand_a[3]~19_combout\);

-- Location: LABCELL_X74_Y5_N42
\recop|datapath_inst|ex_mem_alu_result~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~35_combout\ = ( \recop|datapath_inst|operand_b[3]~33_combout\ & ( (!\recop|datapath_inst|operand_a[3]~19_combout\ & ((\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\))) # 
-- (\recop|datapath_inst|operand_a[3]~19_combout\ & (\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\)) ) ) # ( !\recop|datapath_inst|operand_b[3]~33_combout\ & ( (\recop|datapath_inst|operand_a[3]~19_combout\ & 
-- ((\recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\) # (\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|control_unit_inst|ALT_INV_alu_op.ALU_OR~reg0_q\,
	datac => \recop|control_unit_inst|ALT_INV_alu_op.ALU_XOR~reg0_q\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[3]~19_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_b[3]~33_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~35_combout\);

-- Location: LABCELL_X74_Y5_N33
\recop|datapath_inst|ex_mem_alu_result~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~36_combout\ = ( \recop|datapath_inst|ex_mem_alu_result~14_combout\ & ( ((\recop|datapath_inst|ex_mem_alu_result~6_combout\ & \recop|datapath_inst|alu_inst|ShiftLeft0~2_combout\)) # 
-- (\recop|datapath_inst|alu_inst|ShiftRight0~12_combout\) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result~14_combout\ & ( (\recop|datapath_inst|ex_mem_alu_result~6_combout\ & \recop|datapath_inst|alu_inst|ShiftLeft0~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~12_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~6_combout\,
	datad => \recop|datapath_inst|alu_inst|ALT_INV_ShiftLeft0~2_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~14_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~36_combout\);

-- Location: LABCELL_X70_Y6_N48
\recop|datapath_inst|ex_mem_alu_result~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~32_combout\ = ( \recop|datapath_inst|operand_a[5]~13_combout\ & ( \recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\) # 
-- (\recop|datapath_inst|operand_a[6]~11_combout\) ) ) ) # ( !\recop|datapath_inst|operand_a[5]~13_combout\ & ( \recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ & ( (\recop|datapath_inst|operand_a[6]~11_combout\ & 
-- \recop|datapath_inst|ex_mem_alu_result[2]~10_combout\) ) ) ) # ( \recop|datapath_inst|operand_a[5]~13_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\ & 
-- ((\recop|datapath_inst|alu_inst|ShiftRight0~11_combout\))) # (\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\ & (\recop|datapath_inst|operand_a[4]~15_combout\)) ) ) ) # ( !\recop|datapath_inst|operand_a[5]~13_combout\ & ( 
-- !\recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\ & ((\recop|datapath_inst|alu_inst|ShiftRight0~11_combout\))) # (\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\ & 
-- (\recop|datapath_inst|operand_a[4]~15_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[6]~11_combout\,
	datab => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~10_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_a[4]~15_combout\,
	datad => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~11_combout\,
	datae => \recop|datapath_inst|ALT_INV_operand_a[5]~13_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~9_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~32_combout\);

-- Location: LABCELL_X74_Y5_N24
\recop|datapath_inst|ex_mem_alu_result~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~34_combout\ = ( \recop|datapath_inst|ex_mem_alu_result~32_combout\ & ( (\recop|datapath_inst|ex_mem_alu_result~12_combout\ & ((\recop|datapath_inst|ex_mem_alu_result~33_combout\) # 
-- (\recop|datapath_inst|ex_mem_alu_result[2]~8_combout\))) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result~32_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result[2]~8_combout\ & (\recop|datapath_inst|ex_mem_alu_result~12_combout\ & 
-- \recop|datapath_inst|ex_mem_alu_result~33_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000011000011110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~8_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~12_combout\,
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~33_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~32_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~34_combout\);

-- Location: LABCELL_X74_Y5_N12
\recop|datapath_inst|ex_mem_alu_result~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~37_combout\ = ( \recop|datapath_inst|alu_inst|Add0~13_sumout\ & ( !\recop|datapath_inst|ex_mem_alu_result~34_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result~35_combout\ & 
-- (!\recop|datapath_inst|ex_mem_alu_result~36_combout\ & \recop|datapath_inst|ex_mem_alu_result[2]~13_combout\)) ) ) ) # ( !\recop|datapath_inst|alu_inst|Add0~13_sumout\ & ( !\recop|datapath_inst|ex_mem_alu_result~34_combout\ & ( 
-- (!\recop|datapath_inst|ex_mem_alu_result~35_combout\ & !\recop|datapath_inst|ex_mem_alu_result~36_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000000000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~35_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~36_combout\,
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~13_combout\,
	datae => \recop|datapath_inst|alu_inst|ALT_INV_Add0~13_sumout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~34_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~37_combout\);

-- Location: LABCELL_X74_Y5_N48
\recop|datapath_inst|ex_mem_alu_result~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~38_combout\ = ( \recop|control_unit_inst|alu_op.ALU_AND~reg0_q\ & ( \recop|datapath_inst|ex_mem_alu_result~37_combout\ & ( (!\recop|datapath_inst|operand_b[3]~33_combout\ & 
-- (\recop|datapath_inst|operand_a[3]~19_combout\ & ((!\recop|datapath_inst|ex_mem_alu_result[2]~5_combout\)))) # (\recop|datapath_inst|operand_b[3]~33_combout\ & (((!\recop|datapath_inst|ex_mem_alu_result~19_combout\)) # 
-- (\recop|datapath_inst|operand_a[3]~19_combout\))) ) ) ) # ( !\recop|control_unit_inst|alu_op.ALU_AND~reg0_q\ & ( \recop|datapath_inst|ex_mem_alu_result~37_combout\ & ( (!\recop|datapath_inst|operand_b[3]~33_combout\ & 
-- (\recop|datapath_inst|operand_a[3]~19_combout\ & ((!\recop|datapath_inst|ex_mem_alu_result[2]~5_combout\)))) # (\recop|datapath_inst|operand_b[3]~33_combout\ & ((!\recop|datapath_inst|ex_mem_alu_result~19_combout\) # 
-- ((\recop|datapath_inst|operand_a[3]~19_combout\ & !\recop|datapath_inst|ex_mem_alu_result[2]~5_combout\)))) ) ) ) # ( \recop|control_unit_inst|alu_op.ALU_AND~reg0_q\ & ( !\recop|datapath_inst|ex_mem_alu_result~37_combout\ ) ) # ( 
-- !\recop|control_unit_inst|alu_op.ALU_AND~reg0_q\ & ( !\recop|datapath_inst|ex_mem_alu_result~37_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101110011010100000111001101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[3]~33_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand_a[3]~19_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~19_combout\,
	datad => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~5_combout\,
	datae => \recop|control_unit_inst|ALT_INV_alu_op.ALU_AND~reg0_q\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~37_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~38_combout\);

-- Location: FF_X74_Y5_N50
\recop|datapath_inst|ex_mem_alu_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|ex_mem_alu_result~38_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|ex_mem_alu_result\(3));

-- Location: LABCELL_X74_Y4_N24
\recop|datapath_inst|mem_wb_alu_result[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_alu_result[3]~feeder_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(3),
	combout => \recop|datapath_inst|mem_wb_alu_result[3]~feeder_combout\);

-- Location: FF_X74_Y4_N26
\recop|datapath_inst|mem_wb_alu_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|mem_wb_alu_result[3]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|mem_wb_alu_result\(3));

-- Location: IOIBUF_X4_Y0_N52
\SW[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: LABCELL_X57_Y5_N3
\recop|mem_io|switches_reg[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|switches_reg[3]~feeder_combout\ = ( \SW[3]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_SW[3]~input_o\,
	combout => \recop|mem_io|switches_reg[3]~feeder_combout\);

-- Location: FF_X57_Y5_N4
\recop|mem_io|switches_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|mem_io|switches_reg[3]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|switches_reg\(3));

-- Location: FF_X77_Y7_N26
\recop|mem_io|hex0_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(3),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex0_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex0_reg\(3));

-- Location: FF_X80_Y9_N35
\recop|mem_io|hex1_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(3),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex1_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex1_reg\(3));

-- Location: LABCELL_X79_Y8_N18
\recop|mem_io|hex3_reg[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|hex3_reg[3]~feeder_combout\ = ( \recop|datapath_inst|ex_mem_alu_result\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result\(3),
	combout => \recop|mem_io|hex3_reg[3]~feeder_combout\);

-- Location: FF_X79_Y8_N20
\recop|mem_io|hex3_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|mem_io|hex3_reg[3]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|mem_io|hex3_reg[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex3_reg\(3));

-- Location: FF_X75_Y9_N5
\recop|mem_io|to_noc_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_wr_data_addr\(3),
	sclr => \recop|mem_io|to_noc_reg[5]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|to_noc_reg\(3));

-- Location: FF_X72_Y9_N11
\recop|mem_io|hex2_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(3),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|hex2_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex2_reg\(3));

-- Location: FF_X75_Y9_N2
\recop|mem_io|to_noc_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(3),
	sclr => \recop|mem_io|to_noc_reg[5]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|to_noc_reg\(19));

-- Location: LABCELL_X75_Y9_N0
\recop|datapath_inst|mem_wb_rd_data~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~31_combout\ = ( \recop|mem_io|to_noc_reg\(19) & ( \recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & ((\recop|mem_io|hex2_reg\(3)))) # 
-- (\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & (\recop|mem_io|hex3_reg\(3))) ) ) ) # ( !\recop|mem_io|to_noc_reg\(19) & ( \recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & 
-- ((\recop|mem_io|hex2_reg\(3)))) # (\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & (\recop|mem_io|hex3_reg\(3))) ) ) ) # ( \recop|mem_io|to_noc_reg\(19) & ( !\recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & ( (\recop|mem_io|to_noc_reg\(3)) # 
-- (\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\) ) ) ) # ( !\recop|mem_io|to_noc_reg\(19) & ( !\recop|datapath_inst|mem_wb_rd_data[8]~1_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[8]~0_combout\ & \recop|mem_io|to_noc_reg\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~0_combout\,
	datab => \recop|mem_io|ALT_INV_hex3_reg\(3),
	datac => \recop|mem_io|ALT_INV_to_noc_reg\(3),
	datad => \recop|mem_io|ALT_INV_hex2_reg\(3),
	datae => \recop|mem_io|ALT_INV_to_noc_reg\(19),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~1_combout\,
	combout => \recop|datapath_inst|mem_wb_rd_data~31_combout\);

-- Location: FF_X77_Y7_N55
\recop|mem_io|ledr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(3),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|ledr_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|ledr_reg\(3));

-- Location: LABCELL_X77_Y7_N54
\recop|datapath_inst|mem_wb_rd_data~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~32_combout\ = ( \recop|mem_io|ledr_reg\(3) & ( \recop|datapath_inst|mem_wb_rd_data[8]~4_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\) # (\recop|mem_io|hex0_reg\(3)) ) ) ) # ( 
-- !\recop|mem_io|ledr_reg\(3) & ( \recop|datapath_inst|mem_wb_rd_data[8]~4_combout\ & ( (\recop|mem_io|hex0_reg\(3) & \recop|datapath_inst|mem_wb_rd_data[11]~3_combout\) ) ) ) # ( \recop|mem_io|ledr_reg\(3) & ( 
-- !\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & ((\recop|datapath_inst|mem_wb_rd_data~31_combout\))) # (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & (\recop|mem_io|hex1_reg\(3))) ) ) ) 
-- # ( !\recop|mem_io|ledr_reg\(3) & ( !\recop|datapath_inst|mem_wb_rd_data[8]~4_combout\ & ( (!\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & ((\recop|datapath_inst|mem_wb_rd_data~31_combout\))) # (\recop|datapath_inst|mem_wb_rd_data[11]~3_combout\ & 
-- (\recop|mem_io|hex1_reg\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex0_reg\(3),
	datab => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[11]~3_combout\,
	datac => \recop|mem_io|ALT_INV_hex1_reg\(3),
	datad => \recop|datapath_inst|ALT_INV_mem_wb_rd_data~31_combout\,
	datae => \recop|mem_io|ALT_INV_ledr_reg\(3),
	dataf => \recop|datapath_inst|ALT_INV_mem_wb_rd_data[8]~4_combout\,
	combout => \recop|datapath_inst|mem_wb_rd_data~32_combout\);

-- Location: LABCELL_X75_Y5_N36
\recop|datapath_inst|mem_wb_rd_data~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|mem_wb_rd_data~33_combout\ = ( \recop|datapath_inst|mem_wb_rd_data~32_combout\ & ( \recop|data_mem|altsyncram_component|auto_generated|q_a\(3) & ( (!\recop|mem_io|Equal19~0_combout\) # ((!\recop|datapath_inst|ex_mem_wr_data_addr\(15)) 
-- # (\recop|mem_io|switches_reg\(3))) ) ) ) # ( !\recop|datapath_inst|mem_wb_rd_data~32_combout\ & ( \recop|data_mem|altsyncram_component|auto_generated|q_a\(3) & ( (!\recop|datapath_inst|ex_mem_wr_data_addr\(15)) # ((\recop|mem_io|Equal19~0_combout\ & 
-- \recop|mem_io|switches_reg\(3))) ) ) ) # ( \recop|datapath_inst|mem_wb_rd_data~32_combout\ & ( !\recop|data_mem|altsyncram_component|auto_generated|q_a\(3) & ( (\recop|datapath_inst|ex_mem_wr_data_addr\(15) & ((!\recop|mem_io|Equal19~0_combout\) # 
-- (\recop|mem_io|switches_reg\(3)))) ) ) ) # ( !\recop|datapath_inst|mem_wb_rd_data~32_combout\ & ( !\recop|data_mem|altsyncram_component|auto_generated|q_a\(3) & ( (\recop|mem_io|Equal19~0_combout\ & (\recop|mem_io|switches_reg\(3) & 
-- \recop|datapath_inst|ex_mem_wr_data_addr\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000010110000101111110001111100011111101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_Equal19~0_combout\,
	datab => \recop|mem_io|ALT_INV_switches_reg\(3),
	datac => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(15),
	datae => \recop|datapath_inst|ALT_INV_mem_wb_rd_data~32_combout\,
	dataf => \recop|data_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	combout => \recop|datapath_inst|mem_wb_rd_data~33_combout\);

-- Location: FF_X75_Y5_N38
\recop|datapath_inst|mem_wb_rd_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|mem_wb_rd_data~33_combout\,
	sclr => \recop|datapath_inst|mem_wb_rd_data[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|mem_wb_rd_data\(3));

-- Location: LABCELL_X74_Y4_N30
\recop|datapath_inst|reg_wr_data[3]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|reg_wr_data[3]~7_combout\ = ( \recop|datapath_inst|mem_wb_rd_data\(3) & ( \recop|control_unit_inst|mem_to_reg~q\ ) ) # ( \recop|datapath_inst|mem_wb_rd_data\(3) & ( !\recop|control_unit_inst|mem_to_reg~q\ & ( 
-- \recop|datapath_inst|mem_wb_alu_result\(3) ) ) ) # ( !\recop|datapath_inst|mem_wb_rd_data\(3) & ( !\recop|control_unit_inst|mem_to_reg~q\ & ( \recop|datapath_inst|mem_wb_alu_result\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_mem_wb_alu_result\(3),
	datae => \recop|datapath_inst|ALT_INV_mem_wb_rd_data\(3),
	dataf => \recop|control_unit_inst|ALT_INV_mem_to_reg~q\,
	combout => \recop|datapath_inst|reg_wr_data[3]~7_combout\);

-- Location: FF_X66_Y8_N38
\recop|datapath_inst|registerfile_inst|registers[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|reg_wr_data[3]~7_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|datapath_inst|registerfile_inst|registers[3][5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|registerfile_inst|registers[3][3]~q\);

-- Location: LABCELL_X66_Y8_N12
\recop|datapath_inst|registerfile_inst|q_a[3]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[3]~39_combout\ = ( \recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|registerfile_inst|registers[7][3]~q\ ) ) ) # ( 
-- !\recop|datapath_inst|instruction_reg\(17) & ( \recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|registerfile_inst|registers[5][3]~q\ ) ) ) # ( \recop|datapath_inst|instruction_reg\(17) & ( !\recop|datapath_inst|instruction_reg\(16) & ( 
-- \recop|datapath_inst|registerfile_inst|registers[6][3]~q\ ) ) ) # ( !\recop|datapath_inst|instruction_reg\(17) & ( !\recop|datapath_inst|instruction_reg\(16) & ( \recop|datapath_inst|registerfile_inst|registers[4][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[6][3]~q\,
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[5][3]~q\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[4][3]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[7][3]~q\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	combout => \recop|datapath_inst|registerfile_inst|q_a[3]~39_combout\);

-- Location: LABCELL_X66_Y8_N18
\recop|datapath_inst|registerfile_inst|q_a[3]~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[3]~111_combout\ = ( !\recop|datapath_inst|instruction_reg\(17) & ( ((!\recop|datapath_inst|instruction_reg\(18) & (\recop|datapath_inst|registerfile_inst|registers[1][3]~q\ & 
-- ((\recop|datapath_inst|instruction_reg\(16))))) # (\recop|datapath_inst|instruction_reg\(18) & (((\recop|datapath_inst|registerfile_inst|q_a[3]~39_combout\))))) ) ) # ( \recop|datapath_inst|instruction_reg\(17) & ( 
-- (!\recop|datapath_inst|instruction_reg\(18) & (((!\recop|datapath_inst|instruction_reg\(16) & ((\recop|datapath_inst|registerfile_inst|registers[2][3]~q\))) # (\recop|datapath_inst|instruction_reg\(16) & 
-- (\recop|datapath_inst|registerfile_inst|registers[3][3]~q\))))) # (\recop|datapath_inst|instruction_reg\(18) & ((((\recop|datapath_inst|registerfile_inst|q_a[3]~39_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000011000011111100001100001111110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[3][3]~q\,
	datab => \recop|datapath_inst|ALT_INV_instruction_reg\(18),
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[2][3]~q\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[3]~39_combout\,
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(17),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(16),
	datag => \recop|datapath_inst|registerfile_inst|ALT_INV_registers[1][3]~q\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[3]~111_combout\);

-- Location: LABCELL_X62_Y6_N36
\recop|datapath_inst|registerfile_inst|q_a[3]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|registerfile_inst|q_a[3]~42_combout\ = ( \recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\ & ( \recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\ & ( ((\recop|datapath_inst|registerfile_inst|q_a[3]~41_combout\) # 
-- (\recop|datapath_inst|registerfile_inst|q_a[3]~38_combout\)) # (\recop|datapath_inst|registerfile_inst|q_a[3]~111_combout\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\ & ( \recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\ & 
-- ( (\recop|datapath_inst|registerfile_inst|q_a[3]~41_combout\) # (\recop|datapath_inst|registerfile_inst|q_a[3]~111_combout\) ) ) ) # ( \recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\ & 
-- ( (\recop|datapath_inst|registerfile_inst|q_a[3]~41_combout\) # (\recop|datapath_inst|registerfile_inst|q_a[3]~38_combout\) ) ) ) # ( !\recop|datapath_inst|registerfile_inst|q_a[8]~1_combout\ & ( !\recop|datapath_inst|registerfile_inst|q_a[0]~2_combout\ & 
-- ( \recop|datapath_inst|registerfile_inst|q_a[3]~41_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011111111111100110011111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[3]~111_combout\,
	datac => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[3]~38_combout\,
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[3]~41_combout\,
	datae => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[8]~1_combout\,
	dataf => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[0]~2_combout\,
	combout => \recop|datapath_inst|registerfile_inst|q_a[3]~42_combout\);

-- Location: LABCELL_X62_Y6_N6
\recop|datapath_inst|pc~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|pc~4_combout\ = ( \recop|control_unit_inst|pc_src[0]~1_combout\ & ( \recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\recop|control_unit_inst|pc_src[1]~0_combout\ & (\recop|datapath_inst|registerfile_inst|q_a[3]~42_combout\)) # 
-- (\recop|control_unit_inst|pc_src[1]~0_combout\ & ((\recop|datapath_inst|instruction_reg\(3)))) ) ) ) # ( !\recop|control_unit_inst|pc_src[0]~1_combout\ & ( \recop|datapath_inst|instruction_fetch~0_combout\ & ( 
-- (!\recop|control_unit_inst|pc_src[1]~0_combout\ & (\recop|datapath_inst|Add0~21_sumout\)) # (\recop|control_unit_inst|pc_src[1]~0_combout\ & ((\recop|datapath_inst|instruction_reg\(3)))) ) ) ) # ( \recop|control_unit_inst|pc_src[0]~1_combout\ & ( 
-- !\recop|datapath_inst|instruction_fetch~0_combout\ & ( \recop|datapath_inst|registerfile_inst|q_a[3]~42_combout\ ) ) ) # ( !\recop|control_unit_inst|pc_src[0]~1_combout\ & ( !\recop|datapath_inst|instruction_fetch~0_combout\ & ( 
-- \recop|datapath_inst|Add0~21_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100110000001111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[3]~42_combout\,
	datab => \recop|datapath_inst|ALT_INV_Add0~21_sumout\,
	datac => \recop|control_unit_inst|ALT_INV_pc_src[1]~0_combout\,
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(3),
	datae => \recop|control_unit_inst|ALT_INV_pc_src[0]~1_combout\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_fetch~0_combout\,
	combout => \recop|datapath_inst|pc~4_combout\);

-- Location: FF_X62_Y6_N8
\recop|datapath_inst|pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|pc~4_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|pc\(3));

-- Location: MLABCELL_X59_Y4_N48
\recop|datapath_inst|instruction_reg[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|instruction_reg[30]~feeder_combout\ = ( \recop|prog_mem|altsyncram_component|auto_generated|q_a\(30) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|prog_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	combout => \recop|datapath_inst|instruction_reg[30]~feeder_combout\);

-- Location: FF_X59_Y4_N50
\recop|datapath_inst|instruction_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|instruction_reg[30]~feeder_combout\,
	sclr => \recop|datapath_inst|instruction_reg[16]~0_combout\,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|instruction_reg\(30));

-- Location: LABCELL_X62_Y4_N9
\recop|control_unit_inst|pc_src[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|pc_src[1]~0_combout\ = ( \recop|control_unit_inst|branch~0_combout\ & ( \recop|datapath_inst|instruction_reg\(25) ) ) # ( \recop|control_unit_inst|branch~0_combout\ & ( !\recop|datapath_inst|instruction_reg\(25) & ( 
-- (\recop|datapath_inst|instruction_reg\(30) & !\recop|datapath_inst|instruction_reg\(31)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_instruction_reg\(30),
	datad => \recop|datapath_inst|ALT_INV_instruction_reg\(31),
	datae => \recop|control_unit_inst|ALT_INV_branch~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(25),
	combout => \recop|control_unit_inst|pc_src[1]~0_combout\);

-- Location: LABCELL_X63_Y6_N54
\recop|datapath_inst|pc~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|pc~3_combout\ = ( \recop|datapath_inst|Add0~25_sumout\ & ( \recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\recop|control_unit_inst|pc_src[1]~0_combout\ & ((!\recop|control_unit_inst|pc_src[0]~1_combout\) # 
-- ((\recop|datapath_inst|registerfile_inst|q_a[2]~47_combout\)))) # (\recop|control_unit_inst|pc_src[1]~0_combout\ & (((\recop|datapath_inst|instruction_reg\(2))))) ) ) ) # ( !\recop|datapath_inst|Add0~25_sumout\ & ( 
-- \recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\recop|control_unit_inst|pc_src[1]~0_combout\ & (\recop|control_unit_inst|pc_src[0]~1_combout\ & ((\recop|datapath_inst|registerfile_inst|q_a[2]~47_combout\)))) # 
-- (\recop|control_unit_inst|pc_src[1]~0_combout\ & (((\recop|datapath_inst|instruction_reg\(2))))) ) ) ) # ( \recop|datapath_inst|Add0~25_sumout\ & ( !\recop|datapath_inst|instruction_fetch~0_combout\ & ( (!\recop|control_unit_inst|pc_src[0]~1_combout\) # 
-- (\recop|datapath_inst|registerfile_inst|q_a[2]~47_combout\) ) ) ) # ( !\recop|datapath_inst|Add0~25_sumout\ & ( !\recop|datapath_inst|instruction_fetch~0_combout\ & ( (\recop|control_unit_inst|pc_src[0]~1_combout\ & 
-- \recop|datapath_inst|registerfile_inst|q_a[2]~47_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_pc_src[1]~0_combout\,
	datab => \recop|control_unit_inst|ALT_INV_pc_src[0]~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(2),
	datad => \recop|datapath_inst|registerfile_inst|ALT_INV_q_a[2]~47_combout\,
	datae => \recop|datapath_inst|ALT_INV_Add0~25_sumout\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_fetch~0_combout\,
	combout => \recop|datapath_inst|pc~3_combout\);

-- Location: FF_X63_Y6_N56
\recop|datapath_inst|pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|pc~3_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|pc\(2));

-- Location: MLABCELL_X59_Y4_N30
\recop|datapath_inst|instruction_reg[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|instruction_reg[27]~feeder_combout\ = ( \recop|prog_mem|altsyncram_component|auto_generated|q_a\(27) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|prog_mem|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	combout => \recop|datapath_inst|instruction_reg[27]~feeder_combout\);

-- Location: FF_X59_Y4_N32
\recop|datapath_inst|instruction_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|instruction_reg[27]~feeder_combout\,
	sclr => \recop|datapath_inst|instruction_reg[16]~0_combout\,
	ena => \recop|datapath_inst|instruction_reg[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|instruction_reg\(27));

-- Location: MLABCELL_X59_Y4_N57
\recop|control_unit_inst|alu_op~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|alu_op~13_combout\ = ( \recop|datapath_inst|instruction_reg\(26) & ( !\recop|datapath_inst|instruction_reg\(29) & ( !\recop|datapath_inst|instruction_reg\(27) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(27),
	datae => \recop|datapath_inst|ALT_INV_instruction_reg\(26),
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(29),
	combout => \recop|control_unit_inst|alu_op~13_combout\);

-- Location: LABCELL_X61_Y4_N33
\recop|control_unit_inst|alu_src~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|alu_src~0_combout\ = ( \recop|control_unit_inst|alu_op~13_combout\ & ( !\recop|datapath_inst|instruction_reg\(25) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \recop|control_unit_inst|ALT_INV_alu_op~13_combout\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(25),
	combout => \recop|control_unit_inst|alu_src~0_combout\);

-- Location: LABCELL_X71_Y4_N18
\recop|control_unit_inst|alu_src~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|alu_src~1_combout\ = ( !\recop|control_unit_inst|id_flush~0_combout\ & ( \recop|datapath_inst|instruction_reg\(24) & ( (\recop|control_unit_inst|alu_src~0_combout\ & (!\recop|control_unit_inst|id_flush~2_combout\ & 
-- (!\recop|datapath_inst|instruction_reg\(28) & \KEY[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_alu_src~0_combout\,
	datab => \recop|control_unit_inst|ALT_INV_id_flush~2_combout\,
	datac => \recop|datapath_inst|ALT_INV_instruction_reg\(28),
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \recop|control_unit_inst|ALT_INV_id_flush~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_instruction_reg\(24),
	combout => \recop|control_unit_inst|alu_src~1_combout\);

-- Location: FF_X71_Y4_N20
\recop|control_unit_inst|alu_src[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|control_unit_inst|alu_src~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|control_unit_inst|alu_src\(1));

-- Location: FF_X66_Y6_N4
\recop|datapath_inst|next_pc_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|Add0~21_sumout\,
	sclr => \recop|datapath_inst|instruction_fetch~1_combout\,
	ena => \recop|datapath_inst|next_pc_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|next_pc_reg\(3));

-- Location: FF_X71_Y4_N56
\recop|datapath_inst|id_ex_next_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|next_pc_reg\(3),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|id_ex_next_pc\(3));

-- Location: LABCELL_X71_Y4_N54
\recop|datapath_inst|operand_b[3]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand_b[3]~33_combout\ = ( !\recop|control_unit_inst|alu_src\(0) & ( (!\recop|control_unit_inst|alu_src\(1) & (((!\recop|datapath_inst|operand_b_temp[0]~3_combout\ & (\recop|datapath_inst|operand_b_temp[3]~11_combout\)) # 
-- (\recop|datapath_inst|operand_b_temp[0]~3_combout\ & ((\recop|datapath_inst|reg_wr_data[3]~7_combout\)))))) # (\recop|control_unit_inst|alu_src\(1) & (((\recop|datapath_inst|id_ex_next_pc\(3))))) ) ) # ( \recop|control_unit_inst|alu_src\(0) & ( 
-- (!\recop|control_unit_inst|alu_src\(1) & (((\recop|datapath_inst|id_ex_operand\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010011100000101000010100000101000100111101011110000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_alu_src\(1),
	datab => \recop|datapath_inst|ALT_INV_operand_b_temp[3]~11_combout\,
	datac => \recop|datapath_inst|ALT_INV_id_ex_operand\(3),
	datad => \recop|datapath_inst|ALT_INV_operand_b_temp[0]~3_combout\,
	datae => \recop|control_unit_inst|ALT_INV_alu_src\(0),
	dataf => \recop|datapath_inst|ALT_INV_reg_wr_data[3]~7_combout\,
	datag => \recop|datapath_inst|ALT_INV_id_ex_next_pc\(3),
	combout => \recop|datapath_inst|operand_b[3]~33_combout\);

-- Location: LABCELL_X73_Y7_N33
\recop|datapath_inst|ex_mem_alu_result~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~12_combout\ = ( \recop|control_unit_inst|alu_op.ALU_SRL~reg0_q\ & ( \recop|datapath_inst|alu_inst|ShiftRight0~1_combout\ & ( (\recop|datapath_inst|alu_inst|ShiftRight0~0_combout\ & 
-- (((!\recop|datapath_inst|ex_mem_alu_result~2_combout\ & \recop|datapath_inst|operand_b[2]~4_combout\)) # (\recop|datapath_inst|operand_b[3]~33_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_b[3]~33_combout\,
	datab => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~2_combout\,
	datac => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~0_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[2]~4_combout\,
	datae => \recop|control_unit_inst|ALT_INV_alu_op.ALU_SRL~reg0_q\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~1_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~12_combout\);

-- Location: MLABCELL_X72_Y5_N30
\recop|datapath_inst|ex_mem_alu_result~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~15_combout\ = ( \recop|datapath_inst|operand_b[0]~57_combout\ & ( ((!\recop|datapath_inst|operand_a[0]~5_combout\ & \recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\)) # (\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\) 
-- ) ) # ( !\recop|datapath_inst|operand_b[0]~57_combout\ & ( (\recop|datapath_inst|operand_a[0]~5_combout\ & \recop|control_unit_inst|alu_op.ALU_XOR~reg0_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011111100110011001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|control_unit_inst|ALT_INV_alu_op.ALU_OR~reg0_q\,
	datac => \recop|datapath_inst|ALT_INV_operand_a[0]~5_combout\,
	datad => \recop|control_unit_inst|ALT_INV_alu_op.ALU_XOR~reg0_q\,
	dataf => \recop|datapath_inst|ALT_INV_operand_b[0]~57_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~15_combout\);

-- Location: MLABCELL_X72_Y5_N51
\recop|datapath_inst|ex_mem_alu_result~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~16_combout\ = ( \recop|datapath_inst|alu_inst|Add0~1_sumout\ & ( (\recop|datapath_inst|ex_mem_alu_result[2]~13_combout\ & (!\recop|datapath_inst|ex_mem_alu_result~15_combout\ & 
-- ((!\recop|datapath_inst|ex_mem_alu_result~14_combout\) # (!\recop|datapath_inst|alu_inst|ShiftRight0~4_combout\)))) ) ) # ( !\recop|datapath_inst|alu_inst|Add0~1_sumout\ & ( (!\recop|datapath_inst|ex_mem_alu_result~15_combout\ & 
-- ((!\recop|datapath_inst|ex_mem_alu_result~14_combout\) # (!\recop|datapath_inst|alu_inst|ShiftRight0~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010100000111100001010000000110000001000000011000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~14_combout\,
	datab => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~13_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~15_combout\,
	datad => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~4_combout\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_Add0~1_sumout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~16_combout\);

-- Location: LABCELL_X71_Y6_N42
\recop|datapath_inst|ex_mem_alu_result~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~11_combout\ = ( \recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ & ( \recop|datapath_inst|alu_inst|ShiftRight0~2_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\ & 
-- (\recop|datapath_inst|operand_a[2]~21_combout\)) # (\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\ & ((\recop|datapath_inst|operand_a[3]~19_combout\))) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ & ( 
-- \recop|datapath_inst|alu_inst|ShiftRight0~2_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\) # (\recop|datapath_inst|operand_a[1]~17_combout\) ) ) ) # ( \recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ & ( 
-- !\recop|datapath_inst|alu_inst|ShiftRight0~2_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\ & (\recop|datapath_inst|operand_a[2]~21_combout\)) # (\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\ & 
-- ((\recop|datapath_inst|operand_a[3]~19_combout\))) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result[2]~9_combout\ & ( !\recop|datapath_inst|alu_inst|ShiftRight0~2_combout\ & ( (\recop|datapath_inst|ex_mem_alu_result[2]~10_combout\ & 
-- \recop|datapath_inst|operand_a[1]~17_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010001110100011111001100111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand_a[2]~21_combout\,
	datab => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~10_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_a[3]~19_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_a[1]~17_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~9_combout\,
	dataf => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~2_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~11_combout\);

-- Location: MLABCELL_X72_Y5_N54
\recop|datapath_inst|ex_mem_alu_result~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~17_combout\ = ( \recop|datapath_inst|ex_mem_alu_result~11_combout\ & ( (\recop|datapath_inst|ex_mem_alu_result~16_combout\ & ((!\recop|datapath_inst|ex_mem_alu_result~12_combout\) # 
-- ((!\recop|datapath_inst|ex_mem_alu_result[2]~8_combout\ & !\recop|datapath_inst|alu_inst|ShiftRight0~3_combout\)))) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result~11_combout\ & ( (\recop|datapath_inst|ex_mem_alu_result~16_combout\ & 
-- ((!\recop|datapath_inst|ex_mem_alu_result~12_combout\) # ((!\recop|datapath_inst|alu_inst|ShiftRight0~3_combout\) # (\recop|datapath_inst|ex_mem_alu_result[2]~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001011000011110000101100001110000010100000111000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~12_combout\,
	datab => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~8_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~16_combout\,
	datad => \recop|datapath_inst|alu_inst|ALT_INV_ShiftRight0~3_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~11_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~17_combout\);

-- Location: LABCELL_X73_Y5_N42
\recop|datapath_inst|ex_mem_alu_result~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~7_combout\ = ( \recop|datapath_inst|operand_b[1]~2_combout\ & ( (!\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\ & ((!\recop|datapath_inst|operand_b[0]~57_combout\ & 
-- ((!\recop|datapath_inst|ex_mem_alu_result~6_combout\))) # (\recop|datapath_inst|operand_b[0]~57_combout\ & (!\recop|control_unit_inst|alu_op.ALU_AND~reg0_q\)))) ) ) # ( !\recop|datapath_inst|operand_b[1]~2_combout\ & ( 
-- (!\recop|control_unit_inst|alu_op.ALU_OR~reg0_q\ & ((!\recop|control_unit_inst|alu_op.ALU_AND~reg0_q\) # (!\recop|datapath_inst|operand_b[0]~57_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101000000000111110100000000011001010000000001100101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_alu_op.ALU_AND~reg0_q\,
	datab => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~6_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand_b[0]~57_combout\,
	datad => \recop|control_unit_inst|ALT_INV_alu_op.ALU_OR~reg0_q\,
	dataf => \recop|datapath_inst|ALT_INV_operand_b[1]~2_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~7_combout\);

-- Location: MLABCELL_X72_Y5_N36
\recop|datapath_inst|ex_mem_alu_result~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ex_mem_alu_result~18_combout\ = ( \recop|datapath_inst|ex_mem_alu_result[2]~1_combout\ & ( \recop|datapath_inst|operand_a[0]~5_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result~17_combout\) # 
-- ((!\recop|datapath_inst|ex_mem_alu_result~7_combout\) # (!\recop|datapath_inst|ex_mem_alu_result[2]~5_combout\)) ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result[2]~1_combout\ & ( \recop|datapath_inst|operand_a[0]~5_combout\ & ( 
-- (!\recop|datapath_inst|ex_mem_alu_result~17_combout\) # ((!\recop|datapath_inst|ex_mem_alu_result~7_combout\) # ((!\recop|datapath_inst|ex_mem_alu_result[2]~5_combout\) # (\recop|datapath_inst|operand_b[0]~57_combout\))) ) ) ) # ( 
-- \recop|datapath_inst|ex_mem_alu_result[2]~1_combout\ & ( !\recop|datapath_inst|operand_a[0]~5_combout\ & ( !\recop|datapath_inst|ex_mem_alu_result~17_combout\ ) ) ) # ( !\recop|datapath_inst|ex_mem_alu_result[2]~1_combout\ & ( 
-- !\recop|datapath_inst|operand_a[0]~5_combout\ & ( (!\recop|datapath_inst|ex_mem_alu_result~17_combout\) # (\recop|datapath_inst|operand_b[0]~57_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111101010101010101011111110111111111111111011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~17_combout\,
	datab => \recop|datapath_inst|ALT_INV_ex_mem_alu_result~7_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~5_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand_b[0]~57_combout\,
	datae => \recop|datapath_inst|ALT_INV_ex_mem_alu_result[2]~1_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand_a[0]~5_combout\,
	combout => \recop|datapath_inst|ex_mem_alu_result~18_combout\);

-- Location: FF_X72_Y5_N38
\recop|datapath_inst|ex_mem_alu_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \recop|datapath_inst|ex_mem_alu_result~18_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|datapath_inst|ex_mem_alu_result\(0));

-- Location: FF_X77_Y7_N16
\recop|mem_io|ledr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(0),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \recop|mem_io|ledr_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|ledr_reg\(0));

-- Location: LABCELL_X77_Y7_N0
\recop|mem_io|num_to_seven_seg|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux6~0_combout\ = ( \recop|mem_io|hex0_reg\(0) & ( (!\recop|mem_io|hex0_reg\(1) & (!\recop|mem_io|hex0_reg\(2) $ (\recop|mem_io|hex0_reg\(3)))) # (\recop|mem_io|hex0_reg\(1) & (!\recop|mem_io|hex0_reg\(2) & 
-- \recop|mem_io|hex0_reg\(3))) ) ) # ( !\recop|mem_io|hex0_reg\(0) & ( (!\recop|mem_io|hex0_reg\(1) & (\recop|mem_io|hex0_reg\(2) & !\recop|mem_io|hex0_reg\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000010000110100001101000011010000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex0_reg\(1),
	datab => \recop|mem_io|ALT_INV_hex0_reg\(2),
	datac => \recop|mem_io|ALT_INV_hex0_reg\(3),
	dataf => \recop|mem_io|ALT_INV_hex0_reg\(0),
	combout => \recop|mem_io|num_to_seven_seg|Mux6~0_combout\);

-- Location: LABCELL_X77_Y7_N42
\recop|mem_io|num_to_seven_seg|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux5~0_combout\ = ( \recop|mem_io|hex0_reg\(3) & ( (!\recop|mem_io|hex0_reg\(0) & (\recop|mem_io|hex0_reg\(2))) # (\recop|mem_io|hex0_reg\(0) & ((\recop|mem_io|hex0_reg\(1)))) ) ) # ( !\recop|mem_io|hex0_reg\(3) & ( 
-- (\recop|mem_io|hex0_reg\(2) & (!\recop|mem_io|hex0_reg\(0) $ (!\recop|mem_io|hex0_reg\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010010000100100001001000100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex0_reg\(0),
	datab => \recop|mem_io|ALT_INV_hex0_reg\(2),
	datac => \recop|mem_io|ALT_INV_hex0_reg\(1),
	dataf => \recop|mem_io|ALT_INV_hex0_reg\(3),
	combout => \recop|mem_io|num_to_seven_seg|Mux5~0_combout\);

-- Location: LABCELL_X77_Y7_N27
\recop|mem_io|num_to_seven_seg|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux4~0_combout\ = (!\recop|mem_io|hex0_reg\(3) & (\recop|mem_io|hex0_reg\(1) & (!\recop|mem_io|hex0_reg\(2) & !\recop|mem_io|hex0_reg\(0)))) # (\recop|mem_io|hex0_reg\(3) & (\recop|mem_io|hex0_reg\(2) & 
-- ((!\recop|mem_io|hex0_reg\(0)) # (\recop|mem_io|hex0_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100001100000001010000110000000101000011000000010100001100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex0_reg\(1),
	datab => \recop|mem_io|ALT_INV_hex0_reg\(3),
	datac => \recop|mem_io|ALT_INV_hex0_reg\(2),
	datad => \recop|mem_io|ALT_INV_hex0_reg\(0),
	combout => \recop|mem_io|num_to_seven_seg|Mux4~0_combout\);

-- Location: LABCELL_X77_Y7_N3
\recop|mem_io|num_to_seven_seg|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux3~0_combout\ = ( \recop|mem_io|hex0_reg\(0) & ( (!\recop|mem_io|hex0_reg\(1) & (!\recop|mem_io|hex0_reg\(2) & !\recop|mem_io|hex0_reg\(3))) # (\recop|mem_io|hex0_reg\(1) & (\recop|mem_io|hex0_reg\(2))) ) ) # ( 
-- !\recop|mem_io|hex0_reg\(0) & ( (!\recop|mem_io|hex0_reg\(1) & (\recop|mem_io|hex0_reg\(2) & !\recop|mem_io|hex0_reg\(3))) # (\recop|mem_io|hex0_reg\(1) & (!\recop|mem_io|hex0_reg\(2) & \recop|mem_io|hex0_reg\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010000100100001001000010010010010001100100011001000110010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex0_reg\(1),
	datab => \recop|mem_io|ALT_INV_hex0_reg\(2),
	datac => \recop|mem_io|ALT_INV_hex0_reg\(3),
	dataf => \recop|mem_io|ALT_INV_hex0_reg\(0),
	combout => \recop|mem_io|num_to_seven_seg|Mux3~0_combout\);

-- Location: LABCELL_X77_Y7_N6
\recop|mem_io|num_to_seven_seg|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux2~0_combout\ = ( \recop|mem_io|hex0_reg\(0) & ( (!\recop|mem_io|hex0_reg\(3)) # ((!\recop|mem_io|hex0_reg\(2) & !\recop|mem_io|hex0_reg\(1))) ) ) # ( !\recop|mem_io|hex0_reg\(0) & ( (\recop|mem_io|hex0_reg\(2) & 
-- (!\recop|mem_io|hex0_reg\(1) & !\recop|mem_io|hex0_reg\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000011111111110000001111111111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|mem_io|ALT_INV_hex0_reg\(2),
	datac => \recop|mem_io|ALT_INV_hex0_reg\(1),
	datad => \recop|mem_io|ALT_INV_hex0_reg\(3),
	dataf => \recop|mem_io|ALT_INV_hex0_reg\(0),
	combout => \recop|mem_io|num_to_seven_seg|Mux2~0_combout\);

-- Location: LABCELL_X77_Y7_N9
\recop|mem_io|num_to_seven_seg|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux1~0_combout\ = ( \recop|mem_io|hex0_reg\(0) & ( !\recop|mem_io|hex0_reg\(3) $ (((!\recop|mem_io|hex0_reg\(1) & \recop|mem_io|hex0_reg\(2)))) ) ) # ( !\recop|mem_io|hex0_reg\(0) & ( (\recop|mem_io|hex0_reg\(1) & 
-- (!\recop|mem_io|hex0_reg\(2) & !\recop|mem_io|hex0_reg\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000011010010110100101101001011010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex0_reg\(1),
	datab => \recop|mem_io|ALT_INV_hex0_reg\(2),
	datac => \recop|mem_io|ALT_INV_hex0_reg\(3),
	dataf => \recop|mem_io|ALT_INV_hex0_reg\(0),
	combout => \recop|mem_io|num_to_seven_seg|Mux1~0_combout\);

-- Location: LABCELL_X77_Y7_N36
\recop|mem_io|num_to_seven_seg|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux0~0_combout\ = (!\recop|mem_io|hex0_reg\(0) & ((!\recop|mem_io|hex0_reg\(2) $ (!\recop|mem_io|hex0_reg\(3))) # (\recop|mem_io|hex0_reg\(1)))) # (\recop|mem_io|hex0_reg\(0) & ((!\recop|mem_io|hex0_reg\(1) $ 
-- (!\recop|mem_io|hex0_reg\(2))) # (\recop|mem_io|hex0_reg\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011011011111011101101101111101110110110111110111011011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex0_reg\(1),
	datab => \recop|mem_io|ALT_INV_hex0_reg\(2),
	datac => \recop|mem_io|ALT_INV_hex0_reg\(0),
	datad => \recop|mem_io|ALT_INV_hex0_reg\(3),
	combout => \recop|mem_io|num_to_seven_seg|Mux0~0_combout\);

-- Location: MLABCELL_X78_Y8_N12
\recop|mem_io|num_to_seven_seg|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux13~0_combout\ = ( \recop|mem_io|hex1_reg\(1) & ( (!\recop|mem_io|hex1_reg\(2) & (\recop|mem_io|hex1_reg\(0) & \recop|mem_io|hex1_reg\(3))) ) ) # ( !\recop|mem_io|hex1_reg\(1) & ( (!\recop|mem_io|hex1_reg\(2) & 
-- (\recop|mem_io|hex1_reg\(0) & !\recop|mem_io|hex1_reg\(3))) # (\recop|mem_io|hex1_reg\(2) & (!\recop|mem_io|hex1_reg\(0) $ (\recop|mem_io|hex1_reg\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000101100001011000010110000100000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex1_reg\(2),
	datab => \recop|mem_io|ALT_INV_hex1_reg\(0),
	datac => \recop|mem_io|ALT_INV_hex1_reg\(3),
	dataf => \recop|mem_io|ALT_INV_hex1_reg\(1),
	combout => \recop|mem_io|num_to_seven_seg|Mux13~0_combout\);

-- Location: MLABCELL_X78_Y8_N33
\recop|mem_io|num_to_seven_seg|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux12~0_combout\ = ( \recop|mem_io|hex1_reg\(2) & ( (!\recop|mem_io|hex1_reg\(1) & (!\recop|mem_io|hex1_reg\(3) $ (!\recop|mem_io|hex1_reg\(0)))) # (\recop|mem_io|hex1_reg\(1) & ((!\recop|mem_io|hex1_reg\(0)) # 
-- (\recop|mem_io|hex1_reg\(3)))) ) ) # ( !\recop|mem_io|hex1_reg\(2) & ( (\recop|mem_io|hex1_reg\(1) & (\recop|mem_io|hex1_reg\(3) & \recop|mem_io|hex1_reg\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000101111001011110010111100101111001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex1_reg\(1),
	datab => \recop|mem_io|ALT_INV_hex1_reg\(3),
	datac => \recop|mem_io|ALT_INV_hex1_reg\(0),
	dataf => \recop|mem_io|ALT_INV_hex1_reg\(2),
	combout => \recop|mem_io|num_to_seven_seg|Mux12~0_combout\);

-- Location: MLABCELL_X78_Y8_N30
\recop|mem_io|num_to_seven_seg|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux11~0_combout\ = ( \recop|mem_io|hex1_reg\(0) & ( (\recop|mem_io|hex1_reg\(1) & (\recop|mem_io|hex1_reg\(3) & \recop|mem_io|hex1_reg\(2))) ) ) # ( !\recop|mem_io|hex1_reg\(0) & ( (!\recop|mem_io|hex1_reg\(3) & 
-- (\recop|mem_io|hex1_reg\(1) & !\recop|mem_io|hex1_reg\(2))) # (\recop|mem_io|hex1_reg\(3) & ((\recop|mem_io|hex1_reg\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100001101000011010000110100001100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex1_reg\(1),
	datab => \recop|mem_io|ALT_INV_hex1_reg\(3),
	datac => \recop|mem_io|ALT_INV_hex1_reg\(2),
	dataf => \recop|mem_io|ALT_INV_hex1_reg\(0),
	combout => \recop|mem_io|num_to_seven_seg|Mux11~0_combout\);

-- Location: LABCELL_X80_Y9_N48
\recop|mem_io|num_to_seven_seg|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux10~0_combout\ = ( \recop|mem_io|hex1_reg\(2) & ( (!\recop|mem_io|hex1_reg\(1) & (!\recop|mem_io|hex1_reg\(3) & !\recop|mem_io|hex1_reg\(0))) # (\recop|mem_io|hex1_reg\(1) & ((\recop|mem_io|hex1_reg\(0)))) ) ) # ( 
-- !\recop|mem_io|hex1_reg\(2) & ( (!\recop|mem_io|hex1_reg\(3) & (!\recop|mem_io|hex1_reg\(1) & \recop|mem_io|hex1_reg\(0))) # (\recop|mem_io|hex1_reg\(3) & (\recop|mem_io|hex1_reg\(1) & !\recop|mem_io|hex1_reg\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100000011000000110000001100010000011100000111000001110000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex1_reg\(3),
	datab => \recop|mem_io|ALT_INV_hex1_reg\(1),
	datac => \recop|mem_io|ALT_INV_hex1_reg\(0),
	dataf => \recop|mem_io|ALT_INV_hex1_reg\(2),
	combout => \recop|mem_io|num_to_seven_seg|Mux10~0_combout\);

-- Location: LABCELL_X80_Y9_N30
\recop|mem_io|num_to_seven_seg|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux9~0_combout\ = ( \recop|mem_io|hex1_reg\(2) & ( (!\recop|mem_io|hex1_reg\(3) & ((!\recop|mem_io|hex1_reg\(1)) # (\recop|mem_io|hex1_reg\(0)))) ) ) # ( !\recop|mem_io|hex1_reg\(2) & ( (\recop|mem_io|hex1_reg\(0) & 
-- ((!\recop|mem_io|hex1_reg\(3)) # (!\recop|mem_io|hex1_reg\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010000010101010101000011110000010100001111000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex1_reg\(0),
	datac => \recop|mem_io|ALT_INV_hex1_reg\(3),
	datad => \recop|mem_io|ALT_INV_hex1_reg\(1),
	dataf => \recop|mem_io|ALT_INV_hex1_reg\(2),
	combout => \recop|mem_io|num_to_seven_seg|Mux9~0_combout\);

-- Location: LABCELL_X80_Y9_N0
\recop|mem_io|num_to_seven_seg|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux8~0_combout\ = ( \recop|mem_io|hex1_reg\(2) & ( (\recop|mem_io|hex1_reg\(0) & (!\recop|mem_io|hex1_reg\(1) $ (!\recop|mem_io|hex1_reg\(3)))) ) ) # ( !\recop|mem_io|hex1_reg\(2) & ( (!\recop|mem_io|hex1_reg\(3) & 
-- ((\recop|mem_io|hex1_reg\(1)) # (\recop|mem_io|hex1_reg\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000001110000011100000111000000010100000101000001010000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex1_reg\(0),
	datab => \recop|mem_io|ALT_INV_hex1_reg\(1),
	datac => \recop|mem_io|ALT_INV_hex1_reg\(3),
	dataf => \recop|mem_io|ALT_INV_hex1_reg\(2),
	combout => \recop|mem_io|num_to_seven_seg|Mux8~0_combout\);

-- Location: LABCELL_X80_Y9_N33
\recop|mem_io|num_to_seven_seg|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux7~0_combout\ = ( \recop|mem_io|hex1_reg\(2) & ( (!\recop|mem_io|hex1_reg\(0) & ((!\recop|mem_io|hex1_reg\(3)) # (\recop|mem_io|hex1_reg\(1)))) # (\recop|mem_io|hex1_reg\(0) & ((!\recop|mem_io|hex1_reg\(1)) # 
-- (\recop|mem_io|hex1_reg\(3)))) ) ) # ( !\recop|mem_io|hex1_reg\(2) & ( (\recop|mem_io|hex1_reg\(3)) # (\recop|mem_io|hex1_reg\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111111111010010111111111101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex1_reg\(0),
	datac => \recop|mem_io|ALT_INV_hex1_reg\(1),
	datad => \recop|mem_io|ALT_INV_hex1_reg\(3),
	dataf => \recop|mem_io|ALT_INV_hex1_reg\(2),
	combout => \recop|mem_io|num_to_seven_seg|Mux7~0_combout\);

-- Location: LABCELL_X75_Y9_N30
\recop|mem_io|num_to_seven_seg|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux20~0_combout\ = ( \recop|mem_io|hex2_reg\(1) & ( (\recop|mem_io|hex2_reg\(3) & (!\recop|mem_io|hex2_reg\(2) & \recop|mem_io|hex2_reg\(0))) ) ) # ( !\recop|mem_io|hex2_reg\(1) & ( (!\recop|mem_io|hex2_reg\(3) & 
-- (!\recop|mem_io|hex2_reg\(2) $ (!\recop|mem_io|hex2_reg\(0)))) # (\recop|mem_io|hex2_reg\(3) & (\recop|mem_io|hex2_reg\(2) & \recop|mem_io|hex2_reg\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010011001001000101001100100000000010001000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex2_reg\(3),
	datab => \recop|mem_io|ALT_INV_hex2_reg\(2),
	datad => \recop|mem_io|ALT_INV_hex2_reg\(0),
	dataf => \recop|mem_io|ALT_INV_hex2_reg\(1),
	combout => \recop|mem_io|num_to_seven_seg|Mux20~0_combout\);

-- Location: LABCELL_X75_Y9_N39
\recop|mem_io|num_to_seven_seg|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux19~0_combout\ = ( \recop|mem_io|hex2_reg\(0) & ( \recop|mem_io|hex2_reg\(2) & ( !\recop|mem_io|hex2_reg\(3) $ (\recop|mem_io|hex2_reg\(1)) ) ) ) # ( !\recop|mem_io|hex2_reg\(0) & ( \recop|mem_io|hex2_reg\(2) & ( 
-- (\recop|mem_io|hex2_reg\(1)) # (\recop|mem_io|hex2_reg\(3)) ) ) ) # ( \recop|mem_io|hex2_reg\(0) & ( !\recop|mem_io|hex2_reg\(2) & ( (\recop|mem_io|hex2_reg\(3) & \recop|mem_io|hex2_reg\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010101011111010111111010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex2_reg\(3),
	datac => \recop|mem_io|ALT_INV_hex2_reg\(1),
	datae => \recop|mem_io|ALT_INV_hex2_reg\(0),
	dataf => \recop|mem_io|ALT_INV_hex2_reg\(2),
	combout => \recop|mem_io|num_to_seven_seg|Mux19~0_combout\);

-- Location: LABCELL_X75_Y9_N18
\recop|mem_io|num_to_seven_seg|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux18~0_combout\ = ( \recop|mem_io|hex2_reg\(1) & ( (!\recop|mem_io|hex2_reg\(2) & (!\recop|mem_io|hex2_reg\(3) & !\recop|mem_io|hex2_reg\(0))) # (\recop|mem_io|hex2_reg\(2) & (\recop|mem_io|hex2_reg\(3))) ) ) # ( 
-- !\recop|mem_io|hex2_reg\(1) & ( (\recop|mem_io|hex2_reg\(2) & (\recop|mem_io|hex2_reg\(3) & !\recop|mem_io|hex2_reg\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000011000011000000111100001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|mem_io|ALT_INV_hex2_reg\(2),
	datac => \recop|mem_io|ALT_INV_hex2_reg\(3),
	datad => \recop|mem_io|ALT_INV_hex2_reg\(0),
	dataf => \recop|mem_io|ALT_INV_hex2_reg\(1),
	combout => \recop|mem_io|num_to_seven_seg|Mux18~0_combout\);

-- Location: MLABCELL_X72_Y9_N45
\recop|mem_io|num_to_seven_seg|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux17~0_combout\ = ( \recop|mem_io|hex2_reg\(2) & ( (!\recop|mem_io|hex2_reg\(0) & (!\recop|mem_io|hex2_reg\(1) & !\recop|mem_io|hex2_reg\(3))) # (\recop|mem_io|hex2_reg\(0) & (\recop|mem_io|hex2_reg\(1))) ) ) # ( 
-- !\recop|mem_io|hex2_reg\(2) & ( (!\recop|mem_io|hex2_reg\(0) & (\recop|mem_io|hex2_reg\(1) & \recop|mem_io|hex2_reg\(3))) # (\recop|mem_io|hex2_reg\(0) & (!\recop|mem_io|hex2_reg\(1) & !\recop|mem_io|hex2_reg\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100001001000010010000100100001010010001100100011001000110010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex2_reg\(0),
	datab => \recop|mem_io|ALT_INV_hex2_reg\(1),
	datac => \recop|mem_io|ALT_INV_hex2_reg\(3),
	dataf => \recop|mem_io|ALT_INV_hex2_reg\(2),
	combout => \recop|mem_io|num_to_seven_seg|Mux17~0_combout\);

-- Location: MLABCELL_X72_Y9_N42
\recop|mem_io|num_to_seven_seg|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux16~0_combout\ = ( \recop|mem_io|hex2_reg\(2) & ( (!\recop|mem_io|hex2_reg\(3) & ((!\recop|mem_io|hex2_reg\(1)) # (\recop|mem_io|hex2_reg\(0)))) ) ) # ( !\recop|mem_io|hex2_reg\(2) & ( (\recop|mem_io|hex2_reg\(0) & 
-- ((!\recop|mem_io|hex2_reg\(1)) # (!\recop|mem_io|hex2_reg\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010001010100010101000101010011010000110100001101000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex2_reg\(0),
	datab => \recop|mem_io|ALT_INV_hex2_reg\(1),
	datac => \recop|mem_io|ALT_INV_hex2_reg\(3),
	dataf => \recop|mem_io|ALT_INV_hex2_reg\(2),
	combout => \recop|mem_io|num_to_seven_seg|Mux16~0_combout\);

-- Location: LABCELL_X75_Y9_N33
\recop|mem_io|num_to_seven_seg|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux15~0_combout\ = ( \recop|mem_io|hex2_reg\(1) & ( (!\recop|mem_io|hex2_reg\(3) & ((!\recop|mem_io|hex2_reg\(2)) # (\recop|mem_io|hex2_reg\(0)))) ) ) # ( !\recop|mem_io|hex2_reg\(1) & ( (\recop|mem_io|hex2_reg\(0) & 
-- (!\recop|mem_io|hex2_reg\(3) $ (\recop|mem_io|hex2_reg\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100001001000010010000100110001010100010101000101010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex2_reg\(3),
	datab => \recop|mem_io|ALT_INV_hex2_reg\(2),
	datac => \recop|mem_io|ALT_INV_hex2_reg\(0),
	dataf => \recop|mem_io|ALT_INV_hex2_reg\(1),
	combout => \recop|mem_io|num_to_seven_seg|Mux15~0_combout\);

-- Location: MLABCELL_X72_Y9_N0
\recop|mem_io|num_to_seven_seg|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux14~0_combout\ = ( \recop|mem_io|hex2_reg\(3) & ( ((!\recop|mem_io|hex2_reg\(2)) # (\recop|mem_io|hex2_reg\(1))) # (\recop|mem_io|hex2_reg\(0)) ) ) # ( !\recop|mem_io|hex2_reg\(3) & ( (!\recop|mem_io|hex2_reg\(2) & 
-- ((\recop|mem_io|hex2_reg\(1)))) # (\recop|mem_io|hex2_reg\(2) & ((!\recop|mem_io|hex2_reg\(0)) # (!\recop|mem_io|hex2_reg\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111101110001100111110111011011101111111111101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex2_reg\(0),
	datab => \recop|mem_io|ALT_INV_hex2_reg\(2),
	datad => \recop|mem_io|ALT_INV_hex2_reg\(1),
	dataf => \recop|mem_io|ALT_INV_hex2_reg\(3),
	combout => \recop|mem_io|num_to_seven_seg|Mux14~0_combout\);

-- Location: LABCELL_X79_Y8_N33
\recop|mem_io|num_to_seven_seg|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux27~0_combout\ = ( \recop|mem_io|hex3_reg\(1) & ( (\recop|mem_io|hex3_reg\(0) & (!\recop|mem_io|hex3_reg\(2) & \recop|mem_io|hex3_reg\(3))) ) ) # ( !\recop|mem_io|hex3_reg\(1) & ( (!\recop|mem_io|hex3_reg\(0) & 
-- (\recop|mem_io|hex3_reg\(2) & !\recop|mem_io|hex3_reg\(3))) # (\recop|mem_io|hex3_reg\(0) & (!\recop|mem_io|hex3_reg\(2) $ (\recop|mem_io|hex3_reg\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101000000101000000000101000001011010000001010000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex3_reg\(0),
	datac => \recop|mem_io|ALT_INV_hex3_reg\(2),
	datad => \recop|mem_io|ALT_INV_hex3_reg\(3),
	datae => \recop|mem_io|ALT_INV_hex3_reg\(1),
	combout => \recop|mem_io|num_to_seven_seg|Mux27~0_combout\);

-- Location: LABCELL_X79_Y8_N9
\recop|mem_io|num_to_seven_seg|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux26~0_combout\ = ( \recop|mem_io|hex3_reg\(1) & ( (!\recop|mem_io|hex3_reg\(0) & ((\recop|mem_io|hex3_reg\(2)))) # (\recop|mem_io|hex3_reg\(0) & (\recop|mem_io|hex3_reg\(3))) ) ) # ( !\recop|mem_io|hex3_reg\(1) & ( 
-- (\recop|mem_io|hex3_reg\(2) & (!\recop|mem_io|hex3_reg\(3) $ (!\recop|mem_io|hex3_reg\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001010000011110101010100000101000010100000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex3_reg\(3),
	datac => \recop|mem_io|ALT_INV_hex3_reg\(2),
	datad => \recop|mem_io|ALT_INV_hex3_reg\(0),
	datae => \recop|mem_io|ALT_INV_hex3_reg\(1),
	combout => \recop|mem_io|num_to_seven_seg|Mux26~0_combout\);

-- Location: LABCELL_X79_Y8_N36
\recop|mem_io|num_to_seven_seg|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux25~0_combout\ = ( \recop|mem_io|hex3_reg\(1) & ( (!\recop|mem_io|hex3_reg\(2) & (!\recop|mem_io|hex3_reg\(0) & !\recop|mem_io|hex3_reg\(3))) # (\recop|mem_io|hex3_reg\(2) & ((\recop|mem_io|hex3_reg\(3)))) ) ) # ( 
-- !\recop|mem_io|hex3_reg\(1) & ( (!\recop|mem_io|hex3_reg\(0) & (\recop|mem_io|hex3_reg\(2) & \recop|mem_io|hex3_reg\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010100000111000001100000010000000101000001110000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex3_reg\(0),
	datab => \recop|mem_io|ALT_INV_hex3_reg\(2),
	datac => \recop|mem_io|ALT_INV_hex3_reg\(3),
	datae => \recop|mem_io|ALT_INV_hex3_reg\(1),
	combout => \recop|mem_io|num_to_seven_seg|Mux25~0_combout\);

-- Location: LABCELL_X79_Y8_N54
\recop|mem_io|num_to_seven_seg|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux24~0_combout\ = ( \recop|mem_io|hex3_reg\(3) & ( (\recop|mem_io|hex3_reg\(1) & (!\recop|mem_io|hex3_reg\(0) $ (\recop|mem_io|hex3_reg\(2)))) ) ) # ( !\recop|mem_io|hex3_reg\(3) & ( (!\recop|mem_io|hex3_reg\(0) & 
-- (\recop|mem_io|hex3_reg\(2) & !\recop|mem_io|hex3_reg\(1))) # (\recop|mem_io|hex3_reg\(0) & (!\recop|mem_io|hex3_reg\(2) $ (\recop|mem_io|hex3_reg\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011000010001011001100001000100000000100110010000000010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex3_reg\(0),
	datab => \recop|mem_io|ALT_INV_hex3_reg\(2),
	datad => \recop|mem_io|ALT_INV_hex3_reg\(1),
	dataf => \recop|mem_io|ALT_INV_hex3_reg\(3),
	combout => \recop|mem_io|num_to_seven_seg|Mux24~0_combout\);

-- Location: LABCELL_X75_Y9_N21
\recop|mem_io|num_to_seven_seg|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux23~0_combout\ = ( \recop|mem_io|hex3_reg\(2) & ( (!\recop|mem_io|hex3_reg\(3) & ((!\recop|mem_io|hex3_reg\(1)) # (\recop|mem_io|hex3_reg\(0)))) ) ) # ( !\recop|mem_io|hex3_reg\(2) & ( (\recop|mem_io|hex3_reg\(0) & 
-- ((!\recop|mem_io|hex3_reg\(1)) # (!\recop|mem_io|hex3_reg\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111010000000001111101010100000111100001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex3_reg\(1),
	datac => \recop|mem_io|ALT_INV_hex3_reg\(3),
	datad => \recop|mem_io|ALT_INV_hex3_reg\(0),
	dataf => \recop|mem_io|ALT_INV_hex3_reg\(2),
	combout => \recop|mem_io|num_to_seven_seg|Mux23~0_combout\);

-- Location: LABCELL_X79_Y8_N57
\recop|mem_io|num_to_seven_seg|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux22~0_combout\ = ( \recop|mem_io|hex3_reg\(3) & ( (\recop|mem_io|hex3_reg\(0) & (\recop|mem_io|hex3_reg\(2) & !\recop|mem_io|hex3_reg\(1))) ) ) # ( !\recop|mem_io|hex3_reg\(3) & ( (!\recop|mem_io|hex3_reg\(0) & 
-- (!\recop|mem_io|hex3_reg\(2) & \recop|mem_io|hex3_reg\(1))) # (\recop|mem_io|hex3_reg\(0) & ((!\recop|mem_io|hex3_reg\(2)) # (\recop|mem_io|hex3_reg\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011110101010100001111010100000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex3_reg\(0),
	datac => \recop|mem_io|ALT_INV_hex3_reg\(2),
	datad => \recop|mem_io|ALT_INV_hex3_reg\(1),
	dataf => \recop|mem_io|ALT_INV_hex3_reg\(3),
	combout => \recop|mem_io|num_to_seven_seg|Mux22~0_combout\);

-- Location: LABCELL_X79_Y8_N48
\recop|mem_io|num_to_seven_seg|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux21~0_combout\ = ( \recop|mem_io|hex3_reg\(1) & ( (!\recop|mem_io|hex3_reg\(0)) # ((!\recop|mem_io|hex3_reg\(2)) # (\recop|mem_io|hex3_reg\(3))) ) ) # ( !\recop|mem_io|hex3_reg\(1) & ( (!\recop|mem_io|hex3_reg\(2) & 
-- ((\recop|mem_io|hex3_reg\(3)))) # (\recop|mem_io|hex3_reg\(2) & ((!\recop|mem_io|hex3_reg\(3)) # (\recop|mem_io|hex3_reg\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110100111101111011111110111100111101001111011110111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex3_reg\(0),
	datab => \recop|mem_io|ALT_INV_hex3_reg\(2),
	datac => \recop|mem_io|ALT_INV_hex3_reg\(3),
	datae => \recop|mem_io|ALT_INV_hex3_reg\(1),
	combout => \recop|mem_io|num_to_seven_seg|Mux21~0_combout\);

-- Location: LABCELL_X75_Y7_N51
\recop|mem_io|hex4_reg[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|hex4_reg[3]~0_combout\ = ( \recop|control_unit_inst|mem_write~q\ & ( (\KEY[0]~input_o\ & (!\recop|datapath_inst|ex_mem_wr_data_addr\(2) & \recop|mem_io|Equal18~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(2),
	datad => \recop|mem_io|ALT_INV_Equal18~0_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_mem_write~q\,
	combout => \recop|mem_io|hex4_reg[3]~0_combout\);

-- Location: FF_X80_Y9_N20
\recop|mem_io|hex4_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(3),
	sload => VCC,
	ena => \recop|mem_io|hex4_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex4_reg\(3));

-- Location: FF_X80_Y9_N14
\recop|mem_io|hex4_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(1),
	sload => VCC,
	ena => \recop|mem_io|hex4_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex4_reg\(1));

-- Location: FF_X80_Y9_N44
\recop|mem_io|hex4_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(0),
	sload => VCC,
	ena => \recop|mem_io|hex4_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex4_reg\(0));

-- Location: FF_X80_Y9_N17
\recop|mem_io|hex4_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(2),
	sload => VCC,
	ena => \recop|mem_io|hex4_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex4_reg\(2));

-- Location: LABCELL_X80_Y9_N45
\recop|mem_io|num_to_seven_seg|Mux34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux34~0_combout\ = ( \recop|mem_io|hex4_reg\(2) & ( (!\recop|mem_io|hex4_reg\(1) & (!\recop|mem_io|hex4_reg\(3) $ (\recop|mem_io|hex4_reg\(0)))) ) ) # ( !\recop|mem_io|hex4_reg\(2) & ( (\recop|mem_io|hex4_reg\(0) & 
-- (!\recop|mem_io|hex4_reg\(3) $ (\recop|mem_io|hex4_reg\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100001001000010010000100110000100100001001000010010000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex4_reg\(3),
	datab => \recop|mem_io|ALT_INV_hex4_reg\(1),
	datac => \recop|mem_io|ALT_INV_hex4_reg\(0),
	dataf => \recop|mem_io|ALT_INV_hex4_reg\(2),
	combout => \recop|mem_io|num_to_seven_seg|Mux34~0_combout\);

-- Location: LABCELL_X80_Y9_N36
\recop|mem_io|num_to_seven_seg|Mux33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux33~0_combout\ = ( \recop|mem_io|hex4_reg\(1) & ( (!\recop|mem_io|hex4_reg\(0) & ((\recop|mem_io|hex4_reg\(2)))) # (\recop|mem_io|hex4_reg\(0) & (\recop|mem_io|hex4_reg\(3))) ) ) # ( !\recop|mem_io|hex4_reg\(1) & ( 
-- (\recop|mem_io|hex4_reg\(2) & (!\recop|mem_io|hex4_reg\(3) $ (!\recop|mem_io|hex4_reg\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011000011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex4_reg\(3),
	datab => \recop|mem_io|ALT_INV_hex4_reg\(0),
	datac => \recop|mem_io|ALT_INV_hex4_reg\(2),
	dataf => \recop|mem_io|ALT_INV_hex4_reg\(1),
	combout => \recop|mem_io|num_to_seven_seg|Mux33~0_combout\);

-- Location: LABCELL_X80_Y9_N39
\recop|mem_io|num_to_seven_seg|Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux32~0_combout\ = ( \recop|mem_io|hex4_reg\(2) & ( (\recop|mem_io|hex4_reg\(3) & ((!\recop|mem_io|hex4_reg\(0)) # (\recop|mem_io|hex4_reg\(1)))) ) ) # ( !\recop|mem_io|hex4_reg\(2) & ( (!\recop|mem_io|hex4_reg\(3) & 
-- (!\recop|mem_io|hex4_reg\(0) & \recop|mem_io|hex4_reg\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100001000101010001010100010101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex4_reg\(3),
	datab => \recop|mem_io|ALT_INV_hex4_reg\(0),
	datac => \recop|mem_io|ALT_INV_hex4_reg\(1),
	dataf => \recop|mem_io|ALT_INV_hex4_reg\(2),
	combout => \recop|mem_io|num_to_seven_seg|Mux32~0_combout\);

-- Location: LABCELL_X80_Y9_N42
\recop|mem_io|num_to_seven_seg|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux31~0_combout\ = ( \recop|mem_io|hex4_reg\(2) & ( (!\recop|mem_io|hex4_reg\(1) & (!\recop|mem_io|hex4_reg\(3) & !\recop|mem_io|hex4_reg\(0))) # (\recop|mem_io|hex4_reg\(1) & ((\recop|mem_io|hex4_reg\(0)))) ) ) # ( 
-- !\recop|mem_io|hex4_reg\(2) & ( (!\recop|mem_io|hex4_reg\(3) & (!\recop|mem_io|hex4_reg\(1) & \recop|mem_io|hex4_reg\(0))) # (\recop|mem_io|hex4_reg\(3) & (\recop|mem_io|hex4_reg\(1) & !\recop|mem_io|hex4_reg\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110001000000100011000100010001000001100111000100000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex4_reg\(3),
	datab => \recop|mem_io|ALT_INV_hex4_reg\(1),
	datad => \recop|mem_io|ALT_INV_hex4_reg\(0),
	dataf => \recop|mem_io|ALT_INV_hex4_reg\(2),
	combout => \recop|mem_io|num_to_seven_seg|Mux31~0_combout\);

-- Location: LABCELL_X80_Y9_N12
\recop|mem_io|num_to_seven_seg|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux30~0_combout\ = ( \recop|mem_io|hex4_reg\(2) & ( (!\recop|mem_io|hex4_reg\(3) & ((!\recop|mem_io|hex4_reg\(1)) # (\recop|mem_io|hex4_reg\(0)))) ) ) # ( !\recop|mem_io|hex4_reg\(2) & ( (\recop|mem_io|hex4_reg\(0) & 
-- ((!\recop|mem_io|hex4_reg\(3)) # (!\recop|mem_io|hex4_reg\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100100010001100110010001010101010001000101010101000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex4_reg\(3),
	datab => \recop|mem_io|ALT_INV_hex4_reg\(0),
	datad => \recop|mem_io|ALT_INV_hex4_reg\(1),
	dataf => \recop|mem_io|ALT_INV_hex4_reg\(2),
	combout => \recop|mem_io|num_to_seven_seg|Mux30~0_combout\);

-- Location: LABCELL_X80_Y9_N15
\recop|mem_io|num_to_seven_seg|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux29~0_combout\ = (!\recop|mem_io|hex4_reg\(0) & (!\recop|mem_io|hex4_reg\(3) & (\recop|mem_io|hex4_reg\(1) & !\recop|mem_io|hex4_reg\(2)))) # (\recop|mem_io|hex4_reg\(0) & (!\recop|mem_io|hex4_reg\(3) $ 
-- (((!\recop|mem_io|hex4_reg\(1) & \recop|mem_io|hex4_reg\(2))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101000010010001010100001001000101010000100100010101000010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex4_reg\(3),
	datab => \recop|mem_io|ALT_INV_hex4_reg\(0),
	datac => \recop|mem_io|ALT_INV_hex4_reg\(1),
	datad => \recop|mem_io|ALT_INV_hex4_reg\(2),
	combout => \recop|mem_io|num_to_seven_seg|Mux29~0_combout\);

-- Location: LABCELL_X80_Y9_N18
\recop|mem_io|num_to_seven_seg|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux28~0_combout\ = ( \recop|mem_io|hex4_reg\(0) & ( (!\recop|mem_io|hex4_reg\(1) $ (!\recop|mem_io|hex4_reg\(2))) # (\recop|mem_io|hex4_reg\(3)) ) ) # ( !\recop|mem_io|hex4_reg\(0) & ( (!\recop|mem_io|hex4_reg\(2) $ 
-- (!\recop|mem_io|hex4_reg\(3))) # (\recop|mem_io|hex4_reg\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111111110011001111111111001100111100111111110011110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|mem_io|ALT_INV_hex4_reg\(1),
	datac => \recop|mem_io|ALT_INV_hex4_reg\(2),
	datad => \recop|mem_io|ALT_INV_hex4_reg\(3),
	dataf => \recop|mem_io|ALT_INV_hex4_reg\(0),
	combout => \recop|mem_io|num_to_seven_seg|Mux28~0_combout\);

-- Location: LABCELL_X74_Y8_N18
\recop|mem_io|Equal18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|Equal18~1_combout\ = ( \recop|mem_io|Equal12~0_combout\ & ( (\recop|mem_io|Equal12~1_combout\ & (\recop|datapath_inst|ex_mem_wr_data_addr\(3) & !\recop|datapath_inst|ex_mem_wr_data_addr\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|mem_io|ALT_INV_Equal12~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(3),
	datad => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(4),
	dataf => \recop|mem_io|ALT_INV_Equal12~0_combout\,
	combout => \recop|mem_io|Equal18~1_combout\);

-- Location: LABCELL_X75_Y8_N54
\recop|mem_io|hex5_reg[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|hex5_reg[3]~0_combout\ = ( \recop|control_unit_inst|mem_write~q\ & ( \recop|mem_io|Equal18~1_combout\ & ( (\recop|datapath_inst|ex_mem_wr_data_addr\(1) & (!\recop|datapath_inst|ex_mem_wr_data_addr\(2) & \KEY[0]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(1),
	datac => \recop|datapath_inst|ALT_INV_ex_mem_wr_data_addr\(2),
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \recop|control_unit_inst|ALT_INV_mem_write~q\,
	dataf => \recop|mem_io|ALT_INV_Equal18~1_combout\,
	combout => \recop|mem_io|hex5_reg[3]~0_combout\);

-- Location: FF_X80_Y9_N56
\recop|mem_io|hex5_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(0),
	sload => VCC,
	ena => \recop|mem_io|hex5_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex5_reg\(0));

-- Location: FF_X80_Y9_N59
\recop|mem_io|hex5_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(1),
	sload => VCC,
	ena => \recop|mem_io|hex5_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex5_reg\(1));

-- Location: FF_X80_Y9_N29
\recop|mem_io|hex5_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(3),
	sload => VCC,
	ena => \recop|mem_io|hex5_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex5_reg\(3));

-- Location: FF_X80_Y9_N26
\recop|mem_io|hex5_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \recop|recop_pll_inst|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \recop|datapath_inst|ex_mem_alu_result\(2),
	sload => VCC,
	ena => \recop|mem_io|hex5_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|mem_io|hex5_reg\(2));

-- Location: LABCELL_X80_Y9_N21
\recop|mem_io|num_to_seven_seg|Mux41~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux41~0_combout\ = ( \recop|mem_io|hex5_reg\(2) & ( (!\recop|mem_io|hex5_reg\(1) & (!\recop|mem_io|hex5_reg\(0) $ (\recop|mem_io|hex5_reg\(3)))) ) ) # ( !\recop|mem_io|hex5_reg\(2) & ( (\recop|mem_io|hex5_reg\(0) & 
-- (!\recop|mem_io|hex5_reg\(1) $ (\recop|mem_io|hex5_reg\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000101010100000000010110100000010100001010000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex5_reg\(0),
	datac => \recop|mem_io|ALT_INV_hex5_reg\(1),
	datad => \recop|mem_io|ALT_INV_hex5_reg\(3),
	dataf => \recop|mem_io|ALT_INV_hex5_reg\(2),
	combout => \recop|mem_io|num_to_seven_seg|Mux41~0_combout\);

-- Location: LABCELL_X80_Y9_N6
\recop|mem_io|num_to_seven_seg|Mux40~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux40~0_combout\ = ( \recop|mem_io|hex5_reg\(2) & ( (!\recop|mem_io|hex5_reg\(1) & (!\recop|mem_io|hex5_reg\(3) $ (!\recop|mem_io|hex5_reg\(0)))) # (\recop|mem_io|hex5_reg\(1) & ((!\recop|mem_io|hex5_reg\(0)) # 
-- (\recop|mem_io|hex5_reg\(3)))) ) ) # ( !\recop|mem_io|hex5_reg\(2) & ( (\recop|mem_io|hex5_reg\(1) & (\recop|mem_io|hex5_reg\(3) & \recop|mem_io|hex5_reg\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100111111110000110011111111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|mem_io|ALT_INV_hex5_reg\(1),
	datac => \recop|mem_io|ALT_INV_hex5_reg\(3),
	datad => \recop|mem_io|ALT_INV_hex5_reg\(0),
	dataf => \recop|mem_io|ALT_INV_hex5_reg\(2),
	combout => \recop|mem_io|num_to_seven_seg|Mux40~0_combout\);

-- Location: LABCELL_X80_Y9_N9
\recop|mem_io|num_to_seven_seg|Mux39~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux39~0_combout\ = ( \recop|mem_io|hex5_reg\(2) & ( (\recop|mem_io|hex5_reg\(3) & ((!\recop|mem_io|hex5_reg\(0)) # (\recop|mem_io|hex5_reg\(1)))) ) ) # ( !\recop|mem_io|hex5_reg\(2) & ( (!\recop|mem_io|hex5_reg\(3) & 
-- (\recop|mem_io|hex5_reg\(1) & !\recop|mem_io|hex5_reg\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000100000000001010101000100010101010100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex5_reg\(3),
	datab => \recop|mem_io|ALT_INV_hex5_reg\(1),
	datad => \recop|mem_io|ALT_INV_hex5_reg\(0),
	dataf => \recop|mem_io|ALT_INV_hex5_reg\(2),
	combout => \recop|mem_io|num_to_seven_seg|Mux39~0_combout\);

-- Location: LABCELL_X80_Y9_N54
\recop|mem_io|num_to_seven_seg|Mux38~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux38~0_combout\ = (!\recop|mem_io|hex5_reg\(1) & (!\recop|mem_io|hex5_reg\(3) & (!\recop|mem_io|hex5_reg\(2) $ (!\recop|mem_io|hex5_reg\(0))))) # (\recop|mem_io|hex5_reg\(1) & ((!\recop|mem_io|hex5_reg\(2) & 
-- (\recop|mem_io|hex5_reg\(3) & !\recop|mem_io|hex5_reg\(0))) # (\recop|mem_io|hex5_reg\(2) & ((\recop|mem_io|hex5_reg\(0))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100010000011000110001000001100011000100000110001100010000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex5_reg\(3),
	datab => \recop|mem_io|ALT_INV_hex5_reg\(1),
	datac => \recop|mem_io|ALT_INV_hex5_reg\(2),
	datad => \recop|mem_io|ALT_INV_hex5_reg\(0),
	combout => \recop|mem_io|num_to_seven_seg|Mux38~0_combout\);

-- Location: LABCELL_X80_Y9_N57
\recop|mem_io|num_to_seven_seg|Mux37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux37~0_combout\ = ( \recop|mem_io|hex5_reg\(2) & ( (!\recop|mem_io|hex5_reg\(3) & ((!\recop|mem_io|hex5_reg\(1)) # (\recop|mem_io|hex5_reg\(0)))) ) ) # ( !\recop|mem_io|hex5_reg\(2) & ( (\recop|mem_io|hex5_reg\(0) & 
-- ((!\recop|mem_io|hex5_reg\(3)) # (!\recop|mem_io|hex5_reg\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001010000011110000101010101010000010101010101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex5_reg\(3),
	datac => \recop|mem_io|ALT_INV_hex5_reg\(0),
	datad => \recop|mem_io|ALT_INV_hex5_reg\(1),
	dataf => \recop|mem_io|ALT_INV_hex5_reg\(2),
	combout => \recop|mem_io|num_to_seven_seg|Mux37~0_combout\);

-- Location: LABCELL_X80_Y9_N24
\recop|mem_io|num_to_seven_seg|Mux36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux36~0_combout\ = (!\recop|mem_io|hex5_reg\(0) & (\recop|mem_io|hex5_reg\(1) & (!\recop|mem_io|hex5_reg\(3) & !\recop|mem_io|hex5_reg\(2)))) # (\recop|mem_io|hex5_reg\(0) & (!\recop|mem_io|hex5_reg\(3) $ 
-- (((!\recop|mem_io|hex5_reg\(1) & \recop|mem_io|hex5_reg\(2))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000000010100011100000001010001110000000101000111000000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex5_reg\(0),
	datab => \recop|mem_io|ALT_INV_hex5_reg\(1),
	datac => \recop|mem_io|ALT_INV_hex5_reg\(3),
	datad => \recop|mem_io|ALT_INV_hex5_reg\(2),
	combout => \recop|mem_io|num_to_seven_seg|Mux36~0_combout\);

-- Location: LABCELL_X80_Y9_N27
\recop|mem_io|num_to_seven_seg|Mux35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|mem_io|num_to_seven_seg|Mux35~0_combout\ = ( \recop|mem_io|hex5_reg\(2) & ( (!\recop|mem_io|hex5_reg\(0) & ((!\recop|mem_io|hex5_reg\(3)) # (\recop|mem_io|hex5_reg\(1)))) # (\recop|mem_io|hex5_reg\(0) & ((!\recop|mem_io|hex5_reg\(1)) # 
-- (\recop|mem_io|hex5_reg\(3)))) ) ) # ( !\recop|mem_io|hex5_reg\(2) & ( (\recop|mem_io|hex5_reg\(3)) # (\recop|mem_io|hex5_reg\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111111101110011101111110111001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|mem_io|ALT_INV_hex5_reg\(0),
	datab => \recop|mem_io|ALT_INV_hex5_reg\(1),
	datad => \recop|mem_io|ALT_INV_hex5_reg\(3),
	dataf => \recop|mem_io|ALT_INV_hex5_reg\(2),
	combout => \recop|mem_io|num_to_seven_seg|Mux35~0_combout\);

-- Location: IOIBUF_X36_Y0_N18
\KEY[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: IOIBUF_X40_Y0_N1
\KEY[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: IOIBUF_X40_Y0_N18
\KEY[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: LABCELL_X13_Y41_N3
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;


pll_reconfig_inst_tasks : altera_pll_reconfig_tasks
-- pragma translate_off
GENERIC MAP (
      number_of_fplls => 1);
-- pragma translate_on
END structure;


