Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Nov  9 01:51:14 2020
| Host         : JavaScriptGarbage running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_top_control_sets_placed.rpt
| Design       : vga_top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    82 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            6 |
| No           | No                    | Yes                    |              25 |            7 |
| No           | Yes                   | No                     |              10 |            4 |
| Yes          | No                    | No                     |               9 |            5 |
| Yes          | No                    | Yes                    |              15 |            6 |
| Yes          | Yes                   | No                     |              34 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-------------------------+-------------------------+------------------+----------------+
|    Clock Signal    |      Enable Signal      |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+--------------------+-------------------------+-------------------------+------------------+----------------+
|  dc/pulse          |                         |                         |                1 |              1 |
|  dc/clk            |                         |                         |                1 |              1 |
|  dc/clk            | dc/hCount[9]_i_1_n_0    |                         |                1 |              1 |
|  ClkPort_IBUF_BUFG |                         |                         |                1 |              1 |
|  move_clk_BUFG     | sc/xpos[9]_i_1_n_0      |                         |                3 |              4 |
|  move_clk_BUFG     | sc/xpos[9]_i_1_n_0      | sc/xpos[3]_i_1_n_0      |                1 |              4 |
|  move_clk_BUFG     | sc/xVelocity[3]_i_1_n_0 |                         |                1 |              4 |
|  move_clk_BUFG     |                         | BtnC_IBUF               |                2 |              5 |
|  move_clk_BUFG     | sc/yVelocity[8]_i_2_n_0 | sc/yVelocity[8]_i_1_n_0 |                2 |              5 |
|  move_clk_BUFG     |                         |                         |                3 |              6 |
|  move_clk_BUFG     | sc/show_msg[5]_i_1_n_0  | BtnC_IBUF               |                2 |              6 |
|  move_clk_BUFG     | sc/ypos[8]_i_2_n_0      | sc/ypos[8]_i_1_n_0      |                3 |              7 |
|  dc/clk            | dc/hCount[9]_i_1_n_0    | dc/vCount[9]_i_1_n_0    |                6 |              9 |
|  move_clk_BUFG     | sc/xpos[9]_i_1_n_0      | sc/xpos[5]_i_1_n_0      |                3 |              9 |
|  move_clk_BUFG     | sc/xpos[9]_i_1_n_0      | BtnC_IBUF               |                4 |              9 |
|  dc/clk            |                         | dc/hCount[9]_i_1_n_0    |                4 |             10 |
|  ClkPort_IBUF_BUFG |                         | BtnC_IBUF               |                5 |             20 |
+--------------------+-------------------------+-------------------------+------------------+----------------+


