/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [19:0] celloutsig_0_11z;
  reg [8:0] celloutsig_0_12z;
  wire [14:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  reg [3:0] celloutsig_0_28z;
  wire [8:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [5:0] celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire [13:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [23:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = !(celloutsig_1_0z ? celloutsig_1_1z[7] : celloutsig_1_0z);
  assign celloutsig_1_15z = !(celloutsig_1_13z[16] ? celloutsig_1_14z : celloutsig_1_4z);
  assign celloutsig_0_0z = ~(in_data[93] | in_data[26]);
  assign celloutsig_1_6z = ~celloutsig_1_3z[2];
  assign celloutsig_1_0z = in_data[111] | ~(in_data[141]);
  assign celloutsig_0_16z = celloutsig_0_9z | ~(in_data[64]);
  assign celloutsig_1_4z = in_data[100] | celloutsig_1_2z;
  assign celloutsig_0_4z = celloutsig_0_1z[0] | celloutsig_0_3z;
  assign celloutsig_1_10z = celloutsig_1_1z[2] | celloutsig_1_5z;
  assign celloutsig_1_12z = celloutsig_1_3z[11] | celloutsig_1_5z;
  assign celloutsig_0_5z = celloutsig_0_4z | celloutsig_0_2z[3];
  assign celloutsig_1_7z = celloutsig_1_2z ^ celloutsig_1_6z;
  assign celloutsig_0_10z = { in_data[5:0], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_9z } == { in_data[56:49], celloutsig_0_3z };
  assign celloutsig_0_32z = { celloutsig_0_30z[3:2], celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_31z } == celloutsig_0_15z[8:2];
  assign celloutsig_0_9z = { celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_3z } === { celloutsig_0_6z[7], celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_3z = { in_data[17:13], celloutsig_0_0z, celloutsig_0_0z } > { in_data[65:63], celloutsig_0_1z };
  assign celloutsig_1_14z = celloutsig_1_10z & ~(celloutsig_1_6z);
  assign celloutsig_1_19z = celloutsig_1_0z & ~(celloutsig_1_18z);
  assign celloutsig_0_20z = celloutsig_0_15z[1] & ~(celloutsig_0_16z);
  assign celloutsig_1_1z = - { in_data[169:162], celloutsig_1_0z };
  assign celloutsig_1_13z = - { celloutsig_1_3z[10], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_17z = - celloutsig_0_11z[8:4];
  assign celloutsig_1_5z = in_data[128:125] !== celloutsig_1_3z[4:1];
  assign celloutsig_0_31z = in_data[62:36] !== { celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_28z, celloutsig_0_5z };
  assign celloutsig_1_18z = ~^ { celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_6z };
  assign celloutsig_0_6z = { celloutsig_0_2z[3:1], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z } >> { in_data[50:45], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_8z = { celloutsig_0_7z[11:9], celloutsig_0_5z } >> { celloutsig_0_7z[11:9], celloutsig_0_0z };
  assign celloutsig_0_19z = in_data[34:32] >> celloutsig_0_12z[2:0];
  assign celloutsig_0_2z = { in_data[78:71], celloutsig_0_0z } >> { in_data[38:34], celloutsig_0_1z };
  assign celloutsig_0_7z = { celloutsig_0_1z[2:1], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_6z } <<< { celloutsig_0_6z[8], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_1z = { in_data[10:8], celloutsig_0_0z } <<< in_data[11:8];
  assign celloutsig_0_15z = { celloutsig_0_7z, celloutsig_0_5z } <<< { celloutsig_0_6z[8:4], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_33z = { celloutsig_0_28z[2:1], celloutsig_0_28z } - in_data[43:38];
  assign celloutsig_1_3z = { celloutsig_1_1z[5:2], celloutsig_1_1z, celloutsig_1_2z } - in_data[129:116];
  assign celloutsig_0_11z = { celloutsig_0_7z[3:1], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_0z } - { celloutsig_0_7z[13:3], celloutsig_0_2z };
  assign celloutsig_0_30z = { in_data[78:74], celloutsig_0_0z } ^ { celloutsig_0_7z[10], celloutsig_0_17z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_12z = 9'h000;
    else if (celloutsig_1_19z) celloutsig_0_12z = celloutsig_0_7z[11:3];
  always_latch
    if (!clkin_data[32]) celloutsig_0_28z = 4'h0;
    else if (!celloutsig_1_19z) celloutsig_0_28z = { celloutsig_0_19z, celloutsig_0_20z };
  assign { out_data[128], out_data[96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
