
STM32F070F6_DIGITIZER2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000323c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f0  080032fc  080032fc  000132fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080034ec  080034ec  00020084  2**0
                  CONTENTS
  4 .ARM          00000000  080034ec  080034ec  00020084  2**0
                  CONTENTS
  5 .preinit_array 00000000  080034ec  080034ec  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080034ec  080034ec  000134ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080034f0  080034f0  000134f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  080034f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a14  20000084  08003578  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a98  08003578  00020a98  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bd33  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032d0  00000000  00000000  0003bddf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00014921  00000000  00000000  0003f0af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c20  00000000  00000000  000539d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000021d8  00000000  00000000  000545f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00012792  00000000  00000000  000567c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001aafd  00000000  00000000  00068f5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0006a23d  00000000  00000000  00083a57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  000edc94  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003000  00000000  00000000  000edce8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000084 	.word	0x20000084
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080032e4 	.word	0x080032e4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000088 	.word	0x20000088
 8000104:	080032e4 	.word	0x080032e4

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <circular_buf_init>:
	}
}


cbuf_handle_t circular_buf_init(uint16_t* buffer, size_t size)
{
 8000234:	b570      	push	{r4, r5, r6, lr}
 8000236:	0004      	movs	r4, r0
 8000238:	000d      	movs	r5, r1
	assert(buffer && size > 1);
 800023a:	2800      	cmp	r0, #0
 800023c:	d00c      	beq.n	8000258 <circular_buf_init+0x24>
 800023e:	2901      	cmp	r1, #1
 8000240:	d90a      	bls.n	8000258 <circular_buf_init+0x24>

	cbuf_handle_t cbuf = malloc(sizeof(circular_buf_t));
 8000242:	2010      	movs	r0, #16
 8000244:	f002 f866 	bl	8002314 <malloc>
	assert(cbuf);
 8000248:	2800      	cmp	r0, #0
 800024a:	d00b      	beq.n	8000264 <circular_buf_init+0x30>

void circular_buf_reset(cbuf_handle_t cbuf)
{
    assert(cbuf);

    cbuf->head = 0;
 800024c:	2300      	movs	r3, #0
	cbuf->max = size;
 800024e:	60c5      	str	r5, [r0, #12]
	cbuf->buffer = buffer;
 8000250:	6004      	str	r4, [r0, #0]
    cbuf->head = 0;
 8000252:	6043      	str	r3, [r0, #4]
    cbuf->tail = 0;
 8000254:	6083      	str	r3, [r0, #8]
}
 8000256:	bd70      	pop	{r4, r5, r6, pc}
	assert(buffer && size > 1);
 8000258:	2132      	movs	r1, #50	; 0x32
 800025a:	4b05      	ldr	r3, [pc, #20]	; (8000270 <circular_buf_init+0x3c>)
 800025c:	4a05      	ldr	r2, [pc, #20]	; (8000274 <circular_buf_init+0x40>)
 800025e:	4806      	ldr	r0, [pc, #24]	; (8000278 <circular_buf_init+0x44>)
 8000260:	f002 f800 	bl	8002264 <__assert_func>
	assert(cbuf);
 8000264:	2135      	movs	r1, #53	; 0x35
 8000266:	4b05      	ldr	r3, [pc, #20]	; (800027c <circular_buf_init+0x48>)
 8000268:	4a02      	ldr	r2, [pc, #8]	; (8000274 <circular_buf_init+0x40>)
 800026a:	4803      	ldr	r0, [pc, #12]	; (8000278 <circular_buf_init+0x44>)
 800026c:	f001 fffa 	bl	8002264 <__assert_func>
 8000270:	08003338 	.word	0x08003338
 8000274:	08003384 	.word	0x08003384
 8000278:	08003304 	.word	0x08003304
 800027c:	080032fc 	.word	0x080032fc

08000280 <circular_buf_size>:
}

size_t circular_buf_size(cbuf_handle_t cbuf)
{
 8000280:	0003      	movs	r3, r0
 8000282:	b570      	push	{r4, r5, r6, lr}
	assert(cbuf);
 8000284:	2800      	cmp	r0, #0
 8000286:	d011      	beq.n	80002ac <circular_buf_size+0x2c>
}

bool circular_buf_full(circular_buf_t* cbuf)
{
	// We need to handle the wraparound case
	size_t head = cbuf->head + 1;
 8000288:	685c      	ldr	r4, [r3, #4]
	size_t size = cbuf->max;
 800028a:	68c0      	ldr	r0, [r0, #12]
	size_t head = cbuf->head + 1;
 800028c:	1c61      	adds	r1, r4, #1
	if(head == cbuf->max)
	{
		head = 0;
 800028e:	1a42      	subs	r2, r0, r1
 8000290:	1e55      	subs	r5, r2, #1
 8000292:	41aa      	sbcs	r2, r5
	}

	return head == cbuf->tail;
 8000294:	689b      	ldr	r3, [r3, #8]
		head = 0;
 8000296:	4252      	negs	r2, r2
 8000298:	4011      	ands	r1, r2
	if(!circular_buf_full(cbuf))
 800029a:	428b      	cmp	r3, r1
 800029c:	d002      	beq.n	80002a4 <circular_buf_size+0x24>
		if(cbuf->head >= cbuf->tail)
 800029e:	429c      	cmp	r4, r3
 80002a0:	d301      	bcc.n	80002a6 <circular_buf_size+0x26>
			size = (cbuf->head - cbuf->tail);
 80002a2:	1ae0      	subs	r0, r4, r3
}
 80002a4:	bd70      	pop	{r4, r5, r6, pc}
			size = (cbuf->max + cbuf->head - cbuf->tail);
 80002a6:	1900      	adds	r0, r0, r4
 80002a8:	1ac0      	subs	r0, r0, r3
	return size;
 80002aa:	e7fb      	b.n	80002a4 <circular_buf_size+0x24>
	assert(cbuf);
 80002ac:	2150      	movs	r1, #80	; 0x50
 80002ae:	4b02      	ldr	r3, [pc, #8]	; (80002b8 <circular_buf_size+0x38>)
 80002b0:	4a02      	ldr	r2, [pc, #8]	; (80002bc <circular_buf_size+0x3c>)
 80002b2:	4803      	ldr	r0, [pc, #12]	; (80002c0 <circular_buf_size+0x40>)
 80002b4:	f001 ffd6 	bl	8002264 <__assert_func>
 80002b8:	080032fc 	.word	0x080032fc
 80002bc:	08003398 	.word	0x08003398
 80002c0:	08003304 	.word	0x08003304

080002c4 <circular_buf_put>:
{
 80002c4:	b510      	push	{r4, lr}
	assert(cbuf && cbuf->buffer);
 80002c6:	2800      	cmp	r0, #0
 80002c8:	d022      	beq.n	8000310 <circular_buf_put+0x4c>
 80002ca:	6802      	ldr	r2, [r0, #0]
 80002cc:	2a00      	cmp	r2, #0
 80002ce:	d01f      	beq.n	8000310 <circular_buf_put+0x4c>
    cbuf->buffer[cbuf->head] = data;
 80002d0:	6843      	ldr	r3, [r0, #4]
 80002d2:	005c      	lsls	r4, r3, #1
 80002d4:	52a1      	strh	r1, [r4, r2]
	if(head == cbuf->max)
 80002d6:	68c2      	ldr	r2, [r0, #12]
	size_t head = cbuf->head + 1;
 80002d8:	3301      	adds	r3, #1
	if(head == cbuf->max)
 80002da:	4293      	cmp	r3, r2
 80002dc:	d00b      	beq.n	80002f6 <circular_buf_put+0x32>
	if(circular_buf_full(cbuf))
 80002de:	6881      	ldr	r1, [r0, #8]
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d001      	beq.n	80002e8 <circular_buf_put+0x24>
    if(++(cbuf->head) == cbuf->max)
 80002e4:	6043      	str	r3, [r0, #4]
}
 80002e6:	bd10      	pop	{r4, pc}
    	if(++(cbuf->tail) == cbuf->max)
 80002e8:	1c59      	adds	r1, r3, #1
 80002ea:	6081      	str	r1, [r0, #8]
 80002ec:	428a      	cmp	r2, r1
 80002ee:	d1f9      	bne.n	80002e4 <circular_buf_put+0x20>
    		cbuf->tail = 0;
 80002f0:	2200      	movs	r2, #0
 80002f2:	6082      	str	r2, [r0, #8]
 80002f4:	e7f6      	b.n	80002e4 <circular_buf_put+0x20>
	if(circular_buf_full(cbuf))
 80002f6:	6882      	ldr	r2, [r0, #8]
 80002f8:	2a00      	cmp	r2, #0
 80002fa:	d002      	beq.n	8000302 <circular_buf_put+0x3e>
		cbuf->head = 0;
 80002fc:	2300      	movs	r3, #0
 80002fe:	6043      	str	r3, [r0, #4]
}
 8000300:	e7f1      	b.n	80002e6 <circular_buf_put+0x22>
    	if(++(cbuf->tail) == cbuf->max)
 8000302:	2101      	movs	r1, #1
 8000304:	6081      	str	r1, [r0, #8]
 8000306:	2b01      	cmp	r3, #1
 8000308:	d1f8      	bne.n	80002fc <circular_buf_put+0x38>
    		cbuf->tail = 0;
 800030a:	6082      	str	r2, [r0, #8]
    if(++(cbuf->head) == cbuf->max)
 800030c:	6043      	str	r3, [r0, #4]
 800030e:	e7f5      	b.n	80002fc <circular_buf_put+0x38>
	assert(cbuf && cbuf->buffer);
 8000310:	216d      	movs	r1, #109	; 0x6d
 8000312:	4b02      	ldr	r3, [pc, #8]	; (800031c <circular_buf_put+0x58>)
 8000314:	4a02      	ldr	r2, [pc, #8]	; (8000320 <circular_buf_put+0x5c>)
 8000316:	4803      	ldr	r0, [pc, #12]	; (8000324 <circular_buf_put+0x60>)
 8000318:	f001 ffa4 	bl	8002264 <__assert_func>
 800031c:	0800334c 	.word	0x0800334c
 8000320:	080033ac 	.word	0x080033ac
 8000324:	08003304 	.word	0x08003304

08000328 <circular_buf_get>:
{
 8000328:	0003      	movs	r3, r0
 800032a:	b510      	push	{r4, lr}
    assert(cbuf && data && cbuf->buffer);
 800032c:	2800      	cmp	r0, #0
 800032e:	d016      	beq.n	800035e <circular_buf_get+0x36>
 8000330:	2900      	cmp	r1, #0
 8000332:	d014      	beq.n	800035e <circular_buf_get+0x36>
 8000334:	6800      	ldr	r0, [r0, #0]
 8000336:	2800      	cmp	r0, #0
 8000338:	d011      	beq.n	800035e <circular_buf_get+0x36>
    return cbuf->head == cbuf->tail;
 800033a:	689a      	ldr	r2, [r3, #8]
    if(!circular_buf_empty(cbuf))
 800033c:	685c      	ldr	r4, [r3, #4]
 800033e:	4294      	cmp	r4, r2
 8000340:	d00a      	beq.n	8000358 <circular_buf_get+0x30>
        *data = cbuf->buffer[cbuf->tail];
 8000342:	0054      	lsls	r4, r2, #1
 8000344:	5a20      	ldrh	r0, [r4, r0]
	if(++(cbuf->tail) == cbuf->max)
 8000346:	3201      	adds	r2, #1
        *data = cbuf->buffer[cbuf->tail];
 8000348:	8008      	strh	r0, [r1, #0]
	if(++(cbuf->tail) == cbuf->max)
 800034a:	68d9      	ldr	r1, [r3, #12]
        r = 0;
 800034c:	2000      	movs	r0, #0
	if(++(cbuf->tail) == cbuf->max)
 800034e:	609a      	str	r2, [r3, #8]
 8000350:	428a      	cmp	r2, r1
 8000352:	d100      	bne.n	8000356 <circular_buf_get+0x2e>
		cbuf->tail = 0;
 8000354:	6098      	str	r0, [r3, #8]
}
 8000356:	bd10      	pop	{r4, pc}
    int r = -1;
 8000358:	2001      	movs	r0, #1
 800035a:	4240      	negs	r0, r0
 800035c:	e7fb      	b.n	8000356 <circular_buf_get+0x2e>
    assert(cbuf && data && cbuf->buffer);
 800035e:	2186      	movs	r1, #134	; 0x86
 8000360:	4b02      	ldr	r3, [pc, #8]	; (800036c <circular_buf_get+0x44>)
 8000362:	4a03      	ldr	r2, [pc, #12]	; (8000370 <circular_buf_get+0x48>)
 8000364:	4803      	ldr	r0, [pc, #12]	; (8000374 <circular_buf_get+0x4c>)
 8000366:	f001 ff7d 	bl	8002264 <__assert_func>
 800036a:	46c0      	nop			; (mov r8, r8)
 800036c:	08003364 	.word	0x08003364
 8000370:	080033c0 	.word	0x080033c0
 8000374:	08003304 	.word	0x08003304

08000378 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000378:	b500      	push	{lr}
 800037a:	b097      	sub	sp, #92	; 0x5c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800037c:	2218      	movs	r2, #24
 800037e:	2100      	movs	r1, #0
 8000380:	a80c      	add	r0, sp, #48	; 0x30
 8000382:	f001 ffd1 	bl	8002328 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000386:	2210      	movs	r2, #16
 8000388:	2100      	movs	r1, #0
 800038a:	4668      	mov	r0, sp
 800038c:	f001 ffcc 	bl	8002328 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000390:	2214      	movs	r2, #20
 8000392:	2100      	movs	r1, #0
 8000394:	a805      	add	r0, sp, #20
 8000396:	f001 ffc7 	bl	8002328 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800039a:	2201      	movs	r2, #1
 800039c:	2301      	movs	r3, #1
 800039e:	920a      	str	r2, [sp, #40]	; 0x28
 80003a0:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003a2:	2380      	movs	r3, #128	; 0x80
 80003a4:	2202      	movs	r2, #2
 80003a6:	025b      	lsls	r3, r3, #9
 80003a8:	9212      	str	r2, [sp, #72]	; 0x48
 80003aa:	9313      	str	r3, [sp, #76]	; 0x4c
 80003ac:	2280      	movs	r2, #128	; 0x80
 80003ae:	2300      	movs	r3, #0
 80003b0:	0312      	lsls	r2, r2, #12
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003b2:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003b4:	9214      	str	r2, [sp, #80]	; 0x50
 80003b6:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003b8:	f000 fd20 	bl	8000dfc <HAL_RCC_OscConfig>
 80003bc:	2800      	cmp	r0, #0
 80003be:	d001      	beq.n	80003c4 <SystemClock_Config+0x4c>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003c0:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003c2:	e7fe      	b.n	80003c2 <SystemClock_Config+0x4a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003c4:	2207      	movs	r2, #7
 80003c6:	2302      	movs	r3, #2
 80003c8:	9200      	str	r2, [sp, #0]
 80003ca:	9301      	str	r3, [sp, #4]
 80003cc:	2200      	movs	r2, #0
 80003ce:	2300      	movs	r3, #0
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80003d0:	2101      	movs	r1, #1
 80003d2:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003d4:	9202      	str	r2, [sp, #8]
 80003d6:	9303      	str	r3, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80003d8:	f000 ff76 	bl	80012c8 <HAL_RCC_ClockConfig>
 80003dc:	2800      	cmp	r0, #0
 80003de:	d001      	beq.n	80003e4 <SystemClock_Config+0x6c>
 80003e0:	b672      	cpsid	i
  while (1)
 80003e2:	e7fe      	b.n	80003e2 <SystemClock_Config+0x6a>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80003e4:	2301      	movs	r3, #1
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80003e6:	9007      	str	r0, [sp, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003e8:	a805      	add	r0, sp, #20
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80003ea:	9305      	str	r3, [sp, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003ec:	f001 f882 	bl	80014f4 <HAL_RCCEx_PeriphCLKConfig>
 80003f0:	2800      	cmp	r0, #0
 80003f2:	d001      	beq.n	80003f8 <SystemClock_Config+0x80>
 80003f4:	b672      	cpsid	i
  while (1)
 80003f6:	e7fe      	b.n	80003f6 <SystemClock_Config+0x7e>
}
 80003f8:	b017      	add	sp, #92	; 0x5c
 80003fa:	bd00      	pop	{pc}

080003fc <main>:
{
 80003fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80003fe:	46d6      	mov	lr, sl
 8000400:	4646      	mov	r6, r8
 8000402:	464f      	mov	r7, r9
 8000404:	b5c0      	push	{r6, r7, lr}
 8000406:	b088      	sub	sp, #32
  HAL_Init();
 8000408:	f000 fb40 	bl	8000a8c <HAL_Init>
  SystemClock_Config();
 800040c:	f7ff ffb4 	bl	8000378 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000410:	2214      	movs	r2, #20
 8000412:	2100      	movs	r1, #0
 8000414:	a802      	add	r0, sp, #8
 8000416:	f001 ff87 	bl	8002328 <memset>
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800041a:	2080      	movs	r0, #128	; 0x80
 800041c:	4b60      	ldr	r3, [pc, #384]	; (80005a0 <main+0x1a4>)
 800041e:	03c0      	lsls	r0, r0, #15
 8000420:	6959      	ldr	r1, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000422:	2680      	movs	r6, #128	; 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000424:	4301      	orrs	r1, r0
 8000426:	6159      	str	r1, [r3, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000428:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800042a:	695a      	ldr	r2, [r3, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800042c:	0289      	lsls	r1, r1, #10
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800042e:	4002      	ands	r2, r0
  HAL_GPIO_WritePin(GPIOA, RS485_DERE__Pin|CNVST_Pin|TEST_PA4_Pin, GPIO_PIN_RESET);
 8000430:	2090      	movs	r0, #144	; 0x90
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000432:	9200      	str	r2, [sp, #0]
 8000434:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000436:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(GPIOA, RS485_DERE__Pin|CNVST_Pin|TEST_PA4_Pin, GPIO_PIN_RESET);
 8000438:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800043a:	430a      	orrs	r2, r1
 800043c:	615a      	str	r2, [r3, #20]
 800043e:	695b      	ldr	r3, [r3, #20]
  HAL_GPIO_WritePin(GPIOA, RS485_DERE__Pin|CNVST_Pin|TEST_PA4_Pin, GPIO_PIN_RESET);
 8000440:	2200      	movs	r2, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000442:	400b      	ands	r3, r1
 8000444:	9301      	str	r3, [sp, #4]
  HAL_GPIO_WritePin(GPIOA, RS485_DERE__Pin|CNVST_Pin|TEST_PA4_Pin, GPIO_PIN_RESET);
 8000446:	2119      	movs	r1, #25
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000448:	9b01      	ldr	r3, [sp, #4]
  HAL_GPIO_WritePin(GPIOA, RS485_DERE__Pin|CNVST_Pin|TEST_PA4_Pin, GPIO_PIN_RESET);
 800044a:	f000 fcd1 	bl	8000df0 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = RS485_DERE__Pin|CNVST_Pin|TEST_PA4_Pin;
 800044e:	2219      	movs	r2, #25
 8000450:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000452:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Pin = RS485_DERE__Pin|CNVST_Pin|TEST_PA4_Pin;
 8000454:	9202      	str	r2, [sp, #8]
 8000456:	9303      	str	r3, [sp, #12]
 8000458:	2200      	movs	r2, #0
 800045a:	2303      	movs	r3, #3
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800045c:	05c0      	lsls	r0, r0, #23
 800045e:	a902      	add	r1, sp, #8
  GPIO_InitStruct.Pin = RS485_DERE__Pin|CNVST_Pin|TEST_PA4_Pin;
 8000460:	9204      	str	r2, [sp, #16]
 8000462:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000464:	f000 fbd0 	bl	8000c08 <HAL_GPIO_Init>
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT; // SPI_DATASIZE_16BIT
 8000468:	22e0      	movs	r2, #224	; 0xe0
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800046a:	2382      	movs	r3, #130	; 0x82
  hspi1.Instance = SPI1;
 800046c:	484d      	ldr	r0, [pc, #308]	; (80005a4 <main+0x1a8>)
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT; // SPI_DATASIZE_16BIT
 800046e:	00d2      	lsls	r2, r2, #3
 8000470:	60c2      	str	r2, [r0, #12]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE; // Must be SPI_PHASE_2EDGE
 8000472:	2201      	movs	r2, #1
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000474:	005b      	lsls	r3, r3, #1
 8000476:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000478:	2300      	movs	r3, #0
  hspi1.Instance = SPI1;
 800047a:	4d4b      	ldr	r5, [pc, #300]	; (80005a8 <main+0x1ac>)
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE; // Must be SPI_PHASE_2EDGE
 800047c:	6142      	str	r2, [r0, #20]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800047e:	3207      	adds	r2, #7
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000480:	00b6      	lsls	r6, r6, #2
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000482:	61c2      	str	r2, [r0, #28]
  hspi1.Init.CRCPolynomial = 7;
 8000484:	3a01      	subs	r2, #1
  hspi1.Instance = SPI1;
 8000486:	6005      	str	r5, [r0, #0]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000488:	6083      	str	r3, [r0, #8]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW; // Must be SPI_POLARITY_LOW
 800048a:	6103      	str	r3, [r0, #16]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800048c:	6186      	str	r6, [r0, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800048e:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000490:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000492:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000494:	62c2      	str	r2, [r0, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000496:	6303      	str	r3, [r0, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000498:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800049a:	f001 f8cb 	bl	8001634 <HAL_SPI_Init>
 800049e:	2800      	cmp	r0, #0
 80004a0:	d001      	beq.n	80004a6 <main+0xaa>
 80004a2:	b672      	cpsid	i
  while (1)
 80004a4:	e7fe      	b.n	80004a4 <main+0xa8>
  htim14.Instance = TIM14;
 80004a6:	4f41      	ldr	r7, [pc, #260]	; (80005ac <main+0x1b0>)
 80004a8:	4b41      	ldr	r3, [pc, #260]	; (80005b0 <main+0x1b4>)
  htim14.Init.Prescaler = 0;
 80004aa:	6078      	str	r0, [r7, #4]
  htim14.Instance = TIM14;
 80004ac:	603b      	str	r3, [r7, #0]
  htim14.Init.Period = 48*TIM14_US;
 80004ae:	23c0      	movs	r3, #192	; 0xc0
 80004b0:	005b      	lsls	r3, r3, #1
 80004b2:	60fb      	str	r3, [r7, #12]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80004b4:	3b01      	subs	r3, #1
 80004b6:	3bff      	subs	r3, #255	; 0xff
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004b8:	60b8      	str	r0, [r7, #8]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004ba:	6138      	str	r0, [r7, #16]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80004bc:	0038      	movs	r0, r7
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80004be:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80004c0:	f001 f958 	bl	8001774 <HAL_TIM_Base_Init>
 80004c4:	1e03      	subs	r3, r0, #0
 80004c6:	d001      	beq.n	80004cc <main+0xd0>
 80004c8:	b672      	cpsid	i
  while (1)
 80004ca:	e7fe      	b.n	80004ca <main+0xce>
  huart1.Instance = USART1;
 80004cc:	4839      	ldr	r0, [pc, #228]	; (80005b4 <main+0x1b8>)
 80004ce:	4a3a      	ldr	r2, [pc, #232]	; (80005b8 <main+0x1bc>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80004d0:	6083      	str	r3, [r0, #8]
  huart1.Instance = USART1;
 80004d2:	6002      	str	r2, [r0, #0]
  huart1.Init.BaudRate = BAUDRATE*4;
 80004d4:	22e1      	movs	r2, #225	; 0xe1
 80004d6:	02d2      	lsls	r2, r2, #11
 80004d8:	6042      	str	r2, [r0, #4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80004da:	220c      	movs	r2, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 80004dc:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80004de:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80004e0:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004e2:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80004e4:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80004e6:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80004e8:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80004ea:	f001 fdb3 	bl	8002054 <HAL_UART_Init>
 80004ee:	4681      	mov	r9, r0
 80004f0:	2800      	cmp	r0, #0
 80004f2:	d145      	bne.n	8000580 <main+0x184>
  cbuf = circular_buf_init(buffer, RING_BUFFER_SIZE);
 80004f4:	2180      	movs	r1, #128	; 0x80
 80004f6:	4b31      	ldr	r3, [pc, #196]	; (80005bc <main+0x1c0>)
 80004f8:	0049      	lsls	r1, r1, #1
 80004fa:	0018      	movs	r0, r3
 80004fc:	4698      	mov	r8, r3
 80004fe:	f7ff fe99 	bl	8000234 <circular_buf_init>
 8000502:	4c2f      	ldr	r4, [pc, #188]	; (80005c0 <main+0x1c4>)
  memset(buffer, 0xFF, sizeof(uint16_t)*RING_BUFFER_SIZE); // for debugging
 8000504:	0032      	movs	r2, r6
 8000506:	21ff      	movs	r1, #255	; 0xff
  cbuf = circular_buf_init(buffer, RING_BUFFER_SIZE);
 8000508:	6020      	str	r0, [r4, #0]
  memset(buffer, 0xFF, sizeof(uint16_t)*RING_BUFFER_SIZE); // for debugging
 800050a:	4640      	mov	r0, r8
 800050c:	f001 ff0c 	bl	8002328 <memset>
  cbuf4Test = circular_buf_init(buffer4Test, RING_BUFFER_SIZE);
 8000510:	2180      	movs	r1, #128	; 0x80
 8000512:	4b2c      	ldr	r3, [pc, #176]	; (80005c4 <main+0x1c8>)
 8000514:	0049      	lsls	r1, r1, #1
 8000516:	0018      	movs	r0, r3
 8000518:	469a      	mov	sl, r3
 800051a:	f7ff fe8b 	bl	8000234 <circular_buf_init>
 800051e:	4b2a      	ldr	r3, [pc, #168]	; (80005c8 <main+0x1cc>)
  memset(buffer4Test, 0xFF, sizeof(uint16_t)*RING_BUFFER_SIZE); // for debugging
 8000520:	0032      	movs	r2, r6
  cbuf4Test = circular_buf_init(buffer4Test, RING_BUFFER_SIZE);
 8000522:	6018      	str	r0, [r3, #0]
  memset(buffer4Test, 0xFF, sizeof(uint16_t)*RING_BUFFER_SIZE); // for debugging
 8000524:	21ff      	movs	r1, #255	; 0xff
 8000526:	4650      	mov	r0, sl
  cbuf4Test = circular_buf_init(buffer4Test, RING_BUFFER_SIZE);
 8000528:	4698      	mov	r8, r3
  memset(buffer4Test, 0xFF, sizeof(uint16_t)*RING_BUFFER_SIZE); // for debugging
 800052a:	f001 fefd 	bl	8002328 <memset>
  SPI1->CR1 |= 1<<SPI_CR1_SPE_Pos; //Turn On SPI
 800052e:	2340      	movs	r3, #64	; 0x40
 8000530:	682a      	ldr	r2, [r5, #0]
  HAL_TIM_Base_Start_IT(&htim14);
 8000532:	0038      	movs	r0, r7
  SPI1->CR1 |= 1<<SPI_CR1_SPE_Pos; //Turn On SPI
 8000534:	4313      	orrs	r3, r2
 8000536:	602b      	str	r3, [r5, #0]
  HAL_TIM_Base_Start_IT(&htim14);
 8000538:	f001 f98a 	bl	8001850 <HAL_TIM_Base_Start_IT>
 800053c:	4f23      	ldr	r7, [pc, #140]	; (80005cc <main+0x1d0>)
 800053e:	4e24      	ldr	r6, [pc, #144]	; (80005d0 <main+0x1d4>)
 8000540:	4d24      	ldr	r5, [pc, #144]	; (80005d4 <main+0x1d8>)
  	if(0 == circular_buf_get(cbuf, &data)){
 8000542:	6820      	ldr	r0, [r4, #0]
 8000544:	a902      	add	r1, sp, #8
 8000546:	f7ff feef 	bl	8000328 <circular_buf_get>
 800054a:	2800      	cmp	r0, #0
 800054c:	d1f9      	bne.n	8000542 <main+0x146>
  	    circular_buf_put(cbuf4Test, data); //
 800054e:	466b      	mov	r3, sp
 8000550:	8919      	ldrh	r1, [r3, #8]
 8000552:	4643      	mov	r3, r8
 8000554:	6818      	ldr	r0, [r3, #0]
 8000556:	f7ff feb5 	bl	80002c4 <circular_buf_put>
  		temp = circular_buf_size(cbuf);
 800055a:	6820      	ldr	r0, [r4, #0]
 800055c:	f7ff fe90 	bl	8000280 <circular_buf_size>
  		if(temp > ring_buff_size){
 8000560:	683b      	ldr	r3, [r7, #0]
 8000562:	4298      	cmp	r0, r3
 8000564:	d900      	bls.n	8000568 <main+0x16c>
  			ring_buff_size = temp;
 8000566:	6038      	str	r0, [r7, #0]
			if(avr_counter < AVERAGE_WINDOW_SIZE){
 8000568:	6833      	ldr	r3, [r6, #0]
 800056a:	2b06      	cmp	r3, #6
 800056c:	d80a      	bhi.n	8000584 <main+0x188>
				sum = sum + data;
 800056e:	6829      	ldr	r1, [r5, #0]
 8000570:	466a      	mov	r2, sp
 8000572:	468c      	mov	ip, r1
 8000574:	8912      	ldrh	r2, [r2, #8]
				avr_counter++;
 8000576:	3301      	adds	r3, #1
				sum = sum + data;
 8000578:	4462      	add	r2, ip
 800057a:	602a      	str	r2, [r5, #0]
				avr_counter++;
 800057c:	6033      	str	r3, [r6, #0]
 800057e:	e7e0      	b.n	8000542 <main+0x146>
 8000580:	b672      	cpsid	i
  while (1)
 8000582:	e7fe      	b.n	8000582 <main+0x186>
				avrg_data = sum + data;
 8000584:	466b      	mov	r3, sp
 8000586:	8918      	ldrh	r0, [r3, #8]
 8000588:	682b      	ldr	r3, [r5, #0]
 800058a:	469c      	mov	ip, r3
				sum = 0;
 800058c:	464b      	mov	r3, r9
				avrg_data = sum + data;
 800058e:	4460      	add	r0, ip
				avrg_data = avrg_data >> SHIFT_AVRG_DATA; // If AVERAGE_WINDOW_SIZE=8, then let shift 3 bits right
 8000590:	08c0      	lsrs	r0, r0, #3
				cobs_doing((uint16_t)avrg_data);
 8000592:	b280      	uxth	r0, r0
				sum = 0;
 8000594:	602b      	str	r3, [r5, #0]
				avr_counter = 0;
 8000596:	6033      	str	r3, [r6, #0]
				cobs_doing((uint16_t)avrg_data);
 8000598:	f000 f994 	bl	80008c4 <cobs_doing>
 800059c:	e7d1      	b.n	8000542 <main+0x146>
 800059e:	46c0      	nop			; (mov r8, r8)
 80005a0:	40021000 	.word	0x40021000
 80005a4:	200009d8 	.word	0x200009d8
 80005a8:	40013000 	.word	0x40013000
 80005ac:	20000a3c 	.word	0x20000a3c
 80005b0:	40002000 	.word	0x40002000
 80005b4:	2000014c 	.word	0x2000014c
 80005b8:	40013800 	.word	0x40013800
 80005bc:	200001d0 	.word	0x200001d0
 80005c0:	200009d4 	.word	0x200009d4
 80005c4:	200005d0 	.word	0x200005d0
 80005c8:	200009d0 	.word	0x200009d0
 80005cc:	200000a4 	.word	0x200000a4
 80005d0:	200000a0 	.word	0x200000a0
 80005d4:	200000a8 	.word	0x200000a8

080005d8 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005d8:	2201      	movs	r2, #1
 80005da:	4b0a      	ldr	r3, [pc, #40]	; (8000604 <HAL_MspInit+0x2c>)
{
 80005dc:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005de:	6999      	ldr	r1, [r3, #24]
 80005e0:	4311      	orrs	r1, r2
 80005e2:	6199      	str	r1, [r3, #24]
 80005e4:	6999      	ldr	r1, [r3, #24]
 80005e6:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 80005e8:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005ea:	9200      	str	r2, [sp, #0]
 80005ec:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005ee:	69da      	ldr	r2, [r3, #28]
 80005f0:	0549      	lsls	r1, r1, #21
 80005f2:	430a      	orrs	r2, r1
 80005f4:	61da      	str	r2, [r3, #28]
 80005f6:	69db      	ldr	r3, [r3, #28]
 80005f8:	400b      	ands	r3, r1
 80005fa:	9301      	str	r3, [sp, #4]
 80005fc:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005fe:	b002      	add	sp, #8
 8000600:	4770      	bx	lr
 8000602:	46c0      	nop			; (mov r8, r8)
 8000604:	40021000 	.word	0x40021000

08000608 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000608:	b510      	push	{r4, lr}
 800060a:	0004      	movs	r4, r0
 800060c:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800060e:	2214      	movs	r2, #20
 8000610:	2100      	movs	r1, #0
 8000612:	a802      	add	r0, sp, #8
 8000614:	f001 fe88 	bl	8002328 <memset>
  if(hspi->Instance==SPI1)
 8000618:	4b14      	ldr	r3, [pc, #80]	; (800066c <HAL_SPI_MspInit+0x64>)
 800061a:	6822      	ldr	r2, [r4, #0]
 800061c:	429a      	cmp	r2, r3
 800061e:	d001      	beq.n	8000624 <HAL_SPI_MspInit+0x1c>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000620:	b008      	add	sp, #32
 8000622:	bd10      	pop	{r4, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000624:	2080      	movs	r0, #128	; 0x80
 8000626:	4b12      	ldr	r3, [pc, #72]	; (8000670 <HAL_SPI_MspInit+0x68>)
 8000628:	0140      	lsls	r0, r0, #5
 800062a:	6999      	ldr	r1, [r3, #24]
 800062c:	4301      	orrs	r1, r0
 800062e:	6199      	str	r1, [r3, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000630:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000632:	699a      	ldr	r2, [r3, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000634:	0289      	lsls	r1, r1, #10
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000636:	4002      	ands	r2, r0
 8000638:	9200      	str	r2, [sp, #0]
 800063a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800063c:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800063e:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000640:	430a      	orrs	r2, r1
 8000642:	615a      	str	r2, [r3, #20]
 8000644:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000646:	22e0      	movs	r2, #224	; 0xe0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000648:	400b      	ands	r3, r1
 800064a:	9301      	str	r3, [sp, #4]
 800064c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800064e:	2302      	movs	r3, #2
 8000650:	9202      	str	r2, [sp, #8]
 8000652:	9303      	str	r3, [sp, #12]
 8000654:	2200      	movs	r2, #0
 8000656:	2303      	movs	r3, #3
 8000658:	9204      	str	r2, [sp, #16]
 800065a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800065c:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800065e:	a902      	add	r1, sp, #8
 8000660:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000662:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000664:	f000 fad0 	bl	8000c08 <HAL_GPIO_Init>
}
 8000668:	e7da      	b.n	8000620 <HAL_SPI_MspInit+0x18>
 800066a:	46c0      	nop			; (mov r8, r8)
 800066c:	40013000 	.word	0x40013000
 8000670:	40021000 	.word	0x40021000

08000674 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000674:	b500      	push	{lr}
  if(htim_base->Instance==TIM14)
 8000676:	4b0d      	ldr	r3, [pc, #52]	; (80006ac <HAL_TIM_Base_MspInit+0x38>)
 8000678:	6802      	ldr	r2, [r0, #0]
{
 800067a:	b083      	sub	sp, #12
  if(htim_base->Instance==TIM14)
 800067c:	429a      	cmp	r2, r3
 800067e:	d001      	beq.n	8000684 <HAL_TIM_Base_MspInit+0x10>
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8000680:	b003      	add	sp, #12
 8000682:	bd00      	pop	{pc}
    __HAL_RCC_TIM14_CLK_ENABLE();
 8000684:	2080      	movs	r0, #128	; 0x80
 8000686:	4a0a      	ldr	r2, [pc, #40]	; (80006b0 <HAL_TIM_Base_MspInit+0x3c>)
 8000688:	0040      	lsls	r0, r0, #1
 800068a:	69d1      	ldr	r1, [r2, #28]
 800068c:	4301      	orrs	r1, r0
 800068e:	61d1      	str	r1, [r2, #28]
 8000690:	69d3      	ldr	r3, [r2, #28]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8000692:	2100      	movs	r1, #0
    __HAL_RCC_TIM14_CLK_ENABLE();
 8000694:	4003      	ands	r3, r0
 8000696:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8000698:	2200      	movs	r2, #0
 800069a:	38ed      	subs	r0, #237	; 0xed
    __HAL_RCC_TIM14_CLK_ENABLE();
 800069c:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 800069e:	f000 fa17 	bl	8000ad0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 80006a2:	2013      	movs	r0, #19
 80006a4:	f000 fa46 	bl	8000b34 <HAL_NVIC_EnableIRQ>
}
 80006a8:	e7ea      	b.n	8000680 <HAL_TIM_Base_MspInit+0xc>
 80006aa:	46c0      	nop			; (mov r8, r8)
 80006ac:	40002000 	.word	0x40002000
 80006b0:	40021000 	.word	0x40021000

080006b4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80006b4:	b510      	push	{r4, lr}
 80006b6:	0004      	movs	r4, r0
 80006b8:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ba:	2214      	movs	r2, #20
 80006bc:	2100      	movs	r1, #0
 80006be:	a802      	add	r0, sp, #8
 80006c0:	f001 fe32 	bl	8002328 <memset>
  if(huart->Instance==USART1)
 80006c4:	4b18      	ldr	r3, [pc, #96]	; (8000728 <HAL_UART_MspInit+0x74>)
 80006c6:	6822      	ldr	r2, [r4, #0]
 80006c8:	429a      	cmp	r2, r3
 80006ca:	d001      	beq.n	80006d0 <HAL_UART_MspInit+0x1c>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80006cc:	b008      	add	sp, #32
 80006ce:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 80006d0:	2080      	movs	r0, #128	; 0x80
 80006d2:	4b16      	ldr	r3, [pc, #88]	; (800072c <HAL_UART_MspInit+0x78>)
 80006d4:	01c0      	lsls	r0, r0, #7
 80006d6:	6999      	ldr	r1, [r3, #24]
 80006d8:	4301      	orrs	r1, r0
 80006da:	6199      	str	r1, [r3, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006dc:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_USART1_CLK_ENABLE();
 80006de:	699a      	ldr	r2, [r3, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006e0:	0289      	lsls	r1, r1, #10
    __HAL_RCC_USART1_CLK_ENABLE();
 80006e2:	4002      	ands	r2, r0
 80006e4:	9200      	str	r2, [sp, #0]
 80006e6:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006e8:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ea:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ec:	430a      	orrs	r2, r1
 80006ee:	615a      	str	r2, [r3, #20]
 80006f0:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80006f2:	22c0      	movs	r2, #192	; 0xc0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006f4:	400b      	ands	r3, r1
 80006f6:	9301      	str	r3, [sp, #4]
 80006f8:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80006fa:	2302      	movs	r3, #2
 80006fc:	00d2      	lsls	r2, r2, #3
 80006fe:	9202      	str	r2, [sp, #8]
 8000700:	9303      	str	r3, [sp, #12]
 8000702:	2200      	movs	r2, #0
 8000704:	2303      	movs	r3, #3
 8000706:	9204      	str	r2, [sp, #16]
 8000708:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800070a:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800070c:	a902      	add	r1, sp, #8
 800070e:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000710:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000712:	f000 fa79 	bl	8000c08 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8000716:	2200      	movs	r2, #0
 8000718:	2101      	movs	r1, #1
 800071a:	201b      	movs	r0, #27
 800071c:	f000 f9d8 	bl	8000ad0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000720:	201b      	movs	r0, #27
 8000722:	f000 fa07 	bl	8000b34 <HAL_NVIC_EnableIRQ>
}
 8000726:	e7d1      	b.n	80006cc <HAL_UART_MspInit+0x18>
 8000728:	40013800 	.word	0x40013800
 800072c:	40021000 	.word	0x40021000

08000730 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000730:	e7fe      	b.n	8000730 <NMI_Handler>
 8000732:	46c0      	nop			; (mov r8, r8)

08000734 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000734:	e7fe      	b.n	8000734 <HardFault_Handler>
 8000736:	46c0      	nop			; (mov r8, r8)

08000738 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000738:	4770      	bx	lr
 800073a:	46c0      	nop			; (mov r8, r8)

0800073c <PendSV_Handler>:
 800073c:	4770      	bx	lr
 800073e:	46c0      	nop			; (mov r8, r8)

08000740 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000740:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000742:	f000 f9b3 	bl	8000aac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000746:	bd10      	pop	{r4, pc}

08000748 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8000748:	b530      	push	{r4, r5, lr}
  volatile uint32_t byte_msb, byte_lsb;
//  static uint16_t word;
  static uint32_t test_data = 0; // FOR TEST ONLY!!! REMOVE IT LATER !!!

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 800074a:	4826      	ldr	r0, [pc, #152]	; (80007e4 <TIM14_IRQHandler+0x9c>)
{
 800074c:	b085      	sub	sp, #20
  HAL_TIM_IRQHandler(&htim14);
 800074e:	f001 f8b1 	bl	80018b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */
  if(true == flip_flop){
 8000752:	4b25      	ldr	r3, [pc, #148]	; (80007e8 <TIM14_IRQHandler+0xa0>)
 8000754:	781a      	ldrb	r2, [r3, #0]
 8000756:	2a00      	cmp	r2, #0
 8000758:	d007      	beq.n	800076a <TIM14_IRQHandler+0x22>
    GPIOA->BSRR = CNVST_Pin; // Set High
 800075a:	2290      	movs	r2, #144	; 0x90
 800075c:	2108      	movs	r1, #8
 800075e:	05d2      	lsls	r2, r2, #23
 8000760:	6191      	str	r1, [r2, #24]
  	flip_flop = false;
 8000762:	2200      	movs	r2, #0
 8000764:	701a      	strb	r2, [r3, #0]
    circular_buf_put(cbuf, word); //
//    GPIOA->BSRR = (uint32_t)TEST_PA4_Pin <<16u; // Set LOW
  } // if(true == flip_flop)/else

  /* USER CODE END TIM14_IRQn 1 */
}
 8000766:	b005      	add	sp, #20
 8000768:	bd30      	pop	{r4, r5, pc}
  	flip_flop = true;
 800076a:	2201      	movs	r2, #1
 800076c:	701a      	strb	r2, [r3, #0]
    GPIOA->BSRR = (uint32_t)CNVST_Pin <<16u; // Set LOW
 800076e:	2390      	movs	r3, #144	; 0x90
 8000770:	2280      	movs	r2, #128	; 0x80
 8000772:	2401      	movs	r4, #1
      if ( (SPI1->SR & SPI_SR_TXE) && (txallowed == true)){
 8000774:	2002      	movs	r0, #2
        SPI1->DR = 0xFF;
 8000776:	25ff      	movs	r5, #255	; 0xff
      if( SPI1->SR & SPI_SR_RXNE )
 8000778:	2101      	movs	r1, #1
    GPIOA->BSRR = (uint32_t)CNVST_Pin <<16u; // Set LOW
 800077a:	05db      	lsls	r3, r3, #23
 800077c:	0312      	lsls	r2, r2, #12
 800077e:	619a      	str	r2, [r3, #24]
      if ( (SPI1->SR & SPI_SR_TXE) && (txallowed == true)){
 8000780:	4b1a      	ldr	r3, [pc, #104]	; (80007ec <TIM14_IRQHandler+0xa4>)
 8000782:	689a      	ldr	r2, [r3, #8]
 8000784:	4210      	tst	r0, r2
 8000786:	d003      	beq.n	8000790 <TIM14_IRQHandler+0x48>
 8000788:	2c00      	cmp	r4, #0
 800078a:	d001      	beq.n	8000790 <TIM14_IRQHandler+0x48>
        txallowed = false;
 800078c:	2400      	movs	r4, #0
        SPI1->DR = 0xFF;
 800078e:	60dd      	str	r5, [r3, #12]
      if( SPI1->SR & SPI_SR_RXNE )
 8000790:	689a      	ldr	r2, [r3, #8]
 8000792:	4211      	tst	r1, r2
 8000794:	d0f5      	beq.n	8000782 <TIM14_IRQHandler+0x3a>
          byte_msb = (*(volatile uint8_t *)&SPI1->DR);
 8000796:	2401      	movs	r4, #1
      if ( (SPI1->SR & SPI_SR_TXE) && (txallowed == true)){
 8000798:	2002      	movs	r0, #2
        SPI1->DR = 0xFF;
 800079a:	25ff      	movs	r5, #255	; 0xff
      if( SPI1->SR & SPI_SR_RXNE )
 800079c:	2101      	movs	r1, #1
          byte_msb = (*(volatile uint8_t *)&SPI1->DR);
 800079e:	4b14      	ldr	r3, [pc, #80]	; (80007f0 <TIM14_IRQHandler+0xa8>)
 80007a0:	781b      	ldrb	r3, [r3, #0]
 80007a2:	b2db      	uxtb	r3, r3
 80007a4:	9302      	str	r3, [sp, #8]
      if ( (SPI1->SR & SPI_SR_TXE) && (txallowed == true)){
 80007a6:	4b11      	ldr	r3, [pc, #68]	; (80007ec <TIM14_IRQHandler+0xa4>)
 80007a8:	689a      	ldr	r2, [r3, #8]
 80007aa:	4210      	tst	r0, r2
 80007ac:	d003      	beq.n	80007b6 <TIM14_IRQHandler+0x6e>
 80007ae:	2c00      	cmp	r4, #0
 80007b0:	d001      	beq.n	80007b6 <TIM14_IRQHandler+0x6e>
        txallowed = false;
 80007b2:	2400      	movs	r4, #0
        SPI1->DR = 0xFF;
 80007b4:	60dd      	str	r5, [r3, #12]
      if( SPI1->SR & SPI_SR_RXNE )
 80007b6:	689a      	ldr	r2, [r3, #8]
 80007b8:	4211      	tst	r1, r2
 80007ba:	d0f5      	beq.n	80007a8 <TIM14_IRQHandler+0x60>
          byte_lsb = (*(volatile uint8_t *)&SPI1->DR);
 80007bc:	4b0c      	ldr	r3, [pc, #48]	; (80007f0 <TIM14_IRQHandler+0xa8>)
 80007be:	781b      	ldrb	r3, [r3, #0]
 80007c0:	b2db      	uxtb	r3, r3
 80007c2:	9303      	str	r3, [sp, #12]
    word = (byte_lsb & 0xFF) + ((byte_msb & 0xFF)<< 8 );
 80007c4:	23ff      	movs	r3, #255	; 0xff
 80007c6:	9903      	ldr	r1, [sp, #12]
 80007c8:	9a02      	ldr	r2, [sp, #8]
 80007ca:	400b      	ands	r3, r1
 80007cc:	0212      	lsls	r2, r2, #8
 80007ce:	189b      	adds	r3, r3, r2
 80007d0:	466a      	mov	r2, sp
 80007d2:	b29b      	uxth	r3, r3
 80007d4:	80d3      	strh	r3, [r2, #6]
    circular_buf_put(cbuf, word); //
 80007d6:	88d1      	ldrh	r1, [r2, #6]
 80007d8:	4b06      	ldr	r3, [pc, #24]	; (80007f4 <TIM14_IRQHandler+0xac>)
 80007da:	b289      	uxth	r1, r1
 80007dc:	6818      	ldr	r0, [r3, #0]
 80007de:	f7ff fd71 	bl	80002c4 <circular_buf_put>
}
 80007e2:	e7c0      	b.n	8000766 <TIM14_IRQHandler+0x1e>
 80007e4:	20000a3c 	.word	0x20000a3c
 80007e8:	200000ac 	.word	0x200000ac
 80007ec:	40013000 	.word	0x40013000
 80007f0:	4001300c 	.word	0x4001300c
 80007f4:	200009d4 	.word	0x200009d4

080007f8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80007f8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80007fa:	4802      	ldr	r0, [pc, #8]	; (8000804 <USART1_IRQHandler+0xc>)
 80007fc:	f001 f9c0 	bl	8001b80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000800:	bd10      	pop	{r4, pc}
 8000802:	46c0      	nop			; (mov r8, r8)
 8000804:	2000014c 	.word	0x2000014c

08000808 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8000808:	2001      	movs	r0, #1
 800080a:	4770      	bx	lr

0800080c <_kill>:

int _kill(int pid, int sig)
{
 800080c:	b510      	push	{r4, lr}
	errno = EINVAL;
 800080e:	f001 fd47 	bl	80022a0 <__errno>
 8000812:	2316      	movs	r3, #22
 8000814:	6003      	str	r3, [r0, #0]
	return -1;
 8000816:	2001      	movs	r0, #1
}
 8000818:	4240      	negs	r0, r0
 800081a:	bd10      	pop	{r4, pc}

0800081c <_exit>:

void _exit (int status)
{
 800081c:	b510      	push	{r4, lr}
	errno = EINVAL;
 800081e:	f001 fd3f 	bl	80022a0 <__errno>
 8000822:	2316      	movs	r3, #22
 8000824:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8000826:	e7fe      	b.n	8000826 <_exit+0xa>

08000828 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000828:	b570      	push	{r4, r5, r6, lr}
 800082a:	1e16      	subs	r6, r2, #0
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800082c:	dd07      	ble.n	800083e <_read+0x16>
 800082e:	000c      	movs	r4, r1
 8000830:	188d      	adds	r5, r1, r2
	{
		*ptr++ = __io_getchar();
 8000832:	e000      	b.n	8000836 <_read+0xe>
 8000834:	bf00      	nop
 8000836:	7020      	strb	r0, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000838:	3401      	adds	r4, #1
 800083a:	42ac      	cmp	r4, r5
 800083c:	d1f9      	bne.n	8000832 <_read+0xa>
	}

return len;
}
 800083e:	0030      	movs	r0, r6
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	46c0      	nop			; (mov r8, r8)

08000844 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	1e16      	subs	r6, r2, #0
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000848:	dd07      	ble.n	800085a <_write+0x16>
 800084a:	000c      	movs	r4, r1
 800084c:	188d      	adds	r5, r1, r2
	{
		__io_putchar(*ptr++);
 800084e:	7820      	ldrb	r0, [r4, #0]
 8000850:	3401      	adds	r4, #1
 8000852:	e000      	b.n	8000856 <_write+0x12>
 8000854:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000856:	42ac      	cmp	r4, r5
 8000858:	d1f9      	bne.n	800084e <_write+0xa>
	}
	return len;
}
 800085a:	0030      	movs	r0, r6
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	46c0      	nop			; (mov r8, r8)

08000860 <_close>:

int _close(int file)
{
	return -1;
 8000860:	2001      	movs	r0, #1
}
 8000862:	4240      	negs	r0, r0
 8000864:	4770      	bx	lr
 8000866:	46c0      	nop			; (mov r8, r8)

08000868 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8000868:	2380      	movs	r3, #128	; 0x80
 800086a:	019b      	lsls	r3, r3, #6
	return 0;
}
 800086c:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 800086e:	604b      	str	r3, [r1, #4]
}
 8000870:	4770      	bx	lr
 8000872:	46c0      	nop			; (mov r8, r8)

08000874 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8000874:	2001      	movs	r0, #1
 8000876:	4770      	bx	lr

08000878 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8000878:	2000      	movs	r0, #0
 800087a:	4770      	bx	lr

0800087c <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800087c:	490c      	ldr	r1, [pc, #48]	; (80008b0 <_sbrk+0x34>)
 800087e:	4a0d      	ldr	r2, [pc, #52]	; (80008b4 <_sbrk+0x38>)
{
 8000880:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000882:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000884:	490c      	ldr	r1, [pc, #48]	; (80008b8 <_sbrk+0x3c>)
{
 8000886:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8000888:	6808      	ldr	r0, [r1, #0]
 800088a:	2800      	cmp	r0, #0
 800088c:	d004      	beq.n	8000898 <_sbrk+0x1c>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800088e:	18c3      	adds	r3, r0, r3
 8000890:	4293      	cmp	r3, r2
 8000892:	d806      	bhi.n	80008a2 <_sbrk+0x26>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8000894:	600b      	str	r3, [r1, #0]

  return (void *)prev_heap_end;
}
 8000896:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8000898:	4808      	ldr	r0, [pc, #32]	; (80008bc <_sbrk+0x40>)
  if (__sbrk_heap_end + incr > max_heap)
 800089a:	18c3      	adds	r3, r0, r3
    __sbrk_heap_end = &_end;
 800089c:	6008      	str	r0, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 800089e:	4293      	cmp	r3, r2
 80008a0:	d9f8      	bls.n	8000894 <_sbrk+0x18>
    errno = ENOMEM;
 80008a2:	f001 fcfd 	bl	80022a0 <__errno>
 80008a6:	230c      	movs	r3, #12
 80008a8:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80008aa:	2001      	movs	r0, #1
 80008ac:	4240      	negs	r0, r0
 80008ae:	e7f2      	b.n	8000896 <_sbrk+0x1a>
 80008b0:	00000400 	.word	0x00000400
 80008b4:	20001800 	.word	0x20001800
 80008b8:	200000b0 	.word	0x200000b0
 80008bc:	20000a98 	.word	0x20000a98

080008c0 <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80008c0:	4770      	bx	lr
 80008c2:	46c0      	nop			; (mov r8, r8)

080008c4 <cobs_doing>:
extern UART_HandleTypeDef huart1;

/*****************************************************************************/
void cobs_doing(uint16_t avrg_data){
//	static uint32_t i = 0;
	cobs_encode(avrg_data & 0xFF);
 80008c4:	b2c2      	uxtb	r2, r0
void cobs_doing(uint16_t avrg_data){
 80008c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	code = 0x01;
}

void cobs_encode(uint8_t byte){
	/* dst, code and code_ptr must be sets to start at code above  */
		if (byte == 0){
 80008c8:	2a00      	cmp	r2, #0
 80008ca:	d11e      	bne.n	800090a <cobs_doing+0x46>
			*code_ptr = (code);
 80008cc:	4930      	ldr	r1, [pc, #192]	; (8000990 <cobs_doing+0xcc>)
 80008ce:	4a31      	ldr	r2, [pc, #196]	; (8000994 <cobs_doing+0xd0>)
 80008d0:	680c      	ldr	r4, [r1, #0]
 80008d2:	7813      	ldrb	r3, [r2, #0]
	cobs_encode((avrg_data >> 8) & 0xFF);
 80008d4:	0a00      	lsrs	r0, r0, #8
			*code_ptr = (code);
 80008d6:	7023      	strb	r3, [r4, #0]
 			code_ptr = dst++;
 80008d8:	4b2f      	ldr	r3, [pc, #188]	; (8000998 <cobs_doing+0xd4>)
 80008da:	681c      	ldr	r4, [r3, #0]
 80008dc:	600c      	str	r4, [r1, #0]
 			code = 0x01;
 80008de:	2101      	movs	r1, #1
 			code_ptr = dst++;
 80008e0:	1c65      	adds	r5, r4, #1
 80008e2:	601d      	str	r5, [r3, #0]
 			code = 0x01;
 80008e4:	7011      	strb	r1, [r2, #0]
		if (byte == 0){
 80008e6:	2800      	cmp	r0, #0
 80008e8:	d11c      	bne.n	8000924 <cobs_doing+0x60>
			*code_ptr = (code);
 80008ea:	4829      	ldr	r0, [pc, #164]	; (8000990 <cobs_doing+0xcc>)
 80008ec:	6804      	ldr	r4, [r0, #0]
 80008ee:	7021      	strb	r1, [r4, #0]
 			code_ptr = dst++;
 80008f0:	6819      	ldr	r1, [r3, #0]
 80008f2:	1c4c      	adds	r4, r1, #1
 80008f4:	6001      	str	r1, [r0, #0]
 			code = 0x01;
 80008f6:	2101      	movs	r1, #1
	cobs_counter = cobs_counter + 2; // Every COBS buff contains COBS_BUFF_SIZE/2 WORDS
 80008f8:	4828      	ldr	r0, [pc, #160]	; (800099c <cobs_doing+0xd8>)
 			code_ptr = dst++;
 80008fa:	601c      	str	r4, [r3, #0]
	cobs_counter = cobs_counter + 2; // Every COBS buff contains COBS_BUFF_SIZE/2 WORDS
 80008fc:	6804      	ldr	r4, [r0, #0]
 			code = 0x01;
 80008fe:	7011      	strb	r1, [r2, #0]
	cobs_counter = cobs_counter + 2; // Every COBS buff contains COBS_BUFF_SIZE/2 WORDS
 8000900:	1ca5      	adds	r5, r4, #2
	if(COBS_BUFF_SIZE == cobs_counter){
 8000902:	2c3e      	cmp	r4, #62	; 0x3e
 8000904:	d01b      	beq.n	800093e <cobs_doing+0x7a>
	cobs_counter = cobs_counter + 2; // Every COBS buff contains COBS_BUFF_SIZE/2 WORDS
 8000906:	6005      	str	r5, [r0, #0]
}
 8000908:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		}
		else{
			*dst++ = byte;
 800090a:	4b23      	ldr	r3, [pc, #140]	; (8000998 <cobs_doing+0xd4>)
	cobs_encode((avrg_data >> 8) & 0xFF);
 800090c:	0a00      	lsrs	r0, r0, #8
			*dst++ = byte;
 800090e:	6819      	ldr	r1, [r3, #0]
 8000910:	1c4c      	adds	r4, r1, #1
 8000912:	601c      	str	r4, [r3, #0]
 8000914:	700a      	strb	r2, [r1, #0]
			code++;
 8000916:	4a1f      	ldr	r2, [pc, #124]	; (8000994 <cobs_doing+0xd0>)
 8000918:	7811      	ldrb	r1, [r2, #0]
 800091a:	3101      	adds	r1, #1
 800091c:	b2c9      	uxtb	r1, r1
 800091e:	7011      	strb	r1, [r2, #0]
		if (byte == 0){
 8000920:	2800      	cmp	r0, #0
 8000922:	d0e2      	beq.n	80008ea <cobs_doing+0x26>
			*dst++ = byte;
 8000924:	6819      	ldr	r1, [r3, #0]
 8000926:	1c4c      	adds	r4, r1, #1
 8000928:	601c      	str	r4, [r3, #0]
	cobs_encode((avrg_data >> 8) & 0xFF);
 800092a:	7008      	strb	r0, [r1, #0]
			code++;
 800092c:	7811      	ldrb	r1, [r2, #0]
	cobs_counter = cobs_counter + 2; // Every COBS buff contains COBS_BUFF_SIZE/2 WORDS
 800092e:	481b      	ldr	r0, [pc, #108]	; (800099c <cobs_doing+0xd8>)
			code++;
 8000930:	3101      	adds	r1, #1
	cobs_counter = cobs_counter + 2; // Every COBS buff contains COBS_BUFF_SIZE/2 WORDS
 8000932:	6804      	ldr	r4, [r0, #0]
			code++;
 8000934:	b2c9      	uxtb	r1, r1
 8000936:	7011      	strb	r1, [r2, #0]
	cobs_counter = cobs_counter + 2; // Every COBS buff contains COBS_BUFF_SIZE/2 WORDS
 8000938:	1ca5      	adds	r5, r4, #2
	if(COBS_BUFF_SIZE == cobs_counter){
 800093a:	2c3e      	cmp	r4, #62	; 0x3e
 800093c:	d1e3      	bne.n	8000906 <cobs_doing+0x42>
		cobs_counter = 0;
 800093e:	2600      	movs	r6, #0
		*code_ptr = (code);
 8000940:	4c13      	ldr	r4, [pc, #76]	; (8000990 <cobs_doing+0xcc>)
		cobs_counter = 0;
 8000942:	6006      	str	r6, [r0, #0]
		*code_ptr = (code);
 8000944:	6820      	ldr	r0, [r4, #0]
		if(0 == switch_status){
 8000946:	4d16      	ldr	r5, [pc, #88]	; (80009a0 <cobs_doing+0xdc>)
		*code_ptr = (code);
 8000948:	7001      	strb	r1, [r0, #0]
		if(0 == switch_status){
 800094a:	6829      	ldr	r1, [r5, #0]
 800094c:	2900      	cmp	r1, #0
 800094e:	d016      	beq.n	800097e <cobs_doing+0xba>
			p_cobs_buff_acquisition = cobs_buff_1;
 8000950:	4914      	ldr	r1, [pc, #80]	; (80009a4 <cobs_doing+0xe0>)
 8000952:	4815      	ldr	r0, [pc, #84]	; (80009a8 <cobs_doing+0xe4>)
			p_cobs_buff_uart = cobs_buff_2;
 8000954:	4f15      	ldr	r7, [pc, #84]	; (80009ac <cobs_doing+0xe8>)
			p_cobs_buff_acquisition = cobs_buff_1;
 8000956:	6008      	str	r0, [r1, #0]
			p_cobs_buff_uart = cobs_buff_2;
 8000958:	4915      	ldr	r1, [pc, #84]	; (80009b0 <cobs_doing+0xec>)
			switch_status = 0;
 800095a:	602e      	str	r6, [r5, #0]
			p_cobs_buff_uart = cobs_buff_2;
 800095c:	6039      	str	r1, [r7, #0]
	code_ptr = dst++;
 800095e:	6020      	str	r0, [r4, #0]
 8000960:	1c45      	adds	r5, r0, #1
  GPIOA->BSRR = RS485_DERE__Pin; // Set High
 8000962:	2490      	movs	r4, #144	; 0x90
	code_ptr = dst++;
 8000964:	601d      	str	r5, [r3, #0]
	code = 0x01;
 8000966:	2301      	movs	r3, #1
  GPIOA->BSRR = RS485_DERE__Pin; // Set High
 8000968:	05e4      	lsls	r4, r4, #23
	code = 0x01;
 800096a:	7013      	strb	r3, [r2, #0]
	HAL_UART_Transmit_IT(&huart1, p_cobs_buff_uart, COBS_BUFF_SIZE+2);
 800096c:	4811      	ldr	r0, [pc, #68]	; (80009b4 <cobs_doing+0xf0>)
  GPIOA->BSRR = RS485_DERE__Pin; // Set High
 800096e:	61a3      	str	r3, [r4, #24]
	HAL_UART_Transmit_IT(&huart1, p_cobs_buff_uart, COBS_BUFF_SIZE+2);
 8000970:	2242      	movs	r2, #66	; 0x42
 8000972:	f001 f8a9 	bl	8001ac8 <HAL_UART_Transmit_IT>
  GPIOA->BSRR = RS485_DERE__Pin <<16u; // Set LOW
 8000976:	2380      	movs	r3, #128	; 0x80
 8000978:	025b      	lsls	r3, r3, #9
 800097a:	61a3      	str	r3, [r4, #24]
}
 800097c:	e7c4      	b.n	8000908 <cobs_doing+0x44>
			p_cobs_buff_acquisition = cobs_buff_2;
 800097e:	4909      	ldr	r1, [pc, #36]	; (80009a4 <cobs_doing+0xe0>)
 8000980:	480b      	ldr	r0, [pc, #44]	; (80009b0 <cobs_doing+0xec>)
			p_cobs_buff_uart = cobs_buff_1;
 8000982:	4e0a      	ldr	r6, [pc, #40]	; (80009ac <cobs_doing+0xe8>)
			p_cobs_buff_acquisition = cobs_buff_2;
 8000984:	6008      	str	r0, [r1, #0]
			p_cobs_buff_uart = cobs_buff_1;
 8000986:	4908      	ldr	r1, [pc, #32]	; (80009a8 <cobs_doing+0xe4>)
 8000988:	6031      	str	r1, [r6, #0]
			switch_status = 1;
 800098a:	2601      	movs	r6, #1
 800098c:	602e      	str	r6, [r5, #0]
 800098e:	e7e6      	b.n	800095e <cobs_doing+0x9a>
 8000990:	20000008 	.word	0x20000008
 8000994:	20000004 	.word	0x20000004
 8000998:	2000000c 	.word	0x2000000c
 800099c:	2000013c 	.word	0x2000013c
 80009a0:	20000140 	.word	0x20000140
 80009a4:	20000010 	.word	0x20000010
 80009a8:	200000b4 	.word	0x200000b4
 80009ac:	20000014 	.word	0x20000014
 80009b0:	200000f8 	.word	0x200000f8
 80009b4:	2000014c 	.word	0x2000014c

080009b8 <HAL_UART_TxCpltCallback>:
}
 80009b8:	4770      	bx	lr
 80009ba:	46c0      	nop			; (mov r8, r8)

080009bc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80009bc:	4813      	ldr	r0, [pc, #76]	; (8000a0c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80009be:	4685      	mov	sp, r0

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 80009c0:	4813      	ldr	r0, [pc, #76]	; (8000a10 <LoopForever+0x6>)
    LDR R1, [R0]
 80009c2:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 80009c4:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 80009c6:	4a13      	ldr	r2, [pc, #76]	; (8000a14 <LoopForever+0xa>)
    CMP R1, R2
 80009c8:	4291      	cmp	r1, r2
    BNE ApplicationStart
 80009ca:	d105      	bne.n	80009d8 <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 80009cc:	4812      	ldr	r0, [pc, #72]	; (8000a18 <LoopForever+0xe>)
    LDR R1,=0x00000001
 80009ce:	4913      	ldr	r1, [pc, #76]	; (8000a1c <LoopForever+0x12>)
    STR R1, [R0]
 80009d0:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 80009d2:	4813      	ldr	r0, [pc, #76]	; (8000a20 <LoopForever+0x16>)
    LDR R1,=0x00000000
 80009d4:	4913      	ldr	r1, [pc, #76]	; (8000a24 <LoopForever+0x1a>)
    STR R1, [R0]
 80009d6:	6001      	str	r1, [r0, #0]

080009d8 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009d8:	4813      	ldr	r0, [pc, #76]	; (8000a28 <LoopForever+0x1e>)
  ldr r1, =_edata
 80009da:	4914      	ldr	r1, [pc, #80]	; (8000a2c <LoopForever+0x22>)
  ldr r2, =_sidata
 80009dc:	4a14      	ldr	r2, [pc, #80]	; (8000a30 <LoopForever+0x26>)
  movs r3, #0
 80009de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009e0:	e002      	b.n	80009e8 <LoopCopyDataInit>

080009e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009e6:	3304      	adds	r3, #4

080009e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009ec:	d3f9      	bcc.n	80009e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009ee:	4a11      	ldr	r2, [pc, #68]	; (8000a34 <LoopForever+0x2a>)
  ldr r4, =_ebss
 80009f0:	4c11      	ldr	r4, [pc, #68]	; (8000a38 <LoopForever+0x2e>)
  movs r3, #0
 80009f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009f4:	e001      	b.n	80009fa <LoopFillZerobss>

080009f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009f8:	3204      	adds	r2, #4

080009fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009fc:	d3fb      	bcc.n	80009f6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80009fe:	f7ff ff5f 	bl	80008c0 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000a02:	f001 fc63 	bl	80022cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a06:	f7ff fcf9 	bl	80003fc <main>

08000a0a <LoopForever>:

LoopForever:
    b LoopForever
 8000a0a:	e7fe      	b.n	8000a0a <LoopForever>
  ldr   r0, =_estack
 8000a0c:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 8000a10:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8000a14:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 8000a18:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 8000a1c:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8000a20:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8000a24:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8000a28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a2c:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8000a30:	080034f4 	.word	0x080034f4
  ldr r2, =_sbss
 8000a34:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8000a38:	20000a98 	.word	0x20000a98

08000a3c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a3c:	e7fe      	b.n	8000a3c <ADC1_IRQHandler>
	...

08000a40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a40:	b510      	push	{r4, lr}
 8000a42:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a44:	20fa      	movs	r0, #250	; 0xfa
 8000a46:	4b0e      	ldr	r3, [pc, #56]	; (8000a80 <HAL_InitTick+0x40>)
 8000a48:	0080      	lsls	r0, r0, #2
 8000a4a:	7819      	ldrb	r1, [r3, #0]
 8000a4c:	f7ff fb66 	bl	800011c <__udivsi3>
 8000a50:	4b0c      	ldr	r3, [pc, #48]	; (8000a84 <HAL_InitTick+0x44>)
 8000a52:	0001      	movs	r1, r0
 8000a54:	6818      	ldr	r0, [r3, #0]
 8000a56:	f7ff fb61 	bl	800011c <__udivsi3>
 8000a5a:	f000 f877 	bl	8000b4c <HAL_SYSTICK_Config>
 8000a5e:	2800      	cmp	r0, #0
 8000a60:	d10c      	bne.n	8000a7c <HAL_InitTick+0x3c>
  {
    return HAL_ERROR;
 8000a62:	3001      	adds	r0, #1
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a64:	2c03      	cmp	r4, #3
 8000a66:	d900      	bls.n	8000a6a <HAL_InitTick+0x2a>
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
}
 8000a68:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a6a:	3802      	subs	r0, #2
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	0021      	movs	r1, r4
 8000a70:	f000 f82e 	bl	8000ad0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a74:	4b04      	ldr	r3, [pc, #16]	; (8000a88 <HAL_InitTick+0x48>)
 8000a76:	2000      	movs	r0, #0
 8000a78:	601c      	str	r4, [r3, #0]
  return HAL_OK;
 8000a7a:	e7f5      	b.n	8000a68 <HAL_InitTick+0x28>
    return HAL_ERROR;
 8000a7c:	2001      	movs	r0, #1
 8000a7e:	e7f3      	b.n	8000a68 <HAL_InitTick+0x28>
 8000a80:	20000018 	.word	0x20000018
 8000a84:	20000000 	.word	0x20000000
 8000a88:	2000001c 	.word	0x2000001c

08000a8c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a8c:	2110      	movs	r1, #16
 8000a8e:	4a06      	ldr	r2, [pc, #24]	; (8000aa8 <HAL_Init+0x1c>)
{
 8000a90:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a92:	6813      	ldr	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a94:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a96:	430b      	orrs	r3, r1
 8000a98:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a9a:	f7ff ffd1 	bl	8000a40 <HAL_InitTick>
  HAL_MspInit();
 8000a9e:	f7ff fd9b 	bl	80005d8 <HAL_MspInit>
}
 8000aa2:	2000      	movs	r0, #0
 8000aa4:	bd10      	pop	{r4, pc}
 8000aa6:	46c0      	nop			; (mov r8, r8)
 8000aa8:	40022000 	.word	0x40022000

08000aac <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000aac:	4a03      	ldr	r2, [pc, #12]	; (8000abc <HAL_IncTick+0x10>)
 8000aae:	4b04      	ldr	r3, [pc, #16]	; (8000ac0 <HAL_IncTick+0x14>)
 8000ab0:	6811      	ldr	r1, [r2, #0]
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	185b      	adds	r3, r3, r1
 8000ab6:	6013      	str	r3, [r2, #0]
}
 8000ab8:	4770      	bx	lr
 8000aba:	46c0      	nop			; (mov r8, r8)
 8000abc:	20000a84 	.word	0x20000a84
 8000ac0:	20000018 	.word	0x20000018

08000ac4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000ac4:	4b01      	ldr	r3, [pc, #4]	; (8000acc <HAL_GetTick+0x8>)
 8000ac6:	6818      	ldr	r0, [r3, #0]
}
 8000ac8:	4770      	bx	lr
 8000aca:	46c0      	nop			; (mov r8, r8)
 8000acc:	20000a84 	.word	0x20000a84

08000ad0 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ad0:	b570      	push	{r4, r5, r6, lr}
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8000ad2:	2800      	cmp	r0, #0
 8000ad4:	db14      	blt.n	8000b00 <HAL_NVIC_SetPriority+0x30>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ad6:	4b15      	ldr	r3, [pc, #84]	; (8000b2c <HAL_NVIC_SetPriority+0x5c>)
 8000ad8:	2203      	movs	r2, #3
 8000ada:	469c      	mov	ip, r3
 8000adc:	23ff      	movs	r3, #255	; 0xff
 8000ade:	0884      	lsrs	r4, r0, #2
 8000ae0:	4010      	ands	r0, r2
 8000ae2:	001a      	movs	r2, r3
 8000ae4:	26c0      	movs	r6, #192	; 0xc0
 8000ae6:	00c0      	lsls	r0, r0, #3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000ae8:	0189      	lsls	r1, r1, #6
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000aea:	4082      	lsls	r2, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000aec:	400b      	ands	r3, r1
 8000aee:	4083      	lsls	r3, r0
 8000af0:	00a4      	lsls	r4, r4, #2
 8000af2:	4464      	add	r4, ip
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000af4:	00b6      	lsls	r6, r6, #2
 8000af6:	59a5      	ldr	r5, [r4, r6]
 8000af8:	4395      	bics	r5, r2
 8000afa:	432b      	orrs	r3, r5
 8000afc:	51a3      	str	r3, [r4, r6]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8000afe:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b00:	4a0b      	ldr	r2, [pc, #44]	; (8000b30 <HAL_NVIC_SetPriority+0x60>)
 8000b02:	230f      	movs	r3, #15
 8000b04:	4694      	mov	ip, r2
 8000b06:	2203      	movs	r2, #3
 8000b08:	4003      	ands	r3, r0
 8000b0a:	4010      	ands	r0, r2
 8000b0c:	32fc      	adds	r2, #252	; 0xfc
 8000b0e:	0015      	movs	r5, r2
 8000b10:	00c0      	lsls	r0, r0, #3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b12:	0189      	lsls	r1, r1, #6
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b14:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b16:	400a      	ands	r2, r1
 8000b18:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b1a:	3b08      	subs	r3, #8
 8000b1c:	089b      	lsrs	r3, r3, #2
 8000b1e:	009b      	lsls	r3, r3, #2
 8000b20:	4463      	add	r3, ip
 8000b22:	69dc      	ldr	r4, [r3, #28]
 8000b24:	43ac      	bics	r4, r5
 8000b26:	4322      	orrs	r2, r4
 8000b28:	61da      	str	r2, [r3, #28]
 8000b2a:	e7e8      	b.n	8000afe <HAL_NVIC_SetPriority+0x2e>
 8000b2c:	e000e100 	.word	0xe000e100
 8000b30:	e000ed00 	.word	0xe000ed00

08000b34 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000b34:	2800      	cmp	r0, #0
 8000b36:	db05      	blt.n	8000b44 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b38:	231f      	movs	r3, #31
 8000b3a:	4018      	ands	r0, r3
 8000b3c:	3b1e      	subs	r3, #30
 8000b3e:	4083      	lsls	r3, r0
 8000b40:	4a01      	ldr	r2, [pc, #4]	; (8000b48 <HAL_NVIC_EnableIRQ+0x14>)
 8000b42:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000b44:	4770      	bx	lr
 8000b46:	46c0      	nop			; (mov r8, r8)
 8000b48:	e000e100 	.word	0xe000e100

08000b4c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b4c:	2280      	movs	r2, #128	; 0x80
 8000b4e:	1e43      	subs	r3, r0, #1
 8000b50:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b52:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b54:	4293      	cmp	r3, r2
 8000b56:	d20e      	bcs.n	8000b76 <HAL_SYSTICK_Config+0x2a>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b58:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b5a:	4a07      	ldr	r2, [pc, #28]	; (8000b78 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b5c:	4807      	ldr	r0, [pc, #28]	; (8000b7c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b5e:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b60:	6a03      	ldr	r3, [r0, #32]
 8000b62:	0609      	lsls	r1, r1, #24
 8000b64:	021b      	lsls	r3, r3, #8
 8000b66:	0a1b      	lsrs	r3, r3, #8
 8000b68:	430b      	orrs	r3, r1
 8000b6a:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b6c:	2300      	movs	r3, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b6e:	2000      	movs	r0, #0
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b70:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b72:	3307      	adds	r3, #7
 8000b74:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000b76:	4770      	bx	lr
 8000b78:	e000e010 	.word	0xe000e010
 8000b7c:	e000ed00 	.word	0xe000ed00

08000b80 <HAL_DMA_Abort>:
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000b80:	2321      	movs	r3, #33	; 0x21
{
 8000b82:	b530      	push	{r4, r5, lr}
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000b84:	5cc2      	ldrb	r2, [r0, r3]
 8000b86:	2a02      	cmp	r2, #2
 8000b88:	d006      	beq.n	8000b98 <HAL_DMA_Abort+0x18>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b8a:	2200      	movs	r2, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b8c:	3b1d      	subs	r3, #29
 8000b8e:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 8000b90:	331c      	adds	r3, #28
 8000b92:	54c2      	strb	r2, [r0, r3]
    
    return HAL_ERROR;
 8000b94:	2001      	movs	r0, #1
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
  
  return HAL_OK;
}
 8000b96:	bd30      	pop	{r4, r5, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000b98:	240e      	movs	r4, #14
 8000b9a:	6802      	ldr	r2, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000b9c:	6c05      	ldr	r5, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000b9e:	6811      	ldr	r1, [r2, #0]
 8000ba0:	43a1      	bics	r1, r4
 8000ba2:	6011      	str	r1, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000ba4:	2101      	movs	r1, #1
 8000ba6:	6814      	ldr	r4, [r2, #0]
 8000ba8:	438c      	bics	r4, r1
 8000baa:	6014      	str	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000bac:	000c      	movs	r4, r1
 8000bae:	40ac      	lsls	r4, r5
 8000bb0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8000bb2:	6054      	str	r4, [r2, #4]
  hdma->State = HAL_DMA_STATE_READY; 
 8000bb4:	54c1      	strb	r1, [r0, r3]
  __HAL_UNLOCK(hdma);
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	2320      	movs	r3, #32
 8000bba:	54c2      	strb	r2, [r0, r3]
  return HAL_OK;
 8000bbc:	2000      	movs	r0, #0
 8000bbe:	e7ea      	b.n	8000b96 <HAL_DMA_Abort+0x16>

08000bc0 <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000bc0:	2321      	movs	r3, #33	; 0x21
{  
 8000bc2:	b570      	push	{r4, r5, r6, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000bc4:	5cc2      	ldrb	r2, [r0, r3]
 8000bc6:	2a02      	cmp	r2, #2
 8000bc8:	d003      	beq.n	8000bd2 <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000bca:	3b1d      	subs	r3, #29
 8000bcc:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 8000bce:	2001      	movs	r0, #1
    {
      hdma->XferAbortCallback(hdma);
    } 
  }
  return status;
}
 8000bd0:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000bd2:	240e      	movs	r4, #14
 8000bd4:	6802      	ldr	r2, [r0, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000bd6:	6c05      	ldr	r5, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000bd8:	6811      	ldr	r1, [r2, #0]
 8000bda:	43a1      	bics	r1, r4
 8000bdc:	6011      	str	r1, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000bde:	2101      	movs	r1, #1
 8000be0:	6814      	ldr	r4, [r2, #0]
 8000be2:	438c      	bics	r4, r1
 8000be4:	6014      	str	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000be6:	000c      	movs	r4, r1
 8000be8:	40ac      	lsls	r4, r5
 8000bea:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8000bec:	6054      	str	r4, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8000bee:	54c1      	strb	r1, [r0, r3]
    __HAL_UNLOCK(hdma);
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	2320      	movs	r3, #32
 8000bf4:	54c2      	strb	r2, [r0, r3]
    if(hdma->XferAbortCallback != NULL)
 8000bf6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d002      	beq.n	8000c02 <HAL_DMA_Abort_IT+0x42>
      hdma->XferAbortCallback(hdma);
 8000bfc:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8000bfe:	2000      	movs	r0, #0
 8000c00:	e7e6      	b.n	8000bd0 <HAL_DMA_Abort_IT+0x10>
 8000c02:	2000      	movs	r0, #0
 8000c04:	e7e4      	b.n	8000bd0 <HAL_DMA_Abort_IT+0x10>
 8000c06:	46c0      	nop			; (mov r8, r8)

08000c08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c0a:	464e      	mov	r6, r9
 8000c0c:	46de      	mov	lr, fp
 8000c0e:	4657      	mov	r7, sl
 8000c10:	4645      	mov	r5, r8
 8000c12:	b5e0      	push	{r5, r6, r7, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c14:	680a      	ldr	r2, [r1, #0]
{
 8000c16:	4689      	mov	r9, r1
  uint32_t position = 0x00u;
 8000c18:	2300      	movs	r3, #0
{
 8000c1a:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c1c:	2a00      	cmp	r2, #0
 8000c1e:	d075      	beq.n	8000d0c <HAL_GPIO_Init+0x104>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000c20:	2101      	movs	r1, #1
 8000c22:	4688      	mov	r8, r1
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c24:	496c      	ldr	r1, [pc, #432]	; (8000dd8 <HAL_GPIO_Init+0x1d0>)
 8000c26:	468b      	mov	fp, r1
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000c28:	4644      	mov	r4, r8
 8000c2a:	0015      	movs	r5, r2
 8000c2c:	409c      	lsls	r4, r3
 8000c2e:	4025      	ands	r5, r4
 8000c30:	9501      	str	r5, [sp, #4]
    if (iocurrent != 0x00u)
 8000c32:	4222      	tst	r2, r4
 8000c34:	d066      	beq.n	8000d04 <HAL_GPIO_Init+0xfc>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000c36:	464d      	mov	r5, r9
 8000c38:	2603      	movs	r6, #3
 8000c3a:	686d      	ldr	r5, [r5, #4]
 8000c3c:	402e      	ands	r6, r5
 8000c3e:	46aa      	mov	sl, r5
 8000c40:	1e75      	subs	r5, r6, #1
 8000c42:	2d01      	cmp	r5, #1
 8000c44:	d969      	bls.n	8000d1a <HAL_GPIO_Init+0x112>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c46:	005f      	lsls	r7, r3, #1
 8000c48:	2e03      	cmp	r6, #3
 8000c4a:	d000      	beq.n	8000c4e <HAL_GPIO_Init+0x46>
 8000c4c:	e0a5      	b.n	8000d9a <HAL_GPIO_Init+0x192>
 8000c4e:	0034      	movs	r4, r6
 8000c50:	40bc      	lsls	r4, r7
 8000c52:	43e1      	mvns	r1, r4
 8000c54:	9102      	str	r1, [sp, #8]
      temp = GPIOx->MODER;
 8000c56:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000c58:	9d02      	ldr	r5, [sp, #8]
 8000c5a:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000c5c:	4325      	orrs	r5, r4
      GPIOx->MODER = temp;
 8000c5e:	6005      	str	r5, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000c60:	25c0      	movs	r5, #192	; 0xc0
 8000c62:	4654      	mov	r4, sl
 8000c64:	02ad      	lsls	r5, r5, #10
 8000c66:	422c      	tst	r4, r5
 8000c68:	d04c      	beq.n	8000d04 <HAL_GPIO_Init+0xfc>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c6a:	4659      	mov	r1, fp
 8000c6c:	698c      	ldr	r4, [r1, #24]
 8000c6e:	4641      	mov	r1, r8
 8000c70:	430c      	orrs	r4, r1
 8000c72:	4659      	mov	r1, fp
 8000c74:	618c      	str	r4, [r1, #24]
 8000c76:	698c      	ldr	r4, [r1, #24]
 8000c78:	4641      	mov	r1, r8

        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000c7a:	2603      	movs	r6, #3
 8000c7c:	270f      	movs	r7, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c7e:	400c      	ands	r4, r1
 8000c80:	4956      	ldr	r1, [pc, #344]	; (8000ddc <HAL_GPIO_Init+0x1d4>)
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000c82:	401e      	ands	r6, r3
 8000c84:	468c      	mov	ip, r1
 8000c86:	00b6      	lsls	r6, r6, #2
 8000c88:	40b7      	lsls	r7, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000c8a:	2190      	movs	r1, #144	; 0x90
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c8c:	9405      	str	r4, [sp, #20]
 8000c8e:	9c05      	ldr	r4, [sp, #20]
        temp = SYSCFG->EXTICR[position >> 2u];
 8000c90:	089c      	lsrs	r4, r3, #2
 8000c92:	00a4      	lsls	r4, r4, #2
 8000c94:	4464      	add	r4, ip
 8000c96:	68a5      	ldr	r5, [r4, #8]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000c98:	05c9      	lsls	r1, r1, #23
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000c9a:	43bd      	bics	r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000c9c:	4288      	cmp	r0, r1
 8000c9e:	d00e      	beq.n	8000cbe <HAL_GPIO_Init+0xb6>
 8000ca0:	4f4f      	ldr	r7, [pc, #316]	; (8000de0 <HAL_GPIO_Init+0x1d8>)
 8000ca2:	42b8      	cmp	r0, r7
 8000ca4:	d100      	bne.n	8000ca8 <HAL_GPIO_Init+0xa0>
 8000ca6:	e08e      	b.n	8000dc6 <HAL_GPIO_Init+0x1be>
 8000ca8:	4f4e      	ldr	r7, [pc, #312]	; (8000de4 <HAL_GPIO_Init+0x1dc>)
 8000caa:	42b8      	cmp	r0, r7
 8000cac:	d100      	bne.n	8000cb0 <HAL_GPIO_Init+0xa8>
 8000cae:	e08e      	b.n	8000dce <HAL_GPIO_Init+0x1c6>
 8000cb0:	4f4d      	ldr	r7, [pc, #308]	; (8000de8 <HAL_GPIO_Init+0x1e0>)
 8000cb2:	42b8      	cmp	r0, r7
 8000cb4:	d100      	bne.n	8000cb8 <HAL_GPIO_Init+0xb0>
 8000cb6:	e082      	b.n	8000dbe <HAL_GPIO_Init+0x1b6>
 8000cb8:	2705      	movs	r7, #5
 8000cba:	40b7      	lsls	r7, r6
 8000cbc:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000cbe:	494b      	ldr	r1, [pc, #300]	; (8000dec <HAL_GPIO_Init+0x1e4>)
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000cc0:	60a5      	str	r5, [r4, #8]
        temp = EXTI->IMR;
 8000cc2:	680c      	ldr	r4, [r1, #0]
        temp &= ~(iocurrent);
 8000cc4:	9901      	ldr	r1, [sp, #4]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000cc6:	2580      	movs	r5, #128	; 0x80
        temp &= ~(iocurrent);
 8000cc8:	43ce      	mvns	r6, r1
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000cca:	4651      	mov	r1, sl
 8000ccc:	026d      	lsls	r5, r5, #9
 8000cce:	4229      	tst	r1, r5
 8000cd0:	d000      	beq.n	8000cd4 <HAL_GPIO_Init+0xcc>
 8000cd2:	e071      	b.n	8000db8 <HAL_GPIO_Init+0x1b0>
        temp &= ~(iocurrent);
 8000cd4:	4034      	ands	r4, r6
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8000cd6:	4945      	ldr	r1, [pc, #276]	; (8000dec <HAL_GPIO_Init+0x1e4>)
 8000cd8:	600c      	str	r4, [r1, #0]

        temp = EXTI->EMR;
 8000cda:	684c      	ldr	r4, [r1, #4]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000cdc:	4651      	mov	r1, sl
 8000cde:	0389      	lsls	r1, r1, #14
 8000ce0:	d467      	bmi.n	8000db2 <HAL_GPIO_Init+0x1aa>
        temp &= ~(iocurrent);
 8000ce2:	4034      	ands	r4, r6
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 8000ce4:	4941      	ldr	r1, [pc, #260]	; (8000dec <HAL_GPIO_Init+0x1e4>)
 8000ce6:	604c      	str	r4, [r1, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000ce8:	688d      	ldr	r5, [r1, #8]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000cea:	4651      	mov	r1, sl
 8000cec:	02c9      	lsls	r1, r1, #11
 8000cee:	d45d      	bmi.n	8000dac <HAL_GPIO_Init+0x1a4>
        temp &= ~(iocurrent);
 8000cf0:	4035      	ands	r5, r6
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 8000cf2:	493e      	ldr	r1, [pc, #248]	; (8000dec <HAL_GPIO_Init+0x1e4>)
 8000cf4:	608d      	str	r5, [r1, #8]

        temp = EXTI->FTSR;
 8000cf6:	68cc      	ldr	r4, [r1, #12]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000cf8:	4651      	mov	r1, sl
 8000cfa:	0289      	lsls	r1, r1, #10
 8000cfc:	d452      	bmi.n	8000da4 <HAL_GPIO_Init+0x19c>
        temp &= ~(iocurrent);
 8000cfe:	4034      	ands	r4, r6
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 8000d00:	493a      	ldr	r1, [pc, #232]	; (8000dec <HAL_GPIO_Init+0x1e4>)
 8000d02:	60cc      	str	r4, [r1, #12]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d04:	0014      	movs	r4, r2
      }
    }

    position++;
 8000d06:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d08:	40dc      	lsrs	r4, r3
 8000d0a:	d18d      	bne.n	8000c28 <HAL_GPIO_Init+0x20>
  } 
}
 8000d0c:	b007      	add	sp, #28
 8000d0e:	bcf0      	pop	{r4, r5, r6, r7}
 8000d10:	46bb      	mov	fp, r7
 8000d12:	46b2      	mov	sl, r6
 8000d14:	46a9      	mov	r9, r5
 8000d16:	46a0      	mov	r8, r4
 8000d18:	bdf0      	pop	{r4, r5, r6, r7, pc}
        temp = GPIOx->OSPEEDR;
 8000d1a:	6885      	ldr	r5, [r0, #8]
 8000d1c:	005f      	lsls	r7, r3, #1
 8000d1e:	9503      	str	r5, [sp, #12]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000d20:	2503      	movs	r5, #3
 8000d22:	40bd      	lsls	r5, r7
 8000d24:	46ac      	mov	ip, r5
 8000d26:	43e9      	mvns	r1, r5
 8000d28:	9102      	str	r1, [sp, #8]
 8000d2a:	4661      	mov	r1, ip
 8000d2c:	9d03      	ldr	r5, [sp, #12]
 8000d2e:	438d      	bics	r5, r1
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000d30:	4649      	mov	r1, r9
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000d32:	9503      	str	r5, [sp, #12]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000d34:	68cd      	ldr	r5, [r1, #12]
 8000d36:	40bd      	lsls	r5, r7
 8000d38:	46ac      	mov	ip, r5
 8000d3a:	4661      	mov	r1, ip
 8000d3c:	9d03      	ldr	r5, [sp, #12]
 8000d3e:	430d      	orrs	r5, r1
        GPIOx->OSPEEDR = temp;
 8000d40:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 8000d42:	6841      	ldr	r1, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d44:	000d      	movs	r5, r1
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d46:	4651      	mov	r1, sl
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d48:	43a5      	bics	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d4a:	090c      	lsrs	r4, r1, #4
 8000d4c:	4641      	mov	r1, r8
 8000d4e:	400c      	ands	r4, r1
 8000d50:	409c      	lsls	r4, r3
 8000d52:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8000d54:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 8000d56:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000d58:	9902      	ldr	r1, [sp, #8]
 8000d5a:	400c      	ands	r4, r1
 8000d5c:	46a4      	mov	ip, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000d5e:	464c      	mov	r4, r9
 8000d60:	68a4      	ldr	r4, [r4, #8]
 8000d62:	4665      	mov	r5, ip
 8000d64:	40bc      	lsls	r4, r7
 8000d66:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 8000d68:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d6a:	0034      	movs	r4, r6
 8000d6c:	40bc      	lsls	r4, r7
 8000d6e:	2e02      	cmp	r6, #2
 8000d70:	d000      	beq.n	8000d74 <HAL_GPIO_Init+0x16c>
 8000d72:	e770      	b.n	8000c56 <HAL_GPIO_Init+0x4e>
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000d74:	2707      	movs	r7, #7
 8000d76:	250f      	movs	r5, #15
 8000d78:	401f      	ands	r7, r3
 8000d7a:	00bf      	lsls	r7, r7, #2
 8000d7c:	40bd      	lsls	r5, r7
        temp = GPIOx->AFR[position >> 3u];
 8000d7e:	08de      	lsrs	r6, r3, #3
 8000d80:	00b6      	lsls	r6, r6, #2
 8000d82:	1986      	adds	r6, r0, r6
 8000d84:	6a31      	ldr	r1, [r6, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000d86:	43a9      	bics	r1, r5
 8000d88:	468c      	mov	ip, r1
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000d8a:	4649      	mov	r1, r9
 8000d8c:	6909      	ldr	r1, [r1, #16]
 8000d8e:	40b9      	lsls	r1, r7
 8000d90:	000f      	movs	r7, r1
 8000d92:	4661      	mov	r1, ip
 8000d94:	430f      	orrs	r7, r1
        GPIOx->AFR[position >> 3u] = temp;
 8000d96:	6237      	str	r7, [r6, #32]
 8000d98:	e75d      	b.n	8000c56 <HAL_GPIO_Init+0x4e>
 8000d9a:	2503      	movs	r5, #3
 8000d9c:	40bd      	lsls	r5, r7
 8000d9e:	43e9      	mvns	r1, r5
 8000da0:	9102      	str	r1, [sp, #8]
 8000da2:	e7d8      	b.n	8000d56 <HAL_GPIO_Init+0x14e>
          temp |= iocurrent;
 8000da4:	9901      	ldr	r1, [sp, #4]
 8000da6:	4321      	orrs	r1, r4
 8000da8:	000c      	movs	r4, r1
 8000daa:	e7a9      	b.n	8000d00 <HAL_GPIO_Init+0xf8>
          temp |= iocurrent;
 8000dac:	9901      	ldr	r1, [sp, #4]
 8000dae:	430d      	orrs	r5, r1
 8000db0:	e79f      	b.n	8000cf2 <HAL_GPIO_Init+0xea>
          temp |= iocurrent;
 8000db2:	9901      	ldr	r1, [sp, #4]
 8000db4:	430c      	orrs	r4, r1
 8000db6:	e795      	b.n	8000ce4 <HAL_GPIO_Init+0xdc>
          temp |= iocurrent;
 8000db8:	9901      	ldr	r1, [sp, #4]
 8000dba:	430c      	orrs	r4, r1
 8000dbc:	e78b      	b.n	8000cd6 <HAL_GPIO_Init+0xce>
 8000dbe:	2103      	movs	r1, #3
 8000dc0:	40b1      	lsls	r1, r6
 8000dc2:	430d      	orrs	r5, r1
 8000dc4:	e77b      	b.n	8000cbe <HAL_GPIO_Init+0xb6>
 8000dc6:	4641      	mov	r1, r8
 8000dc8:	40b1      	lsls	r1, r6
 8000dca:	430d      	orrs	r5, r1
 8000dcc:	e777      	b.n	8000cbe <HAL_GPIO_Init+0xb6>
 8000dce:	2702      	movs	r7, #2
 8000dd0:	40b7      	lsls	r7, r6
 8000dd2:	433d      	orrs	r5, r7
 8000dd4:	e773      	b.n	8000cbe <HAL_GPIO_Init+0xb6>
 8000dd6:	46c0      	nop			; (mov r8, r8)
 8000dd8:	40021000 	.word	0x40021000
 8000ddc:	40010000 	.word	0x40010000
 8000de0:	48000400 	.word	0x48000400
 8000de4:	48000800 	.word	0x48000800
 8000de8:	48000c00 	.word	0x48000c00
 8000dec:	40010400 	.word	0x40010400

08000df0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000df0:	2a00      	cmp	r2, #0
 8000df2:	d001      	beq.n	8000df8 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000df4:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000df6:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000df8:	6281      	str	r1, [r0, #40]	; 0x28
}
 8000dfa:	e7fc      	b.n	8000df6 <HAL_GPIO_WritePin+0x6>

08000dfc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000dfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000dfe:	46ce      	mov	lr, r9
 8000e00:	4647      	mov	r7, r8
 8000e02:	b580      	push	{r7, lr}
 8000e04:	0004      	movs	r4, r0
 8000e06:	b083      	sub	sp, #12
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000e08:	2800      	cmp	r0, #0
 8000e0a:	d100      	bne.n	8000e0e <HAL_RCC_OscConfig+0x12>
 8000e0c:	e0ed      	b.n	8000fea <HAL_RCC_OscConfig+0x1ee>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e0e:	6803      	ldr	r3, [r0, #0]
 8000e10:	07da      	lsls	r2, r3, #31
 8000e12:	d52f      	bpl.n	8000e74 <HAL_RCC_OscConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000e14:	210c      	movs	r1, #12
 8000e16:	48c2      	ldr	r0, [pc, #776]	; (8001120 <HAL_RCC_OscConfig+0x324>)
 8000e18:	6842      	ldr	r2, [r0, #4]
 8000e1a:	400a      	ands	r2, r1
 8000e1c:	2a04      	cmp	r2, #4
 8000e1e:	d100      	bne.n	8000e22 <HAL_RCC_OscConfig+0x26>
 8000e20:	e105      	b.n	800102e <HAL_RCC_OscConfig+0x232>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e22:	6842      	ldr	r2, [r0, #4]
 8000e24:	4011      	ands	r1, r2
 8000e26:	2908      	cmp	r1, #8
 8000e28:	d100      	bne.n	8000e2c <HAL_RCC_OscConfig+0x30>
 8000e2a:	e0f7      	b.n	800101c <HAL_RCC_OscConfig+0x220>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e2c:	6863      	ldr	r3, [r4, #4]
 8000e2e:	2b01      	cmp	r3, #1
 8000e30:	d100      	bne.n	8000e34 <HAL_RCC_OscConfig+0x38>
 8000e32:	e106      	b.n	8001042 <HAL_RCC_OscConfig+0x246>
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d100      	bne.n	8000e3a <HAL_RCC_OscConfig+0x3e>
 8000e38:	e128      	b.n	800108c <HAL_RCC_OscConfig+0x290>
 8000e3a:	2b05      	cmp	r3, #5
 8000e3c:	d100      	bne.n	8000e40 <HAL_RCC_OscConfig+0x44>
 8000e3e:	e22c      	b.n	800129a <HAL_RCC_OscConfig+0x49e>
 8000e40:	4bb7      	ldr	r3, [pc, #732]	; (8001120 <HAL_RCC_OscConfig+0x324>)
 8000e42:	49b8      	ldr	r1, [pc, #736]	; (8001124 <HAL_RCC_OscConfig+0x328>)
 8000e44:	681a      	ldr	r2, [r3, #0]
 8000e46:	400a      	ands	r2, r1
 8000e48:	601a      	str	r2, [r3, #0]
 8000e4a:	681a      	ldr	r2, [r3, #0]
 8000e4c:	49b6      	ldr	r1, [pc, #728]	; (8001128 <HAL_RCC_OscConfig+0x32c>)
 8000e4e:	400a      	ands	r2, r1
 8000e50:	601a      	str	r2, [r3, #0]

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e52:	f7ff fe37 	bl	8000ac4 <HAL_GetTick>
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e56:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8000e58:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e5a:	4fb1      	ldr	r7, [pc, #708]	; (8001120 <HAL_RCC_OscConfig+0x324>)
 8000e5c:	02b6      	lsls	r6, r6, #10
 8000e5e:	e005      	b.n	8000e6c <HAL_RCC_OscConfig+0x70>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e60:	f7ff fe30 	bl	8000ac4 <HAL_GetTick>
 8000e64:	1b40      	subs	r0, r0, r5
 8000e66:	2864      	cmp	r0, #100	; 0x64
 8000e68:	d900      	bls.n	8000e6c <HAL_RCC_OscConfig+0x70>
 8000e6a:	e10d      	b.n	8001088 <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	4233      	tst	r3, r6
 8000e70:	d0f6      	beq.n	8000e60 <HAL_RCC_OscConfig+0x64>
 8000e72:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e74:	079a      	lsls	r2, r3, #30
 8000e76:	d529      	bpl.n	8000ecc <HAL_RCC_OscConfig+0xd0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000e78:	220c      	movs	r2, #12
 8000e7a:	49a9      	ldr	r1, [pc, #676]	; (8001120 <HAL_RCC_OscConfig+0x324>)
 8000e7c:	6848      	ldr	r0, [r1, #4]
 8000e7e:	4202      	tst	r2, r0
 8000e80:	d100      	bne.n	8000e84 <HAL_RCC_OscConfig+0x88>
 8000e82:	e0ab      	b.n	8000fdc <HAL_RCC_OscConfig+0x1e0>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000e84:	6848      	ldr	r0, [r1, #4]
 8000e86:	4002      	ands	r2, r0
 8000e88:	2a08      	cmp	r2, #8
 8000e8a:	d100      	bne.n	8000e8e <HAL_RCC_OscConfig+0x92>
 8000e8c:	e09d      	b.n	8000fca <HAL_RCC_OscConfig+0x1ce>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e8e:	68e3      	ldr	r3, [r4, #12]
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000e90:	4da3      	ldr	r5, [pc, #652]	; (8001120 <HAL_RCC_OscConfig+0x324>)
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d100      	bne.n	8000e98 <HAL_RCC_OscConfig+0x9c>
 8000e96:	e130      	b.n	80010fa <HAL_RCC_OscConfig+0x2fe>
        __HAL_RCC_HSI_ENABLE();
 8000e98:	2201      	movs	r2, #1
 8000e9a:	682b      	ldr	r3, [r5, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e9c:	2702      	movs	r7, #2
        __HAL_RCC_HSI_ENABLE();
 8000e9e:	4313      	orrs	r3, r2
 8000ea0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000ea2:	f7ff fe0f 	bl	8000ac4 <HAL_GetTick>
 8000ea6:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ea8:	e005      	b.n	8000eb6 <HAL_RCC_OscConfig+0xba>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000eaa:	f7ff fe0b 	bl	8000ac4 <HAL_GetTick>
 8000eae:	1b80      	subs	r0, r0, r6
 8000eb0:	2802      	cmp	r0, #2
 8000eb2:	d900      	bls.n	8000eb6 <HAL_RCC_OscConfig+0xba>
 8000eb4:	e0e8      	b.n	8001088 <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000eb6:	682b      	ldr	r3, [r5, #0]
 8000eb8:	421f      	tst	r7, r3
 8000eba:	d0f6      	beq.n	8000eaa <HAL_RCC_OscConfig+0xae>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ebc:	21f8      	movs	r1, #248	; 0xf8
 8000ebe:	682a      	ldr	r2, [r5, #0]
 8000ec0:	6923      	ldr	r3, [r4, #16]
 8000ec2:	438a      	bics	r2, r1
 8000ec4:	00db      	lsls	r3, r3, #3
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	602b      	str	r3, [r5, #0]
 8000eca:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ecc:	071a      	lsls	r2, r3, #28
 8000ece:	d42d      	bmi.n	8000f2c <HAL_RCC_OscConfig+0x130>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ed0:	075a      	lsls	r2, r3, #29
 8000ed2:	d544      	bpl.n	8000f5e <HAL_RCC_OscConfig+0x162>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ed4:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8000ed6:	2000      	movs	r0, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ed8:	4b91      	ldr	r3, [pc, #580]	; (8001120 <HAL_RCC_OscConfig+0x324>)
 8000eda:	0552      	lsls	r2, r2, #21
 8000edc:	69d9      	ldr	r1, [r3, #28]
    FlagStatus       pwrclkchanged = RESET;
 8000ede:	4681      	mov	r9, r0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ee0:	4211      	tst	r1, r2
 8000ee2:	d108      	bne.n	8000ef6 <HAL_RCC_OscConfig+0xfa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000ee4:	69d9      	ldr	r1, [r3, #28]
 8000ee6:	4311      	orrs	r1, r2
 8000ee8:	61d9      	str	r1, [r3, #28]
 8000eea:	69db      	ldr	r3, [r3, #28]
 8000eec:	401a      	ands	r2, r3
 8000eee:	9201      	str	r2, [sp, #4]
 8000ef0:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	4699      	mov	r9, r3
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ef6:	2780      	movs	r7, #128	; 0x80
 8000ef8:	4e8c      	ldr	r6, [pc, #560]	; (800112c <HAL_RCC_OscConfig+0x330>)
 8000efa:	007f      	lsls	r7, r7, #1
 8000efc:	6833      	ldr	r3, [r6, #0]
 8000efe:	423b      	tst	r3, r7
 8000f00:	d100      	bne.n	8000f04 <HAL_RCC_OscConfig+0x108>
 8000f02:	e0a5      	b.n	8001050 <HAL_RCC_OscConfig+0x254>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f04:	68a3      	ldr	r3, [r4, #8]
 8000f06:	2b01      	cmp	r3, #1
 8000f08:	d100      	bne.n	8000f0c <HAL_RCC_OscConfig+0x110>
 8000f0a:	e115      	b.n	8001138 <HAL_RCC_OscConfig+0x33c>
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d100      	bne.n	8000f12 <HAL_RCC_OscConfig+0x116>
 8000f10:	e0d5      	b.n	80010be <HAL_RCC_OscConfig+0x2c2>
 8000f12:	2b05      	cmp	r3, #5
 8000f14:	d100      	bne.n	8000f18 <HAL_RCC_OscConfig+0x11c>
 8000f16:	e144      	b.n	80011a2 <HAL_RCC_OscConfig+0x3a6>
 8000f18:	2101      	movs	r1, #1
 8000f1a:	4b81      	ldr	r3, [pc, #516]	; (8001120 <HAL_RCC_OscConfig+0x324>)
 8000f1c:	6a1a      	ldr	r2, [r3, #32]
 8000f1e:	438a      	bics	r2, r1
 8000f20:	621a      	str	r2, [r3, #32]
 8000f22:	6a1a      	ldr	r2, [r3, #32]
 8000f24:	3103      	adds	r1, #3
 8000f26:	438a      	bics	r2, r1
 8000f28:	621a      	str	r2, [r3, #32]
 8000f2a:	e109      	b.n	8001140 <HAL_RCC_OscConfig+0x344>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f2c:	69e3      	ldr	r3, [r4, #28]
      __HAL_RCC_LSI_ENABLE();
 8000f2e:	4d7c      	ldr	r5, [pc, #496]	; (8001120 <HAL_RCC_OscConfig+0x324>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d060      	beq.n	8000ff6 <HAL_RCC_OscConfig+0x1fa>
      __HAL_RCC_LSI_ENABLE();
 8000f34:	2201      	movs	r2, #1
 8000f36:	6a6b      	ldr	r3, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f38:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 8000f3a:	4313      	orrs	r3, r2
 8000f3c:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 8000f3e:	f7ff fdc1 	bl	8000ac4 <HAL_GetTick>
 8000f42:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f44:	e005      	b.n	8000f52 <HAL_RCC_OscConfig+0x156>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f46:	f7ff fdbd 	bl	8000ac4 <HAL_GetTick>
 8000f4a:	1b80      	subs	r0, r0, r6
 8000f4c:	2802      	cmp	r0, #2
 8000f4e:	d900      	bls.n	8000f52 <HAL_RCC_OscConfig+0x156>
 8000f50:	e09a      	b.n	8001088 <HAL_RCC_OscConfig+0x28c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f52:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8000f54:	421f      	tst	r7, r3
 8000f56:	d0f6      	beq.n	8000f46 <HAL_RCC_OscConfig+0x14a>
 8000f58:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f5a:	075a      	lsls	r2, r3, #29
 8000f5c:	d4ba      	bmi.n	8000ed4 <HAL_RCC_OscConfig+0xd8>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000f5e:	06db      	lsls	r3, r3, #27
 8000f60:	d512      	bpl.n	8000f88 <HAL_RCC_OscConfig+0x18c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000f62:	6963      	ldr	r3, [r4, #20]
 8000f64:	2b01      	cmp	r3, #1
 8000f66:	d100      	bne.n	8000f6a <HAL_RCC_OscConfig+0x16e>
 8000f68:	e141      	b.n	80011ee <HAL_RCC_OscConfig+0x3f2>
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000f6a:	3305      	adds	r3, #5
 8000f6c:	d000      	beq.n	8000f70 <HAL_RCC_OscConfig+0x174>
 8000f6e:	e0f9      	b.n	8001164 <HAL_RCC_OscConfig+0x368>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8000f70:	2104      	movs	r1, #4

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000f72:	20f8      	movs	r0, #248	; 0xf8
      __HAL_RCC_HSI14ADC_ENABLE();
 8000f74:	4a6a      	ldr	r2, [pc, #424]	; (8001120 <HAL_RCC_OscConfig+0x324>)
 8000f76:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8000f78:	438b      	bics	r3, r1
 8000f7a:	6353      	str	r3, [r2, #52]	; 0x34
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000f7c:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8000f7e:	69a3      	ldr	r3, [r4, #24]
 8000f80:	4381      	bics	r1, r0
 8000f82:	00db      	lsls	r3, r3, #3
 8000f84:	430b      	orrs	r3, r1
 8000f86:	6353      	str	r3, [r2, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f88:	6a23      	ldr	r3, [r4, #32]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d01b      	beq.n	8000fc6 <HAL_RCC_OscConfig+0x1ca>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f8e:	220c      	movs	r2, #12
 8000f90:	4e63      	ldr	r6, [pc, #396]	; (8001120 <HAL_RCC_OscConfig+0x324>)
 8000f92:	6871      	ldr	r1, [r6, #4]
 8000f94:	400a      	ands	r2, r1
 8000f96:	2a08      	cmp	r2, #8
 8000f98:	d100      	bne.n	8000f9c <HAL_RCC_OscConfig+0x1a0>
 8000f9a:	e10c      	b.n	80011b6 <HAL_RCC_OscConfig+0x3ba>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f9c:	2b02      	cmp	r3, #2
 8000f9e:	d100      	bne.n	8000fa2 <HAL_RCC_OscConfig+0x1a6>
 8000fa0:	e143      	b.n	800122a <HAL_RCC_OscConfig+0x42e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000fa2:	6833      	ldr	r3, [r6, #0]
 8000fa4:	4a62      	ldr	r2, [pc, #392]	; (8001130 <HAL_RCC_OscConfig+0x334>)
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fa6:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8000fa8:	4013      	ands	r3, r2
 8000faa:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000fac:	f7ff fd8a 	bl	8000ac4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fb0:	04ad      	lsls	r5, r5, #18
        tickstart = HAL_GetTick();
 8000fb2:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fb4:	e004      	b.n	8000fc0 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000fb6:	f7ff fd85 	bl	8000ac4 <HAL_GetTick>
 8000fba:	1b00      	subs	r0, r0, r4
 8000fbc:	2802      	cmp	r0, #2
 8000fbe:	d863      	bhi.n	8001088 <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fc0:	6833      	ldr	r3, [r6, #0]
 8000fc2:	422b      	tst	r3, r5
 8000fc4:	d1f7      	bne.n	8000fb6 <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }

  return HAL_OK;
 8000fc6:	2000      	movs	r0, #0
 8000fc8:	e010      	b.n	8000fec <HAL_RCC_OscConfig+0x1f0>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000fca:	684a      	ldr	r2, [r1, #4]
 8000fcc:	21c0      	movs	r1, #192	; 0xc0
 8000fce:	0249      	lsls	r1, r1, #9
 8000fd0:	400a      	ands	r2, r1
 8000fd2:	2180      	movs	r1, #128	; 0x80
 8000fd4:	0209      	lsls	r1, r1, #8
 8000fd6:	428a      	cmp	r2, r1
 8000fd8:	d000      	beq.n	8000fdc <HAL_RCC_OscConfig+0x1e0>
 8000fda:	e758      	b.n	8000e8e <HAL_RCC_OscConfig+0x92>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fdc:	4a50      	ldr	r2, [pc, #320]	; (8001120 <HAL_RCC_OscConfig+0x324>)
 8000fde:	6812      	ldr	r2, [r2, #0]
 8000fe0:	0792      	lsls	r2, r2, #30
 8000fe2:	d545      	bpl.n	8001070 <HAL_RCC_OscConfig+0x274>
 8000fe4:	68e2      	ldr	r2, [r4, #12]
 8000fe6:	2a01      	cmp	r2, #1
 8000fe8:	d042      	beq.n	8001070 <HAL_RCC_OscConfig+0x274>
        return HAL_ERROR;
 8000fea:	2001      	movs	r0, #1
}
 8000fec:	b003      	add	sp, #12
 8000fee:	bcc0      	pop	{r6, r7}
 8000ff0:	46b9      	mov	r9, r7
 8000ff2:	46b0      	mov	r8, r6
 8000ff4:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_LSI_DISABLE();
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ffa:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 8000ffc:	4393      	bics	r3, r2
 8000ffe:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 8001000:	f7ff fd60 	bl	8000ac4 <HAL_GetTick>
 8001004:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001006:	e004      	b.n	8001012 <HAL_RCC_OscConfig+0x216>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001008:	f7ff fd5c 	bl	8000ac4 <HAL_GetTick>
 800100c:	1b80      	subs	r0, r0, r6
 800100e:	2802      	cmp	r0, #2
 8001010:	d83a      	bhi.n	8001088 <HAL_RCC_OscConfig+0x28c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001012:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001014:	421f      	tst	r7, r3
 8001016:	d1f7      	bne.n	8001008 <HAL_RCC_OscConfig+0x20c>
 8001018:	6823      	ldr	r3, [r4, #0]
 800101a:	e79e      	b.n	8000f5a <HAL_RCC_OscConfig+0x15e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800101c:	21c0      	movs	r1, #192	; 0xc0
 800101e:	6842      	ldr	r2, [r0, #4]
 8001020:	0249      	lsls	r1, r1, #9
 8001022:	400a      	ands	r2, r1
 8001024:	2180      	movs	r1, #128	; 0x80
 8001026:	0249      	lsls	r1, r1, #9
 8001028:	428a      	cmp	r2, r1
 800102a:	d000      	beq.n	800102e <HAL_RCC_OscConfig+0x232>
 800102c:	e6fe      	b.n	8000e2c <HAL_RCC_OscConfig+0x30>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800102e:	4a3c      	ldr	r2, [pc, #240]	; (8001120 <HAL_RCC_OscConfig+0x324>)
 8001030:	6812      	ldr	r2, [r2, #0]
 8001032:	0392      	lsls	r2, r2, #14
 8001034:	d400      	bmi.n	8001038 <HAL_RCC_OscConfig+0x23c>
 8001036:	e71d      	b.n	8000e74 <HAL_RCC_OscConfig+0x78>
 8001038:	6862      	ldr	r2, [r4, #4]
 800103a:	2a00      	cmp	r2, #0
 800103c:	d000      	beq.n	8001040 <HAL_RCC_OscConfig+0x244>
 800103e:	e719      	b.n	8000e74 <HAL_RCC_OscConfig+0x78>
 8001040:	e7d3      	b.n	8000fea <HAL_RCC_OscConfig+0x1ee>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001042:	2380      	movs	r3, #128	; 0x80
 8001044:	4a36      	ldr	r2, [pc, #216]	; (8001120 <HAL_RCC_OscConfig+0x324>)
 8001046:	025b      	lsls	r3, r3, #9
 8001048:	6811      	ldr	r1, [r2, #0]
 800104a:	430b      	orrs	r3, r1
 800104c:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800104e:	e700      	b.n	8000e52 <HAL_RCC_OscConfig+0x56>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001050:	6833      	ldr	r3, [r6, #0]
 8001052:	433b      	orrs	r3, r7
 8001054:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001056:	f7ff fd35 	bl	8000ac4 <HAL_GetTick>
 800105a:	0005      	movs	r5, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800105c:	e004      	b.n	8001068 <HAL_RCC_OscConfig+0x26c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800105e:	f7ff fd31 	bl	8000ac4 <HAL_GetTick>
 8001062:	1b40      	subs	r0, r0, r5
 8001064:	2864      	cmp	r0, #100	; 0x64
 8001066:	d80f      	bhi.n	8001088 <HAL_RCC_OscConfig+0x28c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001068:	6833      	ldr	r3, [r6, #0]
 800106a:	423b      	tst	r3, r7
 800106c:	d0f7      	beq.n	800105e <HAL_RCC_OscConfig+0x262>
 800106e:	e749      	b.n	8000f04 <HAL_RCC_OscConfig+0x108>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001070:	25f8      	movs	r5, #248	; 0xf8
 8001072:	482b      	ldr	r0, [pc, #172]	; (8001120 <HAL_RCC_OscConfig+0x324>)
 8001074:	6922      	ldr	r2, [r4, #16]
 8001076:	6801      	ldr	r1, [r0, #0]
 8001078:	00d2      	lsls	r2, r2, #3
 800107a:	43a9      	bics	r1, r5
 800107c:	430a      	orrs	r2, r1
 800107e:	6002      	str	r2, [r0, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001080:	071a      	lsls	r2, r3, #28
 8001082:	d400      	bmi.n	8001086 <HAL_RCC_OscConfig+0x28a>
 8001084:	e724      	b.n	8000ed0 <HAL_RCC_OscConfig+0xd4>
 8001086:	e751      	b.n	8000f2c <HAL_RCC_OscConfig+0x130>
            return HAL_TIMEOUT;
 8001088:	2003      	movs	r0, #3
 800108a:	e7af      	b.n	8000fec <HAL_RCC_OscConfig+0x1f0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800108c:	4d24      	ldr	r5, [pc, #144]	; (8001120 <HAL_RCC_OscConfig+0x324>)
 800108e:	4a25      	ldr	r2, [pc, #148]	; (8001124 <HAL_RCC_OscConfig+0x328>)
 8001090:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001092:	2780      	movs	r7, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001094:	4013      	ands	r3, r2
 8001096:	602b      	str	r3, [r5, #0]
 8001098:	682b      	ldr	r3, [r5, #0]
 800109a:	4a23      	ldr	r2, [pc, #140]	; (8001128 <HAL_RCC_OscConfig+0x32c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800109c:	02bf      	lsls	r7, r7, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800109e:	4013      	ands	r3, r2
 80010a0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80010a2:	f7ff fd0f 	bl	8000ac4 <HAL_GetTick>
 80010a6:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010a8:	e004      	b.n	80010b4 <HAL_RCC_OscConfig+0x2b8>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80010aa:	f7ff fd0b 	bl	8000ac4 <HAL_GetTick>
 80010ae:	1b80      	subs	r0, r0, r6
 80010b0:	2864      	cmp	r0, #100	; 0x64
 80010b2:	d8e9      	bhi.n	8001088 <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010b4:	682b      	ldr	r3, [r5, #0]
 80010b6:	423b      	tst	r3, r7
 80010b8:	d1f7      	bne.n	80010aa <HAL_RCC_OscConfig+0x2ae>
 80010ba:	6823      	ldr	r3, [r4, #0]
 80010bc:	e6da      	b.n	8000e74 <HAL_RCC_OscConfig+0x78>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010be:	2201      	movs	r2, #1
 80010c0:	4e17      	ldr	r6, [pc, #92]	; (8001120 <HAL_RCC_OscConfig+0x324>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80010c2:	4d1c      	ldr	r5, [pc, #112]	; (8001134 <HAL_RCC_OscConfig+0x338>)
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010c4:	6a33      	ldr	r3, [r6, #32]
 80010c6:	4393      	bics	r3, r2
 80010c8:	6233      	str	r3, [r6, #32]
 80010ca:	6a33      	ldr	r3, [r6, #32]
 80010cc:	3203      	adds	r2, #3
 80010ce:	4393      	bics	r3, r2
 80010d0:	6233      	str	r3, [r6, #32]
      tickstart = HAL_GetTick();
 80010d2:	f7ff fcf7 	bl	8000ac4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010d6:	2302      	movs	r3, #2
      tickstart = HAL_GetTick();
 80010d8:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010da:	4698      	mov	r8, r3
 80010dc:	e004      	b.n	80010e8 <HAL_RCC_OscConfig+0x2ec>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80010de:	f7ff fcf1 	bl	8000ac4 <HAL_GetTick>
 80010e2:	1bc0      	subs	r0, r0, r7
 80010e4:	42a8      	cmp	r0, r5
 80010e6:	d8cf      	bhi.n	8001088 <HAL_RCC_OscConfig+0x28c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010e8:	4642      	mov	r2, r8
 80010ea:	6a33      	ldr	r3, [r6, #32]
 80010ec:	421a      	tst	r2, r3
 80010ee:	d1f6      	bne.n	80010de <HAL_RCC_OscConfig+0x2e2>
    if(pwrclkchanged == SET)
 80010f0:	464b      	mov	r3, r9
 80010f2:	2b01      	cmp	r3, #1
 80010f4:	d04e      	beq.n	8001194 <HAL_RCC_OscConfig+0x398>
 80010f6:	6823      	ldr	r3, [r4, #0]
 80010f8:	e731      	b.n	8000f5e <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 80010fa:	2201      	movs	r2, #1
 80010fc:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010fe:	2702      	movs	r7, #2
        __HAL_RCC_HSI_DISABLE();
 8001100:	4393      	bics	r3, r2
 8001102:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001104:	f7ff fcde 	bl	8000ac4 <HAL_GetTick>
 8001108:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800110a:	e004      	b.n	8001116 <HAL_RCC_OscConfig+0x31a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800110c:	f7ff fcda 	bl	8000ac4 <HAL_GetTick>
 8001110:	1b80      	subs	r0, r0, r6
 8001112:	2802      	cmp	r0, #2
 8001114:	d8b8      	bhi.n	8001088 <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001116:	682b      	ldr	r3, [r5, #0]
 8001118:	421f      	tst	r7, r3
 800111a:	d1f7      	bne.n	800110c <HAL_RCC_OscConfig+0x310>
 800111c:	6823      	ldr	r3, [r4, #0]
 800111e:	e6d5      	b.n	8000ecc <HAL_RCC_OscConfig+0xd0>
 8001120:	40021000 	.word	0x40021000
 8001124:	fffeffff 	.word	0xfffeffff
 8001128:	fffbffff 	.word	0xfffbffff
 800112c:	40007000 	.word	0x40007000
 8001130:	feffffff 	.word	0xfeffffff
 8001134:	00001388 	.word	0x00001388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001138:	495e      	ldr	r1, [pc, #376]	; (80012b4 <HAL_RCC_OscConfig+0x4b8>)
 800113a:	6a0a      	ldr	r2, [r1, #32]
 800113c:	4313      	orrs	r3, r2
 800113e:	620b      	str	r3, [r1, #32]
      tickstart = HAL_GetTick();
 8001140:	f7ff fcc0 	bl	8000ac4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001144:	4b5b      	ldr	r3, [pc, #364]	; (80012b4 <HAL_RCC_OscConfig+0x4b8>)
      tickstart = HAL_GetTick();
 8001146:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001148:	4698      	mov	r8, r3
 800114a:	2702      	movs	r7, #2
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800114c:	4d5a      	ldr	r5, [pc, #360]	; (80012b8 <HAL_RCC_OscConfig+0x4bc>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800114e:	e004      	b.n	800115a <HAL_RCC_OscConfig+0x35e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001150:	f7ff fcb8 	bl	8000ac4 <HAL_GetTick>
 8001154:	1b80      	subs	r0, r0, r6
 8001156:	42a8      	cmp	r0, r5
 8001158:	d896      	bhi.n	8001088 <HAL_RCC_OscConfig+0x28c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800115a:	4643      	mov	r3, r8
 800115c:	6a1b      	ldr	r3, [r3, #32]
 800115e:	421f      	tst	r7, r3
 8001160:	d0f6      	beq.n	8001150 <HAL_RCC_OscConfig+0x354>
 8001162:	e7c5      	b.n	80010f0 <HAL_RCC_OscConfig+0x2f4>
      __HAL_RCC_HSI14ADC_DISABLE();
 8001164:	2204      	movs	r2, #4
 8001166:	4d53      	ldr	r5, [pc, #332]	; (80012b4 <HAL_RCC_OscConfig+0x4b8>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001168:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 800116a:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 800116c:	4313      	orrs	r3, r2
 800116e:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 8001170:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8001172:	3a03      	subs	r2, #3
 8001174:	4393      	bics	r3, r2
 8001176:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 8001178:	f7ff fca4 	bl	8000ac4 <HAL_GetTick>
 800117c:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800117e:	e005      	b.n	800118c <HAL_RCC_OscConfig+0x390>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001180:	f7ff fca0 	bl	8000ac4 <HAL_GetTick>
 8001184:	1b80      	subs	r0, r0, r6
 8001186:	2802      	cmp	r0, #2
 8001188:	d900      	bls.n	800118c <HAL_RCC_OscConfig+0x390>
 800118a:	e77d      	b.n	8001088 <HAL_RCC_OscConfig+0x28c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800118c:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 800118e:	421f      	tst	r7, r3
 8001190:	d1f6      	bne.n	8001180 <HAL_RCC_OscConfig+0x384>
 8001192:	e6f9      	b.n	8000f88 <HAL_RCC_OscConfig+0x18c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001194:	4a47      	ldr	r2, [pc, #284]	; (80012b4 <HAL_RCC_OscConfig+0x4b8>)
 8001196:	4949      	ldr	r1, [pc, #292]	; (80012bc <HAL_RCC_OscConfig+0x4c0>)
 8001198:	69d3      	ldr	r3, [r2, #28]
 800119a:	400b      	ands	r3, r1
 800119c:	61d3      	str	r3, [r2, #28]
 800119e:	6823      	ldr	r3, [r4, #0]
 80011a0:	e6dd      	b.n	8000f5e <HAL_RCC_OscConfig+0x162>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011a2:	2104      	movs	r1, #4
 80011a4:	4b43      	ldr	r3, [pc, #268]	; (80012b4 <HAL_RCC_OscConfig+0x4b8>)
 80011a6:	6a1a      	ldr	r2, [r3, #32]
 80011a8:	430a      	orrs	r2, r1
 80011aa:	621a      	str	r2, [r3, #32]
 80011ac:	6a1a      	ldr	r2, [r3, #32]
 80011ae:	3903      	subs	r1, #3
 80011b0:	430a      	orrs	r2, r1
 80011b2:	621a      	str	r2, [r3, #32]
 80011b4:	e7c4      	b.n	8001140 <HAL_RCC_OscConfig+0x344>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80011b6:	2b01      	cmp	r3, #1
 80011b8:	d100      	bne.n	80011bc <HAL_RCC_OscConfig+0x3c0>
 80011ba:	e716      	b.n	8000fea <HAL_RCC_OscConfig+0x1ee>
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80011bc:	23c0      	movs	r3, #192	; 0xc0
        pll_config  = RCC->CFGR;
 80011be:	6872      	ldr	r2, [r6, #4]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80011c0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80011c2:	025b      	lsls	r3, r3, #9
        return HAL_ERROR;
 80011c4:	2001      	movs	r0, #1
        pll_config2 = RCC->CFGR2;
 80011c6:	6af1      	ldr	r1, [r6, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80011c8:	4013      	ands	r3, r2
 80011ca:	42ab      	cmp	r3, r5
 80011cc:	d000      	beq.n	80011d0 <HAL_RCC_OscConfig+0x3d4>
 80011ce:	e70d      	b.n	8000fec <HAL_RCC_OscConfig+0x1f0>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80011d0:	230f      	movs	r3, #15
 80011d2:	400b      	ands	r3, r1
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80011d4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80011d6:	428b      	cmp	r3, r1
 80011d8:	d000      	beq.n	80011dc <HAL_RCC_OscConfig+0x3e0>
 80011da:	e707      	b.n	8000fec <HAL_RCC_OscConfig+0x1f0>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80011dc:	20f0      	movs	r0, #240	; 0xf0
 80011de:	0380      	lsls	r0, r0, #14
 80011e0:	4002      	ands	r2, r0
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80011e2:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80011e4:	1a10      	subs	r0, r2, r0
 80011e6:	1e42      	subs	r2, r0, #1
 80011e8:	4190      	sbcs	r0, r2
  return HAL_OK;
 80011ea:	b2c0      	uxtb	r0, r0
 80011ec:	e6fe      	b.n	8000fec <HAL_RCC_OscConfig+0x1f0>
      __HAL_RCC_HSI14ADC_DISABLE();
 80011ee:	2104      	movs	r1, #4
 80011f0:	4e30      	ldr	r6, [pc, #192]	; (80012b4 <HAL_RCC_OscConfig+0x4b8>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80011f2:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 80011f4:	6b72      	ldr	r2, [r6, #52]	; 0x34
 80011f6:	430a      	orrs	r2, r1
 80011f8:	6372      	str	r2, [r6, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 80011fa:	6b72      	ldr	r2, [r6, #52]	; 0x34
 80011fc:	4313      	orrs	r3, r2
 80011fe:	6373      	str	r3, [r6, #52]	; 0x34
      tickstart = HAL_GetTick();
 8001200:	f7ff fc60 	bl	8000ac4 <HAL_GetTick>
 8001204:	0005      	movs	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001206:	e005      	b.n	8001214 <HAL_RCC_OscConfig+0x418>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001208:	f7ff fc5c 	bl	8000ac4 <HAL_GetTick>
 800120c:	1b40      	subs	r0, r0, r5
 800120e:	2802      	cmp	r0, #2
 8001210:	d900      	bls.n	8001214 <HAL_RCC_OscConfig+0x418>
 8001212:	e739      	b.n	8001088 <HAL_RCC_OscConfig+0x28c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001214:	6b73      	ldr	r3, [r6, #52]	; 0x34
 8001216:	421f      	tst	r7, r3
 8001218:	d0f6      	beq.n	8001208 <HAL_RCC_OscConfig+0x40c>
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800121a:	21f8      	movs	r1, #248	; 0xf8
 800121c:	6b72      	ldr	r2, [r6, #52]	; 0x34
 800121e:	69a3      	ldr	r3, [r4, #24]
 8001220:	438a      	bics	r2, r1
 8001222:	00db      	lsls	r3, r3, #3
 8001224:	4313      	orrs	r3, r2
 8001226:	6373      	str	r3, [r6, #52]	; 0x34
 8001228:	e6ae      	b.n	8000f88 <HAL_RCC_OscConfig+0x18c>
        __HAL_RCC_PLL_DISABLE();
 800122a:	6833      	ldr	r3, [r6, #0]
 800122c:	4a24      	ldr	r2, [pc, #144]	; (80012c0 <HAL_RCC_OscConfig+0x4c4>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800122e:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8001230:	4013      	ands	r3, r2
 8001232:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001234:	f7ff fc46 	bl	8000ac4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001238:	04bf      	lsls	r7, r7, #18
        tickstart = HAL_GetTick();
 800123a:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800123c:	e005      	b.n	800124a <HAL_RCC_OscConfig+0x44e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800123e:	f7ff fc41 	bl	8000ac4 <HAL_GetTick>
 8001242:	1b40      	subs	r0, r0, r5
 8001244:	2802      	cmp	r0, #2
 8001246:	d900      	bls.n	800124a <HAL_RCC_OscConfig+0x44e>
 8001248:	e71e      	b.n	8001088 <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800124a:	6833      	ldr	r3, [r6, #0]
 800124c:	423b      	tst	r3, r7
 800124e:	d1f6      	bne.n	800123e <HAL_RCC_OscConfig+0x442>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001250:	220f      	movs	r2, #15
 8001252:	6af3      	ldr	r3, [r6, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001254:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001256:	4393      	bics	r3, r2
 8001258:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800125a:	04ad      	lsls	r5, r5, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800125c:	4313      	orrs	r3, r2
 800125e:	62f3      	str	r3, [r6, #44]	; 0x2c
 8001260:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001262:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001264:	6872      	ldr	r2, [r6, #4]
 8001266:	430b      	orrs	r3, r1
 8001268:	4916      	ldr	r1, [pc, #88]	; (80012c4 <HAL_RCC_OscConfig+0x4c8>)
 800126a:	400a      	ands	r2, r1
 800126c:	4313      	orrs	r3, r2
 800126e:	6073      	str	r3, [r6, #4]
        __HAL_RCC_PLL_ENABLE();
 8001270:	2380      	movs	r3, #128	; 0x80
 8001272:	6832      	ldr	r2, [r6, #0]
 8001274:	045b      	lsls	r3, r3, #17
 8001276:	4313      	orrs	r3, r2
 8001278:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 800127a:	f7ff fc23 	bl	8000ac4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800127e:	4e0d      	ldr	r6, [pc, #52]	; (80012b4 <HAL_RCC_OscConfig+0x4b8>)
        tickstart = HAL_GetTick();
 8001280:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001282:	e005      	b.n	8001290 <HAL_RCC_OscConfig+0x494>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001284:	f7ff fc1e 	bl	8000ac4 <HAL_GetTick>
 8001288:	1b00      	subs	r0, r0, r4
 800128a:	2802      	cmp	r0, #2
 800128c:	d900      	bls.n	8001290 <HAL_RCC_OscConfig+0x494>
 800128e:	e6fb      	b.n	8001088 <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001290:	6833      	ldr	r3, [r6, #0]
 8001292:	422b      	tst	r3, r5
 8001294:	d0f6      	beq.n	8001284 <HAL_RCC_OscConfig+0x488>
  return HAL_OK;
 8001296:	2000      	movs	r0, #0
 8001298:	e6a8      	b.n	8000fec <HAL_RCC_OscConfig+0x1f0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800129a:	2280      	movs	r2, #128	; 0x80
 800129c:	4b05      	ldr	r3, [pc, #20]	; (80012b4 <HAL_RCC_OscConfig+0x4b8>)
 800129e:	02d2      	lsls	r2, r2, #11
 80012a0:	6819      	ldr	r1, [r3, #0]
 80012a2:	430a      	orrs	r2, r1
 80012a4:	601a      	str	r2, [r3, #0]
 80012a6:	2280      	movs	r2, #128	; 0x80
 80012a8:	6819      	ldr	r1, [r3, #0]
 80012aa:	0252      	lsls	r2, r2, #9
 80012ac:	430a      	orrs	r2, r1
 80012ae:	601a      	str	r2, [r3, #0]
 80012b0:	e5cf      	b.n	8000e52 <HAL_RCC_OscConfig+0x56>
 80012b2:	46c0      	nop			; (mov r8, r8)
 80012b4:	40021000 	.word	0x40021000
 80012b8:	00001388 	.word	0x00001388
 80012bc:	efffffff 	.word	0xefffffff
 80012c0:	feffffff 	.word	0xfeffffff
 80012c4:	ffc27fff 	.word	0xffc27fff

080012c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80012c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012ca:	46ce      	mov	lr, r9
 80012cc:	4647      	mov	r7, r8
 80012ce:	b580      	push	{r7, lr}
 80012d0:	0004      	movs	r4, r0
 80012d2:	000d      	movs	r5, r1
 80012d4:	b089      	sub	sp, #36	; 0x24
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80012d6:	2800      	cmp	r0, #0
 80012d8:	d00d      	beq.n	80012f6 <HAL_RCC_ClockConfig+0x2e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80012da:	2301      	movs	r3, #1
 80012dc:	4953      	ldr	r1, [pc, #332]	; (800142c <HAL_RCC_ClockConfig+0x164>)
 80012de:	680a      	ldr	r2, [r1, #0]
 80012e0:	401a      	ands	r2, r3
 80012e2:	42aa      	cmp	r2, r5
 80012e4:	d20d      	bcs.n	8001302 <HAL_RCC_ClockConfig+0x3a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012e6:	680a      	ldr	r2, [r1, #0]
 80012e8:	439a      	bics	r2, r3
 80012ea:	432a      	orrs	r2, r5
 80012ec:	600a      	str	r2, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80012ee:	680a      	ldr	r2, [r1, #0]
 80012f0:	4013      	ands	r3, r2
 80012f2:	42ab      	cmp	r3, r5
 80012f4:	d005      	beq.n	8001302 <HAL_RCC_ClockConfig+0x3a>
    return HAL_ERROR;
 80012f6:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
  
  return HAL_OK;
}
 80012f8:	b009      	add	sp, #36	; 0x24
 80012fa:	bcc0      	pop	{r6, r7}
 80012fc:	46b9      	mov	r9, r7
 80012fe:	46b0      	mov	r8, r6
 8001300:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001302:	6823      	ldr	r3, [r4, #0]
 8001304:	079a      	lsls	r2, r3, #30
 8001306:	d50e      	bpl.n	8001326 <HAL_RCC_ClockConfig+0x5e>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001308:	075a      	lsls	r2, r3, #29
 800130a:	d505      	bpl.n	8001318 <HAL_RCC_ClockConfig+0x50>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800130c:	22e0      	movs	r2, #224	; 0xe0
 800130e:	4948      	ldr	r1, [pc, #288]	; (8001430 <HAL_RCC_ClockConfig+0x168>)
 8001310:	00d2      	lsls	r2, r2, #3
 8001312:	6848      	ldr	r0, [r1, #4]
 8001314:	4302      	orrs	r2, r0
 8001316:	604a      	str	r2, [r1, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001318:	20f0      	movs	r0, #240	; 0xf0
 800131a:	4945      	ldr	r1, [pc, #276]	; (8001430 <HAL_RCC_ClockConfig+0x168>)
 800131c:	684a      	ldr	r2, [r1, #4]
 800131e:	4382      	bics	r2, r0
 8001320:	68a0      	ldr	r0, [r4, #8]
 8001322:	4302      	orrs	r2, r0
 8001324:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001326:	07db      	lsls	r3, r3, #31
 8001328:	d522      	bpl.n	8001370 <HAL_RCC_ClockConfig+0xa8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800132a:	4b41      	ldr	r3, [pc, #260]	; (8001430 <HAL_RCC_ClockConfig+0x168>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800132c:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800132e:	681b      	ldr	r3, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001330:	2a01      	cmp	r2, #1
 8001332:	d071      	beq.n	8001418 <HAL_RCC_ClockConfig+0x150>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001334:	2a02      	cmp	r2, #2
 8001336:	d06a      	beq.n	800140e <HAL_RCC_ClockConfig+0x146>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001338:	079b      	lsls	r3, r3, #30
 800133a:	d5dc      	bpl.n	80012f6 <HAL_RCC_ClockConfig+0x2e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800133c:	2103      	movs	r1, #3
 800133e:	4e3c      	ldr	r6, [pc, #240]	; (8001430 <HAL_RCC_ClockConfig+0x168>)
 8001340:	6873      	ldr	r3, [r6, #4]
 8001342:	438b      	bics	r3, r1
 8001344:	4313      	orrs	r3, r2
 8001346:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8001348:	f7ff fbbc 	bl	8000ac4 <HAL_GetTick>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800134c:	230c      	movs	r3, #12
 800134e:	4698      	mov	r8, r3
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001350:	4b38      	ldr	r3, [pc, #224]	; (8001434 <HAL_RCC_ClockConfig+0x16c>)
    tickstart = HAL_GetTick();
 8001352:	0007      	movs	r7, r0
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001354:	4699      	mov	r9, r3
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001356:	e004      	b.n	8001362 <HAL_RCC_ClockConfig+0x9a>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001358:	f7ff fbb4 	bl	8000ac4 <HAL_GetTick>
 800135c:	1bc0      	subs	r0, r0, r7
 800135e:	4548      	cmp	r0, r9
 8001360:	d85d      	bhi.n	800141e <HAL_RCC_ClockConfig+0x156>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001362:	4643      	mov	r3, r8
 8001364:	6872      	ldr	r2, [r6, #4]
 8001366:	401a      	ands	r2, r3
 8001368:	6863      	ldr	r3, [r4, #4]
 800136a:	009b      	lsls	r3, r3, #2
 800136c:	429a      	cmp	r2, r3
 800136e:	d1f3      	bne.n	8001358 <HAL_RCC_ClockConfig+0x90>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001370:	2101      	movs	r1, #1
 8001372:	4a2e      	ldr	r2, [pc, #184]	; (800142c <HAL_RCC_ClockConfig+0x164>)
 8001374:	6813      	ldr	r3, [r2, #0]
 8001376:	400b      	ands	r3, r1
 8001378:	42ab      	cmp	r3, r5
 800137a:	d905      	bls.n	8001388 <HAL_RCC_ClockConfig+0xc0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800137c:	6813      	ldr	r3, [r2, #0]
 800137e:	438b      	bics	r3, r1
 8001380:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001382:	6813      	ldr	r3, [r2, #0]
 8001384:	4219      	tst	r1, r3
 8001386:	d1b6      	bne.n	80012f6 <HAL_RCC_ClockConfig+0x2e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001388:	6823      	ldr	r3, [r4, #0]
 800138a:	075b      	lsls	r3, r3, #29
 800138c:	d424      	bmi.n	80013d8 <HAL_RCC_ClockConfig+0x110>
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800138e:	4669      	mov	r1, sp
 8001390:	000a      	movs	r2, r1
 8001392:	4b29      	ldr	r3, [pc, #164]	; (8001438 <HAL_RCC_ClockConfig+0x170>)
 8001394:	cb31      	ldmia	r3!, {r0, r4, r5}
 8001396:	c231      	stmia	r2!, {r0, r4, r5}
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	6013      	str	r3, [r2, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 800139c:	aa04      	add	r2, sp, #16
 800139e:	0010      	movs	r0, r2
 80013a0:	4b26      	ldr	r3, [pc, #152]	; (800143c <HAL_RCC_ClockConfig+0x174>)
 80013a2:	cb70      	ldmia	r3!, {r4, r5, r6}
 80013a4:	c070      	stmia	r0!, {r4, r5, r6}
 80013a6:	681b      	ldr	r3, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 80013a8:	4d21      	ldr	r5, [pc, #132]	; (8001430 <HAL_RCC_ClockConfig+0x168>)
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80013aa:	6003      	str	r3, [r0, #0]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80013ac:	230c      	movs	r3, #12
  tmpreg = RCC->CFGR;
 80013ae:	6868      	ldr	r0, [r5, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80013b0:	4003      	ands	r3, r0
 80013b2:	2b04      	cmp	r3, #4
 80013b4:	d02e      	beq.n	8001414 <HAL_RCC_ClockConfig+0x14c>
 80013b6:	2b08      	cmp	r3, #8
 80013b8:	d016      	beq.n	80013e8 <HAL_RCC_ClockConfig+0x120>
 80013ba:	4821      	ldr	r0, [pc, #132]	; (8001440 <HAL_RCC_ClockConfig+0x178>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80013bc:	4b1c      	ldr	r3, [pc, #112]	; (8001430 <HAL_RCC_ClockConfig+0x168>)
 80013be:	4a21      	ldr	r2, [pc, #132]	; (8001444 <HAL_RCC_ClockConfig+0x17c>)
 80013c0:	685b      	ldr	r3, [r3, #4]
 80013c2:	061b      	lsls	r3, r3, #24
 80013c4:	0f1b      	lsrs	r3, r3, #28
 80013c6:	5cd3      	ldrb	r3, [r2, r3]
 80013c8:	40d8      	lsrs	r0, r3
 80013ca:	4b1f      	ldr	r3, [pc, #124]	; (8001448 <HAL_RCC_ClockConfig+0x180>)
 80013cc:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80013ce:	2003      	movs	r0, #3
 80013d0:	f7ff fb36 	bl	8000a40 <HAL_InitTick>
  return HAL_OK;
 80013d4:	2000      	movs	r0, #0
 80013d6:	e78f      	b.n	80012f8 <HAL_RCC_ClockConfig+0x30>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80013d8:	4a15      	ldr	r2, [pc, #84]	; (8001430 <HAL_RCC_ClockConfig+0x168>)
 80013da:	491c      	ldr	r1, [pc, #112]	; (800144c <HAL_RCC_ClockConfig+0x184>)
 80013dc:	6853      	ldr	r3, [r2, #4]
 80013de:	400b      	ands	r3, r1
 80013e0:	68e1      	ldr	r1, [r4, #12]
 80013e2:	430b      	orrs	r3, r1
 80013e4:	6053      	str	r3, [r2, #4]
 80013e6:	e7d2      	b.n	800138e <HAL_RCC_ClockConfig+0xc6>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80013e8:	0c84      	lsrs	r4, r0, #18
 80013ea:	3307      	adds	r3, #7
 80013ec:	401c      	ands	r4, r3
 80013ee:	5d0c      	ldrb	r4, [r1, r4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80013f0:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 80013f2:	400b      	ands	r3, r1
 80013f4:	5cd1      	ldrb	r1, [r2, r3]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80013f6:	23c0      	movs	r3, #192	; 0xc0
 80013f8:	025b      	lsls	r3, r3, #9
 80013fa:	4018      	ands	r0, r3
 80013fc:	2380      	movs	r3, #128	; 0x80
 80013fe:	025b      	lsls	r3, r3, #9
 8001400:	4298      	cmp	r0, r3
 8001402:	d00e      	beq.n	8001422 <HAL_RCC_ClockConfig+0x15a>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001404:	480e      	ldr	r0, [pc, #56]	; (8001440 <HAL_RCC_ClockConfig+0x178>)
 8001406:	f7fe fe89 	bl	800011c <__udivsi3>
 800140a:	4360      	muls	r0, r4
 800140c:	e7d6      	b.n	80013bc <HAL_RCC_ClockConfig+0xf4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800140e:	019b      	lsls	r3, r3, #6
 8001410:	d494      	bmi.n	800133c <HAL_RCC_ClockConfig+0x74>
 8001412:	e770      	b.n	80012f6 <HAL_RCC_ClockConfig+0x2e>
      sysclockfreq = HSE_VALUE;
 8001414:	480e      	ldr	r0, [pc, #56]	; (8001450 <HAL_RCC_ClockConfig+0x188>)
 8001416:	e7d1      	b.n	80013bc <HAL_RCC_ClockConfig+0xf4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001418:	039b      	lsls	r3, r3, #14
 800141a:	d48f      	bmi.n	800133c <HAL_RCC_ClockConfig+0x74>
 800141c:	e76b      	b.n	80012f6 <HAL_RCC_ClockConfig+0x2e>
        return HAL_TIMEOUT;
 800141e:	2003      	movs	r0, #3
 8001420:	e76a      	b.n	80012f8 <HAL_RCC_ClockConfig+0x30>
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001422:	480b      	ldr	r0, [pc, #44]	; (8001450 <HAL_RCC_ClockConfig+0x188>)
 8001424:	f7fe fe7a 	bl	800011c <__udivsi3>
 8001428:	4360      	muls	r0, r4
 800142a:	e7c7      	b.n	80013bc <HAL_RCC_ClockConfig+0xf4>
 800142c:	40022000 	.word	0x40022000
 8001430:	40021000 	.word	0x40021000
 8001434:	00001388 	.word	0x00001388
 8001438:	080033ec 	.word	0x080033ec
 800143c:	08003400 	.word	0x08003400
 8001440:	007a1200 	.word	0x007a1200
 8001444:	080033d4 	.word	0x080033d4
 8001448:	20000000 	.word	0x20000000
 800144c:	fffff8ff 	.word	0xfffff8ff
 8001450:	00b71b00 	.word	0x00b71b00

08001454 <HAL_RCC_GetSysClockFreq>:
{
 8001454:	b570      	push	{r4, r5, r6, lr}
 8001456:	b088      	sub	sp, #32
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001458:	4669      	mov	r1, sp
 800145a:	000a      	movs	r2, r1
 800145c:	4b18      	ldr	r3, [pc, #96]	; (80014c0 <HAL_RCC_GetSysClockFreq+0x6c>)
 800145e:	cb31      	ldmia	r3!, {r0, r4, r5}
 8001460:	c231      	stmia	r2!, {r0, r4, r5}
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	6013      	str	r3, [r2, #0]
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001466:	aa04      	add	r2, sp, #16
 8001468:	0010      	movs	r0, r2
 800146a:	4b16      	ldr	r3, [pc, #88]	; (80014c4 <HAL_RCC_GetSysClockFreq+0x70>)
 800146c:	cb70      	ldmia	r3!, {r4, r5, r6}
 800146e:	c070      	stmia	r0!, {r4, r5, r6}
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	6003      	str	r3, [r0, #0]
  switch (tmpreg & RCC_CFGR_SWS)
 8001474:	230c      	movs	r3, #12
  tmpreg = RCC->CFGR;
 8001476:	4814      	ldr	r0, [pc, #80]	; (80014c8 <HAL_RCC_GetSysClockFreq+0x74>)
 8001478:	6844      	ldr	r4, [r0, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 800147a:	4023      	ands	r3, r4
 800147c:	2b04      	cmp	r3, #4
 800147e:	d017      	beq.n	80014b0 <HAL_RCC_GetSysClockFreq+0x5c>
 8001480:	2b08      	cmp	r3, #8
 8001482:	d112      	bne.n	80014aa <HAL_RCC_GetSysClockFreq+0x56>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001484:	0ca5      	lsrs	r5, r4, #18
 8001486:	3307      	adds	r3, #7
 8001488:	401d      	ands	r5, r3
 800148a:	5d4d      	ldrb	r5, [r1, r5]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800148c:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800148e:	400b      	ands	r3, r1
 8001490:	5cd1      	ldrb	r1, [r2, r3]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001492:	23c0      	movs	r3, #192	; 0xc0
 8001494:	025b      	lsls	r3, r3, #9
 8001496:	401c      	ands	r4, r3
 8001498:	2380      	movs	r3, #128	; 0x80
 800149a:	025b      	lsls	r3, r3, #9
 800149c:	429c      	cmp	r4, r3
 800149e:	d009      	beq.n	80014b4 <HAL_RCC_GetSysClockFreq+0x60>
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80014a0:	480a      	ldr	r0, [pc, #40]	; (80014cc <HAL_RCC_GetSysClockFreq+0x78>)
 80014a2:	f7fe fe3b 	bl	800011c <__udivsi3>
 80014a6:	4368      	muls	r0, r5
 80014a8:	e000      	b.n	80014ac <HAL_RCC_GetSysClockFreq+0x58>
  switch (tmpreg & RCC_CFGR_SWS)
 80014aa:	4808      	ldr	r0, [pc, #32]	; (80014cc <HAL_RCC_GetSysClockFreq+0x78>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80014ac:	b008      	add	sp, #32
 80014ae:	bd70      	pop	{r4, r5, r6, pc}
      sysclockfreq = HSE_VALUE;
 80014b0:	4807      	ldr	r0, [pc, #28]	; (80014d0 <HAL_RCC_GetSysClockFreq+0x7c>)
 80014b2:	e7fb      	b.n	80014ac <HAL_RCC_GetSysClockFreq+0x58>
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80014b4:	4806      	ldr	r0, [pc, #24]	; (80014d0 <HAL_RCC_GetSysClockFreq+0x7c>)
 80014b6:	f7fe fe31 	bl	800011c <__udivsi3>
 80014ba:	4368      	muls	r0, r5
 80014bc:	e7f6      	b.n	80014ac <HAL_RCC_GetSysClockFreq+0x58>
 80014be:	46c0      	nop			; (mov r8, r8)
 80014c0:	080033ec 	.word	0x080033ec
 80014c4:	08003400 	.word	0x08003400
 80014c8:	40021000 	.word	0x40021000
 80014cc:	007a1200 	.word	0x007a1200
 80014d0:	00b71b00 	.word	0x00b71b00

080014d4 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80014d4:	4b04      	ldr	r3, [pc, #16]	; (80014e8 <HAL_RCC_GetPCLK1Freq+0x14>)
 80014d6:	4a05      	ldr	r2, [pc, #20]	; (80014ec <HAL_RCC_GetPCLK1Freq+0x18>)
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	055b      	lsls	r3, r3, #21
 80014dc:	0f5b      	lsrs	r3, r3, #29
 80014de:	5cd3      	ldrb	r3, [r2, r3]
 80014e0:	4a03      	ldr	r2, [pc, #12]	; (80014f0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80014e2:	6810      	ldr	r0, [r2, #0]
 80014e4:	40d8      	lsrs	r0, r3
}    
 80014e6:	4770      	bx	lr
 80014e8:	40021000 	.word	0x40021000
 80014ec:	080033e4 	.word	0x080033e4
 80014f0:	20000000 	.word	0x20000000

080014f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80014f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014f6:	46ce      	mov	lr, r9
 80014f8:	4647      	mov	r7, r8
 80014fa:	b580      	push	{r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80014fc:	6803      	ldr	r3, [r0, #0]
{
 80014fe:	0004      	movs	r4, r0
 8001500:	b083      	sub	sp, #12
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001502:	03da      	lsls	r2, r3, #15
 8001504:	d532      	bpl.n	800156c <HAL_RCCEx_PeriphCLKConfig+0x78>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001506:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8001508:	2000      	movs	r0, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800150a:	4b44      	ldr	r3, [pc, #272]	; (800161c <HAL_RCCEx_PeriphCLKConfig+0x128>)
 800150c:	0552      	lsls	r2, r2, #21
 800150e:	69d9      	ldr	r1, [r3, #28]
    FlagStatus       pwrclkchanged = RESET;
 8001510:	4680      	mov	r8, r0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001512:	4211      	tst	r1, r2
 8001514:	d04b      	beq.n	80015ae <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001516:	2680      	movs	r6, #128	; 0x80
 8001518:	4d41      	ldr	r5, [pc, #260]	; (8001620 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 800151a:	0076      	lsls	r6, r6, #1
 800151c:	682b      	ldr	r3, [r5, #0]
 800151e:	4233      	tst	r3, r6
 8001520:	d054      	beq.n	80015cc <HAL_RCCEx_PeriphCLKConfig+0xd8>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001522:	4d3e      	ldr	r5, [pc, #248]	; (800161c <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8001524:	22c0      	movs	r2, #192	; 0xc0
 8001526:	6a2b      	ldr	r3, [r5, #32]
 8001528:	0092      	lsls	r2, r2, #2
 800152a:	0018      	movs	r0, r3
 800152c:	4010      	ands	r0, r2
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800152e:	4213      	tst	r3, r2
 8001530:	d06b      	beq.n	800160a <HAL_RCCEx_PeriphCLKConfig+0x116>
 8001532:	6861      	ldr	r1, [r4, #4]
 8001534:	400a      	ands	r2, r1
 8001536:	4282      	cmp	r2, r0
 8001538:	d00e      	beq.n	8001558 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800153a:	2280      	movs	r2, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800153c:	6a28      	ldr	r0, [r5, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 800153e:	6a2e      	ldr	r6, [r5, #32]
 8001540:	0252      	lsls	r2, r2, #9
 8001542:	4332      	orrs	r2, r6
 8001544:	622a      	str	r2, [r5, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001546:	6a2a      	ldr	r2, [r5, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001548:	4b36      	ldr	r3, [pc, #216]	; (8001624 <HAL_RCCEx_PeriphCLKConfig+0x130>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 800154a:	4e37      	ldr	r6, [pc, #220]	; (8001628 <HAL_RCCEx_PeriphCLKConfig+0x134>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800154c:	4003      	ands	r3, r0
      __HAL_RCC_BACKUPRESET_RELEASE();
 800154e:	4032      	ands	r2, r6
 8001550:	622a      	str	r2, [r5, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001552:	622b      	str	r3, [r5, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001554:	07c3      	lsls	r3, r0, #31
 8001556:	d449      	bmi.n	80015ec <HAL_RCCEx_PeriphCLKConfig+0xf8>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001558:	4a30      	ldr	r2, [pc, #192]	; (800161c <HAL_RCCEx_PeriphCLKConfig+0x128>)
 800155a:	4832      	ldr	r0, [pc, #200]	; (8001624 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800155c:	6a13      	ldr	r3, [r2, #32]
 800155e:	4003      	ands	r3, r0
 8001560:	430b      	orrs	r3, r1
 8001562:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001564:	4643      	mov	r3, r8
 8001566:	2b01      	cmp	r3, #1
 8001568:	d051      	beq.n	800160e <HAL_RCCEx_PeriphCLKConfig+0x11a>
 800156a:	6823      	ldr	r3, [r4, #0]
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800156c:	07da      	lsls	r2, r3, #31
 800156e:	d506      	bpl.n	800157e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001570:	2003      	movs	r0, #3
 8001572:	492a      	ldr	r1, [pc, #168]	; (800161c <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8001574:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8001576:	4382      	bics	r2, r0
 8001578:	68a0      	ldr	r0, [r4, #8]
 800157a:	4302      	orrs	r2, r0
 800157c:	630a      	str	r2, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800157e:	069a      	lsls	r2, r3, #26
 8001580:	d506      	bpl.n	8001590 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001582:	2010      	movs	r0, #16
 8001584:	4925      	ldr	r1, [pc, #148]	; (800161c <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8001586:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8001588:	4382      	bics	r2, r0
 800158a:	68e0      	ldr	r0, [r4, #12]
 800158c:	4302      	orrs	r2, r0
 800158e:	630a      	str	r2, [r1, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001590:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001592:	039b      	lsls	r3, r3, #14
 8001594:	d506      	bpl.n	80015a4 <HAL_RCCEx_PeriphCLKConfig+0xb0>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001596:	2180      	movs	r1, #128	; 0x80
 8001598:	4a20      	ldr	r2, [pc, #128]	; (800161c <HAL_RCCEx_PeriphCLKConfig+0x128>)
 800159a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800159c:	438b      	bics	r3, r1
 800159e:	6921      	ldr	r1, [r4, #16]
 80015a0:	430b      	orrs	r3, r1
 80015a2:	6313      	str	r3, [r2, #48]	; 0x30
}
 80015a4:	b003      	add	sp, #12
 80015a6:	bcc0      	pop	{r6, r7}
 80015a8:	46b9      	mov	r9, r7
 80015aa:	46b0      	mov	r8, r6
 80015ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 80015ae:	69d9      	ldr	r1, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015b0:	2680      	movs	r6, #128	; 0x80
    __HAL_RCC_PWR_CLK_ENABLE();
 80015b2:	4311      	orrs	r1, r2
 80015b4:	61d9      	str	r1, [r3, #28]
 80015b6:	69db      	ldr	r3, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015b8:	4d19      	ldr	r5, [pc, #100]	; (8001620 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
    __HAL_RCC_PWR_CLK_ENABLE();
 80015ba:	401a      	ands	r2, r3
 80015bc:	9201      	str	r2, [sp, #4]
 80015be:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80015c0:	2301      	movs	r3, #1
 80015c2:	4698      	mov	r8, r3
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015c4:	682b      	ldr	r3, [r5, #0]
 80015c6:	0076      	lsls	r6, r6, #1
 80015c8:	4233      	tst	r3, r6
 80015ca:	d1aa      	bne.n	8001522 <HAL_RCCEx_PeriphCLKConfig+0x2e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015cc:	682b      	ldr	r3, [r5, #0]
 80015ce:	4333      	orrs	r3, r6
 80015d0:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80015d2:	f7ff fa77 	bl	8000ac4 <HAL_GetTick>
 80015d6:	0007      	movs	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015d8:	682b      	ldr	r3, [r5, #0]
 80015da:	4233      	tst	r3, r6
 80015dc:	d1a1      	bne.n	8001522 <HAL_RCCEx_PeriphCLKConfig+0x2e>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015de:	f7ff fa71 	bl	8000ac4 <HAL_GetTick>
 80015e2:	1bc0      	subs	r0, r0, r7
 80015e4:	2864      	cmp	r0, #100	; 0x64
 80015e6:	d9f7      	bls.n	80015d8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
          return HAL_TIMEOUT;
 80015e8:	2003      	movs	r0, #3
 80015ea:	e7db      	b.n	80015a4 <HAL_RCCEx_PeriphCLKConfig+0xb0>
        tickstart = HAL_GetTick();
 80015ec:	f7ff fa6a 	bl	8000ac4 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015f0:	4b0e      	ldr	r3, [pc, #56]	; (800162c <HAL_RCCEx_PeriphCLKConfig+0x138>)
        tickstart = HAL_GetTick();
 80015f2:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015f4:	2702      	movs	r7, #2
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015f6:	4699      	mov	r9, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015f8:	e004      	b.n	8001604 <HAL_RCCEx_PeriphCLKConfig+0x110>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015fa:	f7ff fa63 	bl	8000ac4 <HAL_GetTick>
 80015fe:	1b80      	subs	r0, r0, r6
 8001600:	4548      	cmp	r0, r9
 8001602:	d8f1      	bhi.n	80015e8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001604:	6a2b      	ldr	r3, [r5, #32]
 8001606:	421f      	tst	r7, r3
 8001608:	d0f7      	beq.n	80015fa <HAL_RCCEx_PeriphCLKConfig+0x106>
 800160a:	6861      	ldr	r1, [r4, #4]
 800160c:	e7a4      	b.n	8001558 <HAL_RCCEx_PeriphCLKConfig+0x64>
      __HAL_RCC_PWR_CLK_DISABLE();
 800160e:	69d3      	ldr	r3, [r2, #28]
 8001610:	4907      	ldr	r1, [pc, #28]	; (8001630 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8001612:	400b      	ands	r3, r1
 8001614:	61d3      	str	r3, [r2, #28]
 8001616:	6823      	ldr	r3, [r4, #0]
 8001618:	e7a8      	b.n	800156c <HAL_RCCEx_PeriphCLKConfig+0x78>
 800161a:	46c0      	nop			; (mov r8, r8)
 800161c:	40021000 	.word	0x40021000
 8001620:	40007000 	.word	0x40007000
 8001624:	fffffcff 	.word	0xfffffcff
 8001628:	fffeffff 	.word	0xfffeffff
 800162c:	00001388 	.word	0x00001388
 8001630:	efffffff 	.word	0xefffffff

08001634 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001634:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001636:	46d6      	mov	lr, sl
 8001638:	464f      	mov	r7, r9
 800163a:	4646      	mov	r6, r8
 800163c:	0004      	movs	r4, r0
 800163e:	b5c0      	push	{r6, r7, lr}
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001640:	2800      	cmp	r0, #0
 8001642:	d100      	bne.n	8001646 <HAL_SPI_Init+0x12>
 8001644:	e08e      	b.n	8001764 <HAL_SPI_Init+0x130>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001646:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8001648:	2d00      	cmp	r5, #0
 800164a:	d065      	beq.n	8001718 <HAL_SPI_Init+0xe4>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800164c:	2300      	movs	r3, #0
 800164e:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001650:	6143      	str	r3, [r0, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001652:	2300      	movs	r3, #0
 8001654:	62a3      	str	r3, [r4, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001656:	335d      	adds	r3, #93	; 0x5d
 8001658:	5ce3      	ldrb	r3, [r4, r3]
 800165a:	b2da      	uxtb	r2, r3
 800165c:	2b00      	cmp	r3, #0
 800165e:	d068      	beq.n	8001732 <HAL_SPI_Init+0xfe>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001660:	235d      	movs	r3, #93	; 0x5d
 8001662:	2202      	movs	r2, #2

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001664:	2140      	movs	r1, #64	; 0x40
  hspi->State = HAL_SPI_STATE_BUSY;
 8001666:	54e2      	strb	r2, [r4, r3]
  __HAL_SPI_DISABLE(hspi);
 8001668:	6822      	ldr	r2, [r4, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800166a:	68e0      	ldr	r0, [r4, #12]
  __HAL_SPI_DISABLE(hspi);
 800166c:	6813      	ldr	r3, [r2, #0]
 800166e:	438b      	bics	r3, r1
 8001670:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001672:	23e0      	movs	r3, #224	; 0xe0
 8001674:	00db      	lsls	r3, r3, #3
 8001676:	4298      	cmp	r0, r3
 8001678:	d962      	bls.n	8001740 <HAL_SPI_Init+0x10c>
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800167a:	23f0      	movs	r3, #240	; 0xf0
 800167c:	011b      	lsls	r3, r3, #4
 800167e:	4298      	cmp	r0, r3
 8001680:	d000      	beq.n	8001684 <HAL_SPI_Init+0x50>
 8001682:	e071      	b.n	8001768 <HAL_SPI_Init+0x134>
 8001684:	2380      	movs	r3, #128	; 0x80
 8001686:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8001688:	019b      	lsls	r3, r3, #6
 800168a:	4019      	ands	r1, r3
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800168c:	2300      	movs	r3, #0
 800168e:	468c      	mov	ip, r1
 8001690:	469a      	mov	sl, r3
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001692:	2382      	movs	r3, #130	; 0x82
 8001694:	6866      	ldr	r6, [r4, #4]
 8001696:	005b      	lsls	r3, r3, #1
 8001698:	4033      	ands	r3, r6
 800169a:	2684      	movs	r6, #132	; 0x84
 800169c:	68a7      	ldr	r7, [r4, #8]
 800169e:	0236      	lsls	r6, r6, #8
 80016a0:	403e      	ands	r6, r7
 80016a2:	4333      	orrs	r3, r6
 80016a4:	2602      	movs	r6, #2
 80016a6:	6927      	ldr	r7, [r4, #16]
 80016a8:	69a1      	ldr	r1, [r4, #24]
 80016aa:	403e      	ands	r6, r7
 80016ac:	4333      	orrs	r3, r6
 80016ae:	2601      	movs	r6, #1
 80016b0:	6967      	ldr	r7, [r4, #20]
 80016b2:	46b1      	mov	r9, r6
 80016b4:	4037      	ands	r7, r6
 80016b6:	433b      	orrs	r3, r7
 80016b8:	2780      	movs	r7, #128	; 0x80
 80016ba:	00bf      	lsls	r7, r7, #2
 80016bc:	400f      	ands	r7, r1
 80016be:	433b      	orrs	r3, r7
 80016c0:	2738      	movs	r7, #56	; 0x38
 80016c2:	69e6      	ldr	r6, [r4, #28]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80016c4:	0c09      	lsrs	r1, r1, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80016c6:	4037      	ands	r7, r6
 80016c8:	2680      	movs	r6, #128	; 0x80
 80016ca:	433b      	orrs	r3, r7
 80016cc:	0037      	movs	r7, r6
 80016ce:	6a26      	ldr	r6, [r4, #32]
 80016d0:	4037      	ands	r7, r6
 80016d2:	4666      	mov	r6, ip
 80016d4:	433b      	orrs	r3, r7
 80016d6:	4333      	orrs	r3, r6
 80016d8:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80016da:	2308      	movs	r3, #8
 80016dc:	6b66      	ldr	r6, [r4, #52]	; 0x34
 80016de:	4657      	mov	r7, sl
 80016e0:	4033      	ands	r3, r6
 80016e2:	26f0      	movs	r6, #240	; 0xf0
 80016e4:	0136      	lsls	r6, r6, #4
 80016e6:	4030      	ands	r0, r6
 80016e8:	4318      	orrs	r0, r3
 80016ea:	2304      	movs	r3, #4
 80016ec:	4019      	ands	r1, r3
 80016ee:	4301      	orrs	r1, r0
 80016f0:	2010      	movs	r0, #16
 80016f2:	4005      	ands	r5, r0
 80016f4:	430d      	orrs	r5, r1
 80016f6:	432f      	orrs	r7, r5
 80016f8:	6057      	str	r7, [r2, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80016fa:	69d3      	ldr	r3, [r2, #28]
 80016fc:	491c      	ldr	r1, [pc, #112]	; (8001770 <HAL_SPI_Init+0x13c>)
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
  hspi->State     = HAL_SPI_STATE_READY;

  return HAL_OK;
 80016fe:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001700:	400b      	ands	r3, r1
 8001702:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001704:	2300      	movs	r3, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8001706:	464a      	mov	r2, r9
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001708:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800170a:	335d      	adds	r3, #93	; 0x5d
 800170c:	54e2      	strb	r2, [r4, r3]
}
 800170e:	bce0      	pop	{r5, r6, r7}
 8001710:	46ba      	mov	sl, r7
 8001712:	46b1      	mov	r9, r6
 8001714:	46a8      	mov	r8, r5
 8001716:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001718:	2382      	movs	r3, #130	; 0x82
 800171a:	6842      	ldr	r2, [r0, #4]
 800171c:	005b      	lsls	r3, r3, #1
 800171e:	429a      	cmp	r2, r3
 8001720:	d097      	beq.n	8001652 <HAL_SPI_Init+0x1e>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001722:	2300      	movs	r3, #0
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001724:	61c5      	str	r5, [r0, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001726:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8001728:	335d      	adds	r3, #93	; 0x5d
 800172a:	5ce3      	ldrb	r3, [r4, r3]
 800172c:	b2da      	uxtb	r2, r3
 800172e:	2b00      	cmp	r3, #0
 8001730:	d196      	bne.n	8001660 <HAL_SPI_Init+0x2c>
    hspi->Lock = HAL_UNLOCKED;
 8001732:	335c      	adds	r3, #92	; 0x5c
    HAL_SPI_MspInit(hspi);
 8001734:	0020      	movs	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 8001736:	54e2      	strb	r2, [r4, r3]
    HAL_SPI_MspInit(hspi);
 8001738:	f7fe ff66 	bl	8000608 <HAL_SPI_MspInit>
 800173c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800173e:	e78f      	b.n	8001660 <HAL_SPI_Init+0x2c>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001740:	4298      	cmp	r0, r3
 8001742:	d006      	beq.n	8001752 <HAL_SPI_Init+0x11e>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001744:	2380      	movs	r3, #128	; 0x80
 8001746:	015b      	lsls	r3, r3, #5
 8001748:	469a      	mov	sl, r3
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800174a:	2300      	movs	r3, #0
 800174c:	469c      	mov	ip, r3
 800174e:	62a3      	str	r3, [r4, #40]	; 0x28
 8001750:	e79f      	b.n	8001692 <HAL_SPI_Init+0x5e>
 8001752:	2380      	movs	r3, #128	; 0x80
 8001754:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8001756:	019b      	lsls	r3, r3, #6
 8001758:	4019      	ands	r1, r3
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800175a:	2380      	movs	r3, #128	; 0x80
 800175c:	015b      	lsls	r3, r3, #5
 800175e:	468c      	mov	ip, r1
 8001760:	469a      	mov	sl, r3
 8001762:	e796      	b.n	8001692 <HAL_SPI_Init+0x5e>
    return HAL_ERROR;
 8001764:	2001      	movs	r0, #1
 8001766:	e7d2      	b.n	800170e <HAL_SPI_Init+0xda>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001768:	2300      	movs	r3, #0
 800176a:	469a      	mov	sl, r3
 800176c:	e7ed      	b.n	800174a <HAL_SPI_Init+0x116>
 800176e:	46c0      	nop			; (mov r8, r8)
 8001770:	fffff7ff 	.word	0xfffff7ff

08001774 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001774:	b510      	push	{r4, lr}
 8001776:	1e04      	subs	r4, r0, #0
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001778:	d05b      	beq.n	8001832 <HAL_TIM_Base_Init+0xbe>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800177a:	233d      	movs	r3, #61	; 0x3d
 800177c:	5cc3      	ldrb	r3, [r0, r3]
 800177e:	b2da      	uxtb	r2, r3
 8001780:	2b00      	cmp	r3, #0
 8001782:	d048      	beq.n	8001816 <HAL_TIM_Base_Init+0xa2>
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001784:	233d      	movs	r3, #61	; 0x3d
 8001786:	2202      	movs	r2, #2
 8001788:	54e2      	strb	r2, [r4, r3]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800178a:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800178c:	492a      	ldr	r1, [pc, #168]	; (8001838 <HAL_TIM_Base_Init+0xc4>)
  tmpcr1 = TIMx->CR1;
 800178e:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001790:	428a      	cmp	r2, r1
 8001792:	d015      	beq.n	80017c0 <HAL_TIM_Base_Init+0x4c>
 8001794:	4929      	ldr	r1, [pc, #164]	; (800183c <HAL_TIM_Base_Init+0xc8>)
 8001796:	428a      	cmp	r2, r1
 8001798:	d042      	beq.n	8001820 <HAL_TIM_Base_Init+0xac>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800179a:	4929      	ldr	r1, [pc, #164]	; (8001840 <HAL_TIM_Base_Init+0xcc>)
 800179c:	428a      	cmp	r2, r1
 800179e:	d043      	beq.n	8001828 <HAL_TIM_Base_Init+0xb4>
 80017a0:	4928      	ldr	r1, [pc, #160]	; (8001844 <HAL_TIM_Base_Init+0xd0>)
 80017a2:	428a      	cmp	r2, r1
 80017a4:	d010      	beq.n	80017c8 <HAL_TIM_Base_Init+0x54>
 80017a6:	4928      	ldr	r1, [pc, #160]	; (8001848 <HAL_TIM_Base_Init+0xd4>)
 80017a8:	428a      	cmp	r2, r1
 80017aa:	d00d      	beq.n	80017c8 <HAL_TIM_Base_Init+0x54>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80017ac:	2180      	movs	r1, #128	; 0x80
 80017ae:	438b      	bics	r3, r1
 80017b0:	69a1      	ldr	r1, [r4, #24]
 80017b2:	430b      	orrs	r3, r1

  TIMx->CR1 = tmpcr1;
 80017b4:	6013      	str	r3, [r2, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80017b6:	68e3      	ldr	r3, [r4, #12]
 80017b8:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80017ba:	6863      	ldr	r3, [r4, #4]
 80017bc:	6293      	str	r3, [r2, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80017be:	e012      	b.n	80017e6 <HAL_TIM_Base_Init+0x72>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80017c0:	2170      	movs	r1, #112	; 0x70
 80017c2:	438b      	bics	r3, r1
    tmpcr1 |= Structure->CounterMode;
 80017c4:	68a1      	ldr	r1, [r4, #8]
 80017c6:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 80017c8:	4920      	ldr	r1, [pc, #128]	; (800184c <HAL_TIM_Base_Init+0xd8>)
 80017ca:	400b      	ands	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80017cc:	6921      	ldr	r1, [r4, #16]
 80017ce:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80017d0:	2180      	movs	r1, #128	; 0x80
 80017d2:	438b      	bics	r3, r1
 80017d4:	69a1      	ldr	r1, [r4, #24]
 80017d6:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 80017d8:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80017da:	68e3      	ldr	r3, [r4, #12]
 80017dc:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80017de:	6863      	ldr	r3, [r4, #4]
 80017e0:	6293      	str	r3, [r2, #40]	; 0x28
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80017e2:	6963      	ldr	r3, [r4, #20]
 80017e4:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80017e6:	2301      	movs	r3, #1
 80017e8:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80017ea:	2246      	movs	r2, #70	; 0x46
  return HAL_OK;
 80017ec:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80017ee:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80017f0:	3a08      	subs	r2, #8
 80017f2:	54a3      	strb	r3, [r4, r2]
 80017f4:	3201      	adds	r2, #1
 80017f6:	54a3      	strb	r3, [r4, r2]
 80017f8:	3201      	adds	r2, #1
 80017fa:	54a3      	strb	r3, [r4, r2]
 80017fc:	3201      	adds	r2, #1
 80017fe:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001800:	3201      	adds	r2, #1
 8001802:	54a3      	strb	r3, [r4, r2]
 8001804:	3201      	adds	r2, #1
 8001806:	54a3      	strb	r3, [r4, r2]
 8001808:	3201      	adds	r2, #1
 800180a:	54a3      	strb	r3, [r4, r2]
 800180c:	3201      	adds	r2, #1
 800180e:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 8001810:	3a08      	subs	r2, #8
 8001812:	54a3      	strb	r3, [r4, r2]
}
 8001814:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8001816:	333c      	adds	r3, #60	; 0x3c
 8001818:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 800181a:	f7fe ff2b 	bl	8000674 <HAL_TIM_Base_MspInit>
 800181e:	e7b1      	b.n	8001784 <HAL_TIM_Base_Init+0x10>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001820:	2170      	movs	r1, #112	; 0x70
 8001822:	438b      	bics	r3, r1
    tmpcr1 |= Structure->CounterMode;
 8001824:	68a1      	ldr	r1, [r4, #8]
 8001826:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8001828:	4908      	ldr	r1, [pc, #32]	; (800184c <HAL_TIM_Base_Init+0xd8>)
 800182a:	400b      	ands	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800182c:	6921      	ldr	r1, [r4, #16]
 800182e:	430b      	orrs	r3, r1
 8001830:	e7bc      	b.n	80017ac <HAL_TIM_Base_Init+0x38>
    return HAL_ERROR;
 8001832:	2001      	movs	r0, #1
 8001834:	e7ee      	b.n	8001814 <HAL_TIM_Base_Init+0xa0>
 8001836:	46c0      	nop			; (mov r8, r8)
 8001838:	40012c00 	.word	0x40012c00
 800183c:	40000400 	.word	0x40000400
 8001840:	40002000 	.word	0x40002000
 8001844:	40014400 	.word	0x40014400
 8001848:	40014800 	.word	0x40014800
 800184c:	fffffcff 	.word	0xfffffcff

08001850 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8001850:	223d      	movs	r2, #61	; 0x3d
 8001852:	5c81      	ldrb	r1, [r0, r2]
{
 8001854:	0003      	movs	r3, r0
    return HAL_ERROR;
 8001856:	2001      	movs	r0, #1
  if (htim->State != HAL_TIM_STATE_READY)
 8001858:	2901      	cmp	r1, #1
 800185a:	d10f      	bne.n	800187c <HAL_TIM_Base_Start_IT+0x2c>
  htim->State = HAL_TIM_STATE_BUSY;
 800185c:	3101      	adds	r1, #1
 800185e:	5499      	strb	r1, [r3, r2]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	68da      	ldr	r2, [r3, #12]
 8001864:	4302      	orrs	r2, r0
 8001866:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001868:	4a0b      	ldr	r2, [pc, #44]	; (8001898 <HAL_TIM_Base_Start_IT+0x48>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d007      	beq.n	800187e <HAL_TIM_Base_Start_IT+0x2e>
 800186e:	4a0b      	ldr	r2, [pc, #44]	; (800189c <HAL_TIM_Base_Start_IT+0x4c>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d004      	beq.n	800187e <HAL_TIM_Base_Start_IT+0x2e>
    __HAL_TIM_ENABLE(htim);
 8001874:	681a      	ldr	r2, [r3, #0]
 8001876:	4310      	orrs	r0, r2
 8001878:	6018      	str	r0, [r3, #0]
  return HAL_OK;
 800187a:	2000      	movs	r0, #0
}
 800187c:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800187e:	2207      	movs	r2, #7
 8001880:	6899      	ldr	r1, [r3, #8]
 8001882:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001884:	2a06      	cmp	r2, #6
 8001886:	d005      	beq.n	8001894 <HAL_TIM_Base_Start_IT+0x44>
      __HAL_TIM_ENABLE(htim);
 8001888:	2101      	movs	r1, #1
 800188a:	681a      	ldr	r2, [r3, #0]
  return HAL_OK;
 800188c:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 800188e:	430a      	orrs	r2, r1
 8001890:	601a      	str	r2, [r3, #0]
 8001892:	e7f3      	b.n	800187c <HAL_TIM_Base_Start_IT+0x2c>
  return HAL_OK;
 8001894:	2000      	movs	r0, #0
 8001896:	e7f1      	b.n	800187c <HAL_TIM_Base_Start_IT+0x2c>
 8001898:	40012c00 	.word	0x40012c00
 800189c:	40000400 	.word	0x40000400

080018a0 <HAL_TIM_PeriodElapsedCallback>:
 80018a0:	4770      	bx	lr
 80018a2:	46c0      	nop			; (mov r8, r8)

080018a4 <HAL_TIM_OC_DelayElapsedCallback>:
 80018a4:	4770      	bx	lr
 80018a6:	46c0      	nop			; (mov r8, r8)

080018a8 <HAL_TIM_IC_CaptureCallback>:
 80018a8:	4770      	bx	lr
 80018aa:	46c0      	nop			; (mov r8, r8)

080018ac <HAL_TIM_PWM_PulseFinishedCallback>:
 80018ac:	4770      	bx	lr
 80018ae:	46c0      	nop			; (mov r8, r8)

080018b0 <HAL_TIM_TriggerCallback>:
 80018b0:	4770      	bx	lr
 80018b2:	46c0      	nop			; (mov r8, r8)

080018b4 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80018b4:	2202      	movs	r2, #2
 80018b6:	6803      	ldr	r3, [r0, #0]
{
 80018b8:	b510      	push	{r4, lr}
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80018ba:	6919      	ldr	r1, [r3, #16]
{
 80018bc:	0004      	movs	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80018be:	420a      	tst	r2, r1
 80018c0:	d002      	beq.n	80018c8 <HAL_TIM_IRQHandler+0x14>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80018c2:	68d9      	ldr	r1, [r3, #12]
 80018c4:	420a      	tst	r2, r1
 80018c6:	d165      	bne.n	8001994 <HAL_TIM_IRQHandler+0xe0>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80018c8:	2204      	movs	r2, #4
 80018ca:	6919      	ldr	r1, [r3, #16]
 80018cc:	420a      	tst	r2, r1
 80018ce:	d002      	beq.n	80018d6 <HAL_TIM_IRQHandler+0x22>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80018d0:	68d9      	ldr	r1, [r3, #12]
 80018d2:	420a      	tst	r2, r1
 80018d4:	d14b      	bne.n	800196e <HAL_TIM_IRQHandler+0xba>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80018d6:	2208      	movs	r2, #8
 80018d8:	6919      	ldr	r1, [r3, #16]
 80018da:	420a      	tst	r2, r1
 80018dc:	d002      	beq.n	80018e4 <HAL_TIM_IRQHandler+0x30>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80018de:	68d9      	ldr	r1, [r3, #12]
 80018e0:	420a      	tst	r2, r1
 80018e2:	d133      	bne.n	800194c <HAL_TIM_IRQHandler+0x98>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80018e4:	2210      	movs	r2, #16
 80018e6:	6919      	ldr	r1, [r3, #16]
 80018e8:	420a      	tst	r2, r1
 80018ea:	d002      	beq.n	80018f2 <HAL_TIM_IRQHandler+0x3e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80018ec:	68d9      	ldr	r1, [r3, #12]
 80018ee:	420a      	tst	r2, r1
 80018f0:	d11c      	bne.n	800192c <HAL_TIM_IRQHandler+0x78>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80018f2:	2201      	movs	r2, #1
 80018f4:	6919      	ldr	r1, [r3, #16]
 80018f6:	420a      	tst	r2, r1
 80018f8:	d002      	beq.n	8001900 <HAL_TIM_IRQHandler+0x4c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80018fa:	68d9      	ldr	r1, [r3, #12]
 80018fc:	420a      	tst	r2, r1
 80018fe:	d15c      	bne.n	80019ba <HAL_TIM_IRQHandler+0x106>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001900:	2280      	movs	r2, #128	; 0x80
 8001902:	6919      	ldr	r1, [r3, #16]
 8001904:	420a      	tst	r2, r1
 8001906:	d002      	beq.n	800190e <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001908:	68d9      	ldr	r1, [r3, #12]
 800190a:	420a      	tst	r2, r1
 800190c:	d15c      	bne.n	80019c8 <HAL_TIM_IRQHandler+0x114>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800190e:	2240      	movs	r2, #64	; 0x40
 8001910:	6919      	ldr	r1, [r3, #16]
 8001912:	420a      	tst	r2, r1
 8001914:	d002      	beq.n	800191c <HAL_TIM_IRQHandler+0x68>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001916:	68d9      	ldr	r1, [r3, #12]
 8001918:	420a      	tst	r2, r1
 800191a:	d15d      	bne.n	80019d8 <HAL_TIM_IRQHandler+0x124>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800191c:	2220      	movs	r2, #32
 800191e:	6919      	ldr	r1, [r3, #16]
 8001920:	420a      	tst	r2, r1
 8001922:	d002      	beq.n	800192a <HAL_TIM_IRQHandler+0x76>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001924:	68d9      	ldr	r1, [r3, #12]
 8001926:	420a      	tst	r2, r1
 8001928:	d141      	bne.n	80019ae <HAL_TIM_IRQHandler+0xfa>
}
 800192a:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800192c:	3a21      	subs	r2, #33	; 0x21
 800192e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001930:	3219      	adds	r2, #25
 8001932:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001934:	69da      	ldr	r2, [r3, #28]
 8001936:	23c0      	movs	r3, #192	; 0xc0
 8001938:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 800193a:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800193c:	421a      	tst	r2, r3
 800193e:	d05e      	beq.n	80019fe <HAL_TIM_IRQHandler+0x14a>
        HAL_TIM_IC_CaptureCallback(htim);
 8001940:	f7ff ffb2 	bl	80018a8 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001944:	2300      	movs	r3, #0
 8001946:	7723      	strb	r3, [r4, #28]
 8001948:	6823      	ldr	r3, [r4, #0]
 800194a:	e7d2      	b.n	80018f2 <HAL_TIM_IRQHandler+0x3e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800194c:	3a11      	subs	r2, #17
 800194e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001950:	320d      	adds	r2, #13
 8001952:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001954:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8001956:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001958:	079b      	lsls	r3, r3, #30
 800195a:	d14d      	bne.n	80019f8 <HAL_TIM_IRQHandler+0x144>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800195c:	f7ff ffa2 	bl	80018a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001960:	0020      	movs	r0, r4
 8001962:	f7ff ffa3 	bl	80018ac <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001966:	2300      	movs	r3, #0
 8001968:	7723      	strb	r3, [r4, #28]
 800196a:	6823      	ldr	r3, [r4, #0]
 800196c:	e7ba      	b.n	80018e4 <HAL_TIM_IRQHandler+0x30>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800196e:	3a09      	subs	r2, #9
 8001970:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001972:	3207      	adds	r2, #7
 8001974:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001976:	699a      	ldr	r2, [r3, #24]
 8001978:	23c0      	movs	r3, #192	; 0xc0
 800197a:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 800197c:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800197e:	421a      	tst	r2, r3
 8001980:	d137      	bne.n	80019f2 <HAL_TIM_IRQHandler+0x13e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001982:	f7ff ff8f 	bl	80018a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001986:	0020      	movs	r0, r4
 8001988:	f7ff ff90 	bl	80018ac <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800198c:	2300      	movs	r3, #0
 800198e:	7723      	strb	r3, [r4, #28]
 8001990:	6823      	ldr	r3, [r4, #0]
 8001992:	e7a0      	b.n	80018d6 <HAL_TIM_IRQHandler+0x22>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001994:	3a05      	subs	r2, #5
 8001996:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001998:	3204      	adds	r2, #4
 800199a:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800199c:	699b      	ldr	r3, [r3, #24]
 800199e:	079b      	lsls	r3, r3, #30
 80019a0:	d021      	beq.n	80019e6 <HAL_TIM_IRQHandler+0x132>
          HAL_TIM_IC_CaptureCallback(htim);
 80019a2:	f7ff ff81 	bl	80018a8 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80019a6:	2300      	movs	r3, #0
 80019a8:	7723      	strb	r3, [r4, #28]
 80019aa:	6823      	ldr	r3, [r4, #0]
 80019ac:	e78c      	b.n	80018c8 <HAL_TIM_IRQHandler+0x14>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80019ae:	3a41      	subs	r2, #65	; 0x41
      HAL_TIMEx_CommutCallback(htim);
 80019b0:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80019b2:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 80019b4:	f000 f82a 	bl	8001a0c <HAL_TIMEx_CommutCallback>
}
 80019b8:	e7b7      	b.n	800192a <HAL_TIM_IRQHandler+0x76>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80019ba:	3a03      	subs	r2, #3
 80019bc:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80019be:	0020      	movs	r0, r4
 80019c0:	f7ff ff6e 	bl	80018a0 <HAL_TIM_PeriodElapsedCallback>
 80019c4:	6823      	ldr	r3, [r4, #0]
 80019c6:	e79b      	b.n	8001900 <HAL_TIM_IRQHandler+0x4c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80019c8:	3a02      	subs	r2, #2
 80019ca:	3aff      	subs	r2, #255	; 0xff
 80019cc:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80019ce:	0020      	movs	r0, r4
 80019d0:	f000 f81e 	bl	8001a10 <HAL_TIMEx_BreakCallback>
 80019d4:	6823      	ldr	r3, [r4, #0]
 80019d6:	e79a      	b.n	800190e <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80019d8:	3a81      	subs	r2, #129	; 0x81
 80019da:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80019dc:	0020      	movs	r0, r4
 80019de:	f7ff ff67 	bl	80018b0 <HAL_TIM_TriggerCallback>
 80019e2:	6823      	ldr	r3, [r4, #0]
 80019e4:	e79a      	b.n	800191c <HAL_TIM_IRQHandler+0x68>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80019e6:	f7ff ff5d 	bl	80018a4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80019ea:	0020      	movs	r0, r4
 80019ec:	f7ff ff5e 	bl	80018ac <HAL_TIM_PWM_PulseFinishedCallback>
 80019f0:	e7d9      	b.n	80019a6 <HAL_TIM_IRQHandler+0xf2>
        HAL_TIM_IC_CaptureCallback(htim);
 80019f2:	f7ff ff59 	bl	80018a8 <HAL_TIM_IC_CaptureCallback>
 80019f6:	e7c9      	b.n	800198c <HAL_TIM_IRQHandler+0xd8>
        HAL_TIM_IC_CaptureCallback(htim);
 80019f8:	f7ff ff56 	bl	80018a8 <HAL_TIM_IC_CaptureCallback>
 80019fc:	e7b3      	b.n	8001966 <HAL_TIM_IRQHandler+0xb2>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80019fe:	f7ff ff51 	bl	80018a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a02:	0020      	movs	r0, r4
 8001a04:	f7ff ff52 	bl	80018ac <HAL_TIM_PWM_PulseFinishedCallback>
 8001a08:	e79c      	b.n	8001944 <HAL_TIM_IRQHandler+0x90>
 8001a0a:	46c0      	nop			; (mov r8, r8)

08001a0c <HAL_TIMEx_CommutCallback>:
 8001a0c:	4770      	bx	lr
 8001a0e:	46c0      	nop			; (mov r8, r8)

08001a10 <HAL_TIMEx_BreakCallback>:
 8001a10:	4770      	bx	lr
 8001a12:	46c0      	nop			; (mov r8, r8)

08001a14 <UART_TxISR_16BIT>:
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001a14:	6f83      	ldr	r3, [r0, #120]	; 0x78
{
 8001a16:	b530      	push	{r4, r5, lr}
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001a18:	2b21      	cmp	r3, #33	; 0x21
 8001a1a:	d000      	beq.n	8001a1e <UART_TxISR_16BIT+0xa>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8001a1c:	bd30      	pop	{r4, r5, pc}
    if (huart->TxXferCount == 0U)
 8001a1e:	3331      	adds	r3, #49	; 0x31
 8001a20:	5ac2      	ldrh	r2, [r0, r3]
 8001a22:	2a00      	cmp	r2, #0
 8001a24:	d117      	bne.n	8001a56 <UART_TxISR_16BIT+0x42>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001a26:	f3ef 8410 	mrs	r4, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001a2a:	3201      	adds	r2, #1
 8001a2c:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8001a30:	2580      	movs	r5, #128	; 0x80
 8001a32:	6801      	ldr	r1, [r0, #0]
 8001a34:	680b      	ldr	r3, [r1, #0]
 8001a36:	43ab      	bics	r3, r5
 8001a38:	600b      	str	r3, [r1, #0]
 8001a3a:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001a3e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001a42:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001a46:	6802      	ldr	r2, [r0, #0]
 8001a48:	2040      	movs	r0, #64	; 0x40
 8001a4a:	6813      	ldr	r3, [r2, #0]
 8001a4c:	4303      	orrs	r3, r0
 8001a4e:	6013      	str	r3, [r2, #0]
 8001a50:	f381 8810 	msr	PRIMASK, r1
}
 8001a54:	e7e2      	b.n	8001a1c <UART_TxISR_16BIT+0x8>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8001a56:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8001a58:	6804      	ldr	r4, [r0, #0]
 8001a5a:	880a      	ldrh	r2, [r1, #0]
      huart->pTxBuffPtr += 2U;
 8001a5c:	3102      	adds	r1, #2
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8001a5e:	05d2      	lsls	r2, r2, #23
 8001a60:	0dd2      	lsrs	r2, r2, #23
 8001a62:	8522      	strh	r2, [r4, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8001a64:	64c1      	str	r1, [r0, #76]	; 0x4c
      huart->TxXferCount--;
 8001a66:	5ac2      	ldrh	r2, [r0, r3]
 8001a68:	3a01      	subs	r2, #1
 8001a6a:	b292      	uxth	r2, r2
 8001a6c:	52c2      	strh	r2, [r0, r3]
}
 8001a6e:	e7d5      	b.n	8001a1c <UART_TxISR_16BIT+0x8>

08001a70 <UART_TxISR_8BIT>:
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001a70:	6f83      	ldr	r3, [r0, #120]	; 0x78
{
 8001a72:	b530      	push	{r4, r5, lr}
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001a74:	2b21      	cmp	r3, #33	; 0x21
 8001a76:	d000      	beq.n	8001a7a <UART_TxISR_8BIT+0xa>
}
 8001a78:	bd30      	pop	{r4, r5, pc}
    if (huart->TxXferCount == 0U)
 8001a7a:	3331      	adds	r3, #49	; 0x31
 8001a7c:	5ac2      	ldrh	r2, [r0, r3]
 8001a7e:	2a00      	cmp	r2, #0
 8001a80:	d117      	bne.n	8001ab2 <UART_TxISR_8BIT+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001a82:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001a86:	3201      	adds	r2, #1
 8001a88:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8001a8c:	2580      	movs	r5, #128	; 0x80
 8001a8e:	6801      	ldr	r1, [r0, #0]
 8001a90:	680b      	ldr	r3, [r1, #0]
 8001a92:	43ab      	bics	r3, r5
 8001a94:	600b      	str	r3, [r1, #0]
 8001a96:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001a9a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001a9e:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001aa2:	6802      	ldr	r2, [r0, #0]
 8001aa4:	2040      	movs	r0, #64	; 0x40
 8001aa6:	6813      	ldr	r3, [r2, #0]
 8001aa8:	4303      	orrs	r3, r0
 8001aaa:	6013      	str	r3, [r2, #0]
 8001aac:	f381 8810 	msr	PRIMASK, r1
}
 8001ab0:	e7e2      	b.n	8001a78 <UART_TxISR_8BIT+0x8>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8001ab2:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8001ab4:	6804      	ldr	r4, [r0, #0]
 8001ab6:	7811      	ldrb	r1, [r2, #0]
      huart->pTxBuffPtr++;
 8001ab8:	3201      	adds	r2, #1
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8001aba:	8521      	strh	r1, [r4, #40]	; 0x28
      huart->pTxBuffPtr++;
 8001abc:	64c2      	str	r2, [r0, #76]	; 0x4c
      huart->TxXferCount--;
 8001abe:	5ac2      	ldrh	r2, [r0, r3]
 8001ac0:	3a01      	subs	r2, #1
 8001ac2:	b292      	uxth	r2, r2
 8001ac4:	52c2      	strh	r2, [r0, r3]
}
 8001ac6:	e7d7      	b.n	8001a78 <UART_TxISR_8BIT+0x8>

08001ac8 <HAL_UART_Transmit_IT>:
  if (huart->gState == HAL_UART_STATE_READY)
 8001ac8:	6f83      	ldr	r3, [r0, #120]	; 0x78
{
 8001aca:	b510      	push	{r4, lr}
  if (huart->gState == HAL_UART_STATE_READY)
 8001acc:	2b20      	cmp	r3, #32
 8001ace:	d133      	bne.n	8001b38 <HAL_UART_Transmit_IT+0x70>
    if ((pData == NULL) || (Size == 0U))
 8001ad0:	2900      	cmp	r1, #0
 8001ad2:	d02f      	beq.n	8001b34 <HAL_UART_Transmit_IT+0x6c>
 8001ad4:	2a00      	cmp	r2, #0
 8001ad6:	d02d      	beq.n	8001b34 <HAL_UART_Transmit_IT+0x6c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001ad8:	2380      	movs	r3, #128	; 0x80
 8001ada:	6884      	ldr	r4, [r0, #8]
 8001adc:	015b      	lsls	r3, r3, #5
 8001ade:	429c      	cmp	r4, r3
 8001ae0:	d020      	beq.n	8001b24 <HAL_UART_Transmit_IT+0x5c>
    __HAL_LOCK(huart);
 8001ae2:	2374      	movs	r3, #116	; 0x74
 8001ae4:	5cc3      	ldrb	r3, [r0, r3]
 8001ae6:	2b01      	cmp	r3, #1
 8001ae8:	d026      	beq.n	8001b38 <HAL_UART_Transmit_IT+0x70>
    huart->TxXferSize  = Size;
 8001aea:	2350      	movs	r3, #80	; 0x50
    huart->pTxBuffPtr  = pData;
 8001aec:	64c1      	str	r1, [r0, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8001aee:	52c2      	strh	r2, [r0, r3]
    huart->TxXferCount = Size;
 8001af0:	3302      	adds	r3, #2
 8001af2:	52c2      	strh	r2, [r0, r3]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001af4:	2200      	movs	r2, #0
 8001af6:	332e      	adds	r3, #46	; 0x2e
 8001af8:	50c2      	str	r2, [r0, r3]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001afa:	3b5f      	subs	r3, #95	; 0x5f
 8001afc:	6783      	str	r3, [r0, #120]	; 0x78
      huart->TxISR = UART_TxISR_8BIT;
 8001afe:	4b17      	ldr	r3, [pc, #92]	; (8001b5c <HAL_UART_Transmit_IT+0x94>)
 8001b00:	6683      	str	r3, [r0, #104]	; 0x68
    __HAL_UNLOCK(huart);
 8001b02:	2200      	movs	r2, #0
 8001b04:	2374      	movs	r3, #116	; 0x74
 8001b06:	54c2      	strb	r2, [r0, r3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001b08:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001b0c:	3b73      	subs	r3, #115	; 0x73
 8001b0e:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8001b12:	6802      	ldr	r2, [r0, #0]
 8001b14:	2080      	movs	r0, #128	; 0x80
 8001b16:	6813      	ldr	r3, [r2, #0]
 8001b18:	4303      	orrs	r3, r0
 8001b1a:	6013      	str	r3, [r2, #0]
 8001b1c:	f381 8810 	msr	PRIMASK, r1
    return HAL_OK;
 8001b20:	2000      	movs	r0, #0
}
 8001b22:	bd10      	pop	{r4, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001b24:	6903      	ldr	r3, [r0, #16]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d1db      	bne.n	8001ae2 <HAL_UART_Transmit_IT+0x1a>
      if ((((uint32_t)pData) & 1U) != 0U)
 8001b2a:	3301      	adds	r3, #1
 8001b2c:	001c      	movs	r4, r3
 8001b2e:	400c      	ands	r4, r1
 8001b30:	4219      	tst	r1, r3
 8001b32:	d003      	beq.n	8001b3c <HAL_UART_Transmit_IT+0x74>
      return HAL_ERROR;
 8001b34:	2001      	movs	r0, #1
 8001b36:	e7f4      	b.n	8001b22 <HAL_UART_Transmit_IT+0x5a>
    return HAL_BUSY;
 8001b38:	2002      	movs	r0, #2
 8001b3a:	e7f2      	b.n	8001b22 <HAL_UART_Transmit_IT+0x5a>
    __HAL_LOCK(huart);
 8001b3c:	2374      	movs	r3, #116	; 0x74
 8001b3e:	5cc3      	ldrb	r3, [r0, r3]
 8001b40:	2b01      	cmp	r3, #1
 8001b42:	d0f9      	beq.n	8001b38 <HAL_UART_Transmit_IT+0x70>
    huart->TxXferSize  = Size;
 8001b44:	2350      	movs	r3, #80	; 0x50
    huart->pTxBuffPtr  = pData;
 8001b46:	64c1      	str	r1, [r0, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8001b48:	52c2      	strh	r2, [r0, r3]
    huart->TxXferCount = Size;
 8001b4a:	3302      	adds	r3, #2
 8001b4c:	52c2      	strh	r2, [r0, r3]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b4e:	332e      	adds	r3, #46	; 0x2e
 8001b50:	50c4      	str	r4, [r0, r3]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001b52:	3b5f      	subs	r3, #95	; 0x5f
 8001b54:	6783      	str	r3, [r0, #120]	; 0x78
      huart->TxISR = UART_TxISR_16BIT;
 8001b56:	4b02      	ldr	r3, [pc, #8]	; (8001b60 <HAL_UART_Transmit_IT+0x98>)
 8001b58:	e7d2      	b.n	8001b00 <HAL_UART_Transmit_IT+0x38>
 8001b5a:	46c0      	nop			; (mov r8, r8)
 8001b5c:	08001a71 	.word	0x08001a71
 8001b60:	08001a15 	.word	0x08001a15

08001b64 <HAL_UART_ErrorCallback>:
 8001b64:	4770      	bx	lr
 8001b66:	46c0      	nop			; (mov r8, r8)

08001b68 <UART_DMAAbortOnError>:
  huart->RxXferCount = 0U;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	225a      	movs	r2, #90	; 0x5a
{
 8001b6c:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8001b6e:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 8001b70:	5283      	strh	r3, [r0, r2]
  huart->TxXferCount = 0U;
 8001b72:	3a08      	subs	r2, #8
 8001b74:	5283      	strh	r3, [r0, r2]
  HAL_UART_ErrorCallback(huart);
 8001b76:	f7ff fff5 	bl	8001b64 <HAL_UART_ErrorCallback>
}
 8001b7a:	bd10      	pop	{r4, pc}

08001b7c <HAL_UARTEx_RxEventCallback>:
}
 8001b7c:	4770      	bx	lr
 8001b7e:	46c0      	nop			; (mov r8, r8)

08001b80 <HAL_UART_IRQHandler>:
{
 8001b80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b82:	46ce      	mov	lr, r9
 8001b84:	4647      	mov	r7, r8
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8001b86:	6802      	ldr	r2, [r0, #0]
{
 8001b88:	0004      	movs	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8001b8a:	69d3      	ldr	r3, [r2, #28]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8001b8c:	48bc      	ldr	r0, [pc, #752]	; (8001e80 <HAL_UART_IRQHandler+0x300>)
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001b8e:	6811      	ldr	r1, [r2, #0]
{
 8001b90:	b580      	push	{r7, lr}
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001b92:	6895      	ldr	r5, [r2, #8]
  if (errorflags == 0U)
 8001b94:	4203      	tst	r3, r0
 8001b96:	d000      	beq.n	8001b9a <HAL_UART_IRQHandler+0x1a>
 8001b98:	e074      	b.n	8001c84 <HAL_UART_IRQHandler+0x104>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8001b9a:	2020      	movs	r0, #32
 8001b9c:	4218      	tst	r0, r3
 8001b9e:	d002      	beq.n	8001ba6 <HAL_UART_IRQHandler+0x26>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8001ba0:	4208      	tst	r0, r1
 8001ba2:	d000      	beq.n	8001ba6 <HAL_UART_IRQHandler+0x26>
 8001ba4:	e10a      	b.n	8001dbc <HAL_UART_IRQHandler+0x23c>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001ba6:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8001ba8:	2801      	cmp	r0, #1
 8001baa:	d014      	beq.n	8001bd6 <HAL_UART_IRQHandler+0x56>
  if (((isrflags & USART_ISR_TXE) != 0U)
 8001bac:	2280      	movs	r2, #128	; 0x80
 8001bae:	421a      	tst	r2, r3
 8001bb0:	d109      	bne.n	8001bc6 <HAL_UART_IRQHandler+0x46>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8001bb2:	2240      	movs	r2, #64	; 0x40
 8001bb4:	421a      	tst	r2, r3
 8001bb6:	d002      	beq.n	8001bbe <HAL_UART_IRQHandler+0x3e>
 8001bb8:	420a      	tst	r2, r1
 8001bba:	d000      	beq.n	8001bbe <HAL_UART_IRQHandler+0x3e>
 8001bbc:	e103      	b.n	8001dc6 <HAL_UART_IRQHandler+0x246>
}
 8001bbe:	bcc0      	pop	{r6, r7}
 8001bc0:	46b9      	mov	r9, r7
 8001bc2:	46b0      	mov	r8, r6
 8001bc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8001bc6:	420a      	tst	r2, r1
 8001bc8:	d0f3      	beq.n	8001bb2 <HAL_UART_IRQHandler+0x32>
    if (huart->TxISR != NULL)
 8001bca:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d0f6      	beq.n	8001bbe <HAL_UART_IRQHandler+0x3e>
      huart->TxISR(huart);
 8001bd0:	0020      	movs	r0, r4
 8001bd2:	4798      	blx	r3
 8001bd4:	e7f3      	b.n	8001bbe <HAL_UART_IRQHandler+0x3e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8001bd6:	2510      	movs	r5, #16
 8001bd8:	421d      	tst	r5, r3
 8001bda:	d0e7      	beq.n	8001bac <HAL_UART_IRQHandler+0x2c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8001bdc:	420d      	tst	r5, r1
 8001bde:	d0e5      	beq.n	8001bac <HAL_UART_IRQHandler+0x2c>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001be0:	2340      	movs	r3, #64	; 0x40
 8001be2:	001e      	movs	r6, r3
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8001be4:	6215      	str	r5, [r2, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001be6:	6892      	ldr	r2, [r2, #8]
 8001be8:	4016      	ands	r6, r2
 8001bea:	4213      	tst	r3, r2
 8001bec:	d100      	bne.n	8001bf0 <HAL_UART_IRQHandler+0x70>
 8001bee:	e108      	b.n	8001e02 <HAL_UART_IRQHandler+0x282>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001bf0:	6f26      	ldr	r6, [r4, #112]	; 0x70
 8001bf2:	6832      	ldr	r2, [r6, #0]
 8001bf4:	6852      	ldr	r2, [r2, #4]
 8001bf6:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 8001bf8:	2a00      	cmp	r2, #0
 8001bfa:	d0e0      	beq.n	8001bbe <HAL_UART_IRQHandler+0x3e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8001bfc:	2158      	movs	r1, #88	; 0x58
 8001bfe:	4688      	mov	r8, r1
 8001c00:	5a61      	ldrh	r1, [r4, r1]
 8001c02:	4291      	cmp	r1, r2
 8001c04:	d9db      	bls.n	8001bbe <HAL_UART_IRQHandler+0x3e>
        huart->RxXferCount = nb_remaining_rx_data;
 8001c06:	275a      	movs	r7, #90	; 0x5a
 8001c08:	53e2      	strh	r2, [r4, r7]
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8001c0a:	69b2      	ldr	r2, [r6, #24]
 8001c0c:	2a20      	cmp	r2, #32
 8001c0e:	d031      	beq.n	8001c74 <HAL_UART_IRQHandler+0xf4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001c10:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001c14:	f380 8810 	msr	PRIMASK, r0
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001c18:	6821      	ldr	r1, [r4, #0]
 8001c1a:	4f9a      	ldr	r7, [pc, #616]	; (8001e84 <HAL_UART_IRQHandler+0x304>)
 8001c1c:	680a      	ldr	r2, [r1, #0]
 8001c1e:	403a      	ands	r2, r7
 8001c20:	600a      	str	r2, [r1, #0]
 8001c22:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001c26:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001c2a:	f380 8810 	msr	PRIMASK, r0
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001c2e:	6821      	ldr	r1, [r4, #0]
 8001c30:	688a      	ldr	r2, [r1, #8]
 8001c32:	4382      	bics	r2, r0
 8001c34:	608a      	str	r2, [r1, #8]
 8001c36:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001c3a:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001c3e:	f380 8810 	msr	PRIMASK, r0
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001c42:	6821      	ldr	r1, [r4, #0]
 8001c44:	688a      	ldr	r2, [r1, #8]
 8001c46:	439a      	bics	r2, r3
 8001c48:	608a      	str	r2, [r1, #8]
 8001c4a:	f386 8810 	msr	PRIMASK, r6
          huart->RxState = HAL_UART_STATE_READY;
 8001c4e:	3b20      	subs	r3, #32
 8001c50:	67e3      	str	r3, [r4, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001c52:	2300      	movs	r3, #0
 8001c54:	6623      	str	r3, [r4, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001c56:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001c5a:	f380 8810 	msr	PRIMASK, r0
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001c5e:	6822      	ldr	r2, [r4, #0]
 8001c60:	6813      	ldr	r3, [r2, #0]
 8001c62:	43ab      	bics	r3, r5
 8001c64:	6013      	str	r3, [r2, #0]
 8001c66:	f381 8810 	msr	PRIMASK, r1
          (void)HAL_DMA_Abort(huart->hdmarx);
 8001c6a:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8001c6c:	f7fe ff88 	bl	8000b80 <HAL_DMA_Abort>
 8001c70:	4643      	mov	r3, r8
 8001c72:	5ae1      	ldrh	r1, [r4, r3]
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8001c74:	235a      	movs	r3, #90	; 0x5a
 8001c76:	5ae3      	ldrh	r3, [r4, r3]
 8001c78:	0020      	movs	r0, r4
 8001c7a:	1ac9      	subs	r1, r1, r3
 8001c7c:	b289      	uxth	r1, r1
 8001c7e:	f7ff ff7d 	bl	8001b7c <HAL_UARTEx_RxEventCallback>
 8001c82:	e79c      	b.n	8001bbe <HAL_UART_IRQHandler+0x3e>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8001c84:	2601      	movs	r6, #1
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8001c86:	4880      	ldr	r0, [pc, #512]	; (8001e88 <HAL_UART_IRQHandler+0x308>)
      && (((cr3its & USART_CR3_EIE) != 0U)
 8001c88:	4035      	ands	r5, r6
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8001c8a:	4008      	ands	r0, r1
 8001c8c:	4328      	orrs	r0, r5
 8001c8e:	d100      	bne.n	8001c92 <HAL_UART_IRQHandler+0x112>
 8001c90:	e789      	b.n	8001ba6 <HAL_UART_IRQHandler+0x26>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8001c92:	421e      	tst	r6, r3
 8001c94:	d006      	beq.n	8001ca4 <HAL_UART_IRQHandler+0x124>
 8001c96:	05c8      	lsls	r0, r1, #23
 8001c98:	d504      	bpl.n	8001ca4 <HAL_UART_IRQHandler+0x124>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001c9a:	2780      	movs	r7, #128	; 0x80
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8001c9c:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001c9e:	59e0      	ldr	r0, [r4, r7]
 8001ca0:	4306      	orrs	r6, r0
 8001ca2:	51e6      	str	r6, [r4, r7]
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8001ca4:	2002      	movs	r0, #2
 8001ca6:	4218      	tst	r0, r3
 8001ca8:	d07c      	beq.n	8001da4 <HAL_UART_IRQHandler+0x224>
 8001caa:	2d00      	cmp	r5, #0
 8001cac:	d007      	beq.n	8001cbe <HAL_UART_IRQHandler+0x13e>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001cae:	2780      	movs	r7, #128	; 0x80
 8001cb0:	2604      	movs	r6, #4
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8001cb2:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001cb4:	59e0      	ldr	r0, [r4, r7]
 8001cb6:	4330      	orrs	r0, r6
 8001cb8:	51e0      	str	r0, [r4, r7]
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8001cba:	421e      	tst	r6, r3
 8001cbc:	d176      	bne.n	8001dac <HAL_UART_IRQHandler+0x22c>
    if (((isrflags & USART_ISR_ORE) != 0U)
 8001cbe:	2608      	movs	r6, #8
 8001cc0:	421e      	tst	r6, r3
 8001cc2:	d008      	beq.n	8001cd6 <HAL_UART_IRQHandler+0x156>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8001cc4:	2020      	movs	r0, #32
 8001cc6:	4008      	ands	r0, r1
 8001cc8:	4305      	orrs	r5, r0
 8001cca:	d004      	beq.n	8001cd6 <HAL_UART_IRQHandler+0x156>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001ccc:	2580      	movs	r5, #128	; 0x80
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8001cce:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001cd0:	5960      	ldr	r0, [r4, r5]
 8001cd2:	4306      	orrs	r6, r0
 8001cd4:	5166      	str	r6, [r4, r5]
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8001cd6:	2080      	movs	r0, #128	; 0x80
 8001cd8:	0100      	lsls	r0, r0, #4
 8001cda:	4203      	tst	r3, r0
 8001cdc:	d007      	beq.n	8001cee <HAL_UART_IRQHandler+0x16e>
 8001cde:	014d      	lsls	r5, r1, #5
 8001ce0:	d505      	bpl.n	8001cee <HAL_UART_IRQHandler+0x16e>
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8001ce2:	2580      	movs	r5, #128	; 0x80
 8001ce4:	2620      	movs	r6, #32
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001ce6:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8001ce8:	5960      	ldr	r0, [r4, r5]
 8001cea:	4330      	orrs	r0, r6
 8001cec:	5160      	str	r0, [r4, r5]
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001cee:	2080      	movs	r0, #128	; 0x80
 8001cf0:	5820      	ldr	r0, [r4, r0]
 8001cf2:	2800      	cmp	r0, #0
 8001cf4:	d100      	bne.n	8001cf8 <HAL_UART_IRQHandler+0x178>
 8001cf6:	e762      	b.n	8001bbe <HAL_UART_IRQHandler+0x3e>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8001cf8:	2020      	movs	r0, #32
 8001cfa:	4218      	tst	r0, r3
 8001cfc:	d001      	beq.n	8001d02 <HAL_UART_IRQHandler+0x182>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8001cfe:	4208      	tst	r0, r1
 8001d00:	d178      	bne.n	8001df4 <HAL_UART_IRQHandler+0x274>
      errorcode = huart->ErrorCode;
 8001d02:	2680      	movs	r6, #128	; 0x80
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8001d04:	2540      	movs	r5, #64	; 0x40
      errorcode = huart->ErrorCode;
 8001d06:	59a1      	ldr	r1, [r4, r6]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8001d08:	6893      	ldr	r3, [r2, #8]
 8001d0a:	401d      	ands	r5, r3
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8001d0c:	2328      	movs	r3, #40	; 0x28
 8001d0e:	400b      	ands	r3, r1
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8001d10:	431d      	orrs	r5, r3
 8001d12:	d100      	bne.n	8001d16 <HAL_UART_IRQHandler+0x196>
 8001d14:	e0af      	b.n	8001e76 <HAL_UART_IRQHandler+0x2f6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001d16:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001d20:	6821      	ldr	r1, [r4, #0]
 8001d22:	4d5a      	ldr	r5, [pc, #360]	; (8001e8c <HAL_UART_IRQHandler+0x30c>)
 8001d24:	680b      	ldr	r3, [r1, #0]
 8001d26:	402b      	ands	r3, r5
 8001d28:	600b      	str	r3, [r1, #0]
 8001d2a:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001d2e:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d32:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001d36:	6821      	ldr	r1, [r4, #0]
 8001d38:	688b      	ldr	r3, [r1, #8]
 8001d3a:	4393      	bics	r3, r2
 8001d3c:	608b      	str	r3, [r1, #8]
 8001d3e:	f380 8810 	msr	PRIMASK, r0
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001d42:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	d10a      	bne.n	8001d5e <HAL_UART_IRQHandler+0x1de>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001d48:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d4c:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001d50:	2010      	movs	r0, #16
 8001d52:	6822      	ldr	r2, [r4, #0]
 8001d54:	6813      	ldr	r3, [r2, #0]
 8001d56:	4383      	bics	r3, r0
 8001d58:	6013      	str	r3, [r2, #0]
 8001d5a:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 8001d5e:	2320      	movs	r3, #32
 8001d60:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001d62:	2300      	movs	r3, #0
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001d64:	2240      	movs	r2, #64	; 0x40
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001d66:	6623      	str	r3, [r4, #96]	; 0x60
  huart->RxISR = NULL;
 8001d68:	6663      	str	r3, [r4, #100]	; 0x64
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001d6a:	6823      	ldr	r3, [r4, #0]
 8001d6c:	689b      	ldr	r3, [r3, #8]
 8001d6e:	421a      	tst	r2, r3
 8001d70:	d03c      	beq.n	8001dec <HAL_UART_IRQHandler+0x26c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001d72:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d76:	2301      	movs	r3, #1
 8001d78:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001d7c:	6821      	ldr	r1, [r4, #0]
 8001d7e:	688b      	ldr	r3, [r1, #8]
 8001d80:	4393      	bics	r3, r2
 8001d82:	608b      	str	r3, [r1, #8]
 8001d84:	f380 8810 	msr	PRIMASK, r0
          if (huart->hdmarx != NULL)
 8001d88:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8001d8a:	2800      	cmp	r0, #0
 8001d8c:	d02e      	beq.n	8001dec <HAL_UART_IRQHandler+0x26c>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001d8e:	4b40      	ldr	r3, [pc, #256]	; (8001e90 <HAL_UART_IRQHandler+0x310>)
 8001d90:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001d92:	f7fe ff15 	bl	8000bc0 <HAL_DMA_Abort_IT>
 8001d96:	2800      	cmp	r0, #0
 8001d98:	d100      	bne.n	8001d9c <HAL_UART_IRQHandler+0x21c>
 8001d9a:	e710      	b.n	8001bbe <HAL_UART_IRQHandler+0x3e>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001d9c:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8001d9e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001da0:	4798      	blx	r3
 8001da2:	e70c      	b.n	8001bbe <HAL_UART_IRQHandler+0x3e>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8001da4:	0758      	lsls	r0, r3, #29
 8001da6:	d58a      	bpl.n	8001cbe <HAL_UART_IRQHandler+0x13e>
 8001da8:	2d00      	cmp	r5, #0
 8001daa:	d088      	beq.n	8001cbe <HAL_UART_IRQHandler+0x13e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8001dac:	2004      	movs	r0, #4
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001dae:	2680      	movs	r6, #128	; 0x80
 8001db0:	2702      	movs	r7, #2
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8001db2:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001db4:	59a0      	ldr	r0, [r4, r6]
 8001db6:	4338      	orrs	r0, r7
 8001db8:	51a0      	str	r0, [r4, r6]
 8001dba:	e780      	b.n	8001cbe <HAL_UART_IRQHandler+0x13e>
      if (huart->RxISR != NULL)
 8001dbc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d000      	beq.n	8001dc4 <HAL_UART_IRQHandler+0x244>
 8001dc2:	e705      	b.n	8001bd0 <HAL_UART_IRQHandler+0x50>
 8001dc4:	e6fb      	b.n	8001bbe <HAL_UART_IRQHandler+0x3e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001dc6:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001dca:	2301      	movs	r3, #1
 8001dcc:	f383 8810 	msr	PRIMASK, r3
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001dd0:	6821      	ldr	r1, [r4, #0]
 8001dd2:	680b      	ldr	r3, [r1, #0]
 8001dd4:	4393      	bics	r3, r2
 8001dd6:	600b      	str	r3, [r1, #0]
 8001dd8:	f380 8810 	msr	PRIMASK, r0

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001ddc:	2320      	movs	r3, #32
 8001dde:	67a3      	str	r3, [r4, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8001de0:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8001de2:	0020      	movs	r0, r4
  huart->TxISR = NULL;
 8001de4:	66a3      	str	r3, [r4, #104]	; 0x68
  HAL_UART_TxCpltCallback(huart);
 8001de6:	f7fe fde7 	bl	80009b8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001dea:	e6e8      	b.n	8001bbe <HAL_UART_IRQHandler+0x3e>
            HAL_UART_ErrorCallback(huart);
 8001dec:	0020      	movs	r0, r4
 8001dee:	f7ff feb9 	bl	8001b64 <HAL_UART_ErrorCallback>
 8001df2:	e6e4      	b.n	8001bbe <HAL_UART_IRQHandler+0x3e>
        if (huart->RxISR != NULL)
 8001df4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d083      	beq.n	8001d02 <HAL_UART_IRQHandler+0x182>
          huart->RxISR(huart);
 8001dfa:	0020      	movs	r0, r4
 8001dfc:	4798      	blx	r3
 8001dfe:	6822      	ldr	r2, [r4, #0]
 8001e00:	e77f      	b.n	8001d02 <HAL_UART_IRQHandler+0x182>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8001e02:	225a      	movs	r2, #90	; 0x5a
 8001e04:	5aa3      	ldrh	r3, [r4, r2]
      if ((huart->RxXferCount > 0U)
 8001e06:	5aa2      	ldrh	r2, [r4, r2]
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8001e08:	b29b      	uxth	r3, r3
      if ((huart->RxXferCount > 0U)
 8001e0a:	2a00      	cmp	r2, #0
 8001e0c:	d100      	bne.n	8001e10 <HAL_UART_IRQHandler+0x290>
 8001e0e:	e6d6      	b.n	8001bbe <HAL_UART_IRQHandler+0x3e>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8001e10:	2258      	movs	r2, #88	; 0x58
 8001e12:	5aa1      	ldrh	r1, [r4, r2]
 8001e14:	1ac9      	subs	r1, r1, r3
 8001e16:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8001e18:	2900      	cmp	r1, #0
 8001e1a:	d100      	bne.n	8001e1e <HAL_UART_IRQHandler+0x29e>
 8001e1c:	e6cf      	b.n	8001bbe <HAL_UART_IRQHandler+0x3e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001e1e:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001e22:	f380 8810 	msr	PRIMASK, r0
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001e26:	6823      	ldr	r3, [r4, #0]
 8001e28:	4699      	mov	r9, r3
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4698      	mov	r8, r3
 8001e2e:	4642      	mov	r2, r8
 8001e30:	4b16      	ldr	r3, [pc, #88]	; (8001e8c <HAL_UART_IRQHandler+0x30c>)
 8001e32:	401a      	ands	r2, r3
 8001e34:	0013      	movs	r3, r2
 8001e36:	464a      	mov	r2, r9
 8001e38:	6013      	str	r3, [r2, #0]
 8001e3a:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001e3e:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001e42:	f380 8810 	msr	PRIMASK, r0
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001e46:	6822      	ldr	r2, [r4, #0]
 8001e48:	6893      	ldr	r3, [r2, #8]
 8001e4a:	4383      	bics	r3, r0
 8001e4c:	6093      	str	r3, [r2, #8]
 8001e4e:	f387 8810 	msr	PRIMASK, r7
        huart->RxState = HAL_UART_STATE_READY;
 8001e52:	2320      	movs	r3, #32
        huart->RxISR = NULL;
 8001e54:	6666      	str	r6, [r4, #100]	; 0x64
        huart->RxState = HAL_UART_STATE_READY;
 8001e56:	67e3      	str	r3, [r4, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001e58:	6626      	str	r6, [r4, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001e5a:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001e5e:	f380 8810 	msr	PRIMASK, r0
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001e62:	6822      	ldr	r2, [r4, #0]
 8001e64:	6813      	ldr	r3, [r2, #0]
 8001e66:	43ab      	bics	r3, r5
 8001e68:	6013      	str	r3, [r2, #0]
 8001e6a:	f386 8810 	msr	PRIMASK, r6
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8001e6e:	0020      	movs	r0, r4
 8001e70:	f7ff fe84 	bl	8001b7c <HAL_UARTEx_RxEventCallback>
 8001e74:	e6a3      	b.n	8001bbe <HAL_UART_IRQHandler+0x3e>
        HAL_UART_ErrorCallback(huart);
 8001e76:	0020      	movs	r0, r4
 8001e78:	f7ff fe74 	bl	8001b64 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e7c:	51a5      	str	r5, [r4, r6]
 8001e7e:	e69e      	b.n	8001bbe <HAL_UART_IRQHandler+0x3e>
 8001e80:	0000080f 	.word	0x0000080f
 8001e84:	fffffeff 	.word	0xfffffeff
 8001e88:	04000120 	.word	0x04000120
 8001e8c:	fffffedf 	.word	0xfffffedf
 8001e90:	08001b69 	.word	0x08001b69

08001e94 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001e94:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8001e96:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001e98:	07da      	lsls	r2, r3, #31
 8001e9a:	d506      	bpl.n	8001eaa <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001e9c:	6801      	ldr	r1, [r0, #0]
 8001e9e:	4c28      	ldr	r4, [pc, #160]	; (8001f40 <UART_AdvFeatureConfig+0xac>)
 8001ea0:	684a      	ldr	r2, [r1, #4]
 8001ea2:	4022      	ands	r2, r4
 8001ea4:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8001ea6:	4322      	orrs	r2, r4
 8001ea8:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001eaa:	079a      	lsls	r2, r3, #30
 8001eac:	d506      	bpl.n	8001ebc <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001eae:	6801      	ldr	r1, [r0, #0]
 8001eb0:	4c24      	ldr	r4, [pc, #144]	; (8001f44 <UART_AdvFeatureConfig+0xb0>)
 8001eb2:	684a      	ldr	r2, [r1, #4]
 8001eb4:	4022      	ands	r2, r4
 8001eb6:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8001eb8:	4322      	orrs	r2, r4
 8001eba:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001ebc:	075a      	lsls	r2, r3, #29
 8001ebe:	d506      	bpl.n	8001ece <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001ec0:	6801      	ldr	r1, [r0, #0]
 8001ec2:	4c21      	ldr	r4, [pc, #132]	; (8001f48 <UART_AdvFeatureConfig+0xb4>)
 8001ec4:	684a      	ldr	r2, [r1, #4]
 8001ec6:	4022      	ands	r2, r4
 8001ec8:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8001eca:	4322      	orrs	r2, r4
 8001ecc:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001ece:	071a      	lsls	r2, r3, #28
 8001ed0:	d506      	bpl.n	8001ee0 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001ed2:	6801      	ldr	r1, [r0, #0]
 8001ed4:	4c1d      	ldr	r4, [pc, #116]	; (8001f4c <UART_AdvFeatureConfig+0xb8>)
 8001ed6:	684a      	ldr	r2, [r1, #4]
 8001ed8:	4022      	ands	r2, r4
 8001eda:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8001edc:	4322      	orrs	r2, r4
 8001ede:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001ee0:	06da      	lsls	r2, r3, #27
 8001ee2:	d506      	bpl.n	8001ef2 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001ee4:	6801      	ldr	r1, [r0, #0]
 8001ee6:	4c1a      	ldr	r4, [pc, #104]	; (8001f50 <UART_AdvFeatureConfig+0xbc>)
 8001ee8:	688a      	ldr	r2, [r1, #8]
 8001eea:	4022      	ands	r2, r4
 8001eec:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8001eee:	4322      	orrs	r2, r4
 8001ef0:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001ef2:	069a      	lsls	r2, r3, #26
 8001ef4:	d506      	bpl.n	8001f04 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001ef6:	6801      	ldr	r1, [r0, #0]
 8001ef8:	4c16      	ldr	r4, [pc, #88]	; (8001f54 <UART_AdvFeatureConfig+0xc0>)
 8001efa:	688a      	ldr	r2, [r1, #8]
 8001efc:	4022      	ands	r2, r4
 8001efe:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8001f00:	4322      	orrs	r2, r4
 8001f02:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001f04:	065a      	lsls	r2, r3, #25
 8001f06:	d50a      	bpl.n	8001f1e <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001f08:	6801      	ldr	r1, [r0, #0]
 8001f0a:	4d13      	ldr	r5, [pc, #76]	; (8001f58 <UART_AdvFeatureConfig+0xc4>)
 8001f0c:	684a      	ldr	r2, [r1, #4]
 8001f0e:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8001f10:	402a      	ands	r2, r5
 8001f12:	4322      	orrs	r2, r4
 8001f14:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001f16:	2280      	movs	r2, #128	; 0x80
 8001f18:	0352      	lsls	r2, r2, #13
 8001f1a:	4294      	cmp	r4, r2
 8001f1c:	d009      	beq.n	8001f32 <UART_AdvFeatureConfig+0x9e>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001f1e:	061b      	lsls	r3, r3, #24
 8001f20:	d506      	bpl.n	8001f30 <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001f22:	6802      	ldr	r2, [r0, #0]
 8001f24:	490d      	ldr	r1, [pc, #52]	; (8001f5c <UART_AdvFeatureConfig+0xc8>)
 8001f26:	6853      	ldr	r3, [r2, #4]
 8001f28:	400b      	ands	r3, r1
 8001f2a:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8001f2c:	430b      	orrs	r3, r1
 8001f2e:	6053      	str	r3, [r2, #4]
}
 8001f30:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001f32:	684a      	ldr	r2, [r1, #4]
 8001f34:	4c0a      	ldr	r4, [pc, #40]	; (8001f60 <UART_AdvFeatureConfig+0xcc>)
 8001f36:	4022      	ands	r2, r4
 8001f38:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001f3a:	4322      	orrs	r2, r4
 8001f3c:	604a      	str	r2, [r1, #4]
 8001f3e:	e7ee      	b.n	8001f1e <UART_AdvFeatureConfig+0x8a>
 8001f40:	fffdffff 	.word	0xfffdffff
 8001f44:	fffeffff 	.word	0xfffeffff
 8001f48:	fffbffff 	.word	0xfffbffff
 8001f4c:	ffff7fff 	.word	0xffff7fff
 8001f50:	ffffefff 	.word	0xffffefff
 8001f54:	ffffdfff 	.word	0xffffdfff
 8001f58:	ffefffff 	.word	0xffefffff
 8001f5c:	fff7ffff 	.word	0xfff7ffff
 8001f60:	ff9fffff 	.word	0xff9fffff

08001f64 <UART_WaitOnFlagUntilTimeout>:
{
 8001f64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f66:	4646      	mov	r6, r8
 8001f68:	4698      	mov	r8, r3
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8001f6a:	2304      	movs	r3, #4
{
 8001f6c:	464f      	mov	r7, r9
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8001f6e:	4699      	mov	r9, r3
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8001f70:	2380      	movs	r3, #128	; 0x80
{
 8001f72:	46d6      	mov	lr, sl
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8001f74:	011b      	lsls	r3, r3, #4
{
 8001f76:	b5c0      	push	{r6, r7, lr}
 8001f78:	0015      	movs	r5, r2
 8001f7a:	0007      	movs	r7, r0
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8001f7c:	469a      	mov	sl, r3
{
 8001f7e:	000c      	movs	r4, r1
 8001f80:	9e08      	ldr	r6, [sp, #32]
 8001f82:	6801      	ldr	r1, [r0, #0]
 8001f84:	1c73      	adds	r3, r6, #1
 8001f86:	d10c      	bne.n	8001fa2 <UART_WaitOnFlagUntilTimeout+0x3e>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001f88:	69cb      	ldr	r3, [r1, #28]
 8001f8a:	4023      	ands	r3, r4
 8001f8c:	1b1b      	subs	r3, r3, r4
 8001f8e:	425a      	negs	r2, r3
 8001f90:	4153      	adcs	r3, r2
 8001f92:	42ab      	cmp	r3, r5
 8001f94:	d0f8      	beq.n	8001f88 <UART_WaitOnFlagUntilTimeout+0x24>
  return HAL_OK;
 8001f96:	2000      	movs	r0, #0
}
 8001f98:	bce0      	pop	{r5, r6, r7}
 8001f9a:	46ba      	mov	sl, r7
 8001f9c:	46b1      	mov	r9, r6
 8001f9e:	46a8      	mov	r8, r5
 8001fa0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001fa2:	69cb      	ldr	r3, [r1, #28]
 8001fa4:	4023      	ands	r3, r4
 8001fa6:	1b1b      	subs	r3, r3, r4
 8001fa8:	425a      	negs	r2, r3
 8001faa:	4153      	adcs	r3, r2
 8001fac:	42ab      	cmp	r3, r5
 8001fae:	d1f2      	bne.n	8001f96 <UART_WaitOnFlagUntilTimeout+0x32>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001fb0:	f7fe fd88 	bl	8000ac4 <HAL_GetTick>
 8001fb4:	4643      	mov	r3, r8
 8001fb6:	1ac0      	subs	r0, r0, r3
 8001fb8:	42b0      	cmp	r0, r6
 8001fba:	d82b      	bhi.n	8002014 <UART_WaitOnFlagUntilTimeout+0xb0>
 8001fbc:	2e00      	cmp	r6, #0
 8001fbe:	d029      	beq.n	8002014 <UART_WaitOnFlagUntilTimeout+0xb0>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8001fc0:	464a      	mov	r2, r9
 8001fc2:	6839      	ldr	r1, [r7, #0]
 8001fc4:	680b      	ldr	r3, [r1, #0]
 8001fc6:	421a      	tst	r2, r3
 8001fc8:	d0dc      	beq.n	8001f84 <UART_WaitOnFlagUntilTimeout+0x20>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8001fca:	4652      	mov	r2, sl
 8001fcc:	69cb      	ldr	r3, [r1, #28]
 8001fce:	4213      	tst	r3, r2
 8001fd0:	d0d8      	beq.n	8001f84 <UART_WaitOnFlagUntilTimeout+0x20>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001fd2:	620a      	str	r2, [r1, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001fd4:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001fd8:	2201      	movs	r2, #1
 8001fda:	f382 8810 	msr	PRIMASK, r2
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001fde:	6839      	ldr	r1, [r7, #0]
 8001fe0:	4c1b      	ldr	r4, [pc, #108]	; (8002050 <UART_WaitOnFlagUntilTimeout+0xec>)
 8001fe2:	680b      	ldr	r3, [r1, #0]
 8001fe4:	4023      	ands	r3, r4
 8001fe6:	600b      	str	r3, [r1, #0]
 8001fe8:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001fec:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001ff0:	f382 8810 	msr	PRIMASK, r2
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001ff4:	6839      	ldr	r1, [r7, #0]
 8001ff6:	688b      	ldr	r3, [r1, #8]
 8001ff8:	4393      	bics	r3, r2
 8001ffa:	608b      	str	r3, [r1, #8]
 8001ffc:	f380 8810 	msr	PRIMASK, r0
          huart->gState = HAL_UART_STATE_READY;
 8002000:	2320      	movs	r3, #32
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002002:	327f      	adds	r2, #127	; 0x7f
          huart->gState = HAL_UART_STATE_READY;
 8002004:	67bb      	str	r3, [r7, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8002006:	67fb      	str	r3, [r7, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002008:	50bb      	str	r3, [r7, r2]
          __HAL_UNLOCK(huart);
 800200a:	2200      	movs	r2, #0
 800200c:	3354      	adds	r3, #84	; 0x54
          return HAL_TIMEOUT;
 800200e:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 8002010:	54fa      	strb	r2, [r7, r3]
          return HAL_TIMEOUT;
 8002012:	e7c1      	b.n	8001f98 <UART_WaitOnFlagUntilTimeout+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002014:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002018:	2201      	movs	r2, #1
 800201a:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800201e:	6839      	ldr	r1, [r7, #0]
 8002020:	4c0b      	ldr	r4, [pc, #44]	; (8002050 <UART_WaitOnFlagUntilTimeout+0xec>)
 8002022:	680b      	ldr	r3, [r1, #0]
 8002024:	4023      	ands	r3, r4
 8002026:	600b      	str	r3, [r1, #0]
 8002028:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800202c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002030:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002034:	6839      	ldr	r1, [r7, #0]
 8002036:	688b      	ldr	r3, [r1, #8]
 8002038:	4393      	bics	r3, r2
 800203a:	608b      	str	r3, [r1, #8]
 800203c:	f380 8810 	msr	PRIMASK, r0
        huart->gState = HAL_UART_STATE_READY;
 8002040:	2320      	movs	r3, #32
        __HAL_UNLOCK(huart);
 8002042:	2200      	movs	r2, #0
        huart->gState = HAL_UART_STATE_READY;
 8002044:	67bb      	str	r3, [r7, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8002046:	67fb      	str	r3, [r7, #124]	; 0x7c
        __HAL_UNLOCK(huart);
 8002048:	3354      	adds	r3, #84	; 0x54
        return HAL_TIMEOUT;
 800204a:	2003      	movs	r0, #3
        __HAL_UNLOCK(huart);
 800204c:	54fa      	strb	r2, [r7, r3]
        return HAL_TIMEOUT;
 800204e:	e7a3      	b.n	8001f98 <UART_WaitOnFlagUntilTimeout+0x34>
 8002050:	fffffe5f 	.word	0xfffffe5f

08002054 <HAL_UART_Init>:
{
 8002054:	b570      	push	{r4, r5, r6, lr}
 8002056:	0004      	movs	r4, r0
 8002058:	b082      	sub	sp, #8
  if (huart == NULL)
 800205a:	2800      	cmp	r0, #0
 800205c:	d100      	bne.n	8002060 <HAL_UART_Init+0xc>
 800205e:	e0cf      	b.n	8002200 <HAL_UART_Init+0x1ac>
  if (huart->gState == HAL_UART_STATE_RESET)
 8002060:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8002062:	2b00      	cmp	r3, #0
 8002064:	d064      	beq.n	8002130 <HAL_UART_Init+0xdc>
  huart->gState = HAL_UART_STATE_BUSY;
 8002066:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8002068:	2101      	movs	r1, #1
  huart->gState = HAL_UART_STATE_BUSY;
 800206a:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 800206c:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800206e:	6920      	ldr	r0, [r4, #16]
  __HAL_UART_DISABLE(huart);
 8002070:	681a      	ldr	r2, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002072:	69e5      	ldr	r5, [r4, #28]
  __HAL_UART_DISABLE(huart);
 8002074:	438a      	bics	r2, r1
 8002076:	601a      	str	r2, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002078:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800207a:	6819      	ldr	r1, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800207c:	4302      	orrs	r2, r0
 800207e:	6960      	ldr	r0, [r4, #20]
 8002080:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002082:	486b      	ldr	r0, [pc, #428]	; (8002230 <HAL_UART_Init+0x1dc>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002084:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002086:	4001      	ands	r1, r0
 8002088:	430a      	orrs	r2, r1
 800208a:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800208c:	685a      	ldr	r2, [r3, #4]
 800208e:	4969      	ldr	r1, [pc, #420]	; (8002234 <HAL_UART_Init+0x1e0>)
  tmpreg |= huart->Init.OneBitSampling;
 8002090:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002092:	400a      	ands	r2, r1
 8002094:	68e1      	ldr	r1, [r4, #12]
 8002096:	430a      	orrs	r2, r1
 8002098:	605a      	str	r2, [r3, #4]
  tmpreg |= huart->Init.OneBitSampling;
 800209a:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800209c:	6899      	ldr	r1, [r3, #8]
  tmpreg |= huart->Init.OneBitSampling;
 800209e:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80020a0:	4865      	ldr	r0, [pc, #404]	; (8002238 <HAL_UART_Init+0x1e4>)
 80020a2:	4001      	ands	r1, r0
 80020a4:	430a      	orrs	r2, r1
 80020a6:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 80020a8:	4a64      	ldr	r2, [pc, #400]	; (800223c <HAL_UART_Init+0x1e8>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d008      	beq.n	80020c0 <HAL_UART_Init+0x6c>
 80020ae:	4a64      	ldr	r2, [pc, #400]	; (8002240 <HAL_UART_Init+0x1ec>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d00c      	beq.n	80020ce <HAL_UART_Init+0x7a>
  huart->RxISR = NULL;
 80020b4:	2300      	movs	r3, #0
    return HAL_ERROR;
 80020b6:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 80020b8:	6663      	str	r3, [r4, #100]	; 0x64
  huart->TxISR = NULL;
 80020ba:	66a3      	str	r3, [r4, #104]	; 0x68
}
 80020bc:	b002      	add	sp, #8
 80020be:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 80020c0:	4b60      	ldr	r3, [pc, #384]	; (8002244 <HAL_UART_Init+0x1f0>)
 80020c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020c4:	2303      	movs	r3, #3
 80020c6:	4013      	ands	r3, r2
 80020c8:	3b01      	subs	r3, #1
 80020ca:	2b02      	cmp	r3, #2
 80020cc:	d935      	bls.n	800213a <HAL_UART_Init+0xe6>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80020ce:	2380      	movs	r3, #128	; 0x80
 80020d0:	021b      	lsls	r3, r3, #8
 80020d2:	429d      	cmp	r5, r3
 80020d4:	d058      	beq.n	8002188 <HAL_UART_Init+0x134>
        pclk = HAL_RCC_GetPCLK1Freq();
 80020d6:	f7ff f9fd 	bl	80014d4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80020da:	2800      	cmp	r0, #0
 80020dc:	d13b      	bne.n	8002156 <HAL_UART_Init+0x102>
  huart->RxISR = NULL;
 80020de:	2300      	movs	r3, #0
 80020e0:	6663      	str	r3, [r4, #100]	; 0x64
  huart->TxISR = NULL;
 80020e2:	66a3      	str	r3, [r4, #104]	; 0x68
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80020e4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d14a      	bne.n	8002180 <HAL_UART_Init+0x12c>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80020ea:	6823      	ldr	r3, [r4, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80020ec:	2508      	movs	r5, #8
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80020ee:	685a      	ldr	r2, [r3, #4]
 80020f0:	4955      	ldr	r1, [pc, #340]	; (8002248 <HAL_UART_Init+0x1f4>)
 80020f2:	400a      	ands	r2, r1
  __HAL_UART_ENABLE(huart);
 80020f4:	2101      	movs	r1, #1
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80020f6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80020f8:	689a      	ldr	r2, [r3, #8]
 80020fa:	43aa      	bics	r2, r5
 80020fc:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80020fe:	681a      	ldr	r2, [r3, #0]
 8002100:	430a      	orrs	r2, r1
 8002102:	601a      	str	r2, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002104:	2380      	movs	r3, #128	; 0x80
 8002106:	2200      	movs	r2, #0
 8002108:	50e2      	str	r2, [r4, r3]
  tickstart = HAL_GetTick();
 800210a:	f7fe fcdb 	bl	8000ac4 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800210e:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8002110:	0006      	movs	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	4215      	tst	r5, r2
 8002116:	d157      	bne.n	80021c8 <HAL_UART_Init+0x174>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	075b      	lsls	r3, r3, #29
 800211c:	d463      	bmi.n	80021e6 <HAL_UART_Init+0x192>
  huart->gState = HAL_UART_STATE_READY;
 800211e:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8002120:	2274      	movs	r2, #116	; 0x74
  huart->gState = HAL_UART_STATE_READY;
 8002122:	67a3      	str	r3, [r4, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8002124:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002126:	2300      	movs	r3, #0
  return HAL_OK;
 8002128:	2000      	movs	r0, #0
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800212a:	6623      	str	r3, [r4, #96]	; 0x60
  __HAL_UNLOCK(huart);
 800212c:	54a3      	strb	r3, [r4, r2]
  return HAL_OK;
 800212e:	e7c5      	b.n	80020bc <HAL_UART_Init+0x68>
    huart->Lock = HAL_UNLOCKED;
 8002130:	2274      	movs	r2, #116	; 0x74
 8002132:	5483      	strb	r3, [r0, r2]
    HAL_UART_MspInit(huart);
 8002134:	f7fe fabe 	bl	80006b4 <HAL_UART_MspInit>
 8002138:	e795      	b.n	8002066 <HAL_UART_Init+0x12>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800213a:	2080      	movs	r0, #128	; 0x80
 800213c:	4a43      	ldr	r2, [pc, #268]	; (800224c <HAL_UART_Init+0x1f8>)
 800213e:	0200      	lsls	r0, r0, #8
 8002140:	5cd3      	ldrb	r3, [r2, r3]
 8002142:	4285      	cmp	r5, r0
 8002144:	d061      	beq.n	800220a <HAL_UART_Init+0x1b6>
    switch (clocksource)
 8002146:	2b04      	cmp	r3, #4
 8002148:	d05c      	beq.n	8002204 <HAL_UART_Init+0x1b0>
 800214a:	d83a      	bhi.n	80021c2 <HAL_UART_Init+0x16e>
 800214c:	2b00      	cmp	r3, #0
 800214e:	d0c2      	beq.n	80020d6 <HAL_UART_Init+0x82>
 8002150:	2b02      	cmp	r3, #2
 8002152:	d1af      	bne.n	80020b4 <HAL_UART_Init+0x60>
        pclk = (uint32_t) HSI_VALUE;
 8002154:	483e      	ldr	r0, [pc, #248]	; (8002250 <HAL_UART_Init+0x1fc>)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002156:	6863      	ldr	r3, [r4, #4]
 8002158:	6861      	ldr	r1, [r4, #4]
 800215a:	085b      	lsrs	r3, r3, #1
 800215c:	1818      	adds	r0, r3, r0
 800215e:	f7fd ffdd 	bl	800011c <__udivsi3>
 8002162:	0400      	lsls	r0, r0, #16
 8002164:	0c00      	lsrs	r0, r0, #16
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002166:	0002      	movs	r2, r0
 8002168:	4b3a      	ldr	r3, [pc, #232]	; (8002254 <HAL_UART_Init+0x200>)
 800216a:	3a10      	subs	r2, #16
 800216c:	429a      	cmp	r2, r3
 800216e:	d8a1      	bhi.n	80020b4 <HAL_UART_Init+0x60>
        huart->Instance->BRR = usartdiv;
 8002170:	6823      	ldr	r3, [r4, #0]
 8002172:	60d8      	str	r0, [r3, #12]
  huart->RxISR = NULL;
 8002174:	2300      	movs	r3, #0
 8002176:	6663      	str	r3, [r4, #100]	; 0x64
  huart->TxISR = NULL;
 8002178:	66a3      	str	r3, [r4, #104]	; 0x68
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800217a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800217c:	2b00      	cmp	r3, #0
 800217e:	d0b4      	beq.n	80020ea <HAL_UART_Init+0x96>
    UART_AdvFeatureConfig(huart);
 8002180:	0020      	movs	r0, r4
 8002182:	f7ff fe87 	bl	8001e94 <UART_AdvFeatureConfig>
 8002186:	e7b0      	b.n	80020ea <HAL_UART_Init+0x96>
        pclk = HAL_RCC_GetPCLK1Freq();
 8002188:	f7ff f9a4 	bl	80014d4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800218c:	2800      	cmp	r0, #0
 800218e:	d0a6      	beq.n	80020de <HAL_UART_Init+0x8a>
 8002190:	0040      	lsls	r0, r0, #1
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002192:	6863      	ldr	r3, [r4, #4]
 8002194:	6861      	ldr	r1, [r4, #4]
 8002196:	085b      	lsrs	r3, r3, #1
 8002198:	1818      	adds	r0, r3, r0
 800219a:	f7fd ffbf 	bl	800011c <__udivsi3>
 800219e:	0403      	lsls	r3, r0, #16
 80021a0:	0c1a      	lsrs	r2, r3, #16
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80021a2:	492c      	ldr	r1, [pc, #176]	; (8002254 <HAL_UART_Init+0x200>)
 80021a4:	3a10      	subs	r2, #16
 80021a6:	428a      	cmp	r2, r1
 80021a8:	d900      	bls.n	80021ac <HAL_UART_Init+0x158>
 80021aa:	e783      	b.n	80020b4 <HAL_UART_Init+0x60>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80021ac:	4a2a      	ldr	r2, [pc, #168]	; (8002258 <HAL_UART_Init+0x204>)
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80021ae:	031b      	lsls	r3, r3, #12
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80021b0:	4010      	ands	r0, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80021b2:	0f5b      	lsrs	r3, r3, #29
        huart->Instance->BRR = brrtemp;
 80021b4:	4318      	orrs	r0, r3
  huart->RxISR = NULL;
 80021b6:	2300      	movs	r3, #0
        huart->Instance->BRR = brrtemp;
 80021b8:	6822      	ldr	r2, [r4, #0]
 80021ba:	60d0      	str	r0, [r2, #12]
  huart->RxISR = NULL;
 80021bc:	6663      	str	r3, [r4, #100]	; 0x64
  huart->TxISR = NULL;
 80021be:	66a3      	str	r3, [r4, #104]	; 0x68
  return ret;
 80021c0:	e790      	b.n	80020e4 <HAL_UART_Init+0x90>
    switch (clocksource)
 80021c2:	2b08      	cmp	r3, #8
 80021c4:	d0c7      	beq.n	8002156 <HAL_UART_Init+0x102>
 80021c6:	e775      	b.n	80020b4 <HAL_UART_Init+0x60>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80021c8:	2180      	movs	r1, #128	; 0x80
 80021ca:	4b24      	ldr	r3, [pc, #144]	; (800225c <HAL_UART_Init+0x208>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	9300      	str	r3, [sp, #0]
 80021d0:	0389      	lsls	r1, r1, #14
 80021d2:	0003      	movs	r3, r0
 80021d4:	0020      	movs	r0, r4
 80021d6:	f7ff fec5 	bl	8001f64 <UART_WaitOnFlagUntilTimeout>
 80021da:	2800      	cmp	r0, #0
 80021dc:	d10e      	bne.n	80021fc <HAL_UART_Init+0x1a8>
 80021de:	6823      	ldr	r3, [r4, #0]
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	075b      	lsls	r3, r3, #29
 80021e4:	d59b      	bpl.n	800211e <HAL_UART_Init+0xca>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80021e6:	2180      	movs	r1, #128	; 0x80
 80021e8:	4b1c      	ldr	r3, [pc, #112]	; (800225c <HAL_UART_Init+0x208>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	9300      	str	r3, [sp, #0]
 80021ee:	0020      	movs	r0, r4
 80021f0:	0033      	movs	r3, r6
 80021f2:	03c9      	lsls	r1, r1, #15
 80021f4:	f7ff feb6 	bl	8001f64 <UART_WaitOnFlagUntilTimeout>
 80021f8:	2800      	cmp	r0, #0
 80021fa:	d090      	beq.n	800211e <HAL_UART_Init+0xca>
      return HAL_TIMEOUT;
 80021fc:	2003      	movs	r0, #3
 80021fe:	e75d      	b.n	80020bc <HAL_UART_Init+0x68>
    return HAL_ERROR;
 8002200:	2001      	movs	r0, #1
 8002202:	e75b      	b.n	80020bc <HAL_UART_Init+0x68>
        pclk = HAL_RCC_GetSysClockFreq();
 8002204:	f7ff f926 	bl	8001454 <HAL_RCC_GetSysClockFreq>
        break;
 8002208:	e767      	b.n	80020da <HAL_UART_Init+0x86>
    switch (clocksource)
 800220a:	2b04      	cmp	r3, #4
 800220c:	d007      	beq.n	800221e <HAL_UART_Init+0x1ca>
 800220e:	d809      	bhi.n	8002224 <HAL_UART_Init+0x1d0>
 8002210:	2b00      	cmp	r3, #0
 8002212:	d0b9      	beq.n	8002188 <HAL_UART_Init+0x134>
 8002214:	2b02      	cmp	r3, #2
 8002216:	d000      	beq.n	800221a <HAL_UART_Init+0x1c6>
 8002218:	e74c      	b.n	80020b4 <HAL_UART_Init+0x60>
 800221a:	4811      	ldr	r0, [pc, #68]	; (8002260 <HAL_UART_Init+0x20c>)
 800221c:	e7b9      	b.n	8002192 <HAL_UART_Init+0x13e>
        pclk = HAL_RCC_GetSysClockFreq();
 800221e:	f7ff f919 	bl	8001454 <HAL_RCC_GetSysClockFreq>
        break;
 8002222:	e7b3      	b.n	800218c <HAL_UART_Init+0x138>
    switch (clocksource)
 8002224:	2080      	movs	r0, #128	; 0x80
 8002226:	0240      	lsls	r0, r0, #9
 8002228:	2b08      	cmp	r3, #8
 800222a:	d0b2      	beq.n	8002192 <HAL_UART_Init+0x13e>
 800222c:	e742      	b.n	80020b4 <HAL_UART_Init+0x60>
 800222e:	46c0      	nop			; (mov r8, r8)
 8002230:	efff69f3 	.word	0xefff69f3
 8002234:	ffffcfff 	.word	0xffffcfff
 8002238:	fffff4ff 	.word	0xfffff4ff
 800223c:	40013800 	.word	0x40013800
 8002240:	40004400 	.word	0x40004400
 8002244:	40021000 	.word	0x40021000
 8002248:	fffff7ff 	.word	0xfffff7ff
 800224c:	08003414 	.word	0x08003414
 8002250:	007a1200 	.word	0x007a1200
 8002254:	0000ffef 	.word	0x0000ffef
 8002258:	0000fff0 	.word	0x0000fff0
 800225c:	01ffffff 	.word	0x01ffffff
 8002260:	00f42400 	.word	0x00f42400

08002264 <__assert_func>:
 8002264:	b530      	push	{r4, r5, lr}
 8002266:	0014      	movs	r4, r2
 8002268:	001a      	movs	r2, r3
 800226a:	4b09      	ldr	r3, [pc, #36]	; (8002290 <__assert_func+0x2c>)
 800226c:	0005      	movs	r5, r0
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	b085      	sub	sp, #20
 8002272:	68d8      	ldr	r0, [r3, #12]
 8002274:	4b07      	ldr	r3, [pc, #28]	; (8002294 <__assert_func+0x30>)
 8002276:	2c00      	cmp	r4, #0
 8002278:	d101      	bne.n	800227e <__assert_func+0x1a>
 800227a:	4b07      	ldr	r3, [pc, #28]	; (8002298 <__assert_func+0x34>)
 800227c:	001c      	movs	r4, r3
 800227e:	9301      	str	r3, [sp, #4]
 8002280:	9100      	str	r1, [sp, #0]
 8002282:	002b      	movs	r3, r5
 8002284:	4905      	ldr	r1, [pc, #20]	; (800229c <__assert_func+0x38>)
 8002286:	9402      	str	r4, [sp, #8]
 8002288:	f000 f810 	bl	80022ac <fiprintf>
 800228c:	f000 fcc0 	bl	8002c10 <abort>
 8002290:	20000020 	.word	0x20000020
 8002294:	08003417 	.word	0x08003417
 8002298:	08003452 	.word	0x08003452
 800229c:	08003424 	.word	0x08003424

080022a0 <__errno>:
 80022a0:	4b01      	ldr	r3, [pc, #4]	; (80022a8 <__errno+0x8>)
 80022a2:	6818      	ldr	r0, [r3, #0]
 80022a4:	4770      	bx	lr
 80022a6:	46c0      	nop			; (mov r8, r8)
 80022a8:	20000020 	.word	0x20000020

080022ac <fiprintf>:
 80022ac:	b40e      	push	{r1, r2, r3}
 80022ae:	b503      	push	{r0, r1, lr}
 80022b0:	0001      	movs	r1, r0
 80022b2:	ab03      	add	r3, sp, #12
 80022b4:	4804      	ldr	r0, [pc, #16]	; (80022c8 <fiprintf+0x1c>)
 80022b6:	cb04      	ldmia	r3!, {r2}
 80022b8:	6800      	ldr	r0, [r0, #0]
 80022ba:	9301      	str	r3, [sp, #4]
 80022bc:	f000 f90c 	bl	80024d8 <_vfiprintf_r>
 80022c0:	b002      	add	sp, #8
 80022c2:	bc08      	pop	{r3}
 80022c4:	b003      	add	sp, #12
 80022c6:	4718      	bx	r3
 80022c8:	20000020 	.word	0x20000020

080022cc <__libc_init_array>:
 80022cc:	b570      	push	{r4, r5, r6, lr}
 80022ce:	2600      	movs	r6, #0
 80022d0:	4d0c      	ldr	r5, [pc, #48]	; (8002304 <__libc_init_array+0x38>)
 80022d2:	4c0d      	ldr	r4, [pc, #52]	; (8002308 <__libc_init_array+0x3c>)
 80022d4:	1b64      	subs	r4, r4, r5
 80022d6:	10a4      	asrs	r4, r4, #2
 80022d8:	42a6      	cmp	r6, r4
 80022da:	d109      	bne.n	80022f0 <__libc_init_array+0x24>
 80022dc:	2600      	movs	r6, #0
 80022de:	f001 f801 	bl	80032e4 <_init>
 80022e2:	4d0a      	ldr	r5, [pc, #40]	; (800230c <__libc_init_array+0x40>)
 80022e4:	4c0a      	ldr	r4, [pc, #40]	; (8002310 <__libc_init_array+0x44>)
 80022e6:	1b64      	subs	r4, r4, r5
 80022e8:	10a4      	asrs	r4, r4, #2
 80022ea:	42a6      	cmp	r6, r4
 80022ec:	d105      	bne.n	80022fa <__libc_init_array+0x2e>
 80022ee:	bd70      	pop	{r4, r5, r6, pc}
 80022f0:	00b3      	lsls	r3, r6, #2
 80022f2:	58eb      	ldr	r3, [r5, r3]
 80022f4:	4798      	blx	r3
 80022f6:	3601      	adds	r6, #1
 80022f8:	e7ee      	b.n	80022d8 <__libc_init_array+0xc>
 80022fa:	00b3      	lsls	r3, r6, #2
 80022fc:	58eb      	ldr	r3, [r5, r3]
 80022fe:	4798      	blx	r3
 8002300:	3601      	adds	r6, #1
 8002302:	e7f2      	b.n	80022ea <__libc_init_array+0x1e>
 8002304:	080034ec 	.word	0x080034ec
 8002308:	080034ec 	.word	0x080034ec
 800230c:	080034ec 	.word	0x080034ec
 8002310:	080034f0 	.word	0x080034f0

08002314 <malloc>:
 8002314:	b510      	push	{r4, lr}
 8002316:	4b03      	ldr	r3, [pc, #12]	; (8002324 <malloc+0x10>)
 8002318:	0001      	movs	r1, r0
 800231a:	6818      	ldr	r0, [r3, #0]
 800231c:	f000 f856 	bl	80023cc <_malloc_r>
 8002320:	bd10      	pop	{r4, pc}
 8002322:	46c0      	nop			; (mov r8, r8)
 8002324:	20000020 	.word	0x20000020

08002328 <memset>:
 8002328:	0003      	movs	r3, r0
 800232a:	1882      	adds	r2, r0, r2
 800232c:	4293      	cmp	r3, r2
 800232e:	d100      	bne.n	8002332 <memset+0xa>
 8002330:	4770      	bx	lr
 8002332:	7019      	strb	r1, [r3, #0]
 8002334:	3301      	adds	r3, #1
 8002336:	e7f9      	b.n	800232c <memset+0x4>

08002338 <_free_r>:
 8002338:	b570      	push	{r4, r5, r6, lr}
 800233a:	0005      	movs	r5, r0
 800233c:	2900      	cmp	r1, #0
 800233e:	d010      	beq.n	8002362 <_free_r+0x2a>
 8002340:	1f0c      	subs	r4, r1, #4
 8002342:	6823      	ldr	r3, [r4, #0]
 8002344:	2b00      	cmp	r3, #0
 8002346:	da00      	bge.n	800234a <_free_r+0x12>
 8002348:	18e4      	adds	r4, r4, r3
 800234a:	0028      	movs	r0, r5
 800234c:	f000 feb2 	bl	80030b4 <__malloc_lock>
 8002350:	4a1d      	ldr	r2, [pc, #116]	; (80023c8 <_free_r+0x90>)
 8002352:	6813      	ldr	r3, [r2, #0]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d105      	bne.n	8002364 <_free_r+0x2c>
 8002358:	6063      	str	r3, [r4, #4]
 800235a:	6014      	str	r4, [r2, #0]
 800235c:	0028      	movs	r0, r5
 800235e:	f000 feb1 	bl	80030c4 <__malloc_unlock>
 8002362:	bd70      	pop	{r4, r5, r6, pc}
 8002364:	42a3      	cmp	r3, r4
 8002366:	d908      	bls.n	800237a <_free_r+0x42>
 8002368:	6821      	ldr	r1, [r4, #0]
 800236a:	1860      	adds	r0, r4, r1
 800236c:	4283      	cmp	r3, r0
 800236e:	d1f3      	bne.n	8002358 <_free_r+0x20>
 8002370:	6818      	ldr	r0, [r3, #0]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	1841      	adds	r1, r0, r1
 8002376:	6021      	str	r1, [r4, #0]
 8002378:	e7ee      	b.n	8002358 <_free_r+0x20>
 800237a:	001a      	movs	r2, r3
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d001      	beq.n	8002386 <_free_r+0x4e>
 8002382:	42a3      	cmp	r3, r4
 8002384:	d9f9      	bls.n	800237a <_free_r+0x42>
 8002386:	6811      	ldr	r1, [r2, #0]
 8002388:	1850      	adds	r0, r2, r1
 800238a:	42a0      	cmp	r0, r4
 800238c:	d10b      	bne.n	80023a6 <_free_r+0x6e>
 800238e:	6820      	ldr	r0, [r4, #0]
 8002390:	1809      	adds	r1, r1, r0
 8002392:	1850      	adds	r0, r2, r1
 8002394:	6011      	str	r1, [r2, #0]
 8002396:	4283      	cmp	r3, r0
 8002398:	d1e0      	bne.n	800235c <_free_r+0x24>
 800239a:	6818      	ldr	r0, [r3, #0]
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	1841      	adds	r1, r0, r1
 80023a0:	6011      	str	r1, [r2, #0]
 80023a2:	6053      	str	r3, [r2, #4]
 80023a4:	e7da      	b.n	800235c <_free_r+0x24>
 80023a6:	42a0      	cmp	r0, r4
 80023a8:	d902      	bls.n	80023b0 <_free_r+0x78>
 80023aa:	230c      	movs	r3, #12
 80023ac:	602b      	str	r3, [r5, #0]
 80023ae:	e7d5      	b.n	800235c <_free_r+0x24>
 80023b0:	6821      	ldr	r1, [r4, #0]
 80023b2:	1860      	adds	r0, r4, r1
 80023b4:	4283      	cmp	r3, r0
 80023b6:	d103      	bne.n	80023c0 <_free_r+0x88>
 80023b8:	6818      	ldr	r0, [r3, #0]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	1841      	adds	r1, r0, r1
 80023be:	6021      	str	r1, [r4, #0]
 80023c0:	6063      	str	r3, [r4, #4]
 80023c2:	6054      	str	r4, [r2, #4]
 80023c4:	e7ca      	b.n	800235c <_free_r+0x24>
 80023c6:	46c0      	nop			; (mov r8, r8)
 80023c8:	20000144 	.word	0x20000144

080023cc <_malloc_r>:
 80023cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023ce:	2303      	movs	r3, #3
 80023d0:	1ccd      	adds	r5, r1, #3
 80023d2:	439d      	bics	r5, r3
 80023d4:	3508      	adds	r5, #8
 80023d6:	0006      	movs	r6, r0
 80023d8:	2d0c      	cmp	r5, #12
 80023da:	d21f      	bcs.n	800241c <_malloc_r+0x50>
 80023dc:	250c      	movs	r5, #12
 80023de:	42a9      	cmp	r1, r5
 80023e0:	d81e      	bhi.n	8002420 <_malloc_r+0x54>
 80023e2:	0030      	movs	r0, r6
 80023e4:	f000 fe66 	bl	80030b4 <__malloc_lock>
 80023e8:	4925      	ldr	r1, [pc, #148]	; (8002480 <_malloc_r+0xb4>)
 80023ea:	680a      	ldr	r2, [r1, #0]
 80023ec:	0014      	movs	r4, r2
 80023ee:	2c00      	cmp	r4, #0
 80023f0:	d11a      	bne.n	8002428 <_malloc_r+0x5c>
 80023f2:	4f24      	ldr	r7, [pc, #144]	; (8002484 <_malloc_r+0xb8>)
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d104      	bne.n	8002404 <_malloc_r+0x38>
 80023fa:	0021      	movs	r1, r4
 80023fc:	0030      	movs	r0, r6
 80023fe:	f000 fb27 	bl	8002a50 <_sbrk_r>
 8002402:	6038      	str	r0, [r7, #0]
 8002404:	0029      	movs	r1, r5
 8002406:	0030      	movs	r0, r6
 8002408:	f000 fb22 	bl	8002a50 <_sbrk_r>
 800240c:	1c43      	adds	r3, r0, #1
 800240e:	d12b      	bne.n	8002468 <_malloc_r+0x9c>
 8002410:	230c      	movs	r3, #12
 8002412:	0030      	movs	r0, r6
 8002414:	6033      	str	r3, [r6, #0]
 8002416:	f000 fe55 	bl	80030c4 <__malloc_unlock>
 800241a:	e003      	b.n	8002424 <_malloc_r+0x58>
 800241c:	2d00      	cmp	r5, #0
 800241e:	dade      	bge.n	80023de <_malloc_r+0x12>
 8002420:	230c      	movs	r3, #12
 8002422:	6033      	str	r3, [r6, #0]
 8002424:	2000      	movs	r0, #0
 8002426:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002428:	6823      	ldr	r3, [r4, #0]
 800242a:	1b5b      	subs	r3, r3, r5
 800242c:	d419      	bmi.n	8002462 <_malloc_r+0x96>
 800242e:	2b0b      	cmp	r3, #11
 8002430:	d903      	bls.n	800243a <_malloc_r+0x6e>
 8002432:	6023      	str	r3, [r4, #0]
 8002434:	18e4      	adds	r4, r4, r3
 8002436:	6025      	str	r5, [r4, #0]
 8002438:	e003      	b.n	8002442 <_malloc_r+0x76>
 800243a:	6863      	ldr	r3, [r4, #4]
 800243c:	42a2      	cmp	r2, r4
 800243e:	d10e      	bne.n	800245e <_malloc_r+0x92>
 8002440:	600b      	str	r3, [r1, #0]
 8002442:	0030      	movs	r0, r6
 8002444:	f000 fe3e 	bl	80030c4 <__malloc_unlock>
 8002448:	0020      	movs	r0, r4
 800244a:	2207      	movs	r2, #7
 800244c:	300b      	adds	r0, #11
 800244e:	1d23      	adds	r3, r4, #4
 8002450:	4390      	bics	r0, r2
 8002452:	1ac2      	subs	r2, r0, r3
 8002454:	4298      	cmp	r0, r3
 8002456:	d0e6      	beq.n	8002426 <_malloc_r+0x5a>
 8002458:	1a1b      	subs	r3, r3, r0
 800245a:	50a3      	str	r3, [r4, r2]
 800245c:	e7e3      	b.n	8002426 <_malloc_r+0x5a>
 800245e:	6053      	str	r3, [r2, #4]
 8002460:	e7ef      	b.n	8002442 <_malloc_r+0x76>
 8002462:	0022      	movs	r2, r4
 8002464:	6864      	ldr	r4, [r4, #4]
 8002466:	e7c2      	b.n	80023ee <_malloc_r+0x22>
 8002468:	2303      	movs	r3, #3
 800246a:	1cc4      	adds	r4, r0, #3
 800246c:	439c      	bics	r4, r3
 800246e:	42a0      	cmp	r0, r4
 8002470:	d0e1      	beq.n	8002436 <_malloc_r+0x6a>
 8002472:	1a21      	subs	r1, r4, r0
 8002474:	0030      	movs	r0, r6
 8002476:	f000 faeb 	bl	8002a50 <_sbrk_r>
 800247a:	1c43      	adds	r3, r0, #1
 800247c:	d1db      	bne.n	8002436 <_malloc_r+0x6a>
 800247e:	e7c7      	b.n	8002410 <_malloc_r+0x44>
 8002480:	20000144 	.word	0x20000144
 8002484:	20000148 	.word	0x20000148

08002488 <__sfputc_r>:
 8002488:	6893      	ldr	r3, [r2, #8]
 800248a:	b510      	push	{r4, lr}
 800248c:	3b01      	subs	r3, #1
 800248e:	6093      	str	r3, [r2, #8]
 8002490:	2b00      	cmp	r3, #0
 8002492:	da04      	bge.n	800249e <__sfputc_r+0x16>
 8002494:	6994      	ldr	r4, [r2, #24]
 8002496:	42a3      	cmp	r3, r4
 8002498:	db07      	blt.n	80024aa <__sfputc_r+0x22>
 800249a:	290a      	cmp	r1, #10
 800249c:	d005      	beq.n	80024aa <__sfputc_r+0x22>
 800249e:	6813      	ldr	r3, [r2, #0]
 80024a0:	1c58      	adds	r0, r3, #1
 80024a2:	6010      	str	r0, [r2, #0]
 80024a4:	7019      	strb	r1, [r3, #0]
 80024a6:	0008      	movs	r0, r1
 80024a8:	bd10      	pop	{r4, pc}
 80024aa:	f000 fae3 	bl	8002a74 <__swbuf_r>
 80024ae:	0001      	movs	r1, r0
 80024b0:	e7f9      	b.n	80024a6 <__sfputc_r+0x1e>

080024b2 <__sfputs_r>:
 80024b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024b4:	0006      	movs	r6, r0
 80024b6:	000f      	movs	r7, r1
 80024b8:	0014      	movs	r4, r2
 80024ba:	18d5      	adds	r5, r2, r3
 80024bc:	42ac      	cmp	r4, r5
 80024be:	d101      	bne.n	80024c4 <__sfputs_r+0x12>
 80024c0:	2000      	movs	r0, #0
 80024c2:	e007      	b.n	80024d4 <__sfputs_r+0x22>
 80024c4:	7821      	ldrb	r1, [r4, #0]
 80024c6:	003a      	movs	r2, r7
 80024c8:	0030      	movs	r0, r6
 80024ca:	f7ff ffdd 	bl	8002488 <__sfputc_r>
 80024ce:	3401      	adds	r4, #1
 80024d0:	1c43      	adds	r3, r0, #1
 80024d2:	d1f3      	bne.n	80024bc <__sfputs_r+0xa>
 80024d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080024d8 <_vfiprintf_r>:
 80024d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024da:	b0a1      	sub	sp, #132	; 0x84
 80024dc:	0006      	movs	r6, r0
 80024de:	000c      	movs	r4, r1
 80024e0:	001f      	movs	r7, r3
 80024e2:	9203      	str	r2, [sp, #12]
 80024e4:	2800      	cmp	r0, #0
 80024e6:	d004      	beq.n	80024f2 <_vfiprintf_r+0x1a>
 80024e8:	6983      	ldr	r3, [r0, #24]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d101      	bne.n	80024f2 <_vfiprintf_r+0x1a>
 80024ee:	f000 fcc5 	bl	8002e7c <__sinit>
 80024f2:	4b8e      	ldr	r3, [pc, #568]	; (800272c <_vfiprintf_r+0x254>)
 80024f4:	429c      	cmp	r4, r3
 80024f6:	d11c      	bne.n	8002532 <_vfiprintf_r+0x5a>
 80024f8:	6874      	ldr	r4, [r6, #4]
 80024fa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80024fc:	07db      	lsls	r3, r3, #31
 80024fe:	d405      	bmi.n	800250c <_vfiprintf_r+0x34>
 8002500:	89a3      	ldrh	r3, [r4, #12]
 8002502:	059b      	lsls	r3, r3, #22
 8002504:	d402      	bmi.n	800250c <_vfiprintf_r+0x34>
 8002506:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002508:	f000 fd59 	bl	8002fbe <__retarget_lock_acquire_recursive>
 800250c:	89a3      	ldrh	r3, [r4, #12]
 800250e:	071b      	lsls	r3, r3, #28
 8002510:	d502      	bpl.n	8002518 <_vfiprintf_r+0x40>
 8002512:	6923      	ldr	r3, [r4, #16]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d11d      	bne.n	8002554 <_vfiprintf_r+0x7c>
 8002518:	0021      	movs	r1, r4
 800251a:	0030      	movs	r0, r6
 800251c:	f000 fb00 	bl	8002b20 <__swsetup_r>
 8002520:	2800      	cmp	r0, #0
 8002522:	d017      	beq.n	8002554 <_vfiprintf_r+0x7c>
 8002524:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002526:	07db      	lsls	r3, r3, #31
 8002528:	d50d      	bpl.n	8002546 <_vfiprintf_r+0x6e>
 800252a:	2001      	movs	r0, #1
 800252c:	4240      	negs	r0, r0
 800252e:	b021      	add	sp, #132	; 0x84
 8002530:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002532:	4b7f      	ldr	r3, [pc, #508]	; (8002730 <_vfiprintf_r+0x258>)
 8002534:	429c      	cmp	r4, r3
 8002536:	d101      	bne.n	800253c <_vfiprintf_r+0x64>
 8002538:	68b4      	ldr	r4, [r6, #8]
 800253a:	e7de      	b.n	80024fa <_vfiprintf_r+0x22>
 800253c:	4b7d      	ldr	r3, [pc, #500]	; (8002734 <_vfiprintf_r+0x25c>)
 800253e:	429c      	cmp	r4, r3
 8002540:	d1db      	bne.n	80024fa <_vfiprintf_r+0x22>
 8002542:	68f4      	ldr	r4, [r6, #12]
 8002544:	e7d9      	b.n	80024fa <_vfiprintf_r+0x22>
 8002546:	89a3      	ldrh	r3, [r4, #12]
 8002548:	059b      	lsls	r3, r3, #22
 800254a:	d4ee      	bmi.n	800252a <_vfiprintf_r+0x52>
 800254c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800254e:	f000 fd37 	bl	8002fc0 <__retarget_lock_release_recursive>
 8002552:	e7ea      	b.n	800252a <_vfiprintf_r+0x52>
 8002554:	2300      	movs	r3, #0
 8002556:	ad08      	add	r5, sp, #32
 8002558:	616b      	str	r3, [r5, #20]
 800255a:	3320      	adds	r3, #32
 800255c:	766b      	strb	r3, [r5, #25]
 800255e:	3310      	adds	r3, #16
 8002560:	76ab      	strb	r3, [r5, #26]
 8002562:	9707      	str	r7, [sp, #28]
 8002564:	9f03      	ldr	r7, [sp, #12]
 8002566:	783b      	ldrb	r3, [r7, #0]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d001      	beq.n	8002570 <_vfiprintf_r+0x98>
 800256c:	2b25      	cmp	r3, #37	; 0x25
 800256e:	d14e      	bne.n	800260e <_vfiprintf_r+0x136>
 8002570:	9b03      	ldr	r3, [sp, #12]
 8002572:	1afb      	subs	r3, r7, r3
 8002574:	9305      	str	r3, [sp, #20]
 8002576:	9b03      	ldr	r3, [sp, #12]
 8002578:	429f      	cmp	r7, r3
 800257a:	d00d      	beq.n	8002598 <_vfiprintf_r+0xc0>
 800257c:	9b05      	ldr	r3, [sp, #20]
 800257e:	0021      	movs	r1, r4
 8002580:	0030      	movs	r0, r6
 8002582:	9a03      	ldr	r2, [sp, #12]
 8002584:	f7ff ff95 	bl	80024b2 <__sfputs_r>
 8002588:	1c43      	adds	r3, r0, #1
 800258a:	d100      	bne.n	800258e <_vfiprintf_r+0xb6>
 800258c:	e0b5      	b.n	80026fa <_vfiprintf_r+0x222>
 800258e:	696a      	ldr	r2, [r5, #20]
 8002590:	9b05      	ldr	r3, [sp, #20]
 8002592:	4694      	mov	ip, r2
 8002594:	4463      	add	r3, ip
 8002596:	616b      	str	r3, [r5, #20]
 8002598:	783b      	ldrb	r3, [r7, #0]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d100      	bne.n	80025a0 <_vfiprintf_r+0xc8>
 800259e:	e0ac      	b.n	80026fa <_vfiprintf_r+0x222>
 80025a0:	2201      	movs	r2, #1
 80025a2:	1c7b      	adds	r3, r7, #1
 80025a4:	9303      	str	r3, [sp, #12]
 80025a6:	2300      	movs	r3, #0
 80025a8:	4252      	negs	r2, r2
 80025aa:	606a      	str	r2, [r5, #4]
 80025ac:	a904      	add	r1, sp, #16
 80025ae:	3254      	adds	r2, #84	; 0x54
 80025b0:	1852      	adds	r2, r2, r1
 80025b2:	602b      	str	r3, [r5, #0]
 80025b4:	60eb      	str	r3, [r5, #12]
 80025b6:	60ab      	str	r3, [r5, #8]
 80025b8:	7013      	strb	r3, [r2, #0]
 80025ba:	65ab      	str	r3, [r5, #88]	; 0x58
 80025bc:	9b03      	ldr	r3, [sp, #12]
 80025be:	2205      	movs	r2, #5
 80025c0:	7819      	ldrb	r1, [r3, #0]
 80025c2:	485d      	ldr	r0, [pc, #372]	; (8002738 <_vfiprintf_r+0x260>)
 80025c4:	f000 fd6a 	bl	800309c <memchr>
 80025c8:	9b03      	ldr	r3, [sp, #12]
 80025ca:	1c5f      	adds	r7, r3, #1
 80025cc:	2800      	cmp	r0, #0
 80025ce:	d120      	bne.n	8002612 <_vfiprintf_r+0x13a>
 80025d0:	682a      	ldr	r2, [r5, #0]
 80025d2:	06d3      	lsls	r3, r2, #27
 80025d4:	d504      	bpl.n	80025e0 <_vfiprintf_r+0x108>
 80025d6:	2353      	movs	r3, #83	; 0x53
 80025d8:	a904      	add	r1, sp, #16
 80025da:	185b      	adds	r3, r3, r1
 80025dc:	2120      	movs	r1, #32
 80025de:	7019      	strb	r1, [r3, #0]
 80025e0:	0713      	lsls	r3, r2, #28
 80025e2:	d504      	bpl.n	80025ee <_vfiprintf_r+0x116>
 80025e4:	2353      	movs	r3, #83	; 0x53
 80025e6:	a904      	add	r1, sp, #16
 80025e8:	185b      	adds	r3, r3, r1
 80025ea:	212b      	movs	r1, #43	; 0x2b
 80025ec:	7019      	strb	r1, [r3, #0]
 80025ee:	9b03      	ldr	r3, [sp, #12]
 80025f0:	781b      	ldrb	r3, [r3, #0]
 80025f2:	2b2a      	cmp	r3, #42	; 0x2a
 80025f4:	d016      	beq.n	8002624 <_vfiprintf_r+0x14c>
 80025f6:	2100      	movs	r1, #0
 80025f8:	68eb      	ldr	r3, [r5, #12]
 80025fa:	9f03      	ldr	r7, [sp, #12]
 80025fc:	783a      	ldrb	r2, [r7, #0]
 80025fe:	1c78      	adds	r0, r7, #1
 8002600:	3a30      	subs	r2, #48	; 0x30
 8002602:	4684      	mov	ip, r0
 8002604:	2a09      	cmp	r2, #9
 8002606:	d94f      	bls.n	80026a8 <_vfiprintf_r+0x1d0>
 8002608:	2900      	cmp	r1, #0
 800260a:	d111      	bne.n	8002630 <_vfiprintf_r+0x158>
 800260c:	e017      	b.n	800263e <_vfiprintf_r+0x166>
 800260e:	3701      	adds	r7, #1
 8002610:	e7a9      	b.n	8002566 <_vfiprintf_r+0x8e>
 8002612:	4b49      	ldr	r3, [pc, #292]	; (8002738 <_vfiprintf_r+0x260>)
 8002614:	682a      	ldr	r2, [r5, #0]
 8002616:	1ac0      	subs	r0, r0, r3
 8002618:	2301      	movs	r3, #1
 800261a:	4083      	lsls	r3, r0
 800261c:	4313      	orrs	r3, r2
 800261e:	602b      	str	r3, [r5, #0]
 8002620:	9703      	str	r7, [sp, #12]
 8002622:	e7cb      	b.n	80025bc <_vfiprintf_r+0xe4>
 8002624:	9b07      	ldr	r3, [sp, #28]
 8002626:	1d19      	adds	r1, r3, #4
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	9107      	str	r1, [sp, #28]
 800262c:	2b00      	cmp	r3, #0
 800262e:	db01      	blt.n	8002634 <_vfiprintf_r+0x15c>
 8002630:	930b      	str	r3, [sp, #44]	; 0x2c
 8002632:	e004      	b.n	800263e <_vfiprintf_r+0x166>
 8002634:	425b      	negs	r3, r3
 8002636:	60eb      	str	r3, [r5, #12]
 8002638:	2302      	movs	r3, #2
 800263a:	4313      	orrs	r3, r2
 800263c:	602b      	str	r3, [r5, #0]
 800263e:	783b      	ldrb	r3, [r7, #0]
 8002640:	2b2e      	cmp	r3, #46	; 0x2e
 8002642:	d10a      	bne.n	800265a <_vfiprintf_r+0x182>
 8002644:	787b      	ldrb	r3, [r7, #1]
 8002646:	2b2a      	cmp	r3, #42	; 0x2a
 8002648:	d137      	bne.n	80026ba <_vfiprintf_r+0x1e2>
 800264a:	9b07      	ldr	r3, [sp, #28]
 800264c:	3702      	adds	r7, #2
 800264e:	1d1a      	adds	r2, r3, #4
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	9207      	str	r2, [sp, #28]
 8002654:	2b00      	cmp	r3, #0
 8002656:	db2d      	blt.n	80026b4 <_vfiprintf_r+0x1dc>
 8002658:	9309      	str	r3, [sp, #36]	; 0x24
 800265a:	2203      	movs	r2, #3
 800265c:	7839      	ldrb	r1, [r7, #0]
 800265e:	4837      	ldr	r0, [pc, #220]	; (800273c <_vfiprintf_r+0x264>)
 8002660:	f000 fd1c 	bl	800309c <memchr>
 8002664:	2800      	cmp	r0, #0
 8002666:	d007      	beq.n	8002678 <_vfiprintf_r+0x1a0>
 8002668:	4b34      	ldr	r3, [pc, #208]	; (800273c <_vfiprintf_r+0x264>)
 800266a:	682a      	ldr	r2, [r5, #0]
 800266c:	1ac0      	subs	r0, r0, r3
 800266e:	2340      	movs	r3, #64	; 0x40
 8002670:	4083      	lsls	r3, r0
 8002672:	4313      	orrs	r3, r2
 8002674:	3701      	adds	r7, #1
 8002676:	602b      	str	r3, [r5, #0]
 8002678:	7839      	ldrb	r1, [r7, #0]
 800267a:	1c7b      	adds	r3, r7, #1
 800267c:	2206      	movs	r2, #6
 800267e:	4830      	ldr	r0, [pc, #192]	; (8002740 <_vfiprintf_r+0x268>)
 8002680:	9303      	str	r3, [sp, #12]
 8002682:	7629      	strb	r1, [r5, #24]
 8002684:	f000 fd0a 	bl	800309c <memchr>
 8002688:	2800      	cmp	r0, #0
 800268a:	d045      	beq.n	8002718 <_vfiprintf_r+0x240>
 800268c:	4b2d      	ldr	r3, [pc, #180]	; (8002744 <_vfiprintf_r+0x26c>)
 800268e:	2b00      	cmp	r3, #0
 8002690:	d127      	bne.n	80026e2 <_vfiprintf_r+0x20a>
 8002692:	2207      	movs	r2, #7
 8002694:	9b07      	ldr	r3, [sp, #28]
 8002696:	3307      	adds	r3, #7
 8002698:	4393      	bics	r3, r2
 800269a:	3308      	adds	r3, #8
 800269c:	9307      	str	r3, [sp, #28]
 800269e:	696b      	ldr	r3, [r5, #20]
 80026a0:	9a04      	ldr	r2, [sp, #16]
 80026a2:	189b      	adds	r3, r3, r2
 80026a4:	616b      	str	r3, [r5, #20]
 80026a6:	e75d      	b.n	8002564 <_vfiprintf_r+0x8c>
 80026a8:	210a      	movs	r1, #10
 80026aa:	434b      	muls	r3, r1
 80026ac:	4667      	mov	r7, ip
 80026ae:	189b      	adds	r3, r3, r2
 80026b0:	3909      	subs	r1, #9
 80026b2:	e7a3      	b.n	80025fc <_vfiprintf_r+0x124>
 80026b4:	2301      	movs	r3, #1
 80026b6:	425b      	negs	r3, r3
 80026b8:	e7ce      	b.n	8002658 <_vfiprintf_r+0x180>
 80026ba:	2300      	movs	r3, #0
 80026bc:	001a      	movs	r2, r3
 80026be:	3701      	adds	r7, #1
 80026c0:	606b      	str	r3, [r5, #4]
 80026c2:	7839      	ldrb	r1, [r7, #0]
 80026c4:	1c78      	adds	r0, r7, #1
 80026c6:	3930      	subs	r1, #48	; 0x30
 80026c8:	4684      	mov	ip, r0
 80026ca:	2909      	cmp	r1, #9
 80026cc:	d903      	bls.n	80026d6 <_vfiprintf_r+0x1fe>
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d0c3      	beq.n	800265a <_vfiprintf_r+0x182>
 80026d2:	9209      	str	r2, [sp, #36]	; 0x24
 80026d4:	e7c1      	b.n	800265a <_vfiprintf_r+0x182>
 80026d6:	230a      	movs	r3, #10
 80026d8:	435a      	muls	r2, r3
 80026da:	4667      	mov	r7, ip
 80026dc:	1852      	adds	r2, r2, r1
 80026de:	3b09      	subs	r3, #9
 80026e0:	e7ef      	b.n	80026c2 <_vfiprintf_r+0x1ea>
 80026e2:	ab07      	add	r3, sp, #28
 80026e4:	9300      	str	r3, [sp, #0]
 80026e6:	0022      	movs	r2, r4
 80026e8:	0029      	movs	r1, r5
 80026ea:	0030      	movs	r0, r6
 80026ec:	4b16      	ldr	r3, [pc, #88]	; (8002748 <_vfiprintf_r+0x270>)
 80026ee:	e000      	b.n	80026f2 <_vfiprintf_r+0x21a>
 80026f0:	bf00      	nop
 80026f2:	9004      	str	r0, [sp, #16]
 80026f4:	9b04      	ldr	r3, [sp, #16]
 80026f6:	3301      	adds	r3, #1
 80026f8:	d1d1      	bne.n	800269e <_vfiprintf_r+0x1c6>
 80026fa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80026fc:	07db      	lsls	r3, r3, #31
 80026fe:	d405      	bmi.n	800270c <_vfiprintf_r+0x234>
 8002700:	89a3      	ldrh	r3, [r4, #12]
 8002702:	059b      	lsls	r3, r3, #22
 8002704:	d402      	bmi.n	800270c <_vfiprintf_r+0x234>
 8002706:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002708:	f000 fc5a 	bl	8002fc0 <__retarget_lock_release_recursive>
 800270c:	89a3      	ldrh	r3, [r4, #12]
 800270e:	065b      	lsls	r3, r3, #25
 8002710:	d500      	bpl.n	8002714 <_vfiprintf_r+0x23c>
 8002712:	e70a      	b.n	800252a <_vfiprintf_r+0x52>
 8002714:	980d      	ldr	r0, [sp, #52]	; 0x34
 8002716:	e70a      	b.n	800252e <_vfiprintf_r+0x56>
 8002718:	ab07      	add	r3, sp, #28
 800271a:	9300      	str	r3, [sp, #0]
 800271c:	0022      	movs	r2, r4
 800271e:	0029      	movs	r1, r5
 8002720:	0030      	movs	r0, r6
 8002722:	4b09      	ldr	r3, [pc, #36]	; (8002748 <_vfiprintf_r+0x270>)
 8002724:	f000 f882 	bl	800282c <_printf_i>
 8002728:	e7e3      	b.n	80026f2 <_vfiprintf_r+0x21a>
 800272a:	46c0      	nop			; (mov r8, r8)
 800272c:	080034ac 	.word	0x080034ac
 8002730:	080034cc 	.word	0x080034cc
 8002734:	0800348c 	.word	0x0800348c
 8002738:	08003458 	.word	0x08003458
 800273c:	0800345e 	.word	0x0800345e
 8002740:	08003462 	.word	0x08003462
 8002744:	00000000 	.word	0x00000000
 8002748:	080024b3 	.word	0x080024b3

0800274c <_printf_common>:
 800274c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800274e:	0015      	movs	r5, r2
 8002750:	9301      	str	r3, [sp, #4]
 8002752:	688a      	ldr	r2, [r1, #8]
 8002754:	690b      	ldr	r3, [r1, #16]
 8002756:	000c      	movs	r4, r1
 8002758:	9000      	str	r0, [sp, #0]
 800275a:	4293      	cmp	r3, r2
 800275c:	da00      	bge.n	8002760 <_printf_common+0x14>
 800275e:	0013      	movs	r3, r2
 8002760:	0022      	movs	r2, r4
 8002762:	602b      	str	r3, [r5, #0]
 8002764:	3243      	adds	r2, #67	; 0x43
 8002766:	7812      	ldrb	r2, [r2, #0]
 8002768:	2a00      	cmp	r2, #0
 800276a:	d001      	beq.n	8002770 <_printf_common+0x24>
 800276c:	3301      	adds	r3, #1
 800276e:	602b      	str	r3, [r5, #0]
 8002770:	6823      	ldr	r3, [r4, #0]
 8002772:	069b      	lsls	r3, r3, #26
 8002774:	d502      	bpl.n	800277c <_printf_common+0x30>
 8002776:	682b      	ldr	r3, [r5, #0]
 8002778:	3302      	adds	r3, #2
 800277a:	602b      	str	r3, [r5, #0]
 800277c:	6822      	ldr	r2, [r4, #0]
 800277e:	2306      	movs	r3, #6
 8002780:	0017      	movs	r7, r2
 8002782:	401f      	ands	r7, r3
 8002784:	421a      	tst	r2, r3
 8002786:	d027      	beq.n	80027d8 <_printf_common+0x8c>
 8002788:	0023      	movs	r3, r4
 800278a:	3343      	adds	r3, #67	; 0x43
 800278c:	781b      	ldrb	r3, [r3, #0]
 800278e:	1e5a      	subs	r2, r3, #1
 8002790:	4193      	sbcs	r3, r2
 8002792:	6822      	ldr	r2, [r4, #0]
 8002794:	0692      	lsls	r2, r2, #26
 8002796:	d430      	bmi.n	80027fa <_printf_common+0xae>
 8002798:	0022      	movs	r2, r4
 800279a:	9901      	ldr	r1, [sp, #4]
 800279c:	9800      	ldr	r0, [sp, #0]
 800279e:	9e08      	ldr	r6, [sp, #32]
 80027a0:	3243      	adds	r2, #67	; 0x43
 80027a2:	47b0      	blx	r6
 80027a4:	1c43      	adds	r3, r0, #1
 80027a6:	d025      	beq.n	80027f4 <_printf_common+0xa8>
 80027a8:	2306      	movs	r3, #6
 80027aa:	6820      	ldr	r0, [r4, #0]
 80027ac:	682a      	ldr	r2, [r5, #0]
 80027ae:	68e1      	ldr	r1, [r4, #12]
 80027b0:	2500      	movs	r5, #0
 80027b2:	4003      	ands	r3, r0
 80027b4:	2b04      	cmp	r3, #4
 80027b6:	d103      	bne.n	80027c0 <_printf_common+0x74>
 80027b8:	1a8d      	subs	r5, r1, r2
 80027ba:	43eb      	mvns	r3, r5
 80027bc:	17db      	asrs	r3, r3, #31
 80027be:	401d      	ands	r5, r3
 80027c0:	68a3      	ldr	r3, [r4, #8]
 80027c2:	6922      	ldr	r2, [r4, #16]
 80027c4:	4293      	cmp	r3, r2
 80027c6:	dd01      	ble.n	80027cc <_printf_common+0x80>
 80027c8:	1a9b      	subs	r3, r3, r2
 80027ca:	18ed      	adds	r5, r5, r3
 80027cc:	2700      	movs	r7, #0
 80027ce:	42bd      	cmp	r5, r7
 80027d0:	d120      	bne.n	8002814 <_printf_common+0xc8>
 80027d2:	2000      	movs	r0, #0
 80027d4:	e010      	b.n	80027f8 <_printf_common+0xac>
 80027d6:	3701      	adds	r7, #1
 80027d8:	68e3      	ldr	r3, [r4, #12]
 80027da:	682a      	ldr	r2, [r5, #0]
 80027dc:	1a9b      	subs	r3, r3, r2
 80027de:	42bb      	cmp	r3, r7
 80027e0:	ddd2      	ble.n	8002788 <_printf_common+0x3c>
 80027e2:	0022      	movs	r2, r4
 80027e4:	2301      	movs	r3, #1
 80027e6:	9901      	ldr	r1, [sp, #4]
 80027e8:	9800      	ldr	r0, [sp, #0]
 80027ea:	9e08      	ldr	r6, [sp, #32]
 80027ec:	3219      	adds	r2, #25
 80027ee:	47b0      	blx	r6
 80027f0:	1c43      	adds	r3, r0, #1
 80027f2:	d1f0      	bne.n	80027d6 <_printf_common+0x8a>
 80027f4:	2001      	movs	r0, #1
 80027f6:	4240      	negs	r0, r0
 80027f8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80027fa:	2030      	movs	r0, #48	; 0x30
 80027fc:	18e1      	adds	r1, r4, r3
 80027fe:	3143      	adds	r1, #67	; 0x43
 8002800:	7008      	strb	r0, [r1, #0]
 8002802:	0021      	movs	r1, r4
 8002804:	1c5a      	adds	r2, r3, #1
 8002806:	3145      	adds	r1, #69	; 0x45
 8002808:	7809      	ldrb	r1, [r1, #0]
 800280a:	18a2      	adds	r2, r4, r2
 800280c:	3243      	adds	r2, #67	; 0x43
 800280e:	3302      	adds	r3, #2
 8002810:	7011      	strb	r1, [r2, #0]
 8002812:	e7c1      	b.n	8002798 <_printf_common+0x4c>
 8002814:	0022      	movs	r2, r4
 8002816:	2301      	movs	r3, #1
 8002818:	9901      	ldr	r1, [sp, #4]
 800281a:	9800      	ldr	r0, [sp, #0]
 800281c:	9e08      	ldr	r6, [sp, #32]
 800281e:	321a      	adds	r2, #26
 8002820:	47b0      	blx	r6
 8002822:	1c43      	adds	r3, r0, #1
 8002824:	d0e6      	beq.n	80027f4 <_printf_common+0xa8>
 8002826:	3701      	adds	r7, #1
 8002828:	e7d1      	b.n	80027ce <_printf_common+0x82>
	...

0800282c <_printf_i>:
 800282c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800282e:	b08b      	sub	sp, #44	; 0x2c
 8002830:	9206      	str	r2, [sp, #24]
 8002832:	000a      	movs	r2, r1
 8002834:	3243      	adds	r2, #67	; 0x43
 8002836:	9307      	str	r3, [sp, #28]
 8002838:	9005      	str	r0, [sp, #20]
 800283a:	9204      	str	r2, [sp, #16]
 800283c:	7e0a      	ldrb	r2, [r1, #24]
 800283e:	000c      	movs	r4, r1
 8002840:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002842:	2a78      	cmp	r2, #120	; 0x78
 8002844:	d806      	bhi.n	8002854 <_printf_i+0x28>
 8002846:	2a62      	cmp	r2, #98	; 0x62
 8002848:	d808      	bhi.n	800285c <_printf_i+0x30>
 800284a:	2a00      	cmp	r2, #0
 800284c:	d100      	bne.n	8002850 <_printf_i+0x24>
 800284e:	e0c0      	b.n	80029d2 <_printf_i+0x1a6>
 8002850:	2a58      	cmp	r2, #88	; 0x58
 8002852:	d052      	beq.n	80028fa <_printf_i+0xce>
 8002854:	0026      	movs	r6, r4
 8002856:	3642      	adds	r6, #66	; 0x42
 8002858:	7032      	strb	r2, [r6, #0]
 800285a:	e022      	b.n	80028a2 <_printf_i+0x76>
 800285c:	0010      	movs	r0, r2
 800285e:	3863      	subs	r0, #99	; 0x63
 8002860:	2815      	cmp	r0, #21
 8002862:	d8f7      	bhi.n	8002854 <_printf_i+0x28>
 8002864:	f7fd fc50 	bl	8000108 <__gnu_thumb1_case_shi>
 8002868:	001f0016 	.word	0x001f0016
 800286c:	fff6fff6 	.word	0xfff6fff6
 8002870:	fff6fff6 	.word	0xfff6fff6
 8002874:	fff6001f 	.word	0xfff6001f
 8002878:	fff6fff6 	.word	0xfff6fff6
 800287c:	00a8fff6 	.word	0x00a8fff6
 8002880:	009a0036 	.word	0x009a0036
 8002884:	fff6fff6 	.word	0xfff6fff6
 8002888:	fff600b9 	.word	0xfff600b9
 800288c:	fff60036 	.word	0xfff60036
 8002890:	009efff6 	.word	0x009efff6
 8002894:	0026      	movs	r6, r4
 8002896:	681a      	ldr	r2, [r3, #0]
 8002898:	3642      	adds	r6, #66	; 0x42
 800289a:	1d11      	adds	r1, r2, #4
 800289c:	6019      	str	r1, [r3, #0]
 800289e:	6813      	ldr	r3, [r2, #0]
 80028a0:	7033      	strb	r3, [r6, #0]
 80028a2:	2301      	movs	r3, #1
 80028a4:	e0a7      	b.n	80029f6 <_printf_i+0x1ca>
 80028a6:	6808      	ldr	r0, [r1, #0]
 80028a8:	6819      	ldr	r1, [r3, #0]
 80028aa:	1d0a      	adds	r2, r1, #4
 80028ac:	0605      	lsls	r5, r0, #24
 80028ae:	d50b      	bpl.n	80028c8 <_printf_i+0x9c>
 80028b0:	680d      	ldr	r5, [r1, #0]
 80028b2:	601a      	str	r2, [r3, #0]
 80028b4:	2d00      	cmp	r5, #0
 80028b6:	da03      	bge.n	80028c0 <_printf_i+0x94>
 80028b8:	232d      	movs	r3, #45	; 0x2d
 80028ba:	9a04      	ldr	r2, [sp, #16]
 80028bc:	426d      	negs	r5, r5
 80028be:	7013      	strb	r3, [r2, #0]
 80028c0:	4b61      	ldr	r3, [pc, #388]	; (8002a48 <_printf_i+0x21c>)
 80028c2:	270a      	movs	r7, #10
 80028c4:	9303      	str	r3, [sp, #12]
 80028c6:	e032      	b.n	800292e <_printf_i+0x102>
 80028c8:	680d      	ldr	r5, [r1, #0]
 80028ca:	601a      	str	r2, [r3, #0]
 80028cc:	0641      	lsls	r1, r0, #25
 80028ce:	d5f1      	bpl.n	80028b4 <_printf_i+0x88>
 80028d0:	b22d      	sxth	r5, r5
 80028d2:	e7ef      	b.n	80028b4 <_printf_i+0x88>
 80028d4:	680d      	ldr	r5, [r1, #0]
 80028d6:	6819      	ldr	r1, [r3, #0]
 80028d8:	1d08      	adds	r0, r1, #4
 80028da:	6018      	str	r0, [r3, #0]
 80028dc:	062e      	lsls	r6, r5, #24
 80028de:	d501      	bpl.n	80028e4 <_printf_i+0xb8>
 80028e0:	680d      	ldr	r5, [r1, #0]
 80028e2:	e003      	b.n	80028ec <_printf_i+0xc0>
 80028e4:	066d      	lsls	r5, r5, #25
 80028e6:	d5fb      	bpl.n	80028e0 <_printf_i+0xb4>
 80028e8:	680d      	ldr	r5, [r1, #0]
 80028ea:	b2ad      	uxth	r5, r5
 80028ec:	4b56      	ldr	r3, [pc, #344]	; (8002a48 <_printf_i+0x21c>)
 80028ee:	270a      	movs	r7, #10
 80028f0:	9303      	str	r3, [sp, #12]
 80028f2:	2a6f      	cmp	r2, #111	; 0x6f
 80028f4:	d117      	bne.n	8002926 <_printf_i+0xfa>
 80028f6:	2708      	movs	r7, #8
 80028f8:	e015      	b.n	8002926 <_printf_i+0xfa>
 80028fa:	3145      	adds	r1, #69	; 0x45
 80028fc:	700a      	strb	r2, [r1, #0]
 80028fe:	4a52      	ldr	r2, [pc, #328]	; (8002a48 <_printf_i+0x21c>)
 8002900:	9203      	str	r2, [sp, #12]
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	6821      	ldr	r1, [r4, #0]
 8002906:	ca20      	ldmia	r2!, {r5}
 8002908:	601a      	str	r2, [r3, #0]
 800290a:	0608      	lsls	r0, r1, #24
 800290c:	d550      	bpl.n	80029b0 <_printf_i+0x184>
 800290e:	07cb      	lsls	r3, r1, #31
 8002910:	d502      	bpl.n	8002918 <_printf_i+0xec>
 8002912:	2320      	movs	r3, #32
 8002914:	4319      	orrs	r1, r3
 8002916:	6021      	str	r1, [r4, #0]
 8002918:	2710      	movs	r7, #16
 800291a:	2d00      	cmp	r5, #0
 800291c:	d103      	bne.n	8002926 <_printf_i+0xfa>
 800291e:	2320      	movs	r3, #32
 8002920:	6822      	ldr	r2, [r4, #0]
 8002922:	439a      	bics	r2, r3
 8002924:	6022      	str	r2, [r4, #0]
 8002926:	0023      	movs	r3, r4
 8002928:	2200      	movs	r2, #0
 800292a:	3343      	adds	r3, #67	; 0x43
 800292c:	701a      	strb	r2, [r3, #0]
 800292e:	6863      	ldr	r3, [r4, #4]
 8002930:	60a3      	str	r3, [r4, #8]
 8002932:	2b00      	cmp	r3, #0
 8002934:	db03      	blt.n	800293e <_printf_i+0x112>
 8002936:	2204      	movs	r2, #4
 8002938:	6821      	ldr	r1, [r4, #0]
 800293a:	4391      	bics	r1, r2
 800293c:	6021      	str	r1, [r4, #0]
 800293e:	2d00      	cmp	r5, #0
 8002940:	d102      	bne.n	8002948 <_printf_i+0x11c>
 8002942:	9e04      	ldr	r6, [sp, #16]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d00c      	beq.n	8002962 <_printf_i+0x136>
 8002948:	9e04      	ldr	r6, [sp, #16]
 800294a:	0028      	movs	r0, r5
 800294c:	0039      	movs	r1, r7
 800294e:	f7fd fc6b 	bl	8000228 <__aeabi_uidivmod>
 8002952:	9b03      	ldr	r3, [sp, #12]
 8002954:	3e01      	subs	r6, #1
 8002956:	5c5b      	ldrb	r3, [r3, r1]
 8002958:	7033      	strb	r3, [r6, #0]
 800295a:	002b      	movs	r3, r5
 800295c:	0005      	movs	r5, r0
 800295e:	429f      	cmp	r7, r3
 8002960:	d9f3      	bls.n	800294a <_printf_i+0x11e>
 8002962:	2f08      	cmp	r7, #8
 8002964:	d109      	bne.n	800297a <_printf_i+0x14e>
 8002966:	6823      	ldr	r3, [r4, #0]
 8002968:	07db      	lsls	r3, r3, #31
 800296a:	d506      	bpl.n	800297a <_printf_i+0x14e>
 800296c:	6863      	ldr	r3, [r4, #4]
 800296e:	6922      	ldr	r2, [r4, #16]
 8002970:	4293      	cmp	r3, r2
 8002972:	dc02      	bgt.n	800297a <_printf_i+0x14e>
 8002974:	2330      	movs	r3, #48	; 0x30
 8002976:	3e01      	subs	r6, #1
 8002978:	7033      	strb	r3, [r6, #0]
 800297a:	9b04      	ldr	r3, [sp, #16]
 800297c:	1b9b      	subs	r3, r3, r6
 800297e:	6123      	str	r3, [r4, #16]
 8002980:	9b07      	ldr	r3, [sp, #28]
 8002982:	0021      	movs	r1, r4
 8002984:	9300      	str	r3, [sp, #0]
 8002986:	9805      	ldr	r0, [sp, #20]
 8002988:	9b06      	ldr	r3, [sp, #24]
 800298a:	aa09      	add	r2, sp, #36	; 0x24
 800298c:	f7ff fede 	bl	800274c <_printf_common>
 8002990:	1c43      	adds	r3, r0, #1
 8002992:	d135      	bne.n	8002a00 <_printf_i+0x1d4>
 8002994:	2001      	movs	r0, #1
 8002996:	4240      	negs	r0, r0
 8002998:	b00b      	add	sp, #44	; 0x2c
 800299a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800299c:	2220      	movs	r2, #32
 800299e:	6809      	ldr	r1, [r1, #0]
 80029a0:	430a      	orrs	r2, r1
 80029a2:	6022      	str	r2, [r4, #0]
 80029a4:	0022      	movs	r2, r4
 80029a6:	2178      	movs	r1, #120	; 0x78
 80029a8:	3245      	adds	r2, #69	; 0x45
 80029aa:	7011      	strb	r1, [r2, #0]
 80029ac:	4a27      	ldr	r2, [pc, #156]	; (8002a4c <_printf_i+0x220>)
 80029ae:	e7a7      	b.n	8002900 <_printf_i+0xd4>
 80029b0:	0648      	lsls	r0, r1, #25
 80029b2:	d5ac      	bpl.n	800290e <_printf_i+0xe2>
 80029b4:	b2ad      	uxth	r5, r5
 80029b6:	e7aa      	b.n	800290e <_printf_i+0xe2>
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	680d      	ldr	r5, [r1, #0]
 80029bc:	1d10      	adds	r0, r2, #4
 80029be:	6949      	ldr	r1, [r1, #20]
 80029c0:	6018      	str	r0, [r3, #0]
 80029c2:	6813      	ldr	r3, [r2, #0]
 80029c4:	062e      	lsls	r6, r5, #24
 80029c6:	d501      	bpl.n	80029cc <_printf_i+0x1a0>
 80029c8:	6019      	str	r1, [r3, #0]
 80029ca:	e002      	b.n	80029d2 <_printf_i+0x1a6>
 80029cc:	066d      	lsls	r5, r5, #25
 80029ce:	d5fb      	bpl.n	80029c8 <_printf_i+0x19c>
 80029d0:	8019      	strh	r1, [r3, #0]
 80029d2:	2300      	movs	r3, #0
 80029d4:	9e04      	ldr	r6, [sp, #16]
 80029d6:	6123      	str	r3, [r4, #16]
 80029d8:	e7d2      	b.n	8002980 <_printf_i+0x154>
 80029da:	681a      	ldr	r2, [r3, #0]
 80029dc:	1d11      	adds	r1, r2, #4
 80029de:	6019      	str	r1, [r3, #0]
 80029e0:	6816      	ldr	r6, [r2, #0]
 80029e2:	2100      	movs	r1, #0
 80029e4:	0030      	movs	r0, r6
 80029e6:	6862      	ldr	r2, [r4, #4]
 80029e8:	f000 fb58 	bl	800309c <memchr>
 80029ec:	2800      	cmp	r0, #0
 80029ee:	d001      	beq.n	80029f4 <_printf_i+0x1c8>
 80029f0:	1b80      	subs	r0, r0, r6
 80029f2:	6060      	str	r0, [r4, #4]
 80029f4:	6863      	ldr	r3, [r4, #4]
 80029f6:	6123      	str	r3, [r4, #16]
 80029f8:	2300      	movs	r3, #0
 80029fa:	9a04      	ldr	r2, [sp, #16]
 80029fc:	7013      	strb	r3, [r2, #0]
 80029fe:	e7bf      	b.n	8002980 <_printf_i+0x154>
 8002a00:	6923      	ldr	r3, [r4, #16]
 8002a02:	0032      	movs	r2, r6
 8002a04:	9906      	ldr	r1, [sp, #24]
 8002a06:	9805      	ldr	r0, [sp, #20]
 8002a08:	9d07      	ldr	r5, [sp, #28]
 8002a0a:	47a8      	blx	r5
 8002a0c:	1c43      	adds	r3, r0, #1
 8002a0e:	d0c1      	beq.n	8002994 <_printf_i+0x168>
 8002a10:	6823      	ldr	r3, [r4, #0]
 8002a12:	079b      	lsls	r3, r3, #30
 8002a14:	d415      	bmi.n	8002a42 <_printf_i+0x216>
 8002a16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002a18:	68e0      	ldr	r0, [r4, #12]
 8002a1a:	4298      	cmp	r0, r3
 8002a1c:	dabc      	bge.n	8002998 <_printf_i+0x16c>
 8002a1e:	0018      	movs	r0, r3
 8002a20:	e7ba      	b.n	8002998 <_printf_i+0x16c>
 8002a22:	0022      	movs	r2, r4
 8002a24:	2301      	movs	r3, #1
 8002a26:	9906      	ldr	r1, [sp, #24]
 8002a28:	9805      	ldr	r0, [sp, #20]
 8002a2a:	9e07      	ldr	r6, [sp, #28]
 8002a2c:	3219      	adds	r2, #25
 8002a2e:	47b0      	blx	r6
 8002a30:	1c43      	adds	r3, r0, #1
 8002a32:	d0af      	beq.n	8002994 <_printf_i+0x168>
 8002a34:	3501      	adds	r5, #1
 8002a36:	68e3      	ldr	r3, [r4, #12]
 8002a38:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002a3a:	1a9b      	subs	r3, r3, r2
 8002a3c:	42ab      	cmp	r3, r5
 8002a3e:	dcf0      	bgt.n	8002a22 <_printf_i+0x1f6>
 8002a40:	e7e9      	b.n	8002a16 <_printf_i+0x1ea>
 8002a42:	2500      	movs	r5, #0
 8002a44:	e7f7      	b.n	8002a36 <_printf_i+0x20a>
 8002a46:	46c0      	nop			; (mov r8, r8)
 8002a48:	08003469 	.word	0x08003469
 8002a4c:	0800347a 	.word	0x0800347a

08002a50 <_sbrk_r>:
 8002a50:	2300      	movs	r3, #0
 8002a52:	b570      	push	{r4, r5, r6, lr}
 8002a54:	4d06      	ldr	r5, [pc, #24]	; (8002a70 <_sbrk_r+0x20>)
 8002a56:	0004      	movs	r4, r0
 8002a58:	0008      	movs	r0, r1
 8002a5a:	602b      	str	r3, [r5, #0]
 8002a5c:	f7fd ff0e 	bl	800087c <_sbrk>
 8002a60:	1c43      	adds	r3, r0, #1
 8002a62:	d103      	bne.n	8002a6c <_sbrk_r+0x1c>
 8002a64:	682b      	ldr	r3, [r5, #0]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d000      	beq.n	8002a6c <_sbrk_r+0x1c>
 8002a6a:	6023      	str	r3, [r4, #0]
 8002a6c:	bd70      	pop	{r4, r5, r6, pc}
 8002a6e:	46c0      	nop			; (mov r8, r8)
 8002a70:	20000a94 	.word	0x20000a94

08002a74 <__swbuf_r>:
 8002a74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a76:	0005      	movs	r5, r0
 8002a78:	000e      	movs	r6, r1
 8002a7a:	0014      	movs	r4, r2
 8002a7c:	2800      	cmp	r0, #0
 8002a7e:	d004      	beq.n	8002a8a <__swbuf_r+0x16>
 8002a80:	6983      	ldr	r3, [r0, #24]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d101      	bne.n	8002a8a <__swbuf_r+0x16>
 8002a86:	f000 f9f9 	bl	8002e7c <__sinit>
 8002a8a:	4b22      	ldr	r3, [pc, #136]	; (8002b14 <__swbuf_r+0xa0>)
 8002a8c:	429c      	cmp	r4, r3
 8002a8e:	d12e      	bne.n	8002aee <__swbuf_r+0x7a>
 8002a90:	686c      	ldr	r4, [r5, #4]
 8002a92:	69a3      	ldr	r3, [r4, #24]
 8002a94:	60a3      	str	r3, [r4, #8]
 8002a96:	89a3      	ldrh	r3, [r4, #12]
 8002a98:	071b      	lsls	r3, r3, #28
 8002a9a:	d532      	bpl.n	8002b02 <__swbuf_r+0x8e>
 8002a9c:	6923      	ldr	r3, [r4, #16]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d02f      	beq.n	8002b02 <__swbuf_r+0x8e>
 8002aa2:	6823      	ldr	r3, [r4, #0]
 8002aa4:	6922      	ldr	r2, [r4, #16]
 8002aa6:	b2f7      	uxtb	r7, r6
 8002aa8:	1a98      	subs	r0, r3, r2
 8002aaa:	6963      	ldr	r3, [r4, #20]
 8002aac:	b2f6      	uxtb	r6, r6
 8002aae:	4283      	cmp	r3, r0
 8002ab0:	dc05      	bgt.n	8002abe <__swbuf_r+0x4a>
 8002ab2:	0021      	movs	r1, r4
 8002ab4:	0028      	movs	r0, r5
 8002ab6:	f000 f93f 	bl	8002d38 <_fflush_r>
 8002aba:	2800      	cmp	r0, #0
 8002abc:	d127      	bne.n	8002b0e <__swbuf_r+0x9a>
 8002abe:	68a3      	ldr	r3, [r4, #8]
 8002ac0:	3001      	adds	r0, #1
 8002ac2:	3b01      	subs	r3, #1
 8002ac4:	60a3      	str	r3, [r4, #8]
 8002ac6:	6823      	ldr	r3, [r4, #0]
 8002ac8:	1c5a      	adds	r2, r3, #1
 8002aca:	6022      	str	r2, [r4, #0]
 8002acc:	701f      	strb	r7, [r3, #0]
 8002ace:	6963      	ldr	r3, [r4, #20]
 8002ad0:	4283      	cmp	r3, r0
 8002ad2:	d004      	beq.n	8002ade <__swbuf_r+0x6a>
 8002ad4:	89a3      	ldrh	r3, [r4, #12]
 8002ad6:	07db      	lsls	r3, r3, #31
 8002ad8:	d507      	bpl.n	8002aea <__swbuf_r+0x76>
 8002ada:	2e0a      	cmp	r6, #10
 8002adc:	d105      	bne.n	8002aea <__swbuf_r+0x76>
 8002ade:	0021      	movs	r1, r4
 8002ae0:	0028      	movs	r0, r5
 8002ae2:	f000 f929 	bl	8002d38 <_fflush_r>
 8002ae6:	2800      	cmp	r0, #0
 8002ae8:	d111      	bne.n	8002b0e <__swbuf_r+0x9a>
 8002aea:	0030      	movs	r0, r6
 8002aec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002aee:	4b0a      	ldr	r3, [pc, #40]	; (8002b18 <__swbuf_r+0xa4>)
 8002af0:	429c      	cmp	r4, r3
 8002af2:	d101      	bne.n	8002af8 <__swbuf_r+0x84>
 8002af4:	68ac      	ldr	r4, [r5, #8]
 8002af6:	e7cc      	b.n	8002a92 <__swbuf_r+0x1e>
 8002af8:	4b08      	ldr	r3, [pc, #32]	; (8002b1c <__swbuf_r+0xa8>)
 8002afa:	429c      	cmp	r4, r3
 8002afc:	d1c9      	bne.n	8002a92 <__swbuf_r+0x1e>
 8002afe:	68ec      	ldr	r4, [r5, #12]
 8002b00:	e7c7      	b.n	8002a92 <__swbuf_r+0x1e>
 8002b02:	0021      	movs	r1, r4
 8002b04:	0028      	movs	r0, r5
 8002b06:	f000 f80b 	bl	8002b20 <__swsetup_r>
 8002b0a:	2800      	cmp	r0, #0
 8002b0c:	d0c9      	beq.n	8002aa2 <__swbuf_r+0x2e>
 8002b0e:	2601      	movs	r6, #1
 8002b10:	4276      	negs	r6, r6
 8002b12:	e7ea      	b.n	8002aea <__swbuf_r+0x76>
 8002b14:	080034ac 	.word	0x080034ac
 8002b18:	080034cc 	.word	0x080034cc
 8002b1c:	0800348c 	.word	0x0800348c

08002b20 <__swsetup_r>:
 8002b20:	4b37      	ldr	r3, [pc, #220]	; (8002c00 <__swsetup_r+0xe0>)
 8002b22:	b570      	push	{r4, r5, r6, lr}
 8002b24:	681d      	ldr	r5, [r3, #0]
 8002b26:	0006      	movs	r6, r0
 8002b28:	000c      	movs	r4, r1
 8002b2a:	2d00      	cmp	r5, #0
 8002b2c:	d005      	beq.n	8002b3a <__swsetup_r+0x1a>
 8002b2e:	69ab      	ldr	r3, [r5, #24]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d102      	bne.n	8002b3a <__swsetup_r+0x1a>
 8002b34:	0028      	movs	r0, r5
 8002b36:	f000 f9a1 	bl	8002e7c <__sinit>
 8002b3a:	4b32      	ldr	r3, [pc, #200]	; (8002c04 <__swsetup_r+0xe4>)
 8002b3c:	429c      	cmp	r4, r3
 8002b3e:	d10f      	bne.n	8002b60 <__swsetup_r+0x40>
 8002b40:	686c      	ldr	r4, [r5, #4]
 8002b42:	230c      	movs	r3, #12
 8002b44:	5ee2      	ldrsh	r2, [r4, r3]
 8002b46:	b293      	uxth	r3, r2
 8002b48:	0711      	lsls	r1, r2, #28
 8002b4a:	d42d      	bmi.n	8002ba8 <__swsetup_r+0x88>
 8002b4c:	06d9      	lsls	r1, r3, #27
 8002b4e:	d411      	bmi.n	8002b74 <__swsetup_r+0x54>
 8002b50:	2309      	movs	r3, #9
 8002b52:	2001      	movs	r0, #1
 8002b54:	6033      	str	r3, [r6, #0]
 8002b56:	3337      	adds	r3, #55	; 0x37
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	81a3      	strh	r3, [r4, #12]
 8002b5c:	4240      	negs	r0, r0
 8002b5e:	bd70      	pop	{r4, r5, r6, pc}
 8002b60:	4b29      	ldr	r3, [pc, #164]	; (8002c08 <__swsetup_r+0xe8>)
 8002b62:	429c      	cmp	r4, r3
 8002b64:	d101      	bne.n	8002b6a <__swsetup_r+0x4a>
 8002b66:	68ac      	ldr	r4, [r5, #8]
 8002b68:	e7eb      	b.n	8002b42 <__swsetup_r+0x22>
 8002b6a:	4b28      	ldr	r3, [pc, #160]	; (8002c0c <__swsetup_r+0xec>)
 8002b6c:	429c      	cmp	r4, r3
 8002b6e:	d1e8      	bne.n	8002b42 <__swsetup_r+0x22>
 8002b70:	68ec      	ldr	r4, [r5, #12]
 8002b72:	e7e6      	b.n	8002b42 <__swsetup_r+0x22>
 8002b74:	075b      	lsls	r3, r3, #29
 8002b76:	d513      	bpl.n	8002ba0 <__swsetup_r+0x80>
 8002b78:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002b7a:	2900      	cmp	r1, #0
 8002b7c:	d008      	beq.n	8002b90 <__swsetup_r+0x70>
 8002b7e:	0023      	movs	r3, r4
 8002b80:	3344      	adds	r3, #68	; 0x44
 8002b82:	4299      	cmp	r1, r3
 8002b84:	d002      	beq.n	8002b8c <__swsetup_r+0x6c>
 8002b86:	0030      	movs	r0, r6
 8002b88:	f7ff fbd6 	bl	8002338 <_free_r>
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	6363      	str	r3, [r4, #52]	; 0x34
 8002b90:	2224      	movs	r2, #36	; 0x24
 8002b92:	89a3      	ldrh	r3, [r4, #12]
 8002b94:	4393      	bics	r3, r2
 8002b96:	81a3      	strh	r3, [r4, #12]
 8002b98:	2300      	movs	r3, #0
 8002b9a:	6063      	str	r3, [r4, #4]
 8002b9c:	6923      	ldr	r3, [r4, #16]
 8002b9e:	6023      	str	r3, [r4, #0]
 8002ba0:	2308      	movs	r3, #8
 8002ba2:	89a2      	ldrh	r2, [r4, #12]
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	81a3      	strh	r3, [r4, #12]
 8002ba8:	6923      	ldr	r3, [r4, #16]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d10b      	bne.n	8002bc6 <__swsetup_r+0xa6>
 8002bae:	21a0      	movs	r1, #160	; 0xa0
 8002bb0:	2280      	movs	r2, #128	; 0x80
 8002bb2:	89a3      	ldrh	r3, [r4, #12]
 8002bb4:	0089      	lsls	r1, r1, #2
 8002bb6:	0092      	lsls	r2, r2, #2
 8002bb8:	400b      	ands	r3, r1
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d003      	beq.n	8002bc6 <__swsetup_r+0xa6>
 8002bbe:	0021      	movs	r1, r4
 8002bc0:	0030      	movs	r0, r6
 8002bc2:	f000 fa27 	bl	8003014 <__smakebuf_r>
 8002bc6:	220c      	movs	r2, #12
 8002bc8:	5ea3      	ldrsh	r3, [r4, r2]
 8002bca:	2001      	movs	r0, #1
 8002bcc:	001a      	movs	r2, r3
 8002bce:	b299      	uxth	r1, r3
 8002bd0:	4002      	ands	r2, r0
 8002bd2:	4203      	tst	r3, r0
 8002bd4:	d00f      	beq.n	8002bf6 <__swsetup_r+0xd6>
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	60a2      	str	r2, [r4, #8]
 8002bda:	6962      	ldr	r2, [r4, #20]
 8002bdc:	4252      	negs	r2, r2
 8002bde:	61a2      	str	r2, [r4, #24]
 8002be0:	2000      	movs	r0, #0
 8002be2:	6922      	ldr	r2, [r4, #16]
 8002be4:	4282      	cmp	r2, r0
 8002be6:	d1ba      	bne.n	8002b5e <__swsetup_r+0x3e>
 8002be8:	060a      	lsls	r2, r1, #24
 8002bea:	d5b8      	bpl.n	8002b5e <__swsetup_r+0x3e>
 8002bec:	2240      	movs	r2, #64	; 0x40
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	81a3      	strh	r3, [r4, #12]
 8002bf2:	3801      	subs	r0, #1
 8002bf4:	e7b3      	b.n	8002b5e <__swsetup_r+0x3e>
 8002bf6:	0788      	lsls	r0, r1, #30
 8002bf8:	d400      	bmi.n	8002bfc <__swsetup_r+0xdc>
 8002bfa:	6962      	ldr	r2, [r4, #20]
 8002bfc:	60a2      	str	r2, [r4, #8]
 8002bfe:	e7ef      	b.n	8002be0 <__swsetup_r+0xc0>
 8002c00:	20000020 	.word	0x20000020
 8002c04:	080034ac 	.word	0x080034ac
 8002c08:	080034cc 	.word	0x080034cc
 8002c0c:	0800348c 	.word	0x0800348c

08002c10 <abort>:
 8002c10:	2006      	movs	r0, #6
 8002c12:	b510      	push	{r4, lr}
 8002c14:	f000 fa88 	bl	8003128 <raise>
 8002c18:	2001      	movs	r0, #1
 8002c1a:	f7fd fdff 	bl	800081c <_exit>
	...

08002c20 <__sflush_r>:
 8002c20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002c22:	898b      	ldrh	r3, [r1, #12]
 8002c24:	0005      	movs	r5, r0
 8002c26:	000c      	movs	r4, r1
 8002c28:	071a      	lsls	r2, r3, #28
 8002c2a:	d45f      	bmi.n	8002cec <__sflush_r+0xcc>
 8002c2c:	684a      	ldr	r2, [r1, #4]
 8002c2e:	2a00      	cmp	r2, #0
 8002c30:	dc04      	bgt.n	8002c3c <__sflush_r+0x1c>
 8002c32:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8002c34:	2a00      	cmp	r2, #0
 8002c36:	dc01      	bgt.n	8002c3c <__sflush_r+0x1c>
 8002c38:	2000      	movs	r0, #0
 8002c3a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002c3c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8002c3e:	2f00      	cmp	r7, #0
 8002c40:	d0fa      	beq.n	8002c38 <__sflush_r+0x18>
 8002c42:	2200      	movs	r2, #0
 8002c44:	2180      	movs	r1, #128	; 0x80
 8002c46:	682e      	ldr	r6, [r5, #0]
 8002c48:	602a      	str	r2, [r5, #0]
 8002c4a:	001a      	movs	r2, r3
 8002c4c:	0149      	lsls	r1, r1, #5
 8002c4e:	400a      	ands	r2, r1
 8002c50:	420b      	tst	r3, r1
 8002c52:	d034      	beq.n	8002cbe <__sflush_r+0x9e>
 8002c54:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002c56:	89a3      	ldrh	r3, [r4, #12]
 8002c58:	075b      	lsls	r3, r3, #29
 8002c5a:	d506      	bpl.n	8002c6a <__sflush_r+0x4a>
 8002c5c:	6863      	ldr	r3, [r4, #4]
 8002c5e:	1ac0      	subs	r0, r0, r3
 8002c60:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d001      	beq.n	8002c6a <__sflush_r+0x4a>
 8002c66:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002c68:	1ac0      	subs	r0, r0, r3
 8002c6a:	0002      	movs	r2, r0
 8002c6c:	6a21      	ldr	r1, [r4, #32]
 8002c6e:	2300      	movs	r3, #0
 8002c70:	0028      	movs	r0, r5
 8002c72:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8002c74:	47b8      	blx	r7
 8002c76:	89a1      	ldrh	r1, [r4, #12]
 8002c78:	1c43      	adds	r3, r0, #1
 8002c7a:	d106      	bne.n	8002c8a <__sflush_r+0x6a>
 8002c7c:	682b      	ldr	r3, [r5, #0]
 8002c7e:	2b1d      	cmp	r3, #29
 8002c80:	d831      	bhi.n	8002ce6 <__sflush_r+0xc6>
 8002c82:	4a2c      	ldr	r2, [pc, #176]	; (8002d34 <__sflush_r+0x114>)
 8002c84:	40da      	lsrs	r2, r3
 8002c86:	07d3      	lsls	r3, r2, #31
 8002c88:	d52d      	bpl.n	8002ce6 <__sflush_r+0xc6>
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	6063      	str	r3, [r4, #4]
 8002c8e:	6923      	ldr	r3, [r4, #16]
 8002c90:	6023      	str	r3, [r4, #0]
 8002c92:	04cb      	lsls	r3, r1, #19
 8002c94:	d505      	bpl.n	8002ca2 <__sflush_r+0x82>
 8002c96:	1c43      	adds	r3, r0, #1
 8002c98:	d102      	bne.n	8002ca0 <__sflush_r+0x80>
 8002c9a:	682b      	ldr	r3, [r5, #0]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d100      	bne.n	8002ca2 <__sflush_r+0x82>
 8002ca0:	6560      	str	r0, [r4, #84]	; 0x54
 8002ca2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002ca4:	602e      	str	r6, [r5, #0]
 8002ca6:	2900      	cmp	r1, #0
 8002ca8:	d0c6      	beq.n	8002c38 <__sflush_r+0x18>
 8002caa:	0023      	movs	r3, r4
 8002cac:	3344      	adds	r3, #68	; 0x44
 8002cae:	4299      	cmp	r1, r3
 8002cb0:	d002      	beq.n	8002cb8 <__sflush_r+0x98>
 8002cb2:	0028      	movs	r0, r5
 8002cb4:	f7ff fb40 	bl	8002338 <_free_r>
 8002cb8:	2000      	movs	r0, #0
 8002cba:	6360      	str	r0, [r4, #52]	; 0x34
 8002cbc:	e7bd      	b.n	8002c3a <__sflush_r+0x1a>
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	0028      	movs	r0, r5
 8002cc2:	6a21      	ldr	r1, [r4, #32]
 8002cc4:	47b8      	blx	r7
 8002cc6:	1c43      	adds	r3, r0, #1
 8002cc8:	d1c5      	bne.n	8002c56 <__sflush_r+0x36>
 8002cca:	682b      	ldr	r3, [r5, #0]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d0c2      	beq.n	8002c56 <__sflush_r+0x36>
 8002cd0:	2b1d      	cmp	r3, #29
 8002cd2:	d001      	beq.n	8002cd8 <__sflush_r+0xb8>
 8002cd4:	2b16      	cmp	r3, #22
 8002cd6:	d101      	bne.n	8002cdc <__sflush_r+0xbc>
 8002cd8:	602e      	str	r6, [r5, #0]
 8002cda:	e7ad      	b.n	8002c38 <__sflush_r+0x18>
 8002cdc:	2340      	movs	r3, #64	; 0x40
 8002cde:	89a2      	ldrh	r2, [r4, #12]
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	81a3      	strh	r3, [r4, #12]
 8002ce4:	e7a9      	b.n	8002c3a <__sflush_r+0x1a>
 8002ce6:	2340      	movs	r3, #64	; 0x40
 8002ce8:	430b      	orrs	r3, r1
 8002cea:	e7fa      	b.n	8002ce2 <__sflush_r+0xc2>
 8002cec:	690f      	ldr	r7, [r1, #16]
 8002cee:	2f00      	cmp	r7, #0
 8002cf0:	d0a2      	beq.n	8002c38 <__sflush_r+0x18>
 8002cf2:	680a      	ldr	r2, [r1, #0]
 8002cf4:	600f      	str	r7, [r1, #0]
 8002cf6:	1bd2      	subs	r2, r2, r7
 8002cf8:	9201      	str	r2, [sp, #4]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	079b      	lsls	r3, r3, #30
 8002cfe:	d100      	bne.n	8002d02 <__sflush_r+0xe2>
 8002d00:	694a      	ldr	r2, [r1, #20]
 8002d02:	60a2      	str	r2, [r4, #8]
 8002d04:	9b01      	ldr	r3, [sp, #4]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	dc00      	bgt.n	8002d0c <__sflush_r+0xec>
 8002d0a:	e795      	b.n	8002c38 <__sflush_r+0x18>
 8002d0c:	003a      	movs	r2, r7
 8002d0e:	0028      	movs	r0, r5
 8002d10:	9b01      	ldr	r3, [sp, #4]
 8002d12:	6a21      	ldr	r1, [r4, #32]
 8002d14:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002d16:	47b0      	blx	r6
 8002d18:	2800      	cmp	r0, #0
 8002d1a:	dc06      	bgt.n	8002d2a <__sflush_r+0x10a>
 8002d1c:	2340      	movs	r3, #64	; 0x40
 8002d1e:	2001      	movs	r0, #1
 8002d20:	89a2      	ldrh	r2, [r4, #12]
 8002d22:	4240      	negs	r0, r0
 8002d24:	4313      	orrs	r3, r2
 8002d26:	81a3      	strh	r3, [r4, #12]
 8002d28:	e787      	b.n	8002c3a <__sflush_r+0x1a>
 8002d2a:	9b01      	ldr	r3, [sp, #4]
 8002d2c:	183f      	adds	r7, r7, r0
 8002d2e:	1a1b      	subs	r3, r3, r0
 8002d30:	9301      	str	r3, [sp, #4]
 8002d32:	e7e7      	b.n	8002d04 <__sflush_r+0xe4>
 8002d34:	20400001 	.word	0x20400001

08002d38 <_fflush_r>:
 8002d38:	690b      	ldr	r3, [r1, #16]
 8002d3a:	b570      	push	{r4, r5, r6, lr}
 8002d3c:	0005      	movs	r5, r0
 8002d3e:	000c      	movs	r4, r1
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d102      	bne.n	8002d4a <_fflush_r+0x12>
 8002d44:	2500      	movs	r5, #0
 8002d46:	0028      	movs	r0, r5
 8002d48:	bd70      	pop	{r4, r5, r6, pc}
 8002d4a:	2800      	cmp	r0, #0
 8002d4c:	d004      	beq.n	8002d58 <_fflush_r+0x20>
 8002d4e:	6983      	ldr	r3, [r0, #24]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d101      	bne.n	8002d58 <_fflush_r+0x20>
 8002d54:	f000 f892 	bl	8002e7c <__sinit>
 8002d58:	4b14      	ldr	r3, [pc, #80]	; (8002dac <_fflush_r+0x74>)
 8002d5a:	429c      	cmp	r4, r3
 8002d5c:	d11b      	bne.n	8002d96 <_fflush_r+0x5e>
 8002d5e:	686c      	ldr	r4, [r5, #4]
 8002d60:	220c      	movs	r2, #12
 8002d62:	5ea3      	ldrsh	r3, [r4, r2]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d0ed      	beq.n	8002d44 <_fflush_r+0xc>
 8002d68:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002d6a:	07d2      	lsls	r2, r2, #31
 8002d6c:	d404      	bmi.n	8002d78 <_fflush_r+0x40>
 8002d6e:	059b      	lsls	r3, r3, #22
 8002d70:	d402      	bmi.n	8002d78 <_fflush_r+0x40>
 8002d72:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002d74:	f000 f923 	bl	8002fbe <__retarget_lock_acquire_recursive>
 8002d78:	0028      	movs	r0, r5
 8002d7a:	0021      	movs	r1, r4
 8002d7c:	f7ff ff50 	bl	8002c20 <__sflush_r>
 8002d80:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002d82:	0005      	movs	r5, r0
 8002d84:	07db      	lsls	r3, r3, #31
 8002d86:	d4de      	bmi.n	8002d46 <_fflush_r+0xe>
 8002d88:	89a3      	ldrh	r3, [r4, #12]
 8002d8a:	059b      	lsls	r3, r3, #22
 8002d8c:	d4db      	bmi.n	8002d46 <_fflush_r+0xe>
 8002d8e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002d90:	f000 f916 	bl	8002fc0 <__retarget_lock_release_recursive>
 8002d94:	e7d7      	b.n	8002d46 <_fflush_r+0xe>
 8002d96:	4b06      	ldr	r3, [pc, #24]	; (8002db0 <_fflush_r+0x78>)
 8002d98:	429c      	cmp	r4, r3
 8002d9a:	d101      	bne.n	8002da0 <_fflush_r+0x68>
 8002d9c:	68ac      	ldr	r4, [r5, #8]
 8002d9e:	e7df      	b.n	8002d60 <_fflush_r+0x28>
 8002da0:	4b04      	ldr	r3, [pc, #16]	; (8002db4 <_fflush_r+0x7c>)
 8002da2:	429c      	cmp	r4, r3
 8002da4:	d1dc      	bne.n	8002d60 <_fflush_r+0x28>
 8002da6:	68ec      	ldr	r4, [r5, #12]
 8002da8:	e7da      	b.n	8002d60 <_fflush_r+0x28>
 8002daa:	46c0      	nop			; (mov r8, r8)
 8002dac:	080034ac 	.word	0x080034ac
 8002db0:	080034cc 	.word	0x080034cc
 8002db4:	0800348c 	.word	0x0800348c

08002db8 <std>:
 8002db8:	2300      	movs	r3, #0
 8002dba:	b510      	push	{r4, lr}
 8002dbc:	0004      	movs	r4, r0
 8002dbe:	6003      	str	r3, [r0, #0]
 8002dc0:	6043      	str	r3, [r0, #4]
 8002dc2:	6083      	str	r3, [r0, #8]
 8002dc4:	8181      	strh	r1, [r0, #12]
 8002dc6:	6643      	str	r3, [r0, #100]	; 0x64
 8002dc8:	0019      	movs	r1, r3
 8002dca:	81c2      	strh	r2, [r0, #14]
 8002dcc:	6103      	str	r3, [r0, #16]
 8002dce:	6143      	str	r3, [r0, #20]
 8002dd0:	6183      	str	r3, [r0, #24]
 8002dd2:	2208      	movs	r2, #8
 8002dd4:	305c      	adds	r0, #92	; 0x5c
 8002dd6:	f7ff faa7 	bl	8002328 <memset>
 8002dda:	4b05      	ldr	r3, [pc, #20]	; (8002df0 <std+0x38>)
 8002ddc:	6263      	str	r3, [r4, #36]	; 0x24
 8002dde:	4b05      	ldr	r3, [pc, #20]	; (8002df4 <std+0x3c>)
 8002de0:	6224      	str	r4, [r4, #32]
 8002de2:	62a3      	str	r3, [r4, #40]	; 0x28
 8002de4:	4b04      	ldr	r3, [pc, #16]	; (8002df8 <std+0x40>)
 8002de6:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002de8:	4b04      	ldr	r3, [pc, #16]	; (8002dfc <std+0x44>)
 8002dea:	6323      	str	r3, [r4, #48]	; 0x30
 8002dec:	bd10      	pop	{r4, pc}
 8002dee:	46c0      	nop			; (mov r8, r8)
 8002df0:	08003169 	.word	0x08003169
 8002df4:	08003191 	.word	0x08003191
 8002df8:	080031c9 	.word	0x080031c9
 8002dfc:	080031f5 	.word	0x080031f5

08002e00 <_cleanup_r>:
 8002e00:	b510      	push	{r4, lr}
 8002e02:	4902      	ldr	r1, [pc, #8]	; (8002e0c <_cleanup_r+0xc>)
 8002e04:	f000 f8ba 	bl	8002f7c <_fwalk_reent>
 8002e08:	bd10      	pop	{r4, pc}
 8002e0a:	46c0      	nop			; (mov r8, r8)
 8002e0c:	08002d39 	.word	0x08002d39

08002e10 <__sfmoreglue>:
 8002e10:	b570      	push	{r4, r5, r6, lr}
 8002e12:	2568      	movs	r5, #104	; 0x68
 8002e14:	1e4a      	subs	r2, r1, #1
 8002e16:	4355      	muls	r5, r2
 8002e18:	000e      	movs	r6, r1
 8002e1a:	0029      	movs	r1, r5
 8002e1c:	3174      	adds	r1, #116	; 0x74
 8002e1e:	f7ff fad5 	bl	80023cc <_malloc_r>
 8002e22:	1e04      	subs	r4, r0, #0
 8002e24:	d008      	beq.n	8002e38 <__sfmoreglue+0x28>
 8002e26:	2100      	movs	r1, #0
 8002e28:	002a      	movs	r2, r5
 8002e2a:	6001      	str	r1, [r0, #0]
 8002e2c:	6046      	str	r6, [r0, #4]
 8002e2e:	300c      	adds	r0, #12
 8002e30:	60a0      	str	r0, [r4, #8]
 8002e32:	3268      	adds	r2, #104	; 0x68
 8002e34:	f7ff fa78 	bl	8002328 <memset>
 8002e38:	0020      	movs	r0, r4
 8002e3a:	bd70      	pop	{r4, r5, r6, pc}

08002e3c <__sfp_lock_acquire>:
 8002e3c:	b510      	push	{r4, lr}
 8002e3e:	4802      	ldr	r0, [pc, #8]	; (8002e48 <__sfp_lock_acquire+0xc>)
 8002e40:	f000 f8bd 	bl	8002fbe <__retarget_lock_acquire_recursive>
 8002e44:	bd10      	pop	{r4, pc}
 8002e46:	46c0      	nop			; (mov r8, r8)
 8002e48:	20000a90 	.word	0x20000a90

08002e4c <__sfp_lock_release>:
 8002e4c:	b510      	push	{r4, lr}
 8002e4e:	4802      	ldr	r0, [pc, #8]	; (8002e58 <__sfp_lock_release+0xc>)
 8002e50:	f000 f8b6 	bl	8002fc0 <__retarget_lock_release_recursive>
 8002e54:	bd10      	pop	{r4, pc}
 8002e56:	46c0      	nop			; (mov r8, r8)
 8002e58:	20000a90 	.word	0x20000a90

08002e5c <__sinit_lock_acquire>:
 8002e5c:	b510      	push	{r4, lr}
 8002e5e:	4802      	ldr	r0, [pc, #8]	; (8002e68 <__sinit_lock_acquire+0xc>)
 8002e60:	f000 f8ad 	bl	8002fbe <__retarget_lock_acquire_recursive>
 8002e64:	bd10      	pop	{r4, pc}
 8002e66:	46c0      	nop			; (mov r8, r8)
 8002e68:	20000a8b 	.word	0x20000a8b

08002e6c <__sinit_lock_release>:
 8002e6c:	b510      	push	{r4, lr}
 8002e6e:	4802      	ldr	r0, [pc, #8]	; (8002e78 <__sinit_lock_release+0xc>)
 8002e70:	f000 f8a6 	bl	8002fc0 <__retarget_lock_release_recursive>
 8002e74:	bd10      	pop	{r4, pc}
 8002e76:	46c0      	nop			; (mov r8, r8)
 8002e78:	20000a8b 	.word	0x20000a8b

08002e7c <__sinit>:
 8002e7c:	b513      	push	{r0, r1, r4, lr}
 8002e7e:	0004      	movs	r4, r0
 8002e80:	f7ff ffec 	bl	8002e5c <__sinit_lock_acquire>
 8002e84:	69a3      	ldr	r3, [r4, #24]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d002      	beq.n	8002e90 <__sinit+0x14>
 8002e8a:	f7ff ffef 	bl	8002e6c <__sinit_lock_release>
 8002e8e:	bd13      	pop	{r0, r1, r4, pc}
 8002e90:	64a3      	str	r3, [r4, #72]	; 0x48
 8002e92:	64e3      	str	r3, [r4, #76]	; 0x4c
 8002e94:	6523      	str	r3, [r4, #80]	; 0x50
 8002e96:	4b13      	ldr	r3, [pc, #76]	; (8002ee4 <__sinit+0x68>)
 8002e98:	4a13      	ldr	r2, [pc, #76]	; (8002ee8 <__sinit+0x6c>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	62a2      	str	r2, [r4, #40]	; 0x28
 8002e9e:	9301      	str	r3, [sp, #4]
 8002ea0:	42a3      	cmp	r3, r4
 8002ea2:	d101      	bne.n	8002ea8 <__sinit+0x2c>
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	61a3      	str	r3, [r4, #24]
 8002ea8:	0020      	movs	r0, r4
 8002eaa:	f000 f81f 	bl	8002eec <__sfp>
 8002eae:	6060      	str	r0, [r4, #4]
 8002eb0:	0020      	movs	r0, r4
 8002eb2:	f000 f81b 	bl	8002eec <__sfp>
 8002eb6:	60a0      	str	r0, [r4, #8]
 8002eb8:	0020      	movs	r0, r4
 8002eba:	f000 f817 	bl	8002eec <__sfp>
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	2104      	movs	r1, #4
 8002ec2:	60e0      	str	r0, [r4, #12]
 8002ec4:	6860      	ldr	r0, [r4, #4]
 8002ec6:	f7ff ff77 	bl	8002db8 <std>
 8002eca:	2201      	movs	r2, #1
 8002ecc:	2109      	movs	r1, #9
 8002ece:	68a0      	ldr	r0, [r4, #8]
 8002ed0:	f7ff ff72 	bl	8002db8 <std>
 8002ed4:	2202      	movs	r2, #2
 8002ed6:	2112      	movs	r1, #18
 8002ed8:	68e0      	ldr	r0, [r4, #12]
 8002eda:	f7ff ff6d 	bl	8002db8 <std>
 8002ede:	2301      	movs	r3, #1
 8002ee0:	61a3      	str	r3, [r4, #24]
 8002ee2:	e7d2      	b.n	8002e8a <__sinit+0xe>
 8002ee4:	08003454 	.word	0x08003454
 8002ee8:	08002e01 	.word	0x08002e01

08002eec <__sfp>:
 8002eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002eee:	0007      	movs	r7, r0
 8002ef0:	f7ff ffa4 	bl	8002e3c <__sfp_lock_acquire>
 8002ef4:	4b1f      	ldr	r3, [pc, #124]	; (8002f74 <__sfp+0x88>)
 8002ef6:	681e      	ldr	r6, [r3, #0]
 8002ef8:	69b3      	ldr	r3, [r6, #24]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d102      	bne.n	8002f04 <__sfp+0x18>
 8002efe:	0030      	movs	r0, r6
 8002f00:	f7ff ffbc 	bl	8002e7c <__sinit>
 8002f04:	3648      	adds	r6, #72	; 0x48
 8002f06:	68b4      	ldr	r4, [r6, #8]
 8002f08:	6873      	ldr	r3, [r6, #4]
 8002f0a:	3b01      	subs	r3, #1
 8002f0c:	d504      	bpl.n	8002f18 <__sfp+0x2c>
 8002f0e:	6833      	ldr	r3, [r6, #0]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d022      	beq.n	8002f5a <__sfp+0x6e>
 8002f14:	6836      	ldr	r6, [r6, #0]
 8002f16:	e7f6      	b.n	8002f06 <__sfp+0x1a>
 8002f18:	220c      	movs	r2, #12
 8002f1a:	5ea5      	ldrsh	r5, [r4, r2]
 8002f1c:	2d00      	cmp	r5, #0
 8002f1e:	d11a      	bne.n	8002f56 <__sfp+0x6a>
 8002f20:	0020      	movs	r0, r4
 8002f22:	4b15      	ldr	r3, [pc, #84]	; (8002f78 <__sfp+0x8c>)
 8002f24:	3058      	adds	r0, #88	; 0x58
 8002f26:	60e3      	str	r3, [r4, #12]
 8002f28:	6665      	str	r5, [r4, #100]	; 0x64
 8002f2a:	f000 f847 	bl	8002fbc <__retarget_lock_init_recursive>
 8002f2e:	f7ff ff8d 	bl	8002e4c <__sfp_lock_release>
 8002f32:	0020      	movs	r0, r4
 8002f34:	2208      	movs	r2, #8
 8002f36:	0029      	movs	r1, r5
 8002f38:	6025      	str	r5, [r4, #0]
 8002f3a:	60a5      	str	r5, [r4, #8]
 8002f3c:	6065      	str	r5, [r4, #4]
 8002f3e:	6125      	str	r5, [r4, #16]
 8002f40:	6165      	str	r5, [r4, #20]
 8002f42:	61a5      	str	r5, [r4, #24]
 8002f44:	305c      	adds	r0, #92	; 0x5c
 8002f46:	f7ff f9ef 	bl	8002328 <memset>
 8002f4a:	6365      	str	r5, [r4, #52]	; 0x34
 8002f4c:	63a5      	str	r5, [r4, #56]	; 0x38
 8002f4e:	64a5      	str	r5, [r4, #72]	; 0x48
 8002f50:	64e5      	str	r5, [r4, #76]	; 0x4c
 8002f52:	0020      	movs	r0, r4
 8002f54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f56:	3468      	adds	r4, #104	; 0x68
 8002f58:	e7d7      	b.n	8002f0a <__sfp+0x1e>
 8002f5a:	2104      	movs	r1, #4
 8002f5c:	0038      	movs	r0, r7
 8002f5e:	f7ff ff57 	bl	8002e10 <__sfmoreglue>
 8002f62:	1e04      	subs	r4, r0, #0
 8002f64:	6030      	str	r0, [r6, #0]
 8002f66:	d1d5      	bne.n	8002f14 <__sfp+0x28>
 8002f68:	f7ff ff70 	bl	8002e4c <__sfp_lock_release>
 8002f6c:	230c      	movs	r3, #12
 8002f6e:	603b      	str	r3, [r7, #0]
 8002f70:	e7ef      	b.n	8002f52 <__sfp+0x66>
 8002f72:	46c0      	nop			; (mov r8, r8)
 8002f74:	08003454 	.word	0x08003454
 8002f78:	ffff0001 	.word	0xffff0001

08002f7c <_fwalk_reent>:
 8002f7c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002f7e:	0004      	movs	r4, r0
 8002f80:	0006      	movs	r6, r0
 8002f82:	2700      	movs	r7, #0
 8002f84:	9101      	str	r1, [sp, #4]
 8002f86:	3448      	adds	r4, #72	; 0x48
 8002f88:	6863      	ldr	r3, [r4, #4]
 8002f8a:	68a5      	ldr	r5, [r4, #8]
 8002f8c:	9300      	str	r3, [sp, #0]
 8002f8e:	9b00      	ldr	r3, [sp, #0]
 8002f90:	3b01      	subs	r3, #1
 8002f92:	9300      	str	r3, [sp, #0]
 8002f94:	d504      	bpl.n	8002fa0 <_fwalk_reent+0x24>
 8002f96:	6824      	ldr	r4, [r4, #0]
 8002f98:	2c00      	cmp	r4, #0
 8002f9a:	d1f5      	bne.n	8002f88 <_fwalk_reent+0xc>
 8002f9c:	0038      	movs	r0, r7
 8002f9e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002fa0:	89ab      	ldrh	r3, [r5, #12]
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d908      	bls.n	8002fb8 <_fwalk_reent+0x3c>
 8002fa6:	220e      	movs	r2, #14
 8002fa8:	5eab      	ldrsh	r3, [r5, r2]
 8002faa:	3301      	adds	r3, #1
 8002fac:	d004      	beq.n	8002fb8 <_fwalk_reent+0x3c>
 8002fae:	0029      	movs	r1, r5
 8002fb0:	0030      	movs	r0, r6
 8002fb2:	9b01      	ldr	r3, [sp, #4]
 8002fb4:	4798      	blx	r3
 8002fb6:	4307      	orrs	r7, r0
 8002fb8:	3568      	adds	r5, #104	; 0x68
 8002fba:	e7e8      	b.n	8002f8e <_fwalk_reent+0x12>

08002fbc <__retarget_lock_init_recursive>:
 8002fbc:	4770      	bx	lr

08002fbe <__retarget_lock_acquire_recursive>:
 8002fbe:	4770      	bx	lr

08002fc0 <__retarget_lock_release_recursive>:
 8002fc0:	4770      	bx	lr
	...

08002fc4 <__swhatbuf_r>:
 8002fc4:	b570      	push	{r4, r5, r6, lr}
 8002fc6:	000e      	movs	r6, r1
 8002fc8:	001d      	movs	r5, r3
 8002fca:	230e      	movs	r3, #14
 8002fcc:	5ec9      	ldrsh	r1, [r1, r3]
 8002fce:	0014      	movs	r4, r2
 8002fd0:	b096      	sub	sp, #88	; 0x58
 8002fd2:	2900      	cmp	r1, #0
 8002fd4:	da07      	bge.n	8002fe6 <__swhatbuf_r+0x22>
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	602b      	str	r3, [r5, #0]
 8002fda:	89b3      	ldrh	r3, [r6, #12]
 8002fdc:	061b      	lsls	r3, r3, #24
 8002fde:	d411      	bmi.n	8003004 <__swhatbuf_r+0x40>
 8002fe0:	2380      	movs	r3, #128	; 0x80
 8002fe2:	00db      	lsls	r3, r3, #3
 8002fe4:	e00f      	b.n	8003006 <__swhatbuf_r+0x42>
 8002fe6:	466a      	mov	r2, sp
 8002fe8:	f000 f930 	bl	800324c <_fstat_r>
 8002fec:	2800      	cmp	r0, #0
 8002fee:	dbf2      	blt.n	8002fd6 <__swhatbuf_r+0x12>
 8002ff0:	23f0      	movs	r3, #240	; 0xf0
 8002ff2:	9901      	ldr	r1, [sp, #4]
 8002ff4:	021b      	lsls	r3, r3, #8
 8002ff6:	4019      	ands	r1, r3
 8002ff8:	4b05      	ldr	r3, [pc, #20]	; (8003010 <__swhatbuf_r+0x4c>)
 8002ffa:	18c9      	adds	r1, r1, r3
 8002ffc:	424b      	negs	r3, r1
 8002ffe:	4159      	adcs	r1, r3
 8003000:	6029      	str	r1, [r5, #0]
 8003002:	e7ed      	b.n	8002fe0 <__swhatbuf_r+0x1c>
 8003004:	2340      	movs	r3, #64	; 0x40
 8003006:	2000      	movs	r0, #0
 8003008:	6023      	str	r3, [r4, #0]
 800300a:	b016      	add	sp, #88	; 0x58
 800300c:	bd70      	pop	{r4, r5, r6, pc}
 800300e:	46c0      	nop			; (mov r8, r8)
 8003010:	ffffe000 	.word	0xffffe000

08003014 <__smakebuf_r>:
 8003014:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003016:	2602      	movs	r6, #2
 8003018:	898b      	ldrh	r3, [r1, #12]
 800301a:	0005      	movs	r5, r0
 800301c:	000c      	movs	r4, r1
 800301e:	4233      	tst	r3, r6
 8003020:	d006      	beq.n	8003030 <__smakebuf_r+0x1c>
 8003022:	0023      	movs	r3, r4
 8003024:	3347      	adds	r3, #71	; 0x47
 8003026:	6023      	str	r3, [r4, #0]
 8003028:	6123      	str	r3, [r4, #16]
 800302a:	2301      	movs	r3, #1
 800302c:	6163      	str	r3, [r4, #20]
 800302e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8003030:	466a      	mov	r2, sp
 8003032:	ab01      	add	r3, sp, #4
 8003034:	f7ff ffc6 	bl	8002fc4 <__swhatbuf_r>
 8003038:	9900      	ldr	r1, [sp, #0]
 800303a:	0007      	movs	r7, r0
 800303c:	0028      	movs	r0, r5
 800303e:	f7ff f9c5 	bl	80023cc <_malloc_r>
 8003042:	2800      	cmp	r0, #0
 8003044:	d108      	bne.n	8003058 <__smakebuf_r+0x44>
 8003046:	220c      	movs	r2, #12
 8003048:	5ea3      	ldrsh	r3, [r4, r2]
 800304a:	059a      	lsls	r2, r3, #22
 800304c:	d4ef      	bmi.n	800302e <__smakebuf_r+0x1a>
 800304e:	2203      	movs	r2, #3
 8003050:	4393      	bics	r3, r2
 8003052:	431e      	orrs	r6, r3
 8003054:	81a6      	strh	r6, [r4, #12]
 8003056:	e7e4      	b.n	8003022 <__smakebuf_r+0xe>
 8003058:	4b0f      	ldr	r3, [pc, #60]	; (8003098 <__smakebuf_r+0x84>)
 800305a:	62ab      	str	r3, [r5, #40]	; 0x28
 800305c:	2380      	movs	r3, #128	; 0x80
 800305e:	89a2      	ldrh	r2, [r4, #12]
 8003060:	6020      	str	r0, [r4, #0]
 8003062:	4313      	orrs	r3, r2
 8003064:	81a3      	strh	r3, [r4, #12]
 8003066:	9b00      	ldr	r3, [sp, #0]
 8003068:	6120      	str	r0, [r4, #16]
 800306a:	6163      	str	r3, [r4, #20]
 800306c:	9b01      	ldr	r3, [sp, #4]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d00d      	beq.n	800308e <__smakebuf_r+0x7a>
 8003072:	0028      	movs	r0, r5
 8003074:	230e      	movs	r3, #14
 8003076:	5ee1      	ldrsh	r1, [r4, r3]
 8003078:	f000 f8fa 	bl	8003270 <_isatty_r>
 800307c:	2800      	cmp	r0, #0
 800307e:	d006      	beq.n	800308e <__smakebuf_r+0x7a>
 8003080:	2203      	movs	r2, #3
 8003082:	89a3      	ldrh	r3, [r4, #12]
 8003084:	4393      	bics	r3, r2
 8003086:	001a      	movs	r2, r3
 8003088:	2301      	movs	r3, #1
 800308a:	4313      	orrs	r3, r2
 800308c:	81a3      	strh	r3, [r4, #12]
 800308e:	89a0      	ldrh	r0, [r4, #12]
 8003090:	4307      	orrs	r7, r0
 8003092:	81a7      	strh	r7, [r4, #12]
 8003094:	e7cb      	b.n	800302e <__smakebuf_r+0x1a>
 8003096:	46c0      	nop			; (mov r8, r8)
 8003098:	08002e01 	.word	0x08002e01

0800309c <memchr>:
 800309c:	b2c9      	uxtb	r1, r1
 800309e:	1882      	adds	r2, r0, r2
 80030a0:	4290      	cmp	r0, r2
 80030a2:	d101      	bne.n	80030a8 <memchr+0xc>
 80030a4:	2000      	movs	r0, #0
 80030a6:	4770      	bx	lr
 80030a8:	7803      	ldrb	r3, [r0, #0]
 80030aa:	428b      	cmp	r3, r1
 80030ac:	d0fb      	beq.n	80030a6 <memchr+0xa>
 80030ae:	3001      	adds	r0, #1
 80030b0:	e7f6      	b.n	80030a0 <memchr+0x4>
	...

080030b4 <__malloc_lock>:
 80030b4:	b510      	push	{r4, lr}
 80030b6:	4802      	ldr	r0, [pc, #8]	; (80030c0 <__malloc_lock+0xc>)
 80030b8:	f7ff ff81 	bl	8002fbe <__retarget_lock_acquire_recursive>
 80030bc:	bd10      	pop	{r4, pc}
 80030be:	46c0      	nop			; (mov r8, r8)
 80030c0:	20000a8c 	.word	0x20000a8c

080030c4 <__malloc_unlock>:
 80030c4:	b510      	push	{r4, lr}
 80030c6:	4802      	ldr	r0, [pc, #8]	; (80030d0 <__malloc_unlock+0xc>)
 80030c8:	f7ff ff7a 	bl	8002fc0 <__retarget_lock_release_recursive>
 80030cc:	bd10      	pop	{r4, pc}
 80030ce:	46c0      	nop			; (mov r8, r8)
 80030d0:	20000a8c 	.word	0x20000a8c

080030d4 <_raise_r>:
 80030d4:	b570      	push	{r4, r5, r6, lr}
 80030d6:	0004      	movs	r4, r0
 80030d8:	000d      	movs	r5, r1
 80030da:	291f      	cmp	r1, #31
 80030dc:	d904      	bls.n	80030e8 <_raise_r+0x14>
 80030de:	2316      	movs	r3, #22
 80030e0:	6003      	str	r3, [r0, #0]
 80030e2:	2001      	movs	r0, #1
 80030e4:	4240      	negs	r0, r0
 80030e6:	bd70      	pop	{r4, r5, r6, pc}
 80030e8:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d004      	beq.n	80030f8 <_raise_r+0x24>
 80030ee:	008a      	lsls	r2, r1, #2
 80030f0:	189b      	adds	r3, r3, r2
 80030f2:	681a      	ldr	r2, [r3, #0]
 80030f4:	2a00      	cmp	r2, #0
 80030f6:	d108      	bne.n	800310a <_raise_r+0x36>
 80030f8:	0020      	movs	r0, r4
 80030fa:	f000 f831 	bl	8003160 <_getpid_r>
 80030fe:	002a      	movs	r2, r5
 8003100:	0001      	movs	r1, r0
 8003102:	0020      	movs	r0, r4
 8003104:	f000 f81a 	bl	800313c <_kill_r>
 8003108:	e7ed      	b.n	80030e6 <_raise_r+0x12>
 800310a:	2000      	movs	r0, #0
 800310c:	2a01      	cmp	r2, #1
 800310e:	d0ea      	beq.n	80030e6 <_raise_r+0x12>
 8003110:	1c51      	adds	r1, r2, #1
 8003112:	d103      	bne.n	800311c <_raise_r+0x48>
 8003114:	2316      	movs	r3, #22
 8003116:	3001      	adds	r0, #1
 8003118:	6023      	str	r3, [r4, #0]
 800311a:	e7e4      	b.n	80030e6 <_raise_r+0x12>
 800311c:	2400      	movs	r4, #0
 800311e:	0028      	movs	r0, r5
 8003120:	601c      	str	r4, [r3, #0]
 8003122:	4790      	blx	r2
 8003124:	0020      	movs	r0, r4
 8003126:	e7de      	b.n	80030e6 <_raise_r+0x12>

08003128 <raise>:
 8003128:	b510      	push	{r4, lr}
 800312a:	4b03      	ldr	r3, [pc, #12]	; (8003138 <raise+0x10>)
 800312c:	0001      	movs	r1, r0
 800312e:	6818      	ldr	r0, [r3, #0]
 8003130:	f7ff ffd0 	bl	80030d4 <_raise_r>
 8003134:	bd10      	pop	{r4, pc}
 8003136:	46c0      	nop			; (mov r8, r8)
 8003138:	20000020 	.word	0x20000020

0800313c <_kill_r>:
 800313c:	2300      	movs	r3, #0
 800313e:	b570      	push	{r4, r5, r6, lr}
 8003140:	4d06      	ldr	r5, [pc, #24]	; (800315c <_kill_r+0x20>)
 8003142:	0004      	movs	r4, r0
 8003144:	0008      	movs	r0, r1
 8003146:	0011      	movs	r1, r2
 8003148:	602b      	str	r3, [r5, #0]
 800314a:	f7fd fb5f 	bl	800080c <_kill>
 800314e:	1c43      	adds	r3, r0, #1
 8003150:	d103      	bne.n	800315a <_kill_r+0x1e>
 8003152:	682b      	ldr	r3, [r5, #0]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d000      	beq.n	800315a <_kill_r+0x1e>
 8003158:	6023      	str	r3, [r4, #0]
 800315a:	bd70      	pop	{r4, r5, r6, pc}
 800315c:	20000a94 	.word	0x20000a94

08003160 <_getpid_r>:
 8003160:	b510      	push	{r4, lr}
 8003162:	f7fd fb51 	bl	8000808 <_getpid>
 8003166:	bd10      	pop	{r4, pc}

08003168 <__sread>:
 8003168:	b570      	push	{r4, r5, r6, lr}
 800316a:	000c      	movs	r4, r1
 800316c:	250e      	movs	r5, #14
 800316e:	5f49      	ldrsh	r1, [r1, r5]
 8003170:	f000 f8a4 	bl	80032bc <_read_r>
 8003174:	2800      	cmp	r0, #0
 8003176:	db03      	blt.n	8003180 <__sread+0x18>
 8003178:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800317a:	181b      	adds	r3, r3, r0
 800317c:	6563      	str	r3, [r4, #84]	; 0x54
 800317e:	bd70      	pop	{r4, r5, r6, pc}
 8003180:	89a3      	ldrh	r3, [r4, #12]
 8003182:	4a02      	ldr	r2, [pc, #8]	; (800318c <__sread+0x24>)
 8003184:	4013      	ands	r3, r2
 8003186:	81a3      	strh	r3, [r4, #12]
 8003188:	e7f9      	b.n	800317e <__sread+0x16>
 800318a:	46c0      	nop			; (mov r8, r8)
 800318c:	ffffefff 	.word	0xffffefff

08003190 <__swrite>:
 8003190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003192:	001f      	movs	r7, r3
 8003194:	898b      	ldrh	r3, [r1, #12]
 8003196:	0005      	movs	r5, r0
 8003198:	000c      	movs	r4, r1
 800319a:	0016      	movs	r6, r2
 800319c:	05db      	lsls	r3, r3, #23
 800319e:	d505      	bpl.n	80031ac <__swrite+0x1c>
 80031a0:	230e      	movs	r3, #14
 80031a2:	5ec9      	ldrsh	r1, [r1, r3]
 80031a4:	2200      	movs	r2, #0
 80031a6:	2302      	movs	r3, #2
 80031a8:	f000 f874 	bl	8003294 <_lseek_r>
 80031ac:	89a3      	ldrh	r3, [r4, #12]
 80031ae:	4a05      	ldr	r2, [pc, #20]	; (80031c4 <__swrite+0x34>)
 80031b0:	0028      	movs	r0, r5
 80031b2:	4013      	ands	r3, r2
 80031b4:	81a3      	strh	r3, [r4, #12]
 80031b6:	0032      	movs	r2, r6
 80031b8:	230e      	movs	r3, #14
 80031ba:	5ee1      	ldrsh	r1, [r4, r3]
 80031bc:	003b      	movs	r3, r7
 80031be:	f000 f81f 	bl	8003200 <_write_r>
 80031c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80031c4:	ffffefff 	.word	0xffffefff

080031c8 <__sseek>:
 80031c8:	b570      	push	{r4, r5, r6, lr}
 80031ca:	000c      	movs	r4, r1
 80031cc:	250e      	movs	r5, #14
 80031ce:	5f49      	ldrsh	r1, [r1, r5]
 80031d0:	f000 f860 	bl	8003294 <_lseek_r>
 80031d4:	89a3      	ldrh	r3, [r4, #12]
 80031d6:	1c42      	adds	r2, r0, #1
 80031d8:	d103      	bne.n	80031e2 <__sseek+0x1a>
 80031da:	4a05      	ldr	r2, [pc, #20]	; (80031f0 <__sseek+0x28>)
 80031dc:	4013      	ands	r3, r2
 80031de:	81a3      	strh	r3, [r4, #12]
 80031e0:	bd70      	pop	{r4, r5, r6, pc}
 80031e2:	2280      	movs	r2, #128	; 0x80
 80031e4:	0152      	lsls	r2, r2, #5
 80031e6:	4313      	orrs	r3, r2
 80031e8:	81a3      	strh	r3, [r4, #12]
 80031ea:	6560      	str	r0, [r4, #84]	; 0x54
 80031ec:	e7f8      	b.n	80031e0 <__sseek+0x18>
 80031ee:	46c0      	nop			; (mov r8, r8)
 80031f0:	ffffefff 	.word	0xffffefff

080031f4 <__sclose>:
 80031f4:	b510      	push	{r4, lr}
 80031f6:	230e      	movs	r3, #14
 80031f8:	5ec9      	ldrsh	r1, [r1, r3]
 80031fa:	f000 f815 	bl	8003228 <_close_r>
 80031fe:	bd10      	pop	{r4, pc}

08003200 <_write_r>:
 8003200:	b570      	push	{r4, r5, r6, lr}
 8003202:	0004      	movs	r4, r0
 8003204:	0008      	movs	r0, r1
 8003206:	0011      	movs	r1, r2
 8003208:	001a      	movs	r2, r3
 800320a:	2300      	movs	r3, #0
 800320c:	4d05      	ldr	r5, [pc, #20]	; (8003224 <_write_r+0x24>)
 800320e:	602b      	str	r3, [r5, #0]
 8003210:	f7fd fb18 	bl	8000844 <_write>
 8003214:	1c43      	adds	r3, r0, #1
 8003216:	d103      	bne.n	8003220 <_write_r+0x20>
 8003218:	682b      	ldr	r3, [r5, #0]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d000      	beq.n	8003220 <_write_r+0x20>
 800321e:	6023      	str	r3, [r4, #0]
 8003220:	bd70      	pop	{r4, r5, r6, pc}
 8003222:	46c0      	nop			; (mov r8, r8)
 8003224:	20000a94 	.word	0x20000a94

08003228 <_close_r>:
 8003228:	2300      	movs	r3, #0
 800322a:	b570      	push	{r4, r5, r6, lr}
 800322c:	4d06      	ldr	r5, [pc, #24]	; (8003248 <_close_r+0x20>)
 800322e:	0004      	movs	r4, r0
 8003230:	0008      	movs	r0, r1
 8003232:	602b      	str	r3, [r5, #0]
 8003234:	f7fd fb14 	bl	8000860 <_close>
 8003238:	1c43      	adds	r3, r0, #1
 800323a:	d103      	bne.n	8003244 <_close_r+0x1c>
 800323c:	682b      	ldr	r3, [r5, #0]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d000      	beq.n	8003244 <_close_r+0x1c>
 8003242:	6023      	str	r3, [r4, #0]
 8003244:	bd70      	pop	{r4, r5, r6, pc}
 8003246:	46c0      	nop			; (mov r8, r8)
 8003248:	20000a94 	.word	0x20000a94

0800324c <_fstat_r>:
 800324c:	2300      	movs	r3, #0
 800324e:	b570      	push	{r4, r5, r6, lr}
 8003250:	4d06      	ldr	r5, [pc, #24]	; (800326c <_fstat_r+0x20>)
 8003252:	0004      	movs	r4, r0
 8003254:	0008      	movs	r0, r1
 8003256:	0011      	movs	r1, r2
 8003258:	602b      	str	r3, [r5, #0]
 800325a:	f7fd fb05 	bl	8000868 <_fstat>
 800325e:	1c43      	adds	r3, r0, #1
 8003260:	d103      	bne.n	800326a <_fstat_r+0x1e>
 8003262:	682b      	ldr	r3, [r5, #0]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d000      	beq.n	800326a <_fstat_r+0x1e>
 8003268:	6023      	str	r3, [r4, #0]
 800326a:	bd70      	pop	{r4, r5, r6, pc}
 800326c:	20000a94 	.word	0x20000a94

08003270 <_isatty_r>:
 8003270:	2300      	movs	r3, #0
 8003272:	b570      	push	{r4, r5, r6, lr}
 8003274:	4d06      	ldr	r5, [pc, #24]	; (8003290 <_isatty_r+0x20>)
 8003276:	0004      	movs	r4, r0
 8003278:	0008      	movs	r0, r1
 800327a:	602b      	str	r3, [r5, #0]
 800327c:	f7fd fafa 	bl	8000874 <_isatty>
 8003280:	1c43      	adds	r3, r0, #1
 8003282:	d103      	bne.n	800328c <_isatty_r+0x1c>
 8003284:	682b      	ldr	r3, [r5, #0]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d000      	beq.n	800328c <_isatty_r+0x1c>
 800328a:	6023      	str	r3, [r4, #0]
 800328c:	bd70      	pop	{r4, r5, r6, pc}
 800328e:	46c0      	nop			; (mov r8, r8)
 8003290:	20000a94 	.word	0x20000a94

08003294 <_lseek_r>:
 8003294:	b570      	push	{r4, r5, r6, lr}
 8003296:	0004      	movs	r4, r0
 8003298:	0008      	movs	r0, r1
 800329a:	0011      	movs	r1, r2
 800329c:	001a      	movs	r2, r3
 800329e:	2300      	movs	r3, #0
 80032a0:	4d05      	ldr	r5, [pc, #20]	; (80032b8 <_lseek_r+0x24>)
 80032a2:	602b      	str	r3, [r5, #0]
 80032a4:	f7fd fae8 	bl	8000878 <_lseek>
 80032a8:	1c43      	adds	r3, r0, #1
 80032aa:	d103      	bne.n	80032b4 <_lseek_r+0x20>
 80032ac:	682b      	ldr	r3, [r5, #0]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d000      	beq.n	80032b4 <_lseek_r+0x20>
 80032b2:	6023      	str	r3, [r4, #0]
 80032b4:	bd70      	pop	{r4, r5, r6, pc}
 80032b6:	46c0      	nop			; (mov r8, r8)
 80032b8:	20000a94 	.word	0x20000a94

080032bc <_read_r>:
 80032bc:	b570      	push	{r4, r5, r6, lr}
 80032be:	0004      	movs	r4, r0
 80032c0:	0008      	movs	r0, r1
 80032c2:	0011      	movs	r1, r2
 80032c4:	001a      	movs	r2, r3
 80032c6:	2300      	movs	r3, #0
 80032c8:	4d05      	ldr	r5, [pc, #20]	; (80032e0 <_read_r+0x24>)
 80032ca:	602b      	str	r3, [r5, #0]
 80032cc:	f7fd faac 	bl	8000828 <_read>
 80032d0:	1c43      	adds	r3, r0, #1
 80032d2:	d103      	bne.n	80032dc <_read_r+0x20>
 80032d4:	682b      	ldr	r3, [r5, #0]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d000      	beq.n	80032dc <_read_r+0x20>
 80032da:	6023      	str	r3, [r4, #0]
 80032dc:	bd70      	pop	{r4, r5, r6, pc}
 80032de:	46c0      	nop			; (mov r8, r8)
 80032e0:	20000a94 	.word	0x20000a94

080032e4 <_init>:
 80032e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032e6:	46c0      	nop			; (mov r8, r8)
 80032e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032ea:	bc08      	pop	{r3}
 80032ec:	469e      	mov	lr, r3
 80032ee:	4770      	bx	lr

080032f0 <_fini>:
 80032f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032f2:	46c0      	nop			; (mov r8, r8)
 80032f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032f6:	bc08      	pop	{r3}
 80032f8:	469e      	mov	lr, r3
 80032fa:	4770      	bx	lr
