

================================================================
== Vivado HLS Report for 'single_conv_calculat'
================================================================
* Date:           Sun Dec  6 12:05:01 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab2_fpga_lql
* Solution:       solution2_pipeline
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.470|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    7|    7|    5|    5| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      -|      -|     -|    -|
|Expression       |        -|      6|      0|   318|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        -|      -|      -|     -|    -|
|Memory           |        -|      -|      -|     -|    -|
|Multiplexer      |        -|      -|      -|   171|    -|
|Register         |        -|      -|    359|     -|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |        0|      6|    359|   489|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       40|     40|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |        0|     15|      2|     6|    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_92_p2                 |     *    |      3|  0|  21|          32|          32|
    |grp_fu_98_p2                 |     *    |      3|  0|  21|          32|          32|
    |add_ln34_1_fu_144_p2         |     +    |      0|  0|  39|          32|          32|
    |add_ln34_2_fu_150_p2         |     +    |      0|  0|  32|          32|          32|
    |add_ln34_3_fu_127_p2         |     +    |      0|  0|  32|          32|          32|
    |add_ln34_4_fu_116_p2         |     +    |      0|  0|  32|          32|          32|
    |add_ln34_5_fu_121_p2         |     +    |      0|  0|  32|          32|          32|
    |add_ln34_6_fu_133_p2         |     +    |      0|  0|  32|          32|          32|
    |add_ln34_fu_138_p2           |     +    |      0|  0|  39|          32|          32|
    |ap_return                    |     +    |      0|  0|  32|          32|          32|
    |ap_block_pp0_stage0_11001    |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      6|  0| 318|         323|         324|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |cal_conv_address0        |  33|          6|    4|         24|
    |cal_conv_address1        |  27|          5|    4|         20|
    |kernel_address0          |  33|          6|    4|         24|
    |kernel_address1          |  27|          5|    4|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 171|         32|   19|         98|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln34_5_reg_165           |  32|   0|   32|          0|
    |add_ln34_6_reg_170           |  32|   0|   32|          0|
    |add_ln34_reg_175             |  32|   0|   32|          0|
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |mul_ln34_8_reg_160           |  32|   0|   32|          0|
    |reg_104                      |  32|   0|   32|          0|
    |reg_108                      |  32|   0|   32|          0|
    |reg_112                      |  32|   0|   32|          0|
    |reg_76                       |  32|   0|   32|          0|
    |reg_80                       |  32|   0|   32|          0|
    |reg_84                       |  32|   0|   32|          0|
    |reg_88                       |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 359|   0|  359|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | single_conv_calculat | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | single_conv_calculat | return value |
|ap_start           |  in |    1| ap_ctrl_hs | single_conv_calculat | return value |
|ap_done            | out |    1| ap_ctrl_hs | single_conv_calculat | return value |
|ap_idle            | out |    1| ap_ctrl_hs | single_conv_calculat | return value |
|ap_ready           | out |    1| ap_ctrl_hs | single_conv_calculat | return value |
|ap_ce              |  in |    1| ap_ctrl_hs | single_conv_calculat | return value |
|ap_return          | out |   32| ap_ctrl_hs | single_conv_calculat | return value |
|cal_conv_address0  | out |    4|  ap_memory |       cal_conv       |     array    |
|cal_conv_ce0       | out |    1|  ap_memory |       cal_conv       |     array    |
|cal_conv_q0        |  in |   32|  ap_memory |       cal_conv       |     array    |
|cal_conv_address1  | out |    4|  ap_memory |       cal_conv       |     array    |
|cal_conv_ce1       | out |    1|  ap_memory |       cal_conv       |     array    |
|cal_conv_q1        |  in |   32|  ap_memory |       cal_conv       |     array    |
|kernel_address0    | out |    4|  ap_memory |        kernel        |     array    |
|kernel_ce0         | out |    1|  ap_memory |        kernel        |     array    |
|kernel_q0          |  in |   32|  ap_memory |        kernel        |     array    |
|kernel_address1    | out |    4|  ap_memory |        kernel        |     array    |
|kernel_ce1         | out |    1|  ap_memory |        kernel        |     array    |
|kernel_q1          |  in |   32|  ap_memory |        kernel        |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 5, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 9 [2/2] (2.15ns)   --->   "%cal_conv_load_6 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 6), align 8" [conv.cpp:34]   --->   Operation 9 'load' 'cal_conv_load_6' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 10 [2/2] (2.15ns)   --->   "%kernel_load_6 = load i32* getelementptr inbounds ([9 x i32]* @kernel, i64 0, i64 6), align 8" [conv.cpp:34]   --->   Operation 10 'load' 'kernel_load_6' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 11 [2/2] (2.15ns)   --->   "%cal_conv_load_7 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 7), align 4" [conv.cpp:34]   --->   Operation 11 'load' 'cal_conv_load_7' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 12 [2/2] (2.15ns)   --->   "%kernel_load_7 = load i32* getelementptr inbounds ([9 x i32]* @kernel, i64 0, i64 7), align 4" [conv.cpp:34]   --->   Operation 12 'load' 'kernel_load_7' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 13 [2/2] (2.15ns)   --->   "%cal_conv_load_4 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 4), align 16" [conv.cpp:34]   --->   Operation 13 'load' 'cal_conv_load_4' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 14 [2/2] (2.15ns)   --->   "%kernel_load_4 = load i32* getelementptr inbounds ([9 x i32]* @kernel, i64 0, i64 4), align 16" [conv.cpp:34]   --->   Operation 14 'load' 'kernel_load_4' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 15 [1/2] (2.15ns)   --->   "%cal_conv_load_6 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 6), align 8" [conv.cpp:34]   --->   Operation 15 'load' 'cal_conv_load_6' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 16 [1/2] (2.15ns)   --->   "%kernel_load_6 = load i32* getelementptr inbounds ([9 x i32]* @kernel, i64 0, i64 6), align 8" [conv.cpp:34]   --->   Operation 16 'load' 'kernel_load_6' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 17 [1/2] (2.15ns)   --->   "%cal_conv_load_7 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 7), align 4" [conv.cpp:34]   --->   Operation 17 'load' 'cal_conv_load_7' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 18 [1/2] (2.15ns)   --->   "%kernel_load_7 = load i32* getelementptr inbounds ([9 x i32]* @kernel, i64 0, i64 7), align 4" [conv.cpp:34]   --->   Operation 18 'load' 'kernel_load_7' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 19 [2/2] (2.15ns)   --->   "%cal_conv_load_8 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 8), align 16" [conv.cpp:34]   --->   Operation 19 'load' 'cal_conv_load_8' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 20 [2/2] (2.15ns)   --->   "%kernel_load_8 = load i32* getelementptr inbounds ([9 x i32]* @kernel, i64 0, i64 8), align 16" [conv.cpp:34]   --->   Operation 20 'load' 'kernel_load_8' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 3 <SV = 2> <Delay = 8.47>
ST_3 : Operation 21 [2/2] (2.15ns)   --->   "%cal_conv_load = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 0), align 16" [conv.cpp:34]   --->   Operation 21 'load' 'cal_conv_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 22 [2/2] (2.15ns)   --->   "%kernel_load = load i32* getelementptr inbounds ([9 x i32]* @kernel, i64 0, i64 0), align 16" [conv.cpp:34]   --->   Operation 22 'load' 'kernel_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 23 [1/2] (2.15ns)   --->   "%cal_conv_load_4 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 4), align 16" [conv.cpp:34]   --->   Operation 23 'load' 'cal_conv_load_4' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 24 [1/2] (2.15ns)   --->   "%kernel_load_4 = load i32* getelementptr inbounds ([9 x i32]* @kernel, i64 0, i64 4), align 16" [conv.cpp:34]   --->   Operation 24 'load' 'kernel_load_4' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 25 [2/2] (2.15ns)   --->   "%cal_conv_load_5 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 5), align 4" [conv.cpp:34]   --->   Operation 25 'load' 'cal_conv_load_5' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 26 [2/2] (2.15ns)   --->   "%kernel_load_5 = load i32* getelementptr inbounds ([9 x i32]* @kernel, i64 0, i64 5), align 4" [conv.cpp:34]   --->   Operation 26 'load' 'kernel_load_5' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 27 [1/1] (8.47ns)   --->   "%mul_ln34_6 = mul nsw i32 %cal_conv_load_6, %kernel_load_6" [conv.cpp:34]   --->   Operation 27 'mul' 'mul_ln34_6' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (8.47ns)   --->   "%mul_ln34_7 = mul nsw i32 %cal_conv_load_7, %kernel_load_7" [conv.cpp:34]   --->   Operation 28 'mul' 'mul_ln34_7' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/2] (2.15ns)   --->   "%cal_conv_load_8 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 8), align 16" [conv.cpp:34]   --->   Operation 29 'load' 'cal_conv_load_8' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 30 [1/2] (2.15ns)   --->   "%kernel_load_8 = load i32* getelementptr inbounds ([9 x i32]* @kernel, i64 0, i64 8), align 16" [conv.cpp:34]   --->   Operation 30 'load' 'kernel_load_8' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 4 <SV = 3> <Delay = 8.47>
ST_4 : Operation 31 [1/2] (2.15ns)   --->   "%cal_conv_load = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 0), align 16" [conv.cpp:34]   --->   Operation 31 'load' 'cal_conv_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 32 [1/2] (2.15ns)   --->   "%kernel_load = load i32* getelementptr inbounds ([9 x i32]* @kernel, i64 0, i64 0), align 16" [conv.cpp:34]   --->   Operation 32 'load' 'kernel_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 33 [2/2] (2.15ns)   --->   "%cal_conv_load_1 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 1), align 4" [conv.cpp:34]   --->   Operation 33 'load' 'cal_conv_load_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 34 [2/2] (2.15ns)   --->   "%kernel_load_1 = load i32* getelementptr inbounds ([9 x i32]* @kernel, i64 0, i64 1), align 4" [conv.cpp:34]   --->   Operation 34 'load' 'kernel_load_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 35 [2/2] (2.15ns)   --->   "%cal_conv_load_2 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 2), align 8" [conv.cpp:34]   --->   Operation 35 'load' 'cal_conv_load_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 36 [2/2] (2.15ns)   --->   "%kernel_load_2 = load i32* getelementptr inbounds ([9 x i32]* @kernel, i64 0, i64 2), align 8" [conv.cpp:34]   --->   Operation 36 'load' 'kernel_load_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 37 [1/1] (8.47ns)   --->   "%mul_ln34_4 = mul nsw i32 %cal_conv_load_4, %kernel_load_4" [conv.cpp:34]   --->   Operation 37 'mul' 'mul_ln34_4' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/2] (2.15ns)   --->   "%cal_conv_load_5 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 5), align 4" [conv.cpp:34]   --->   Operation 38 'load' 'cal_conv_load_5' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 39 [1/2] (2.15ns)   --->   "%kernel_load_5 = load i32* getelementptr inbounds ([9 x i32]* @kernel, i64 0, i64 5), align 4" [conv.cpp:34]   --->   Operation 39 'load' 'kernel_load_5' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 40 [1/1] (8.47ns)   --->   "%mul_ln34_8 = mul nsw i32 %cal_conv_load_8, %kernel_load_8" [conv.cpp:34]   --->   Operation 40 'mul' 'mul_ln34_8' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.47>
ST_5 : Operation 41 [1/1] (8.47ns)   --->   "%mul_ln34 = mul nsw i32 %cal_conv_load, %kernel_load" [conv.cpp:34]   --->   Operation 41 'mul' 'mul_ln34' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/2] (2.15ns)   --->   "%cal_conv_load_1 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 1), align 4" [conv.cpp:34]   --->   Operation 42 'load' 'cal_conv_load_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 43 [1/2] (2.15ns)   --->   "%kernel_load_1 = load i32* getelementptr inbounds ([9 x i32]* @kernel, i64 0, i64 1), align 4" [conv.cpp:34]   --->   Operation 43 'load' 'kernel_load_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 44 [1/2] (2.15ns)   --->   "%cal_conv_load_2 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 2), align 8" [conv.cpp:34]   --->   Operation 44 'load' 'cal_conv_load_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 45 [1/2] (2.15ns)   --->   "%kernel_load_2 = load i32* getelementptr inbounds ([9 x i32]* @kernel, i64 0, i64 2), align 8" [conv.cpp:34]   --->   Operation 45 'load' 'kernel_load_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 46 [2/2] (2.15ns)   --->   "%cal_conv_load_3 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 3), align 4" [conv.cpp:34]   --->   Operation 46 'load' 'cal_conv_load_3' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 47 [2/2] (2.15ns)   --->   "%kernel_load_3 = load i32* getelementptr inbounds ([9 x i32]* @kernel, i64 0, i64 3), align 4" [conv.cpp:34]   --->   Operation 47 'load' 'kernel_load_3' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 48 [1/1] (8.47ns)   --->   "%mul_ln34_5 = mul nsw i32 %cal_conv_load_5, %kernel_load_5" [conv.cpp:34]   --->   Operation 48 'mul' 'mul_ln34_5' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_4 = add i32 %mul_ln34_7, %mul_ln34_8" [conv.cpp:34]   --->   Operation 49 'add' 'add_ln34_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 50 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%add_ln34_5 = add i32 %add_ln34_4, %mul_ln34_6" [conv.cpp:34]   --->   Operation 50 'add' 'add_ln34_5' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 8.47>
ST_6 : Operation 51 [1/1] (8.47ns)   --->   "%mul_ln34_1 = mul nsw i32 %cal_conv_load_1, %kernel_load_1" [conv.cpp:34]   --->   Operation 51 'mul' 'mul_ln34_1' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (8.47ns)   --->   "%mul_ln34_2 = mul nsw i32 %cal_conv_load_2, %kernel_load_2" [conv.cpp:34]   --->   Operation 52 'mul' 'mul_ln34_2' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/2] (2.15ns)   --->   "%cal_conv_load_3 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 3), align 4" [conv.cpp:34]   --->   Operation 53 'load' 'cal_conv_load_3' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 54 [1/2] (2.15ns)   --->   "%kernel_load_3 = load i32* getelementptr inbounds ([9 x i32]* @kernel, i64 0, i64 3), align 4" [conv.cpp:34]   --->   Operation 54 'load' 'kernel_load_3' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_3 = add i32 %mul_ln34_4, %mul_ln34_5" [conv.cpp:34]   --->   Operation 55 'add' 'add_ln34_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 56 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%add_ln34_6 = add i32 %add_ln34_5, %add_ln34_3" [conv.cpp:34]   --->   Operation 56 'add' 'add_ln34_6' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 8.47>
ST_7 : Operation 57 [1/1] (8.47ns)   --->   "%mul_ln34_3 = mul nsw i32 %cal_conv_load_3, %kernel_load_3" [conv.cpp:34]   --->   Operation 57 'mul' 'mul_ln34_3' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (2.70ns)   --->   "%add_ln34 = add i32 %mul_ln34, %mul_ln34_1" [conv.cpp:34]   --->   Operation 58 'add' 'add_ln34' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.20>
ST_8 : Operation 59 [1/1] (2.70ns)   --->   "%add_ln34_1 = add i32 %mul_ln34_2, %mul_ln34_3" [conv.cpp:34]   --->   Operation 59 'add' 'add_ln34_1' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 60 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_2 = add i32 %add_ln34_1, %add_ln34" [conv.cpp:34]   --->   Operation 60 'add' 'add_ln34_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 61 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%add_ln34_7 = add nsw i32 %add_ln34_6, %add_ln34_2" [conv.cpp:34]   --->   Operation 61 'add' 'add_ln34_7' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "ret i32 %add_ln34_7" [conv.cpp:37]   --->   Operation 62 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cal_conv]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cal_conv_load_6 (load) [ 000100000]
kernel_load_6   (load) [ 000100000]
cal_conv_load_7 (load) [ 000100000]
kernel_load_7   (load) [ 000100000]
cal_conv_load_4 (load) [ 000010000]
kernel_load_4   (load) [ 000010000]
mul_ln34_6      (mul ) [ 000011000]
mul_ln34_7      (mul ) [ 000011000]
cal_conv_load_8 (load) [ 000010000]
kernel_load_8   (load) [ 000010000]
cal_conv_load   (load) [ 000001000]
kernel_load     (load) [ 000001000]
mul_ln34_4      (mul ) [ 010001100]
cal_conv_load_5 (load) [ 000001000]
kernel_load_5   (load) [ 000001000]
mul_ln34_8      (mul ) [ 000001000]
mul_ln34        (mul ) [ 011000110]
cal_conv_load_1 (load) [ 010000100]
kernel_load_1   (load) [ 010000100]
cal_conv_load_2 (load) [ 010000100]
kernel_load_2   (load) [ 010000100]
mul_ln34_5      (mul ) [ 010000100]
add_ln34_4      (add ) [ 000000000]
add_ln34_5      (add ) [ 010000100]
mul_ln34_1      (mul ) [ 001000010]
mul_ln34_2      (mul ) [ 001100011]
cal_conv_load_3 (load) [ 001000010]
kernel_load_3   (load) [ 001000010]
add_ln34_3      (add ) [ 000000000]
add_ln34_6      (add ) [ 001100011]
mul_ln34_3      (mul ) [ 000100001]
add_ln34        (add ) [ 000100001]
add_ln34_1      (add ) [ 000000000]
add_ln34_2      (add ) [ 000000000]
add_ln34_7      (add ) [ 000000000]
ret_ln37        (ret ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cal_conv">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cal_conv"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="grp_access_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="43" dir="0" index="2" bw="0" slack="0"/>
<pin id="52" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="53" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="54" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="44" dir="1" index="3" bw="32" slack="1"/>
<pin id="55" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cal_conv_load_6/1 cal_conv_load_7/1 cal_conv_load_4/2 cal_conv_load_8/2 cal_conv_load/3 cal_conv_load_5/3 cal_conv_load_1/4 cal_conv_load_2/4 cal_conv_load_3/5 "/>
</bind>
</comp>

<comp id="46" class="1004" name="grp_access_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="49" dir="0" index="2" bw="0" slack="0"/>
<pin id="57" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="58" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="59" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="50" dir="1" index="3" bw="32" slack="1"/>
<pin id="60" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load_6/1 kernel_load_7/1 kernel_load_4/2 kernel_load_8/2 kernel_load/3 kernel_load_5/3 kernel_load_1/4 kernel_load_2/4 kernel_load_3/5 "/>
</bind>
</comp>

<comp id="76" class="1005" name="reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="1"/>
<pin id="78" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cal_conv_load_6 cal_conv_load_4 cal_conv_load cal_conv_load_1 cal_conv_load_3 "/>
</bind>
</comp>

<comp id="80" class="1005" name="reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="1"/>
<pin id="82" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load_6 kernel_load_4 kernel_load kernel_load_1 kernel_load_3 "/>
</bind>
</comp>

<comp id="84" class="1005" name="reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="1"/>
<pin id="86" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cal_conv_load_7 cal_conv_load_8 cal_conv_load_5 cal_conv_load_2 "/>
</bind>
</comp>

<comp id="88" class="1005" name="reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="1"/>
<pin id="90" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load_7 kernel_load_8 kernel_load_5 kernel_load_2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="1"/>
<pin id="94" dir="0" index="1" bw="32" slack="1"/>
<pin id="95" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_6/3 mul_ln34_4/4 mul_ln34/5 mul_ln34_1/6 mul_ln34_3/7 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="1"/>
<pin id="100" dir="0" index="1" bw="32" slack="1"/>
<pin id="101" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_7/3 mul_ln34_8/4 mul_ln34_5/5 mul_ln34_2/6 "/>
</bind>
</comp>

<comp id="104" class="1005" name="reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="1"/>
<pin id="106" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_6 mul_ln34 mul_ln34_3 "/>
</bind>
</comp>

<comp id="108" class="1005" name="reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="1"/>
<pin id="110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_7 mul_ln34_5 mul_ln34_2 "/>
</bind>
</comp>

<comp id="112" class="1005" name="reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="1"/>
<pin id="114" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_4 mul_ln34_1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add_ln34_4_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="2"/>
<pin id="118" dir="0" index="1" bw="32" slack="1"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_4/5 "/>
</bind>
</comp>

<comp id="121" class="1004" name="add_ln34_5_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="2"/>
<pin id="124" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_5/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="add_ln34_3_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="2"/>
<pin id="129" dir="0" index="1" bw="32" slack="1"/>
<pin id="130" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_3/6 "/>
</bind>
</comp>

<comp id="133" class="1004" name="add_ln34_6_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_6/6 "/>
</bind>
</comp>

<comp id="138" class="1004" name="add_ln34_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="2"/>
<pin id="140" dir="0" index="1" bw="32" slack="1"/>
<pin id="141" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/7 "/>
</bind>
</comp>

<comp id="144" class="1004" name="add_ln34_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="2"/>
<pin id="146" dir="0" index="1" bw="32" slack="1"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/8 "/>
</bind>
</comp>

<comp id="150" class="1004" name="add_ln34_2_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="1"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_2/8 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln34_7_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="2"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_7/8 "/>
</bind>
</comp>

<comp id="160" class="1005" name="mul_ln34_8_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_8 "/>
</bind>
</comp>

<comp id="165" class="1005" name="add_ln34_5_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_5 "/>
</bind>
</comp>

<comp id="170" class="1005" name="add_ln34_6_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="2"/>
<pin id="172" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln34_6 "/>
</bind>
</comp>

<comp id="175" class="1005" name="add_ln34_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="40" pin=2"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="63"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="64"><net_src comp="16" pin="0"/><net_sink comp="40" pin=2"/></net>

<net id="65"><net_src comp="18" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="66"><net_src comp="20" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="67"><net_src comp="22" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="68"><net_src comp="24" pin="0"/><net_sink comp="40" pin=2"/></net>

<net id="69"><net_src comp="26" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="70"><net_src comp="28" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="71"><net_src comp="30" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="72"><net_src comp="32" pin="0"/><net_sink comp="40" pin=2"/></net>

<net id="73"><net_src comp="34" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="74"><net_src comp="36" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="75"><net_src comp="38" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="79"><net_src comp="40" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="46" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="40" pin="7"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="46" pin="7"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="76" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="80" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="84" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="88" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="107"><net_src comp="92" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="98" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="92" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="108" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="116" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="104" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="112" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="108" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="127" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="104" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="112" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="108" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="104" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="144" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="150" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="163"><net_src comp="98" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="168"><net_src comp="121" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="173"><net_src comp="133" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="178"><net_src comp="138" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="150" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cal_conv | {}
	Port: kernel | {}
 - Input state : 
	Port: single_conv_calculat : cal_conv | {1 2 3 4 5 6 }
	Port: single_conv_calculat : kernel | {1 2 3 4 5 6 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		add_ln34_5 : 1
	State 6
		add_ln34_6 : 1
	State 7
	State 8
		add_ln34_2 : 1
		add_ln34_7 : 2
		ret_ln37 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|          | add_ln34_4_fu_116 |    0    |    0    |    32   |
|          | add_ln34_5_fu_121 |    0    |    0    |    32   |
|          | add_ln34_3_fu_127 |    0    |    0    |    32   |
|    add   | add_ln34_6_fu_133 |    0    |    0    |    32   |
|          |  add_ln34_fu_138  |    0    |    0    |    39   |
|          | add_ln34_1_fu_144 |    0    |    0    |    39   |
|          | add_ln34_2_fu_150 |    0    |    0    |    32   |
|          | add_ln34_7_fu_155 |    0    |    0    |    32   |
|----------|-------------------|---------|---------|---------|
|    mul   |     grp_fu_92     |    3    |    0    |    21   |
|          |     grp_fu_98     |    3    |    0    |    21   |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    6    |    0    |   312   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|add_ln34_5_reg_165|   32   |
|add_ln34_6_reg_170|   32   |
| add_ln34_reg_175 |   32   |
|mul_ln34_8_reg_160|   32   |
|      reg_104     |   32   |
|      reg_108     |   32   |
|      reg_112     |   32   |
|      reg_76      |   32   |
|      reg_80      |   32   |
|      reg_84      |   32   |
|      reg_88      |   32   |
+------------------+--------+
|       Total      |   352  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_40 |  p0  |   5  |  32  |   160  ||    9    |
| grp_access_fu_40 |  p2  |   4  |   0  |    0   ||    9    |
| grp_access_fu_46 |  p0  |   5  |  32  |   160  ||    9    |
| grp_access_fu_46 |  p2  |   4  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   320  ||  7.1035 ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   312  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   352  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    7   |   352  |   348  |
+-----------+--------+--------+--------+--------+
