
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005221    0.930559 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057510    0.299786    0.582335    1.512893 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.299788    0.001772    1.514665 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.003650    0.180537    1.217370    2.732035 v _2328_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[0] (net)
                      0.180537    0.000038    2.732072 v _1775_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002750    0.177718    0.438482    3.170554 v _1775_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0046_ (net)
                      0.177718    0.000026    3.170580 v _2329_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.170580   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005221    0.930559 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057510    0.299786    0.582335    1.512893 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.299788    0.001936    1.514829 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.764829   clock uncertainty
                                  0.000000    1.764829   clock reconvergence pessimism
                                  0.163275    1.928104   library hold time
                                              1.928104   data required time
---------------------------------------------------------------------------------------------
                                              1.928104   data required time
                                             -3.170580   data arrival time
---------------------------------------------------------------------------------------------
                                              1.242477   slack (MET)


Startpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005550    0.930887 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051695    0.281910    0.568955    1.499842 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.281910    0.001076    1.500919 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.003680    0.180965    1.213751    2.714669 v _2342_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.ref_sync[0] (net)
                      0.180965    0.000038    2.714708 v _1797_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002764    0.177922    0.438809    3.153517 v _1797_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0057_ (net)
                      0.177922    0.000026    3.153543 v _2343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.153543   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005550    0.930887 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051695    0.281910    0.568955    1.499842 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.281910    0.001017    1.500859 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.750859   clock uncertainty
                                  0.000000    1.750859   clock reconvergence pessimism
                                  0.159417    1.910276   library hold time
                                              1.910276   data required time
---------------------------------------------------------------------------------------------
                                              1.910276   data required time
                                             -3.153543   data arrival time
---------------------------------------------------------------------------------------------
                                              1.243268   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005550    0.930887 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051695    0.281910    0.568955    1.499842 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.281910    0.000943    1.500785 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011227    0.419452    1.506248    3.007033 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.419452    0.000135    3.007168 ^ _1207_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003586    0.241013    0.205155    3.212323 v _1207_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0004_ (net)
                      0.241013    0.000037    3.212360 v _2287_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.212360   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005550    0.930887 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051695    0.281910    0.568955    1.499842 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.281910    0.000922    1.500764 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.750764   clock uncertainty
                                  0.000000    1.750764   clock reconvergence pessimism
                                  0.147417    1.898181   library hold time
                                              1.898181   data required time
---------------------------------------------------------------------------------------------
                                              1.898181   data required time
                                             -3.212360   data arrival time
---------------------------------------------------------------------------------------------
                                              1.314179   slack (MET)


Startpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2344_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005550    0.930887 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051695    0.281910    0.568955    1.499842 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.281910    0.001017    1.500859 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012298    0.306050    1.324162    2.825021 v _2343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.ref_sync[1] (net)
                      0.306050    0.000149    2.825170 v _1798_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003069    0.180609    0.482958    3.308128 v _1798_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0058_ (net)
                      0.180609    0.000030    3.308158 v _2344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.308158   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005550    0.930887 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051695    0.281910    0.568955    1.499842 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.281910    0.000645    1.500487 ^ _2344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.750487   clock uncertainty
                                  0.000000    1.750487   clock reconvergence pessimism
                                  0.158924    1.909412   library hold time
                                              1.909412   data required time
---------------------------------------------------------------------------------------------
                                              1.909412   data required time
                                             -3.308158   data arrival time
---------------------------------------------------------------------------------------------
                                              1.398746   slack (MET)


Startpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005221    0.930559 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057510    0.299786    0.582335    1.512893 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.299787    0.001618    1.514511 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.015267    0.347280    1.361699    2.876209 v _2335_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[2] (net)
                      0.347280    0.000384    2.876593 v _1794_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005207    0.290174    0.271503    3.148097 ^ _1794_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0166_ (net)
                      0.290174    0.000096    3.148192 ^ _1795_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003122    0.210190    0.191315    3.339508 v _1795_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0055_ (net)
                      0.210190    0.000032    3.339540 v _2338_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.339540   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005221    0.930559 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057510    0.299786    0.582335    1.512893 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.299786    0.000653    1.513546 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.763546   clock uncertainty
                                  0.000000    1.763546   clock reconvergence pessimism
                                  0.157322    1.920868   library hold time
                                              1.920868   data required time
---------------------------------------------------------------------------------------------
                                              1.920868   data required time
                                             -3.339540   data arrival time
---------------------------------------------------------------------------------------------
                                              1.418672   slack (MET)


Startpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005221    0.930559 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057510    0.299786    0.582335    1.512893 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.299786    0.000831    1.513725 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012368    0.307025    1.328931    2.842656 v _2375_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[4] (net)
                      0.307025    0.000205    2.842861 v _1144_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.010310    0.382266    0.305310    3.148171 ^ _1144_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0561_ (net)
                      0.382266    0.000092    3.148263 ^ _2029_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004245    0.258262    0.221690    3.369953 v _2029_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0088_ (net)
                      0.258262    0.000085    3.370038 v _2375_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.370038   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005221    0.930559 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057510    0.299786    0.582335    1.512893 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.299786    0.000831    1.513725 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.763725   clock uncertainty
                                  0.000000    1.763725   clock reconvergence pessimism
                                  0.146055    1.909780   library hold time
                                              1.909780   data required time
---------------------------------------------------------------------------------------------
                                              1.909780   data required time
                                             -3.370038   data arrival time
---------------------------------------------------------------------------------------------
                                              1.460258   slack (MET)


Startpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531443    0.004918    0.930256 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062573    0.316307    0.593002    1.523259 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.316307    0.001113    1.524372 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011361    0.293011    1.321189    2.845561 v _2345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[9] (net)
                      0.293011    0.000255    2.845816 v _1806_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006007    0.307519    0.270221    3.116038 ^ _1806_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0174_ (net)
                      0.307519    0.000069    3.116106 ^ _1808_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002758    0.308130    0.255339    3.371445 v _1808_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0059_ (net)
                      0.308130    0.000027    3.371471 v _2345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.371471   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531443    0.004918    0.930256 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062573    0.316307    0.593002    1.523259 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.316307    0.001113    1.524372 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.774372   clock uncertainty
                                  0.000000    1.774372   clock reconvergence pessimism
                                  0.134605    1.908977   library hold time
                                              1.908977   data required time
---------------------------------------------------------------------------------------------
                                              1.908977   data required time
                                             -3.371471   data arrival time
---------------------------------------------------------------------------------------------
                                              1.462494   slack (MET)


Startpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005221    0.930559 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057510    0.299786    0.582335    1.512893 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.299788    0.001936    1.514829 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004651    0.195101    1.231266    2.746095 v _2329_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[1] (net)
                      0.195101    0.000045    2.746140 v _1151_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.015662    0.520096    0.355535    3.101675 ^ _1151_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0568_ (net)
                      0.520096    0.000115    3.101790 ^ _1776_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003093    0.280054    0.247574    3.349365 v _1776_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0047_ (net)
                      0.280054    0.000055    3.349419 v _2330_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.349419   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005550    0.930887 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051695    0.281910    0.568955    1.499842 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.281910    0.000671    1.500514 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.750514   clock uncertainty
                                  0.000000    1.750514   clock reconvergence pessimism
                                  0.135689    1.886203   library hold time
                                              1.886203   data required time
---------------------------------------------------------------------------------------------
                                              1.886203   data required time
                                             -3.349419   data arrival time
---------------------------------------------------------------------------------------------
                                              1.463216   slack (MET)


Startpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2332_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005221    0.930559 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057510    0.299786    0.582335    1.512893 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.299786    0.000653    1.513546 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010399    0.408309    1.497400    3.010946 ^ _2338_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[5] (net)
                      0.408309    0.000075    3.011022 ^ _1203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.010719    0.402682    0.323339    3.334360 v _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.402682    0.000184    3.334544 v _2332_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.334544   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531444    0.005118    0.930456 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053086    0.286064    0.572334    1.502790 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.286064    0.000327    1.503117 ^ _2332_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.753117   clock uncertainty
                                  0.000000    1.753117   clock reconvergence pessimism
                                  0.099739    1.852856   library hold time
                                              1.852856   data required time
---------------------------------------------------------------------------------------------
                                              1.852856   data required time
                                             -3.334544   data arrival time
---------------------------------------------------------------------------------------------
                                              1.481688   slack (MET)


Startpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531440    0.004564    0.929902 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052282    0.283708    0.570488    1.500391 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.283708    0.000491    1.500881 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021258    0.433006    1.424549    2.925430 v _2360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[24] (net)
                      0.433006    0.000258    2.925689 v _1190_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005368    0.278816    0.256298    3.181987 ^ _1190_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0607_ (net)
                      0.278816    0.000101    3.182088 ^ _1944_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.003427    0.274669    0.240382    3.422470 v _1944_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0074_ (net)
                      0.274669    0.000064    3.422534 v _2360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.422534   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531440    0.004564    0.929902 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052282    0.283708    0.570488    1.500391 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.283708    0.000491    1.500881 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.750881   clock uncertainty
                                  0.000000    1.750881   clock reconvergence pessimism
                                  0.137691    1.888572   library hold time
                                              1.888572   data required time
---------------------------------------------------------------------------------------------
                                              1.888572   data required time
                                             -3.422534   data arrival time
---------------------------------------------------------------------------------------------
                                              1.533961   slack (MET)


Startpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005576    0.930914 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049788    0.276305    0.564534    1.495448 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.276305    0.000793    1.496241 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020383    0.420484    1.414057    2.910298 v _2324_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[5] (net)
                      0.420484    0.000330    2.910629 v _1765_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005446    0.361770    0.333768    3.244397 ^ _1765_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1140_ (net)
                      0.361770    0.000058    3.244455 ^ _1766_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003502    0.222760    0.189456    3.433911 v _1766_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0041_ (net)
                      0.222760    0.000067    3.433978 v _2324_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.433978   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005576    0.930914 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049788    0.276305    0.564534    1.495448 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.276305    0.000793    1.496241 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.746241   clock uncertainty
                                  0.000000    1.746241   clock reconvergence pessimism
                                  0.150000    1.896241   library hold time
                                              1.896241   data required time
---------------------------------------------------------------------------------------------
                                              1.896241   data required time
                                             -3.433978   data arrival time
---------------------------------------------------------------------------------------------
                                              1.537736   slack (MET)


Startpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2372_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531444    0.005118    0.930456 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053086    0.286064    0.572334    1.502790 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.286064    0.000372    1.503161 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009788    0.271253    1.296695    2.799856 v _2371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[0] (net)
                      0.271253    0.000091    2.799947 v _2018_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005320    0.470922    0.426224    3.226171 ^ _2018_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0360_ (net)
                      0.470922    0.000057    3.226228 ^ _2019_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003627    0.227599    0.249470    3.475698 v _2019_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0085_ (net)
                      0.227599    0.000069    3.475766 v _2372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.475766   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531443    0.004918    0.930256 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062573    0.316307    0.593002    1.523259 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.316309    0.001764    1.525023 ^ _2372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.775023   clock uncertainty
                                  0.000000    1.775023   clock reconvergence pessimism
                                  0.157661    1.932684   library hold time
                                              1.932684   data required time
---------------------------------------------------------------------------------------------
                                              1.932684   data required time
                                             -3.475766   data arrival time
---------------------------------------------------------------------------------------------
                                              1.543082   slack (MET)


Startpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005561    0.930899 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054869    0.291346    0.576561    1.507460 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.291346    0.000373    1.507833 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008710    0.256342    1.285648    2.793481 v _2321_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[2] (net)
                      0.256342    0.000091    2.793571 v _1185_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     4    0.035072    0.536596    0.392177    3.185749 ^ _1185_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                                         _0602_ (net)
                      0.536596    0.000447    3.186195 ^ _1758_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003826    0.270668    0.282899    3.469094 v _1758_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0038_ (net)
                      0.270668    0.000071    3.469166 v _2321_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.469166   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005561    0.930899 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054869    0.291346    0.576561    1.507460 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.291346    0.000373    1.507833 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.757833   clock uncertainty
                                  0.000000    1.757833   clock reconvergence pessimism
                                  0.140525    1.898358   library hold time
                                              1.898358   data required time
---------------------------------------------------------------------------------------------
                                              1.898358   data required time
                                             -3.469166   data arrival time
---------------------------------------------------------------------------------------------
                                              1.570808   slack (MET)


Startpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005221    0.930559 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057510    0.299786    0.582335    1.512893 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.299788    0.001976    1.514869 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.012408    0.307588    1.329406    2.844275 v _2334_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[1] (net)
                      0.307588    0.000198    2.844472 v _1782_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004586    0.470344    0.345436    3.189908 ^ _1782_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0158_ (net)
                      0.470344    0.000047    3.189955 ^ _1784_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002908    0.307772    0.287306    3.477262 v _1784_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0051_ (net)
                      0.307772    0.000029    3.477291 v _2334_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.477291   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005221    0.930559 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057510    0.299786    0.582335    1.512893 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.299788    0.001976    1.514869 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.764869   clock uncertainty
                                  0.000000    1.764869   clock reconvergence pessimism
                                  0.131183    1.896052   library hold time
                                              1.896052   data required time
---------------------------------------------------------------------------------------------
                                              1.896052   data required time
                                             -3.477291   data arrival time
---------------------------------------------------------------------------------------------
                                              1.581239   slack (MET)


Startpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004114    0.929452 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057936    0.301905    0.583571    1.513023 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.301905    0.001264    1.514288 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016373    0.362660    1.374717    2.889004 v _2374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[3] (net)
                      0.362660    0.000296    2.889300 v _2024_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005391    0.474667    0.399150    3.288450 ^ _2024_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0364_ (net)
                      0.474667    0.000057    3.288507 ^ _2028_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003947    0.240271    0.211621    3.500129 v _2028_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0087_ (net)
                      0.240271    0.000075    3.500204 v _2374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.500204   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004114    0.929452 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057936    0.301905    0.583571    1.513023 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.301905    0.001264    1.514288 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.764288   clock uncertainty
                                  0.000000    1.764288   clock reconvergence pessimism
                                  0.151913    1.916201   library hold time
                                              1.916201   data required time
---------------------------------------------------------------------------------------------
                                              1.916201   data required time
                                             -3.500204   data arrival time
---------------------------------------------------------------------------------------------
                                              1.584003   slack (MET)


Startpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531435    0.003839    0.929177 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052841    0.285334    0.571742    1.500919 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.285334    0.000710    1.501629 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026659    0.510596    1.479582    2.981211 v _2352_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[16] (net)
                      0.510596    0.000222    2.981434 v _1870_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005496    0.331896    0.323835    3.305269 ^ _1870_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0231_ (net)
                      0.331896    0.000058    3.305326 ^ _1872_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003252    0.221796    0.186413    3.491740 v _1872_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0066_ (net)
                      0.221796    0.000059    3.491799 v _2352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.491799   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531435    0.003839    0.929177 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052841    0.285334    0.571742    1.500919 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.285334    0.000710    1.501629 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.751629   clock uncertainty
                                  0.000000    1.751629   clock reconvergence pessimism
                                  0.152106    1.903735   library hold time
                                              1.903735   data required time
---------------------------------------------------------------------------------------------
                                              1.903735   data required time
                                             -3.491799   data arrival time
---------------------------------------------------------------------------------------------
                                              1.588063   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005576    0.930914 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049788    0.276305    0.564534    1.495448 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.276305    0.000663    1.496112 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012251    0.305404    1.322398    2.818510 v _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net95 (net)
                      0.305404    0.000190    2.818699 v _2067_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005642    0.294174    0.267304    3.086003 ^ _2067_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0400_ (net)
                      0.294174    0.000109    3.086112 ^ _2068_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004353    0.418209    0.350277    3.436389 v _2068_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0094_ (net)
                      0.418209    0.000088    3.436477 v _2381_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.436477   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005576    0.930914 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049788    0.276305    0.564534    1.495448 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.276305    0.000663    1.496112 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.746112   clock uncertainty
                                  0.000000    1.746112   clock reconvergence pessimism
                                  0.092989    1.839101   library hold time
                                              1.839101   data required time
---------------------------------------------------------------------------------------------
                                              1.839101   data required time
                                             -3.436477   data arrival time
---------------------------------------------------------------------------------------------
                                              1.597376   slack (MET)


Startpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531451    0.005807    0.931144 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.053230    0.286444    0.572569    1.503713 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.286444    0.000374    1.504087 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.023673    0.467594    1.449550    2.953637 v _2326_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[7] (net)
                      0.467594    0.000279    2.953916 v _1771_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005249    0.332667    0.345071    3.298987 ^ _1771_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0154_ (net)
                      0.332667    0.000052    3.299039 ^ _1772_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004473    0.240186    0.204210    3.503250 v _1772_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0043_ (net)
                      0.240186    0.000086    3.503336 v _2326_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.503336   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531451    0.005807    0.931144 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.053230    0.286444    0.572569    1.503713 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.286444    0.000374    1.504087 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.754087   clock uncertainty
                                  0.000000    1.754087   clock reconvergence pessimism
                                  0.148634    1.902721   library hold time
                                              1.902721   data required time
---------------------------------------------------------------------------------------------
                                              1.902721   data required time
                                             -3.503336   data arrival time
---------------------------------------------------------------------------------------------
                                              1.600614   slack (MET)


Startpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004114    0.929452 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057936    0.301905    0.583571    1.513023 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.301906    0.001319    1.514343 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.019190    0.402349    1.406653    2.920996 v _2366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[30] (net)
                      0.402349    0.000266    2.921262 v _1993_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006402    0.330053    0.309684    3.230946 ^ _1993_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0340_ (net)
                      0.330053    0.000135    3.231081 ^ _1995_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003004    0.320159    0.262252    3.493333 v _1995_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0080_ (net)
                      0.320159    0.000029    3.493361 v _2366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.493361   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004114    0.929452 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057936    0.301905    0.583571    1.513023 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.301906    0.001319    1.514343 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.764343   clock uncertainty
                                  0.000000    1.764343   clock reconvergence pessimism
                                  0.127914    1.892257   library hold time
                                              1.892257   data required time
---------------------------------------------------------------------------------------------
                                              1.892257   data required time
                                             -3.493361   data arrival time
---------------------------------------------------------------------------------------------
                                              1.601104   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004081    0.929419 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051201    0.280385    0.567633    1.497052 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.280386    0.001212    1.498264 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028632    0.539119    1.498209    2.996473 v _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net74 (net)
                      0.539119    0.000338    2.996810 v _1191_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006847    0.332605    0.312545    3.309355 ^ _1191_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0608_ (net)
                      0.332605    0.000143    3.309498 ^ _2141_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003007    0.222645    0.193577    3.503076 v _2141_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0104_ (net)
                      0.222645    0.000030    3.503105 v _2391_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.503105   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004081    0.929419 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051201    0.280385    0.567633    1.497052 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.280386    0.001212    1.498264 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.748264   clock uncertainty
                                  0.000000    1.748264   clock reconvergence pessimism
                                  0.150893    1.899157   library hold time
                                              1.899157   data required time
---------------------------------------------------------------------------------------------
                                              1.899157   data required time
                                             -3.503105   data arrival time
---------------------------------------------------------------------------------------------
                                              1.603948   slack (MET)


Startpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004114    0.929452 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057936    0.301905    0.583571    1.513023 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.301905    0.001288    1.514311 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.015115    0.345198    1.360580    2.874891 v _2367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[31] (net)
                      0.345198    0.000177    2.875068 v _2000_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005435    0.295699    0.275061    3.150129 ^ _2000_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0346_ (net)
                      0.295699    0.000102    3.150231 ^ _2001_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003132    0.380446    0.330306    3.480537 v _2001_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0081_ (net)
                      0.380446    0.000032    3.480569 v _2367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.480569   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004114    0.929452 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057936    0.301905    0.583571    1.513023 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.301905    0.001288    1.514311 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.764311   clock uncertainty
                                  0.000000    1.764311   clock reconvergence pessimism
                                  0.109804    1.874115   library hold time
                                              1.874115   data required time
---------------------------------------------------------------------------------------------
                                              1.874115   data required time
                                             -3.480569   data arrival time
---------------------------------------------------------------------------------------------
                                              1.606454   slack (MET)


Startpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005221    0.930559 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057510    0.299786    0.582335    1.512893 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.299786    0.001155    1.514048 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014120    0.331355    1.348754    2.862803 v _2337_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[4] (net)
                      0.331355    0.000267    2.863070 v _1791_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005013    0.540628    0.394309    3.257379 ^ _1791_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0164_ (net)
                      0.540628    0.000052    3.257430 ^ _1792_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003450    0.287706    0.257685    3.515115 v _1792_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0054_ (net)
                      0.287706    0.000038    3.515152 v _2337_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.515152   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005221    0.930559 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057510    0.299786    0.582335    1.512893 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.299786    0.001155    1.514048 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.764048   clock uncertainty
                                  0.000000    1.764048   clock reconvergence pessimism
                                  0.137210    1.901259   library hold time
                                              1.901259   data required time
---------------------------------------------------------------------------------------------
                                              1.901259   data required time
                                             -3.515152   data arrival time
---------------------------------------------------------------------------------------------
                                              1.613894   slack (MET)


Startpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531439    0.004385    0.929722 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061655    0.313568    0.591299    1.521021 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.313568    0.000561    1.521582 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020045    0.415638    1.419027    2.940609 v _2363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[27] (net)
                      0.415638    0.000242    2.940851 v _1969_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007219    0.481771    0.399303    3.340154 ^ _1969_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0319_ (net)
                      0.481771    0.000159    3.340313 ^ _1970_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003928    0.251322    0.202446    3.542759 v _1970_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0077_ (net)
                      0.251322    0.000071    3.542830 v _2363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.542830   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531439    0.004385    0.929722 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061655    0.313568    0.591299    1.521021 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.313568    0.000561    1.521582 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.771582   clock uncertainty
                                  0.000000    1.771582   clock reconvergence pessimism
                                  0.151085    1.922668   library hold time
                                              1.922668   data required time
---------------------------------------------------------------------------------------------
                                              1.922668   data required time
                                             -3.542830   data arrival time
---------------------------------------------------------------------------------------------
                                              1.620162   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531440    0.004589    0.929926 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.047204    0.268669    0.558442    1.488368 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.268669    0.000700    1.489068 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028682    0.539867    1.496153    2.985221 v _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net83 (net)
                      0.539867    0.000215    2.985436 v _1192_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005185    0.296795    0.279508    3.264945 ^ _1192_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0609_ (net)
                      0.296795    0.000097    3.265042 ^ _2199_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.002863    0.267927    0.233888    3.498930 v _2199_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0112_ (net)
                      0.267927    0.000029    3.498959 v _2399_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.498959   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531440    0.004589    0.929926 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.047204    0.268669    0.558442    1.488368 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.268669    0.000700    1.489068 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.739068   clock uncertainty
                                  0.000000    1.739068   clock reconvergence pessimism
                                  0.136503    1.875571   library hold time
                                              1.875571   data required time
---------------------------------------------------------------------------------------------
                                              1.875571   data required time
                                             -3.498959   data arrival time
---------------------------------------------------------------------------------------------
                                              1.623388   slack (MET)


Startpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005576    0.930914 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049788    0.276305    0.564534    1.495448 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.276305    0.000722    1.496171 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.024434    0.478497    1.454919    2.951090 v _2325_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[6] (net)
                      0.478497    0.000207    2.951296 v _1768_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006425    0.385223    0.369879    3.321176 ^ _1768_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1142_ (net)
                      0.385223    0.000183    3.321359 ^ _1769_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003998    0.237655    0.198922    3.520281 v _1769_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0042_ (net)
                      0.237655    0.000078    3.520359 v _2325_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.520359   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005576    0.930914 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049788    0.276305    0.564534    1.495448 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.276305    0.000722    1.496171 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.746171   clock uncertainty
                                  0.000000    1.746171   clock reconvergence pessimism
                                  0.147228    1.893399   library hold time
                                              1.893399   data required time
---------------------------------------------------------------------------------------------
                                              1.893399   data required time
                                             -3.520359   data arrival time
---------------------------------------------------------------------------------------------
                                              1.626960   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531440    0.004564    0.929902 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052282    0.283708    0.570488    1.500391 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.283708    0.000654    1.501044 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026484    0.508018    1.477284    2.978328 v _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net82 (net)
                      0.508018    0.000318    2.978646 v _2188_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005530    0.435016    0.388560    3.367206 ^ _2188_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0504_ (net)
                      0.435016    0.000060    3.367266 ^ _2189_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002998    0.224963    0.184066    3.551332 v _2189_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0111_ (net)
                      0.224963    0.000030    3.551363 v _2398_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.551363   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531440    0.004564    0.929902 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052282    0.283708    0.570488    1.500391 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.283708    0.000654    1.501044 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.751044   clock uncertainty
                                  0.000000    1.751044   clock reconvergence pessimism
                                  0.151178    1.902223   library hold time
                                              1.902223   data required time
---------------------------------------------------------------------------------------------
                                              1.902223   data required time
                                             -3.551363   data arrival time
---------------------------------------------------------------------------------------------
                                              1.649140   slack (MET)


Startpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531439    0.004364    0.929702 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050851    0.279469    0.567096    1.496798 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.279469    0.000681    1.497479 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.023321    0.462547    1.444419    2.941898 v _2358_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[22] (net)
                      0.462547    0.000210    2.942108 v _1922_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005369    0.320097    0.307539    3.249647 ^ _1922_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0277_ (net)
                      0.320097    0.000061    3.249708 ^ _1924_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003305    0.326890    0.268138    3.517846 v _1924_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0072_ (net)
                      0.326890    0.000061    3.517907 v _2358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.517907   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531439    0.004364    0.929702 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050851    0.279469    0.567096    1.496798 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.279469    0.000681    1.497479 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.747479   clock uncertainty
                                  0.000000    1.747479   clock reconvergence pessimism
                                  0.121098    1.868577   library hold time
                                              1.868577   data required time
---------------------------------------------------------------------------------------------
                                              1.868577   data required time
                                             -3.517907   data arrival time
---------------------------------------------------------------------------------------------
                                              1.649330   slack (MET)


Startpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531443    0.004918    0.930256 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062573    0.316307    0.593002    1.523259 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.316309    0.001760    1.525018 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.024792    0.483672    1.467631    2.992650 v _2349_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[13] (net)
                      0.483672    0.000215    2.992864 v _1840_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005244    0.422169    0.374170    3.367035 ^ _1840_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0204_ (net)
                      0.422169    0.000052    3.367087 ^ _1841_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004697    0.259062    0.212785    3.579872 v _1841_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0063_ (net)
                      0.259062    0.000099    3.579971 v _2349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.579971   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531443    0.004918    0.930256 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062573    0.316307    0.593002    1.523259 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.316309    0.001760    1.525018 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.775018   clock uncertainty
                                  0.000000    1.775018   clock reconvergence pessimism
                                  0.149346    1.924364   library hold time
                                              1.924364   data required time
---------------------------------------------------------------------------------------------
                                              1.924364   data required time
                                             -3.579971   data arrival time
---------------------------------------------------------------------------------------------
                                              1.655607   slack (MET)


Startpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531444    0.005118    0.930456 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053086    0.286064    0.572334    1.502790 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.286064    0.000732    1.503521 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014291    0.333729    1.347662    2.851183 v _2333_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[0] (net)
                      0.333729    0.000217    2.851400 v _1779_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005291    0.512334    0.400065    3.251465 ^ _1779_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0156_ (net)
                      0.512334    0.000063    3.251529 ^ _1781_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003371    0.250745    0.305003    3.556532 v _1781_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0050_ (net)
                      0.250745    0.000064    3.556596 v _2333_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.556596   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531444    0.005118    0.930456 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053086    0.286064    0.572334    1.502790 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.286064    0.000732    1.503521 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.753521   clock uncertainty
                                  0.000000    1.753521   clock reconvergence pessimism
                                  0.145381    1.898903   library hold time
                                              1.898903   data required time
---------------------------------------------------------------------------------------------
                                              1.898903   data required time
                                             -3.556596   data arrival time
---------------------------------------------------------------------------------------------
                                              1.657693   slack (MET)


Startpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005221    0.930559 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057510    0.299786    0.582335    1.512893 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.299787    0.001618    1.514511 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.015267    0.347280    1.361699    2.876209 v _2335_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[2] (net)
                      0.347280    0.000345    2.876554 v _1785_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005056    0.498364    0.371638    3.248192 ^ _1785_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0160_ (net)
                      0.498364    0.000101    3.248293 ^ _1787_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003443    0.325539    0.303777    3.552069 v _1787_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0052_ (net)
                      0.325539    0.000065    3.552134 v _2335_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.552134   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005221    0.930559 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057510    0.299786    0.582335    1.512893 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.299787    0.001618    1.514511 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.764511   clock uncertainty
                                  0.000000    1.764511   clock reconvergence pessimism
                                  0.125846    1.890357   library hold time
                                              1.890357   data required time
---------------------------------------------------------------------------------------------
                                              1.890357   data required time
                                             -3.552134   data arrival time
---------------------------------------------------------------------------------------------
                                              1.661778   slack (MET)


Startpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005561    0.930899 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054869    0.291346    0.576561    1.507460 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.291346    0.000307    1.507767 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029369    0.549816    1.508051    3.015817 v _2322_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[3] (net)
                      0.549816    0.000328    3.016145 v _1760_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005849    0.355896    0.382086    3.398231 ^ _1760_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1137_ (net)
                      0.355896    0.000115    3.398346 ^ _1761_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002880    0.209328    0.178795    3.577141 v _1761_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0039_ (net)
                      0.209328    0.000028    3.577169 v _2322_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.577169   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005561    0.930899 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054869    0.291346    0.576561    1.507460 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.291346    0.000307    1.507767 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.757767   clock uncertainty
                                  0.000000    1.757767   clock reconvergence pessimism
                                  0.155676    1.913443   library hold time
                                              1.913443   data required time
---------------------------------------------------------------------------------------------
                                              1.913443   data required time
                                             -3.577169   data arrival time
---------------------------------------------------------------------------------------------
                                              1.663726   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005561    0.930899 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054869    0.291346    0.576561    1.507460 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.291346    0.000639    1.508099 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025828    0.498537    1.472339    2.980438 v _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net93 (net)
                      0.498537    0.000374    2.980812 v _2051_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004710    0.305254    0.304734    3.285546 ^ _2051_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0386_ (net)
                      0.305254    0.000087    3.285632 ^ _2052_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003087    0.313427    0.270626    3.556258 v _2052_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0092_ (net)
                      0.313427    0.000031    3.556289 v _2379_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.556289   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005561    0.930899 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054869    0.291346    0.576561    1.507460 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.291346    0.000639    1.508099 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.758099   clock uncertainty
                                  0.000000    1.758099   clock reconvergence pessimism
                                  0.127680    1.885779   library hold time
                                              1.885779   data required time
---------------------------------------------------------------------------------------------
                                              1.885779   data required time
                                             -3.556289   data arrival time
---------------------------------------------------------------------------------------------
                                              1.670510   slack (MET)


Startpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531440    0.004589    0.929926 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.047204    0.268669    0.558442    1.488368 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.268669    0.000746    1.489114 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.026125    0.502791    1.470145    2.959259 v _2361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[25] (net)
                      0.502791    0.000381    2.959639 v _1950_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004921    0.311063    0.310112    3.269751 ^ _1950_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0302_ (net)
                      0.311063    0.000092    3.269843 ^ _1952_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003133    0.319803    0.263756    3.533600 v _1952_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0075_ (net)
                      0.319803    0.000057    3.533656 v _2361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.533656   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531440    0.004589    0.929926 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.047204    0.268669    0.558442    1.488368 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.268669    0.000746    1.489114 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.739114   clock uncertainty
                                  0.000000    1.739114   clock reconvergence pessimism
                                  0.120919    1.860033   library hold time
                                              1.860033   data required time
---------------------------------------------------------------------------------------------
                                              1.860033   data required time
                                             -3.533656   data arrival time
---------------------------------------------------------------------------------------------
                                              1.673623   slack (MET)


Startpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531439    0.004385    0.929722 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061655    0.313568    0.591299    1.521021 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.313569    0.001140    1.522161 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.023841    0.469992    1.457340    2.979501 v _2362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[26] (net)
                      0.469992    0.000173    2.979675 v _1961_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005195    0.316931    0.306263    3.285938 ^ _1961_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0312_ (net)
                      0.316931    0.000058    3.285996 ^ _1963_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004186    0.355739    0.287175    3.573171 v _1963_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0076_ (net)
                      0.355739    0.000082    3.573253 v _2362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.573253   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531439    0.004385    0.929722 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061655    0.313568    0.591299    1.521021 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.313569    0.001140    1.522161 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.772161   clock uncertainty
                                  0.000000    1.772161   clock reconvergence pessimism
                                  0.119719    1.891880   library hold time
                                              1.891880   data required time
---------------------------------------------------------------------------------------------
                                              1.891880   data required time
                                             -3.573253   data arrival time
---------------------------------------------------------------------------------------------
                                              1.681373   slack (MET)


Startpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531435    0.003839    0.929177 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052841    0.285334    0.571742    1.500919 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.285334    0.000580    1.501499 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020360    0.420151    1.415871    2.917370 v _2365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[29] (net)
                      0.420151    0.000257    2.917627 v _1985_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005626    0.319261    0.300258    3.217884 ^ _1985_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0333_ (net)
                      0.319261    0.000061    3.217945 ^ _1987_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003131    0.387235    0.330691    3.548637 v _1987_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0079_ (net)
                      0.387235    0.000032    3.548669 v _2365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.548669   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531435    0.003839    0.929177 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052841    0.285334    0.571742    1.500919 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.285334    0.000580    1.501499 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.751499   clock uncertainty
                                  0.000000    1.751499   clock reconvergence pessimism
                                  0.104223    1.855722   library hold time
                                              1.855722   data required time
---------------------------------------------------------------------------------------------
                                              1.855722   data required time
                                             -3.548669   data arrival time
---------------------------------------------------------------------------------------------
                                              1.692947   slack (MET)


Startpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531439    0.004364    0.929702 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050851    0.279469    0.567096    1.496798 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.279469    0.000378    1.497176 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027683    0.525377    1.488484    2.985660 v _2356_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[20] (net)
                      0.525377    0.000171    2.985831 v _1904_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005869    0.442430    0.402157    3.387988 ^ _1904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0261_ (net)
                      0.442430    0.000112    3.388100 ^ _1905_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003863    0.246539    0.199421    3.587521 v _1905_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0070_ (net)
                      0.246539    0.000042    3.587564 v _2356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.587564   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531439    0.004364    0.929702 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050851    0.279469    0.567096    1.496798 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.279469    0.000378    1.497176 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.747176   clock uncertainty
                                  0.000000    1.747176   clock reconvergence pessimism
                                  0.145236    1.892412   library hold time
                                              1.892412   data required time
---------------------------------------------------------------------------------------------
                                              1.892412   data required time
                                             -3.587564   data arrival time
---------------------------------------------------------------------------------------------
                                              1.695152   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531444    0.005118    0.930456 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053086    0.286064    0.572334    1.502790 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.286064    0.000786    1.503576 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020038    0.415528    1.412728    2.916304 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.415528    0.000312    2.916615 v _2005_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.007061    0.514090    0.493068    3.409683 ^ _2005_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0349_ (net)
                      0.514090    0.000151    3.409834 ^ _2006_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002799    0.230412    0.200794    3.610628 v _2006_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0083_ (net)
                      0.230412    0.000027    3.610655 v _2370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.610655   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531444    0.005118    0.930456 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053086    0.286064    0.572334    1.502790 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.286064    0.000746    1.503535 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.753535   clock uncertainty
                                  0.000000    1.753535   clock reconvergence pessimism
                                  0.150683    1.904218   library hold time
                                              1.904218   data required time
---------------------------------------------------------------------------------------------
                                              1.904218   data required time
                                             -3.610655   data arrival time
---------------------------------------------------------------------------------------------
                                              1.706436   slack (MET)


Startpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2286_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005221    0.930559 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057510    0.299786    0.582335    1.512893 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.299786    0.000653    1.513546 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010399    0.408309    1.497400    3.010946 ^ _2338_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[5] (net)
                      0.408309    0.000075    3.011022 ^ _1203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.010719    0.402682    0.323339    3.334360 v _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.402682    0.000196    3.334556 v _1204_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003389    0.231000    0.212895    3.547451 ^ _1204_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0003_ (net)
                      0.231000    0.000035    3.547486 ^ _2286_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.547486   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531444    0.005118    0.930456 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053086    0.286064    0.572334    1.502790 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.286064    0.000437    1.503226 ^ _2286_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.753226   clock uncertainty
                                  0.000000    1.753226   clock reconvergence pessimism
                                  0.086909    1.840135   library hold time
                                              1.840135   data required time
---------------------------------------------------------------------------------------------
                                              1.840135   data required time
                                             -3.547486   data arrival time
---------------------------------------------------------------------------------------------
                                              1.707351   slack (MET)


Startpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005561    0.930899 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054869    0.291346    0.576561    1.507460 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.291346    0.000615    1.508075 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012992    0.315693    1.334113    2.842188 v _2323_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[4] (net)
                      0.315693    0.000188    2.842376 v _1186_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.021621    0.667470    0.484563    3.326938 ^ _1186_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0603_ (net)
                      0.667470    0.000312    3.327251 ^ _1763_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003269    0.255212    0.283504    3.610755 v _1763_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0040_ (net)
                      0.255212    0.000034    3.610789 v _2323_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.610789   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005561    0.930899 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054869    0.291346    0.576561    1.507460 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.291346    0.000615    1.508075 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.758075   clock uncertainty
                                  0.000000    1.758075   clock reconvergence pessimism
                                  0.145168    1.903243   library hold time
                                              1.903243   data required time
---------------------------------------------------------------------------------------------
                                              1.903243   data required time
                                             -3.610789   data arrival time
---------------------------------------------------------------------------------------------
                                              1.707546   slack (MET)


Startpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531435    0.003839    0.929177 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052841    0.285334    0.571742    1.500919 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.285334    0.000707    1.501626 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025434    0.492885    1.467093    2.968719 v _2373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[2] (net)
                      0.492885    0.000194    2.968913 v _1145_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.010464    0.417380    0.362900    3.331813 ^ _1145_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0562_ (net)
                      0.417380    0.000077    3.331890 ^ _2023_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.003297    0.299704    0.258826    3.590716 v _2023_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0086_ (net)
                      0.299704    0.000061    3.590777 v _2373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.590777   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531435    0.003839    0.929177 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052841    0.285334    0.571742    1.500919 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.285334    0.000707    1.501626 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.751626   clock uncertainty
                                  0.000000    1.751626   clock reconvergence pessimism
                                  0.130518    1.882144   library hold time
                                              1.882144   data required time
---------------------------------------------------------------------------------------------
                                              1.882144   data required time
                                             -3.590777   data arrival time
---------------------------------------------------------------------------------------------
                                              1.708633   slack (MET)


Startpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531435    0.003839    0.929177 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052841    0.285334    0.571742    1.500919 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.285334    0.000653    1.501572 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020131    0.416910    1.413635    2.915206 v _2353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[17] (net)
                      0.416910    0.000129    2.915335 v _1879_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006013    0.328914    0.306669    3.222004 ^ _1879_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0239_ (net)
                      0.328914    0.000066    3.222070 ^ _1880_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003616    0.397139    0.340834    3.562904 v _1880_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0067_ (net)
                      0.397139    0.000067    3.562971 v _2353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.562971   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531435    0.003839    0.929177 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052841    0.285334    0.571742    1.500919 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.285334    0.000653    1.501572 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.751572   clock uncertainty
                                  0.000000    1.751572   clock reconvergence pessimism
                                  0.101248    1.852820   library hold time
                                              1.852820   data required time
---------------------------------------------------------------------------------------------
                                              1.852820   data required time
                                             -3.562971   data arrival time
---------------------------------------------------------------------------------------------
                                              1.710152   slack (MET)


Startpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531443    0.004918    0.930256 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062573    0.316307    0.593002    1.523259 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.316307    0.000586    1.523844 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.046676    0.485541    1.560733    3.084577 v _2347_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                                         lf_inst.integrator[11] (net)
                      0.485541    0.000374    3.084951 v _1825_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005497    0.425329    0.380879    3.465829 ^ _1825_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0191_ (net)
                      0.425329    0.000108    3.465937 ^ _1826_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003511    0.233122    0.192506    3.658443 v _1826_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0061_ (net)
                      0.233122    0.000065    3.658509 v _2347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                              3.658509   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531443    0.004918    0.930256 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062573    0.316307    0.593002    1.523259 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.316307    0.000586    1.523844 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  0.250000    1.773844   clock uncertainty
                                  0.000000    1.773844   clock reconvergence pessimism
                                  0.169524    1.943368   library hold time
                                              1.943368   data required time
---------------------------------------------------------------------------------------------
                                              1.943368   data required time
                                             -3.658509   data arrival time
---------------------------------------------------------------------------------------------
                                              1.715141   slack (MET)


Startpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531439    0.004364    0.929702 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050851    0.279469    0.567096    1.496798 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.279469    0.000344    1.497142 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.025425    0.492738    1.465628    2.962769 v _2357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[21] (net)
                      0.492738    0.000346    2.963116 v _1910_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004690    0.308146    0.302740    3.265855 ^ _1910_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0266_ (net)
                      0.308146    0.000048    3.265903 ^ _1912_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004976    0.380836    0.303737    3.569640 v _1912_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0071_ (net)
                      0.380836    0.000103    3.569743 v _2357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.569743   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531439    0.004364    0.929702 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050851    0.279469    0.567096    1.496798 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.279469    0.000344    1.497142 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.747142   clock uncertainty
                                  0.000000    1.747142   clock reconvergence pessimism
                                  0.104892    1.852034   library hold time
                                              1.852034   data required time
---------------------------------------------------------------------------------------------
                                              1.852034   data required time
                                             -3.569743   data arrival time
---------------------------------------------------------------------------------------------
                                              1.717709   slack (MET)


Startpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531436    0.003960    0.929297 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.053092    0.285970    0.572089    1.501386 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.285971    0.001189    1.502575 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020750    0.425727    1.419929    2.922504 v _2351_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[15] (net)
                      0.425727    0.000250    2.922754 v _1857_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006121    0.333282    0.311328    3.234082 ^ _1857_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0219_ (net)
                      0.333282    0.000069    3.234151 ^ _1858_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003643    0.398375    0.341557    3.575707 v _1858_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0065_ (net)
                      0.398375    0.000070    3.575778 v _2351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.575778   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531436    0.003960    0.929297 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.053092    0.285970    0.572089    1.501386 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.285971    0.001189    1.502575 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.752575   clock uncertainty
                                  0.000000    1.752575   clock reconvergence pessimism
                                  0.101013    1.853588   library hold time
                                              1.853588   data required time
---------------------------------------------------------------------------------------------
                                              1.853588   data required time
                                             -3.575778   data arrival time
---------------------------------------------------------------------------------------------
                                              1.722190   slack (MET)


Startpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004081    0.929419 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051201    0.280385    0.567633    1.497052 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.280386    0.001482    1.498533 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028747    0.540745    1.499205    2.997738 v _2350_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[14] (net)
                      0.540745    0.000449    2.998187 v _1850_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005803    0.344929    0.338760    3.336947 ^ _1850_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0213_ (net)
                      0.344929    0.000065    3.337013 ^ _1852_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003477    0.336280    0.273676    3.610689 v _1852_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0064_ (net)
                      0.336280    0.000066    3.610755 v _2350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.610755   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004081    0.929419 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051201    0.280385    0.567633    1.497052 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.280386    0.001482    1.498533 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.748533   clock uncertainty
                                  0.000000    1.748533   clock reconvergence pessimism
                                  0.118473    1.867007   library hold time
                                              1.867007   data required time
---------------------------------------------------------------------------------------------
                                              1.867007   data required time
                                             -3.610755   data arrival time
---------------------------------------------------------------------------------------------
                                              1.743748   slack (MET)


Startpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005221    0.930559 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057510    0.299786    0.582335    1.512893 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.299787    0.001476    1.514369 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018285    0.389509    1.395997    2.910367 v _2336_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[3] (net)
                      0.389509    0.000146    2.910513 v _1789_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005012    0.500002    0.481443    3.391955 ^ _1789_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0163_ (net)
                      0.500002    0.000051    3.392006 ^ _1790_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003676    0.286363    0.255206    3.647212 v _1790_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0053_ (net)
                      0.286363    0.000073    3.647284 v _2336_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.647284   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005221    0.930559 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057510    0.299786    0.582335    1.512893 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.299787    0.001476    1.514369 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.764369   clock uncertainty
                                  0.000000    1.764369   clock reconvergence pessimism
                                  0.137614    1.901983   library hold time
                                              1.901983   data required time
---------------------------------------------------------------------------------------------
                                              1.901983   data required time
                                             -3.647284   data arrival time
---------------------------------------------------------------------------------------------
                                              1.745301   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531440    0.004589    0.929926 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.047204    0.268669    0.558442    1.488368 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.268669    0.000638    1.489006 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025247    0.490185    1.461418    2.950424 v _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net84 (net)
                      0.490185    0.000319    2.950743 v _2205_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005010    0.310905    0.308317    3.259060 ^ _2205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0519_ (net)
                      0.310905    0.000093    3.259153 ^ _2206_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003167    0.387598    0.330312    3.589465 v _2206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0113_ (net)
                      0.387598    0.000032    3.589497 v _2400_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.589497   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531440    0.004589    0.929926 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.047204    0.268669    0.558442    1.488368 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.268669    0.000638    1.489006 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.739006   clock uncertainty
                                  0.000000    1.739006   clock reconvergence pessimism
                                  0.100553    1.839559   library hold time
                                              1.839559   data required time
---------------------------------------------------------------------------------------------
                                              1.839559   data required time
                                             -3.589497   data arrival time
---------------------------------------------------------------------------------------------
                                              1.749938   slack (MET)


Startpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531435    0.003839    0.929177 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052841    0.285334    0.571742    1.500919 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.285334    0.000447    1.501366 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018914    0.398439    1.399930    2.901295 v _2355_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[19] (net)
                      0.398439    0.000111    2.901407 v _1893_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005727    0.465781    0.494315    3.395722 ^ _1893_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0251_ (net)
                      0.465781    0.000062    3.395784 ^ _1894_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004499    0.271778    0.250439    3.646223 v _1894_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0069_ (net)
                      0.271778    0.000091    3.646314 v _2355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.646314   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531435    0.003839    0.929177 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052841    0.285334    0.571742    1.500919 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.285334    0.000447    1.501366 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.751366   clock uncertainty
                                  0.000000    1.751366   clock reconvergence pessimism
                                  0.138907    1.890273   library hold time
                                              1.890273   data required time
---------------------------------------------------------------------------------------------
                                              1.890273   data required time
                                             -3.646314   data arrival time
---------------------------------------------------------------------------------------------
                                              1.756041   slack (MET)


Startpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005221    0.930559 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057510    0.299786    0.582335    1.512893 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.299789    0.002017    1.514910 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.022382    0.449126    1.439577    2.954488 v _2341_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[2] (net)
                      0.449126    0.000150    2.954638 v _1201_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004527    0.451107    0.396901    3.351539 ^ _1201_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0616_ (net)
                      0.451107    0.000044    3.351583 ^ _1202_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002815    0.344476    0.302228    3.653811 v _1202_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0002_ (net)
                      0.344476    0.000027    3.653839 v _2341_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.653839   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005221    0.930559 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057510    0.299786    0.582335    1.512893 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.299789    0.002017    1.514910 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.764910   clock uncertainty
                                  0.000000    1.764910   clock reconvergence pessimism
                                  0.120157    1.885068   library hold time
                                              1.885068   data required time
---------------------------------------------------------------------------------------------
                                              1.885068   data required time
                                             -3.653839   data arrival time
---------------------------------------------------------------------------------------------
                                              1.768771   slack (MET)


Startpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531435    0.003839    0.929177 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052841    0.285334    0.571742    1.500919 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.285334    0.000479    1.501398 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.025525    0.494183    1.467954    2.969352 v _2364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[28] (net)
                      0.494183    0.000457    2.969809 v _1978_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006048    0.336516    0.329994    3.299803 ^ _1978_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0327_ (net)
                      0.336516    0.000122    3.299924 ^ _1980_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003228    0.392574    0.334735    3.634659 v _1980_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0078_ (net)
                      0.392574    0.000034    3.634693 v _2364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.634693   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531435    0.003839    0.929177 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052841    0.285334    0.571742    1.500919 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.285334    0.000479    1.501398 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.751398   clock uncertainty
                                  0.000000    1.751398   clock reconvergence pessimism
                                  0.102620    1.854017   library hold time
                                              1.854017   data required time
---------------------------------------------------------------------------------------------
                                              1.854017   data required time
                                             -3.634693   data arrival time
---------------------------------------------------------------------------------------------
                                              1.780675   slack (MET)


Startpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004081    0.929419 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051201    0.280385    0.567633    1.497052 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.280385    0.000756    1.497808 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029837    0.556620    1.510315    3.008123 v _2354_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[18] (net)
                      0.556620    0.000371    3.008494 v _1887_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006217    0.350892    0.351794    3.360288 ^ _1887_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0246_ (net)
                      0.350892    0.000128    3.360416 ^ _1889_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003904    0.351226    0.283532    3.643948 v _1889_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0068_ (net)
                      0.351226    0.000075    3.644024 v _2354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.644024   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004081    0.929419 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051201    0.280385    0.567633    1.497052 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.280385    0.000756    1.497808 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.747808   clock uncertainty
                                  0.000000    1.747808   clock reconvergence pessimism
                                  0.113983    1.861791   library hold time
                                              1.861791   data required time
---------------------------------------------------------------------------------------------
                                              1.861791   data required time
                                             -3.644024   data arrival time
---------------------------------------------------------------------------------------------
                                              1.782233   slack (MET)


Startpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2339_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005550    0.930887 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051695    0.281910    0.568955    1.499842 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.281910    0.000671    1.500514 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010811    0.285409    1.307355    2.807868 v _2330_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[2] (net)
                      0.285409    0.000101    2.807970 v _1199_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.005628    0.627218    0.488771    3.296741 ^ _1199_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0615_ (net)
                      0.627218    0.000107    3.296848 ^ _1200_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002854    0.395368    0.337528    3.634376 v _1200_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0000_ (net)
                      0.395368    0.000028    3.634404 v _2339_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.634404   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005550    0.930887 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051695    0.281910    0.568955    1.499842 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.281910    0.000630    1.500473 ^ _2339_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.750473   clock uncertainty
                                  0.000000    1.750473   clock reconvergence pessimism
                                  0.101049    1.851521   library hold time
                                              1.851521   data required time
---------------------------------------------------------------------------------------------
                                              1.851521   data required time
                                             -3.634404   data arrival time
---------------------------------------------------------------------------------------------
                                              1.782883   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005303    0.930641 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052740    0.285017    0.571466    1.502107 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.285017    0.000940    1.503047 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027695    0.525568    1.489892    2.992939 v _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net70 (net)
                      0.525568    0.000213    2.993152 v _2112_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005204    0.444388    0.459811    3.452963 ^ _2112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0439_ (net)
                      0.444388    0.000097    3.453060 ^ _2113_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002872    0.268619    0.236394    3.689454 v _2113_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0100_ (net)
                      0.268619    0.000029    3.689483 v _2387_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.689483   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005303    0.930641 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052740    0.285017    0.571466    1.502107 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.285017    0.000940    1.503047 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.753047   clock uncertainty
                                  0.000000    1.753047   clock reconvergence pessimism
                                  0.139788    1.892835   library hold time
                                              1.892835   data required time
---------------------------------------------------------------------------------------------
                                              1.892835   data required time
                                             -3.689483   data arrival time
---------------------------------------------------------------------------------------------
                                              1.796648   slack (MET)


Startpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531440    0.004564    0.929902 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052282    0.283708    0.570488    1.500391 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.283708    0.000628    1.501019 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.028057    0.530770    1.493104    2.994123 v _2359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[23] (net)
                      0.530770    0.000354    2.994477 v _1930_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004977    0.322465    0.319171    3.313648 ^ _1930_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0284_ (net)
                      0.322465    0.000046    3.313694 ^ _1931_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003653    0.397536    0.341225    3.654919 v _1931_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0073_ (net)
                      0.397536    0.000067    3.654986 v _2359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.654986   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531440    0.004564    0.929902 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052282    0.283708    0.570488    1.500391 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.283708    0.000628    1.501019 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.751019   clock uncertainty
                                  0.000000    1.751019   clock reconvergence pessimism
                                  0.100782    1.851801   library hold time
                                              1.851801   data required time
---------------------------------------------------------------------------------------------
                                              1.851801   data required time
                                             -3.654986   data arrival time
---------------------------------------------------------------------------------------------
                                              1.803185   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531439    0.004385    0.929722 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061655    0.313568    0.591299    1.521021 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.313568    0.000791    1.521811 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029583    0.552933    1.515183    3.036994 v _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net86 (net)
                      0.552933    0.000416    3.037411 v _2219_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005051    0.328368    0.326940    3.364351 ^ _2219_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0531_ (net)
                      0.328368    0.000050    3.364402 ^ _2220_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003034    0.384847    0.330025    3.694426 v _2220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0115_ (net)
                      0.384847    0.000029    3.694456 v _2402_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.694456   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531439    0.004385    0.929722 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061655    0.313568    0.591299    1.521021 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.313568    0.000791    1.521811 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.771811   clock uncertainty
                                  0.000000    1.771811   clock reconvergence pessimism
                                  0.110974    1.882786   library hold time
                                              1.882786   data required time
---------------------------------------------------------------------------------------------
                                              1.882786   data required time
                                             -3.694456   data arrival time
---------------------------------------------------------------------------------------------
                                              1.811670   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531439    0.004364    0.929702 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050851    0.279469    0.567096    1.496798 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.279469    0.000366    1.497164 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029294    0.548747    1.504701    3.001865 v _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net79 (net)
                      0.548747    0.000445    3.002311 v _2170_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006155    0.348152    0.348211    3.350522 ^ _2170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0489_ (net)
                      0.348152    0.000124    3.350646 ^ _2171_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002804    0.379032    0.328146    3.678792 v _2171_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0108_ (net)
                      0.379032    0.000027    3.678819 v _2395_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.678819   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531439    0.004364    0.929702 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050851    0.279469    0.567096    1.496798 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.279469    0.000366    1.497164 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.747164   clock uncertainty
                                  0.000000    1.747164   clock reconvergence pessimism
                                  0.105434    1.852599   library hold time
                                              1.852599   data required time
---------------------------------------------------------------------------------------------
                                              1.852599   data required time
                                             -3.678819   data arrival time
---------------------------------------------------------------------------------------------
                                              1.826220   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005550    0.930887 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051695    0.281910    0.568955    1.499842 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.281910    0.000334    1.500176 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031947    0.587409    1.531992    3.032168 v _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net78 (net)
                      0.587409    0.000182    3.032351 v _2032_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003907    0.203951    0.720858    3.753208 v _2032_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0089_ (net)
                      0.203951    0.000073    3.753282 v _2376_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.753282   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005550    0.930887 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051695    0.281910    0.568955    1.499842 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.281910    0.000334    1.500176 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.750176   clock uncertainty
                                  0.000000    1.750176   clock reconvergence pessimism
                                  0.154646    1.904822   library hold time
                                              1.904822   data required time
---------------------------------------------------------------------------------------------
                                              1.904822   data required time
                                             -3.753282   data arrival time
---------------------------------------------------------------------------------------------
                                              1.848460   slack (MET)


Startpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005303    0.930641 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052740    0.285017    0.571466    1.502107 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.285017    0.000710    1.502817 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.032611    0.597103    1.539368    3.042185 v _2327_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[8] (net)
                      0.597103    0.000372    3.042557 v _1773_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003386    0.200722    0.716314    3.758871 v _1773_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0044_ (net)
                      0.200722    0.000064    3.758934 v _2327_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.758934   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005303    0.930641 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052740    0.285017    0.571466    1.502107 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.285017    0.000710    1.502817 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.752817   clock uncertainty
                                  0.000000    1.752817   clock reconvergence pessimism
                                  0.155901    1.908718   library hold time
                                              1.908718   data required time
---------------------------------------------------------------------------------------------
                                              1.908718   data required time
                                             -3.758934   data arrival time
---------------------------------------------------------------------------------------------
                                              1.850217   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531451    0.005807    0.931144 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.053230    0.286444    0.572569    1.503713 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.286444    0.000805    1.504518 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.036906    0.659970    1.583316    3.087834 v _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net96 (net)
                      0.659970    0.000404    3.088238 v _2073_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006832    0.497989    0.461814    3.550052 ^ _2073_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0405_ (net)
                      0.497989    0.000142    3.550194 ^ _2074_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003811    0.251307    0.201144    3.751338 v _2074_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0095_ (net)
                      0.251307    0.000074    3.751412 v _2382_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.751412   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531451    0.005807    0.931144 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.053230    0.286444    0.572569    1.503713 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.286444    0.000805    1.504518 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.754518   clock uncertainty
                                  0.000000    1.754518   clock reconvergence pessimism
                                  0.145294    1.899812   library hold time
                                              1.899812   data required time
---------------------------------------------------------------------------------------------
                                              1.899812   data required time
                                             -3.751412   data arrival time
---------------------------------------------------------------------------------------------
                                              1.851600   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005303    0.930641 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052740    0.285017    0.571466    1.502107 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.285017    0.000326    1.502432 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030072    0.560071    1.513800    3.016232 v _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net68 (net)
                      0.560071    0.000344    3.016576 v _2096_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006173    0.350446    0.351916    3.368492 ^ _2096_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0425_ (net)
                      0.350446    0.000126    3.368618 ^ _2097_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004200    0.422151    0.355000    3.723618 v _2097_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0098_ (net)
                      0.422151    0.000086    3.723704 v _2385_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.723704   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005303    0.930641 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052740    0.285017    0.571466    1.502107 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.285017    0.000326    1.502432 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.752432   clock uncertainty
                                  0.000000    1.752432   clock reconvergence pessimism
                                  0.093667    1.846099   library hold time
                                              1.846099   data required time
---------------------------------------------------------------------------------------------
                                              1.846099   data required time
                                             -3.723704   data arrival time
---------------------------------------------------------------------------------------------
                                              1.877605   slack (MET)


Startpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2288_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005550    0.930887 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051695    0.281910    0.568955    1.499842 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.281910    0.000922    1.500764 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018818    0.397073    1.398048    2.898812 v _2287_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[0] (net)
                      0.397073    0.000172    2.898984 v _1205_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.025225    0.852444    0.629142    3.528126 ^ _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.852444    0.000345    3.528471 ^ _1211_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003210    0.325036    0.228129    3.756599 v _1211_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0005_ (net)
                      0.325036    0.000034    3.756633 v _2288_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.756633   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005550    0.930887 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051695    0.281910    0.568955    1.499842 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.281910    0.000853    1.500695 ^ _2288_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.750695   clock uncertainty
                                  0.000000    1.750695   clock reconvergence pessimism
                                  0.122176    1.872871   library hold time
                                              1.872871   data required time
---------------------------------------------------------------------------------------------
                                              1.872871   data required time
                                             -3.756633   data arrival time
---------------------------------------------------------------------------------------------
                                              1.883762   slack (MET)


Startpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531444    0.005118    0.930456 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053086    0.286064    0.572334    1.502790 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.286064    0.000450    1.503240 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006418    0.220849    1.252707    2.755947 v _2320_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[1] (net)
                      0.220849    0.000129    2.756076 v _1184_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     3    0.029029    0.873112    0.582164    3.338240 ^ _1184_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                                         _0601_ (net)
                      0.873112    0.000350    3.338590 ^ _1756_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.009344    0.325697    0.422802    3.761392 v _1756_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0037_ (net)
                      0.325697    0.000127    3.761520 v _2320_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.761520   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531444    0.005118    0.930456 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053086    0.286064    0.572334    1.502790 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.286064    0.000450    1.503240 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.753240   clock uncertainty
                                  0.000000    1.753240   clock reconvergence pessimism
                                  0.122866    1.876105   library hold time
                                              1.876105   data required time
---------------------------------------------------------------------------------------------
                                              1.876105   data required time
                                             -3.761520   data arrival time
---------------------------------------------------------------------------------------------
                                              1.885414   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005561    0.930899 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054869    0.291346    0.576561    1.507460 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.291346    0.000384    1.507843 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031826    0.585604    1.532731    3.040575 v _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net89 (net)
                      0.585604    0.000612    3.041186 v _2039_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005224    0.333496    0.338257    3.379443 ^ _2039_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0376_ (net)
                      0.333496    0.000097    3.379540 ^ _2040_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004556    0.429450    0.359462    3.739002 v _2040_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0090_ (net)
                      0.429450    0.000089    3.739091 v _2377_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.739091   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005561    0.930899 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054869    0.291346    0.576561    1.507460 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.291346    0.000384    1.507843 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.757843   clock uncertainty
                                  0.000000    1.757843   clock reconvergence pessimism
                                  0.092827    1.850670   library hold time
                                              1.850670   data required time
---------------------------------------------------------------------------------------------
                                              1.850670   data required time
                                             -3.739091   data arrival time
---------------------------------------------------------------------------------------------
                                              1.888421   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005221    0.930559 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057510    0.299786    0.582335    1.512893 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.299786    0.000873    1.513766 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.026528    0.508603    1.481187    2.994953 v _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net99 (net)
                      0.508604    0.000526    2.995478 v _1143_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.022131    0.686566    0.552067    3.547545 ^ _1143_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0560_ (net)
                      0.686566    0.000347    3.547892 ^ _2285_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005177    0.262681    0.268178    3.816070 v _2285_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0152_ (net)
                      0.262681    0.000106    3.816176 v _2439_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.816176   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005221    0.930559 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057510    0.299786    0.582335    1.512893 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.299786    0.000873    1.513766 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.763766   clock uncertainty
                                  0.000000    1.763766   clock reconvergence pessimism
                                  0.144728    1.908494   library hold time
                                              1.908494   data required time
---------------------------------------------------------------------------------------------
                                              1.908494   data required time
                                             -3.816176   data arrival time
---------------------------------------------------------------------------------------------
                                              1.907683   slack (MET)


Startpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005303    0.930641 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052740    0.285017    0.571466    1.502107 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.285017    0.000880    1.502987 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014545    0.337262    1.350294    2.853280 v _2299_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[12] (net)
                      0.337262    0.000239    2.853519 v _1278_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.012502    0.715998    0.719939    3.573458 ^ _1278_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0678_ (net)
                      0.715998    0.000198    3.573656 ^ _1282_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004521    0.297413    0.230042    3.803698 v _1282_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0016_ (net)
                      0.297413    0.000095    3.803793 v _2299_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.803793   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005303    0.930641 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052740    0.285017    0.571466    1.502107 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.285017    0.000880    1.502987 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.752987   clock uncertainty
                                  0.000000    1.752987   clock reconvergence pessimism
                                  0.131138    1.884125   library hold time
                                              1.884125   data required time
---------------------------------------------------------------------------------------------
                                              1.884125   data required time
                                             -3.803793   data arrival time
---------------------------------------------------------------------------------------------
                                              1.919668   slack (MET)


Startpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005576    0.930914 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049788    0.276305    0.564534    1.495448 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.276305    0.000672    1.496121 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021316    0.433870    1.423552    2.919673 v _2293_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[6] (net)
                      0.433870    0.000161    2.919834 v _1233_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.012824    0.960621    0.658686    3.578521 ^ _1233_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0639_ (net)
                      0.960621    0.000225    3.578745 ^ _1237_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002951    0.294140    0.223908    3.802654 v _1237_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0010_ (net)
                      0.294140    0.000029    3.802683 v _2293_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.802683   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005576    0.930914 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049788    0.276305    0.564534    1.495448 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.276305    0.000672    1.496121 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.746121   clock uncertainty
                                  0.000000    1.746121   clock reconvergence pessimism
                                  0.130260    1.876381   library hold time
                                              1.876381   data required time
---------------------------------------------------------------------------------------------
                                              1.876381   data required time
                                             -3.802683   data arrival time
---------------------------------------------------------------------------------------------
                                              1.926302   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005561    0.930899 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054869    0.291346    0.576561    1.507460 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.291346    0.000513    1.507972 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031473    0.580446    1.529160    3.037133 v _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net92 (net)
                      0.580446    0.000546    3.037679 v _2044_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007241    0.380440    0.378794    3.416473 ^ _2044_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0380_ (net)
                      0.380440    0.000157    3.416630 ^ _2045_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004445    0.433073    0.363756    3.780386 v _2045_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0091_ (net)
                      0.433073    0.000091    3.780477 v _2378_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.780477   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005561    0.930899 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054869    0.291346    0.576561    1.507460 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.291346    0.000513    1.507972 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.757972   clock uncertainty
                                  0.000000    1.757972   clock reconvergence pessimism
                                  0.091738    1.849711   library hold time
                                              1.849711   data required time
---------------------------------------------------------------------------------------------
                                              1.849711   data required time
                                             -3.780477   data arrival time
---------------------------------------------------------------------------------------------
                                              1.930766   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004114    0.929452 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057936    0.301905    0.583571    1.513023 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.301905    0.001059    1.514082 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.036920    0.660084    1.586428    3.100510 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.660084    0.000260    3.100770 v _2249_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005646    0.358033    0.364134    3.464905 ^ _2249_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0557_ (net)
                      0.358033    0.000106    3.465011 ^ _2250_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003307    0.397666    0.338987    3.803998 v _2250_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0119_ (net)
                      0.397666    0.000034    3.804032 v _2406_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.804032   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004114    0.929452 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057936    0.301905    0.583571    1.513023 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.301905    0.001059    1.514082 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.764082   clock uncertainty
                                  0.000000    1.764082   clock reconvergence pessimism
                                  0.104631    1.868713   library hold time
                                              1.868713   data required time
---------------------------------------------------------------------------------------------
                                              1.868713   data required time
                                             -3.804032   data arrival time
---------------------------------------------------------------------------------------------
                                              1.935319   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531444    0.005118    0.930456 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053086    0.286064    0.572334    1.502790 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.286064    0.000786    1.503576 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020038    0.415528    1.412728    2.916304 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.415528    0.000358    2.916662 v _1194_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.011274    0.691631    0.548091    3.464753 ^ _1194_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0611_ (net)
                      0.691631    0.000189    3.464942 ^ _1197_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004236    0.371543    0.344996    3.809937 v _1197_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0001_ (net)
                      0.371543    0.000083    3.810020 v _2340_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.810020   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531444    0.005118    0.930456 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053086    0.286064    0.572334    1.502790 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.286064    0.000786    1.503576 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.753576   clock uncertainty
                                  0.000000    1.753576   clock reconvergence pessimism
                                  0.109093    1.862669   library hold time
                                              1.862669   data required time
---------------------------------------------------------------------------------------------
                                              1.862669   data required time
                                             -3.810020   data arrival time
---------------------------------------------------------------------------------------------
                                              1.947351   slack (MET)


Startpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531444    0.005118    0.930456 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053086    0.286064    0.572334    1.502790 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.286064    0.000372    1.503161 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009788    0.392194    1.484759    2.987921 ^ _2371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[0] (net)
                      0.392194    0.000078    2.987998 ^ fanout258/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022178    0.685913    0.687834    3.675832 ^ fanout258/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net258 (net)
                      0.685913    0.000297    3.676129 ^ _2015_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002932    0.217220    0.217534    3.893663 v _2015_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0084_ (net)
                      0.217220    0.000029    3.893692 v _2371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.893692   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531444    0.005118    0.930456 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053086    0.286064    0.572334    1.502790 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.286064    0.000372    1.503161 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.753161   clock uncertainty
                                  0.000000    1.753161   clock reconvergence pessimism
                                  0.153101    1.906263   library hold time
                                              1.906263   data required time
---------------------------------------------------------------------------------------------
                                              1.906263   data required time
                                             -3.893692   data arrival time
---------------------------------------------------------------------------------------------
                                              1.987429   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004114    0.929452 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057936    0.301905    0.583571    1.513023 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.301905    0.001002    1.514026 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.042509    0.744349    1.641323    3.155349 v _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net90 (net)
                      0.744349    0.000498    3.155847 v _2245_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005887    0.380464    0.388851    3.544698 ^ _2245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0554_ (net)
                      0.380464    0.000118    3.544815 ^ _2246_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003708    0.411782    0.349572    3.894387 v _2246_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0118_ (net)
                      0.411782    0.000069    3.894456 v _2405_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.894456   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004114    0.929452 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057936    0.301905    0.583571    1.513023 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.301905    0.001002    1.514026 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.764026   clock uncertainty
                                  0.000000    1.764026   clock reconvergence pessimism
                                  0.100390    1.864416   library hold time
                                              1.864416   data required time
---------------------------------------------------------------------------------------------
                                              1.864416   data required time
                                             -3.894456   data arrival time
---------------------------------------------------------------------------------------------
                                              2.030040   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2369_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531444    0.005118    0.930456 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053086    0.286064    0.572334    1.502790 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.286064    0.000786    1.503576 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020038    0.415528    1.412728    2.916304 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.415528    0.000285    2.916588 v _2002_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.007497    1.040761    0.747932    3.664520 ^ _2002_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0347_ (net)
                      1.040761    0.000103    3.664623 ^ _2003_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003002    0.307079    0.285794    3.950417 v _2003_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0082_ (net)
                      0.307079    0.000030    3.950447 v _2369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.950447   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531444    0.005118    0.930456 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053086    0.286064    0.572334    1.502790 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.286064    0.000640    1.503430 ^ _2369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.753430   clock uncertainty
                                  0.000000    1.753430   clock reconvergence pessimism
                                  0.128458    1.881888   library hold time
                                              1.881888   data required time
---------------------------------------------------------------------------------------------
                                              1.881888   data required time
                                             -3.950447   data arrival time
---------------------------------------------------------------------------------------------
                                              2.068558   slack (MET)


Startpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531451    0.005807    0.931144 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.053230    0.286444    0.572569    1.503713 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.286444    0.000366    1.504079 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021702    0.439338    1.429599    2.933678 v _2296_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[9] (net)
                      0.439338    0.000469    2.934147 v _1252_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.017500    1.214026    0.800431    3.734578 ^ _1252_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0655_ (net)
                      1.214026    0.000188    3.734766 ^ _1255_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003526    0.244092    0.239564    3.974330 v _1255_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0013_ (net)
                      0.244092    0.000065    3.974395 v _2296_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.974395   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531451    0.005807    0.931144 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.053230    0.286444    0.572569    1.503713 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.286444    0.000366    1.504079 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.754079   clock uncertainty
                                  0.000000    1.754079   clock reconvergence pessimism
                                  0.147461    1.901540   library hold time
                                              1.901540   data required time
---------------------------------------------------------------------------------------------
                                              1.901540   data required time
                                             -3.974395   data arrival time
---------------------------------------------------------------------------------------------
                                              2.072855   slack (MET)


Startpoint: _2288_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005550    0.930887 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051695    0.281910    0.568955    1.499842 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.281910    0.000853    1.500695 ^ _2288_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013631    0.334348    1.339380    2.840075 v _2288_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[1] (net)
                      0.334348    0.000097    2.840172 v _1208_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.009166    0.403338    0.338038    3.178210 ^ _1208_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0619_ (net)
                      0.403338    0.000094    3.178304 ^ _1214_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.023541    0.382045    0.328598    3.506903 v _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0624_ (net)
                      0.382045    0.000194    3.507097 v _1216_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004153    0.424216    0.433598    3.940695 ^ _1216_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0006_ (net)
                      0.424216    0.000047    3.940742 ^ _2289_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.940742   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005561    0.930899 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054869    0.291346    0.576561    1.507460 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.291346    0.000646    1.508106 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.758106   clock uncertainty
                                  0.000000    1.758106   clock reconvergence pessimism
                                  0.077946    1.836052   library hold time
                                              1.836052   data required time
---------------------------------------------------------------------------------------------
                                              1.836052   data required time
                                             -3.940742   data arrival time
---------------------------------------------------------------------------------------------
                                              2.104691   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004114    0.929452 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057936    0.301905    0.583571    1.513023 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.301905    0.000829    1.513852 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.044984    0.782307    1.664972    3.178824 v _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net87 (net)
                      0.782307    0.000335    3.179159 v _2229_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007218    0.415486    0.427658    3.606817 ^ _2229_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0540_ (net)
                      0.415486    0.000153    3.606970 ^ _2230_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004450    0.438177    0.368625    3.975595 v _2230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0116_ (net)
                      0.438177    0.000087    3.975682 v _2403_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.975682   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004114    0.929452 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057936    0.301905    0.583571    1.513023 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.301905    0.000829    1.513852 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.763852   clock uncertainty
                                  0.000000    1.763852   clock reconvergence pessimism
                                  0.092461    1.856313   library hold time
                                              1.856313   data required time
---------------------------------------------------------------------------------------------
                                              1.856313   data required time
                                             -3.975682   data arrival time
---------------------------------------------------------------------------------------------
                                              2.119369   slack (MET)


Startpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531436    0.003960    0.929297 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.053092    0.285970    0.572089    1.501386 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.285971    0.001444    1.502830 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.022688    0.453455    1.439416    2.942246 v _2301_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[14] (net)
                      0.453455    0.000370    2.942616 v _1290_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.017110    1.192861    0.792544    3.735160 ^ _1290_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0688_ (net)
                      1.192861    0.000125    3.735286 ^ _1297_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004805    0.296269    0.276761    4.012047 v _1297_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0018_ (net)
                      0.296269    0.000096    4.012143 v _2301_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.012143   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531436    0.003960    0.929297 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.053092    0.285970    0.572089    1.501386 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.285971    0.001444    1.502830 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.752830   clock uncertainty
                                  0.000000    1.752830   clock reconvergence pessimism
                                  0.131686    1.884516   library hold time
                                              1.884516   data required time
---------------------------------------------------------------------------------------------
                                              1.884516   data required time
                                             -4.012143   data arrival time
---------------------------------------------------------------------------------------------
                                              2.127627   slack (MET)


Startpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531439    0.004364    0.929702 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050851    0.279469    0.567096    1.496798 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.279469    0.000499    1.497297 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021973    0.443273    1.430883    2.928180 v _2308_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[21] (net)
                      0.443273    0.000173    2.928353 v _1346_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.016952    1.184330    0.785067    3.713419 ^ _1346_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0737_ (net)
                      1.184330    0.000188    3.713607 ^ _1349_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005245    0.310535    0.287501    4.001108 v _1349_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0025_ (net)
                      0.310535    0.000114    4.001221 v _2308_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.001221   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531439    0.004364    0.929702 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050851    0.279469    0.567096    1.496798 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.279469    0.000499    1.497297 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.747297   clock uncertainty
                                  0.000000    1.747297   clock reconvergence pessimism
                                  0.126011    1.873308   library hold time
                                              1.873308   data required time
---------------------------------------------------------------------------------------------
                                              1.873308   data required time
                                             -4.001221   data arrival time
---------------------------------------------------------------------------------------------
                                              2.127913   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004081    0.929419 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051201    0.280385    0.567633    1.497052 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.280385    0.000790    1.497842 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004782    0.197008    1.228724    2.726566 v _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net76 (net)
                      0.197008    0.000054    2.726620 v fanout248/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.016118    0.495559    0.556160    3.282779 v fanout248/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net248 (net)
                      0.495559    0.000278    3.283058 v _2157_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006852    0.356136    0.346321    3.629379 ^ _2157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0478_ (net)
                      0.356136    0.000147    3.629526 ^ _2158_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003695    0.410544    0.346138    3.975664 v _2158_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0106_ (net)
                      0.410544    0.000040    3.975704 v _2393_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.975704   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004081    0.929419 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051201    0.280385    0.567633    1.497052 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.280385    0.000790    1.497842 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.747842   clock uncertainty
                                  0.000000    1.747842   clock reconvergence pessimism
                                  0.096164    1.844006   library hold time
                                              1.844006   data required time
---------------------------------------------------------------------------------------------
                                              1.844006   data required time
                                             -3.975704   data arrival time
---------------------------------------------------------------------------------------------
                                              2.131698   slack (MET)


Startpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2291_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005561    0.930899 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054869    0.291346    0.576561    1.507460 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.291346    0.000715    1.508175 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014684    0.339199    1.353328    2.861504 v _2290_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[3] (net)
                      0.339199    0.000181    2.861685 v _1217_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008877    0.395600    0.334629    3.196314 ^ _1217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0626_ (net)
                      0.395600    0.000085    3.196399 ^ _1224_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.031819    0.450689    0.378338    3.574737 v _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      0.450689    0.000555    3.575292 v _1226_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002913    0.377653    0.418676    3.993968 ^ _1226_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0008_ (net)
                      0.377653    0.000028    3.993996 ^ _2291_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.993996   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005561    0.930899 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054869    0.291346    0.576561    1.507460 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.291346    0.000667    1.508126 ^ _2291_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.758127   clock uncertainty
                                  0.000000    1.758127   clock reconvergence pessimism
                                  0.080253    1.838380   library hold time
                                              1.838380   data required time
---------------------------------------------------------------------------------------------
                                              1.838380   data required time
                                             -3.993996   data arrival time
---------------------------------------------------------------------------------------------
                                              2.155616   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004114    0.929452 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057936    0.301905    0.583571    1.513023 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.301905    0.001059    1.514082 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.036920    0.660084    1.586428    3.100510 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.660084    0.000650    3.101161 v _1421_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.011808    0.905086    0.757489    3.858649 ^ _1421_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0802_ (net)
                      0.905086    0.000103    3.858752 ^ _1423_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004570    0.245172    0.231586    4.090338 v _1423_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0035_ (net)
                      0.245172    0.000094    4.090432 v _2318_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.090432   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004114    0.929452 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057936    0.301905    0.583571    1.513023 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.301905    0.000978    1.514001 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.764001   clock uncertainty
                                  0.000000    1.764001   clock reconvergence pessimism
                                  0.150441    1.914442   library hold time
                                              1.914442   data required time
---------------------------------------------------------------------------------------------
                                              1.914442   data required time
                                             -4.090432   data arrival time
---------------------------------------------------------------------------------------------
                                              2.175990   slack (MET)


Startpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005561    0.930899 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054869    0.291346    0.576561    1.507460 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.291346    0.000646    1.508106 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012159    0.304131    1.324689    2.832795 v _2289_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[2] (net)
                      0.304131    0.000148    2.832943 v _1212_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.008581    0.258704    0.529773    3.362715 v _1212_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0622_ (net)
                      0.258704    0.000164    3.362880 v _1219_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.021475    0.671467    0.504293    3.867172 ^ _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.671467    0.000169    3.867342 ^ _1221_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004168    0.291743    0.222787    4.090128 v _1221_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0007_ (net)
                      0.291743    0.000079    4.090207 v _2290_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.090207   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005561    0.930899 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054869    0.291346    0.576561    1.507460 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.291346    0.000715    1.508175 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.758175   clock uncertainty
                                  0.000000    1.758175   clock reconvergence pessimism
                                  0.134194    1.892369   library hold time
                                              1.892369   data required time
---------------------------------------------------------------------------------------------
                                              1.892369   data required time
                                             -4.090207   data arrival time
---------------------------------------------------------------------------------------------
                                              2.197838   slack (MET)


Startpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531444    0.005118    0.930456 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053086    0.286064    0.572334    1.502790 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.286064    0.000475    1.503265 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.039221    1.151371    1.941231    3.444496 ^ _2348_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[12] (net)
                      1.151371    0.000662    3.445157 ^ _1833_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
     1    0.008648    0.365815    0.398536    3.843693 v _1833_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
                                                         _0198_ (net)
                      0.365815    0.000274    3.843966 v _1834_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002941    0.212332    0.196776    4.040743 ^ _1834_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0062_ (net)
                      0.212332    0.000029    4.040772 ^ _2348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.040772   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531444    0.005118    0.930456 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053086    0.286064    0.572334    1.502790 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.286064    0.000475    1.503265 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.753265   clock uncertainty
                                  0.000000    1.753265   clock reconvergence pessimism
                                  0.088973    1.842237   library hold time
                                              1.842237   data required time
---------------------------------------------------------------------------------------------
                                              1.842237   data required time
                                             -4.040772   data arrival time
---------------------------------------------------------------------------------------------
                                              2.198535   slack (MET)


Startpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531451    0.005807    0.931144 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.053230    0.286444    0.572569    1.503713 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.286444    0.000630    1.504343 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.022976    0.457573    1.442431    2.946774 v _2295_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[8] (net)
                      0.457573    0.000421    2.947195 v _1247_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.023221    1.523806    0.977255    3.924450 ^ _1247_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0651_ (net)
                      1.523806    0.000410    3.924860 ^ _1250_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002878    0.291485    0.166858    4.091718 v _1250_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0012_ (net)
                      0.291485    0.000028    4.091746 v _2295_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.091746   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531451    0.005807    0.931144 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.053230    0.286444    0.572569    1.503713 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.286444    0.000630    1.504343 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.754343   clock uncertainty
                                  0.000000    1.754343   clock reconvergence pessimism
                                  0.133224    1.887567   library hold time
                                              1.887567   data required time
---------------------------------------------------------------------------------------------
                                              1.887567   data required time
                                             -4.091746   data arrival time
---------------------------------------------------------------------------------------------
                                              2.204179   slack (MET)


Startpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531439    0.004364    0.929702 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050851    0.279469    0.567096    1.496798 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.279469    0.000387    1.497185 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014477    0.501680    1.556496    3.053681 ^ _2307_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[20] (net)
                      0.501680    0.000125    3.053806 ^ _1338_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     4    0.021896    0.730324    0.537122    3.590928 v _1338_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0730_ (net)
                      0.730324    0.000179    3.591107 v _1344_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003016    0.393871    0.438267    4.029374 ^ _1344_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0024_ (net)
                      0.393871    0.000031    4.029405 ^ _2307_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.029405   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531439    0.004364    0.929702 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050851    0.279469    0.567096    1.496798 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.279469    0.000387    1.497185 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.747185   clock uncertainty
                                  0.000000    1.747185   clock reconvergence pessimism
                                  0.077313    1.824498   library hold time
                                              1.824498   data required time
---------------------------------------------------------------------------------------------
                                              1.824498   data required time
                                             -4.029405   data arrival time
---------------------------------------------------------------------------------------------
                                              2.204907   slack (MET)


Startpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2300_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005303    0.930641 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052740    0.285017    0.571466    1.502107 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.285017    0.000880    1.502987 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014545    0.503287    1.558761    3.061747 ^ _2299_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[12] (net)
                      0.503287    0.000237    3.061984 ^ _1277_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011413    0.447693    0.351680    3.413665 v _1277_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0677_ (net)
                      0.447693    0.000090    3.413755 v _1285_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.014271    0.544087    0.460118    3.873873 ^ _1285_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0684_ (net)
                      0.544087    0.000287    3.874160 ^ _1287_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005365    0.297167    0.243702    4.117861 v _1287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0017_ (net)
                      0.297167    0.000107    4.117968 v _2300_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.117968   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005303    0.930641 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052740    0.285017    0.571466    1.502107 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.285017    0.001034    1.503141 ^ _2300_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.753141   clock uncertainty
                                  0.000000    1.753141   clock reconvergence pessimism
                                  0.131212    1.884353   library hold time
                                              1.884353   data required time
---------------------------------------------------------------------------------------------
                                              1.884353   data required time
                                             -4.117968   data arrival time
---------------------------------------------------------------------------------------------
                                              2.233614   slack (MET)


Startpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531440    0.004564    0.929902 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052282    0.283708    0.570488    1.500391 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.283708    0.000675    1.501066 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014505    0.502386    1.557869    3.058935 ^ _2311_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[24] (net)
                      0.502386    0.000199    3.059134 ^ _1366_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005617    0.328412    0.269493    3.328627 v _1366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0754_ (net)
                      0.328412    0.000060    3.328686 v _1367_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     3    0.026328    0.827769    0.574185    3.902871 ^ _1367_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                                         _0755_ (net)
                      0.827769    0.000228    3.903100 ^ _1377_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003737    0.238460    0.240655    4.143754 v _1377_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0028_ (net)
                      0.238460    0.000068    4.143822 v _2311_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.143822   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531440    0.004564    0.929902 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052282    0.283708    0.570488    1.500391 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.283708    0.000675    1.501066 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.751066   clock uncertainty
                                  0.000000    1.751066   clock reconvergence pessimism
                                  0.148568    1.899634   library hold time
                                              1.899634   data required time
---------------------------------------------------------------------------------------------
                                              1.899634   data required time
                                             -4.143822   data arrival time
---------------------------------------------------------------------------------------------
                                              2.244188   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531443    0.004918    0.930256 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062573    0.316307    0.593002    1.523259 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.316307    0.000577    1.523835 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010509    0.281226    1.311562    2.835397 v _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net69 (net)
                      0.281226    0.000163    2.835560 v fanout253/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028423    0.542865    0.736676    3.572236 v fanout253/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net253 (net)
                      0.542865    0.000324    3.572560 v _2101_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006775    0.476470    0.428086    4.000646 ^ _2101_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0429_ (net)
                      0.476470    0.000139    4.000785 ^ _2102_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002896    0.229302    0.184003    4.184788 v _2102_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0099_ (net)
                      0.229302    0.000028    4.184817 v _2386_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.184817   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531443    0.004918    0.930256 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062573    0.316307    0.593002    1.523259 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.316307    0.000577    1.523835 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.773835   clock uncertainty
                                  0.000000    1.773835   clock reconvergence pessimism
                                  0.157349    1.931185   library hold time
                                              1.931185   data required time
---------------------------------------------------------------------------------------------
                                              1.931185   data required time
                                             -4.184817   data arrival time
---------------------------------------------------------------------------------------------
                                              2.253632   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531436    0.003960    0.929297 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.053092    0.285970    0.572089    1.501386 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.285971    0.001147    1.502533 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014088    0.330913    1.345330    2.847862 v _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net73 (net)
                      0.330913    0.000208    2.848070 v fanout250/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023339    0.677188    0.707046    3.555116 v fanout250/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net250 (net)
                      0.677188    0.000275    3.555391 v _2130_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005138    0.448208    0.425057    3.980448 ^ _2130_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0454_ (net)
                      0.448208    0.000051    3.980499 ^ _2131_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002924    0.225368    0.183333    4.163832 v _2131_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0103_ (net)
                      0.225368    0.000028    4.163860 v _2390_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.163860   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531436    0.003960    0.929297 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.053092    0.285970    0.572089    1.501386 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.285971    0.001147    1.502533 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.752533   clock uncertainty
                                  0.000000    1.752533   clock reconvergence pessimism
                                  0.151588    1.904120   library hold time
                                              1.904120   data required time
---------------------------------------------------------------------------------------------
                                              1.904120   data required time
                                             -4.163860   data arrival time
---------------------------------------------------------------------------------------------
                                              2.259740   slack (MET)


Startpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531439    0.004385    0.929722 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061655    0.313568    0.591299    1.521021 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.313570    0.001493    1.522514 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013446    0.488623    1.548117    3.070632 ^ _2315_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[28] (net)
                      0.488623    0.000123    3.070754 ^ _1401_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.014199    0.523136    0.412340    3.483094 v _1401_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0785_ (net)
                      0.523136    0.000148    3.483242 v _1406_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005259    0.555284    0.459485    3.942727 ^ _1406_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0790_ (net)
                      0.555284    0.000106    3.942832 ^ _1407_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002779    0.283932    0.247073    4.189905 v _1407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0032_ (net)
                      0.283932    0.000027    4.189932 v _2315_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.189932   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531439    0.004385    0.929722 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061655    0.313568    0.591299    1.521021 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.313570    0.001493    1.522514 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.772514   clock uncertainty
                                  0.000000    1.772514   clock reconvergence pessimism
                                  0.141289    1.913804   library hold time
                                              1.913804   data required time
---------------------------------------------------------------------------------------------
                                              1.913804   data required time
                                             -4.189932   data arrival time
---------------------------------------------------------------------------------------------
                                              2.276129   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005576    0.930914 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049788    0.276305    0.564534    1.495448 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.276305    0.000790    1.496238 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012266    0.305607    1.322542    2.818780 v _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net94 (net)
                      0.305607    0.000180    2.818960 v fanout257/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030629    0.575102    0.767237    3.586198 v fanout257/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net257 (net)
                      0.575102    0.000278    3.586475 v _2056_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005642    0.440920    0.411108    3.997584 ^ _2056_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0390_ (net)
                      0.440920    0.000108    3.997692 ^ _2057_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003101    0.228357    0.186111    4.183803 v _2057_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0093_ (net)
                      0.228357    0.000032    4.183834 v _2380_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.183834   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005576    0.930914 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049788    0.276305    0.564534    1.495448 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.276305    0.000790    1.496238 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.746239   clock uncertainty
                                  0.000000    1.746239   clock reconvergence pessimism
                                  0.148974    1.895213   library hold time
                                              1.895213   data required time
---------------------------------------------------------------------------------------------
                                              1.895213   data required time
                                             -4.183834   data arrival time
---------------------------------------------------------------------------------------------
                                              2.288622   slack (MET)


Startpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531440    0.004589    0.929926 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.047204    0.268669    0.558442    1.488368 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.268669    0.000857    1.489225 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020071    0.415997    1.409149    2.898374 v _2313_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[26] (net)
                      0.415997    0.000334    2.898708 v _1386_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.008320    0.719225    0.518734    3.417442 ^ _1386_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0772_ (net)
                      0.719225    0.000087    3.417529 ^ _1391_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004993    0.358751    0.274226    3.691755 v _1391_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0777_ (net)
                      0.358751    0.000050    3.691806 v _1392_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006019    0.543049    0.426559    4.118365 ^ _1392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0030_ (net)
                      0.543049    0.000135    4.118499 ^ _2313_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.118499   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531440    0.004589    0.929926 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.047204    0.268669    0.558442    1.488368 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.268669    0.000857    1.489225 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.739225   clock uncertainty
                                  0.000000    1.739225   clock reconvergence pessimism
                                  0.068171    1.807396   library hold time
                                              1.807396   data required time
---------------------------------------------------------------------------------------------
                                              1.807396   data required time
                                             -4.118499   data arrival time
---------------------------------------------------------------------------------------------
                                              2.311104   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005550    0.930887 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051695    0.281910    0.568955    1.499842 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.281910    0.000943    1.500785 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011227    0.291162    1.312057    2.812842 v _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.291162    0.000090    2.812932 v fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022201    0.647972    0.678825    3.491757 v fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.647972    0.000361    3.492118 v _1777_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003451    0.198265    0.727700    4.219818 v _1777_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0048_ (net)
                      0.198265    0.000063    4.219881 v _2331_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.219881   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005550    0.930887 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051695    0.281910    0.568955    1.499842 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.281910    0.000943    1.500785 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.750785   clock uncertainty
                                  0.000000    1.750785   clock reconvergence pessimism
                                  0.155688    1.906473   library hold time
                                              1.906473   data required time
---------------------------------------------------------------------------------------------
                                              1.906473   data required time
                                             -4.219881   data arrival time
---------------------------------------------------------------------------------------------
                                              2.313408   slack (MET)


Startpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531439    0.004364    0.929702 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050851    0.279469    0.567096    1.496798 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.279469    0.000746    1.497544 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021307    0.433673    1.423998    2.921541 v _2309_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[22] (net)
                      0.433673    0.000540    2.922082 v _1351_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.023999    1.565887    0.994421    3.916503 ^ _1351_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0741_ (net)
                      1.565887    0.000283    3.916786 ^ _1358_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004674    0.326572    0.270954    4.187739 v _1358_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0026_ (net)
                      0.326572    0.000091    4.187830 v _2309_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.187830   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531439    0.004364    0.929702 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050851    0.279469    0.567096    1.496798 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.279469    0.000746    1.497544 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.747544   clock uncertainty
                                  0.000000    1.747544   clock reconvergence pessimism
                                  0.121194    1.868737   library hold time
                                              1.868737   data required time
---------------------------------------------------------------------------------------------
                                              1.868737   data required time
                                             -4.187830   data arrival time
---------------------------------------------------------------------------------------------
                                              2.319093   slack (MET)


Startpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531451    0.005807    0.931144 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.053230    0.286444    0.572569    1.503713 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.286444    0.000330    1.504044 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.016054    0.541568    1.582691    3.086735 ^ _2297_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[10] (net)
                      0.541568    0.000147    3.086881 ^ _1257_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.011338    0.460796    0.379903    3.466784 v _1257_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0659_ (net)
                      0.460796    0.000163    3.466947 v _1258_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.017899    0.576606    0.471365    3.938312 ^ _1258_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0660_ (net)
                      0.576606    0.000199    3.938511 ^ _1264_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005171    0.320050    0.262797    4.201308 v _1264_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0014_ (net)
                      0.320050    0.000109    4.201416 v _2297_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.201416   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531451    0.005807    0.931144 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.053230    0.286444    0.572569    1.503713 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.286444    0.000330    1.504044 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.754044   clock uncertainty
                                  0.000000    1.754044   clock reconvergence pessimism
                                  0.124643    1.878687   library hold time
                                              1.878687   data required time
---------------------------------------------------------------------------------------------
                                              1.878687   data required time
                                             -4.201416   data arrival time
---------------------------------------------------------------------------------------------
                                              2.322730   slack (MET)


Startpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2306_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004081    0.929419 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051201    0.280385    0.567633    1.497052 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.280385    0.000511    1.497563 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028087    0.531210    1.492696    2.990259 v _2305_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[18] (net)
                      0.531210    0.000515    2.990773 v _1334_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007995    0.585114    0.531763    3.522536 ^ _1334_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0727_ (net)
                      0.585114    0.000077    3.522614 ^ _1335_/A3 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.006551    0.361682    0.297799    3.820413 v _1335_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0728_ (net)
                      0.361682    0.000138    3.820550 v _1336_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003071    0.401638    0.336211    4.156761 ^ _1336_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0023_ (net)
                      0.401638    0.000031    4.156792 ^ _2306_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.156792   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004081    0.929419 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051201    0.280385    0.567633    1.497052 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.280385    0.000630    1.497681 ^ _2306_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.747681   clock uncertainty
                                  0.000000    1.747681   clock reconvergence pessimism
                                  0.077098    1.824779   library hold time
                                              1.824779   data required time
---------------------------------------------------------------------------------------------
                                              1.824779   data required time
                                             -4.156792   data arrival time
---------------------------------------------------------------------------------------------
                                              2.332012   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531439    0.004385    0.929722 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061655    0.313568    0.591299    1.521021 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.313568    0.000662    1.521683 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013177    0.318270    1.341206    2.862890 v _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net85 (net)
                      0.318270    0.000157    2.863046 v fanout243/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025319    0.498068    0.717700    3.580746 v fanout243/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net243 (net)
                      0.498068    0.000219    3.580966 v _2213_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005158    0.315880    0.313491    3.894456 ^ _2213_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0526_ (net)
                      0.315880    0.000095    3.894552 ^ _2214_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003029    0.383249    0.328342    4.222894 v _2214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0114_ (net)
                      0.383249    0.000031    4.222925 v _2401_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.222925   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531439    0.004385    0.929722 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061655    0.313568    0.591299    1.521021 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.313568    0.000662    1.521683 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.771683   clock uncertainty
                                  0.000000    1.771683   clock reconvergence pessimism
                                  0.111454    1.883137   library hold time
                                              1.883137   data required time
---------------------------------------------------------------------------------------------
                                              1.883137   data required time
                                             -4.222925   data arrival time
---------------------------------------------------------------------------------------------
                                              2.339787   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531440    0.004564    0.929902 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052282    0.283708    0.570488    1.500391 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.283708    0.000351    1.500741 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011937    0.300988    1.320463    2.821204 v _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net80 (net)
                      0.300988    0.000157    2.821361 v fanout245/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028306    0.541223    0.742104    3.563466 v fanout245/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net245 (net)
                      0.541223    0.000170    3.563635 v _2177_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005349    0.328052    0.329630    3.893265 ^ _2177_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0495_ (net)
                      0.328052    0.000103    3.893368 ^ _2178_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002844    0.378123    0.326396    4.219764 v _2178_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0109_ (net)
                      0.378123    0.000028    4.219792 v _2396_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.219792   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531440    0.004564    0.929902 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052282    0.283708    0.570488    1.500391 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.283708    0.000351    1.500741 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.750741   clock uncertainty
                                  0.000000    1.750741   clock reconvergence pessimism
                                  0.106613    1.857355   library hold time
                                              1.857355   data required time
---------------------------------------------------------------------------------------------
                                              1.857355   data required time
                                             -4.219792   data arrival time
---------------------------------------------------------------------------------------------
                                              2.362437   slack (MET)


Startpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2317_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531439    0.004385    0.929722 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061655    0.313568    0.591299    1.521021 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.313568    0.000640    1.521661 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018966    0.399154    1.406752    2.928412 v _2316_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[29] (net)
                      0.399154    0.000258    2.928670 v _1408_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.014371    0.994239    0.664515    3.593185 ^ _1408_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0791_ (net)
                      0.994239    0.000232    3.593418 ^ _1416_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004059    0.300279    0.262393    3.855810 v _1416_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0798_ (net)
                      0.300279    0.000045    3.855855 v _1419_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004268    0.192154    0.468306    4.324162 v _1419_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0034_ (net)
                      0.192154    0.000079    4.324240 v _2317_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.324240   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004114    0.929452 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057936    0.301905    0.583571    1.513023 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.301905    0.000979    1.514003 ^ _2317_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.764003   clock uncertainty
                                  0.000000    1.764003   clock reconvergence pessimism
                                  0.161081    1.925084   library hold time
                                              1.925084   data required time
---------------------------------------------------------------------------------------------
                                              1.925084   data required time
                                             -4.324240   data arrival time
---------------------------------------------------------------------------------------------
                                              2.399157   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005303    0.930641 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052740    0.285017    0.571466    1.502107 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.285017    0.000972    1.503079 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011095    0.289320    1.311219    2.814297 v _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net71 (net)
                      0.289320    0.000149    2.814446 v fanout252/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030977    0.580084    0.765060    3.579506 v fanout252/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net252 (net)
                      0.580084    0.000406    3.579912 v _2119_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006366    0.366291    0.360671    3.940583 ^ _2119_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0445_ (net)
                      0.366291    0.000077    3.940660 ^ _2120_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002930    0.375897    0.332820    4.273480 v _2120_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0101_ (net)
                      0.375897    0.000029    4.273509 v _2388_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.273509   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005303    0.930641 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052740    0.285017    0.571466    1.502107 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.285017    0.000972    1.503079 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.753079   clock uncertainty
                                  0.000000    1.753079   clock reconvergence pessimism
                                  0.107562    1.860641   library hold time
                                              1.860641   data required time
---------------------------------------------------------------------------------------------
                                              1.860641   data required time
                                             -4.273509   data arrival time
---------------------------------------------------------------------------------------------
                                              2.412869   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531436    0.003960    0.929297 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.053092    0.285970    0.572089    1.501386 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.285971    0.001371    1.502758 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011988    0.301700    1.321561    2.824319 v _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net72 (net)
                      0.301700    0.000110    2.824429 v fanout251/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028844    0.549025    0.747702    3.572132 v fanout251/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net251 (net)
                      0.549025    0.000408    3.572540 v _2126_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007816    0.389401    0.382039    3.954578 ^ _2126_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0451_ (net)
                      0.389401    0.000175    3.954754 ^ _2127_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002745    0.369286    0.332169    4.286922 v _2127_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0102_ (net)
                      0.369286    0.000027    4.286949 v _2389_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.286949   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531436    0.003960    0.929297 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.053092    0.285970    0.572089    1.501386 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.285971    0.001371    1.502758 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.752758   clock uncertainty
                                  0.000000    1.752758   clock reconvergence pessimism
                                  0.109751    1.862509   library hold time
                                              1.862509   data required time
---------------------------------------------------------------------------------------------
                                              1.862509   data required time
                                             -4.286949   data arrival time
---------------------------------------------------------------------------------------------
                                              2.424440   slack (MET)


Startpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005576    0.930914 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049788    0.276305    0.564534    1.495448 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.276305    0.000672    1.496121 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021316    0.433870    1.423552    2.919673 v _2293_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[6] (net)
                      0.433870    0.000248    2.919921 v _1231_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006581    0.339621    0.322489    3.242410 ^ _1231_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0637_ (net)
                      0.339621    0.000135    3.242544 ^ _1240_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.019237    0.515268    0.412225    3.654770 v _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      0.515268    0.000453    3.655222 v _1241_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006776    0.592018    0.477110    4.132332 ^ _1241_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0646_ (net)
                      0.592018    0.000141    4.132473 ^ _1244_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003263    0.239459    0.208495    4.340968 v _1244_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0011_ (net)
                      0.239459    0.000033    4.341002 v _2294_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.341002   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531451    0.005807    0.931144 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.053230    0.286444    0.572569    1.503713 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.286444    0.000833    1.504546 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.754546   clock uncertainty
                                  0.000000    1.754546   clock reconvergence pessimism
                                  0.148853    1.903399   library hold time
                                              1.903399   data required time
---------------------------------------------------------------------------------------------
                                              1.903399   data required time
                                             -4.341002   data arrival time
---------------------------------------------------------------------------------------------
                                              2.437602   slack (MET)


Startpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005303    0.930641 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052740    0.285017    0.571466    1.502107 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.285017    0.000688    1.502795 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019465    0.627975    1.635631    3.138426 ^ _2298_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[11] (net)
                      0.627975    0.000285    3.138711 ^ _1266_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.014061    0.539895    0.435981    3.574692 v _1266_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0667_ (net)
                      0.539895    0.000127    3.574819 v _1268_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006525    0.616547    0.501757    4.076576 ^ _1268_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0669_ (net)
                      0.616547    0.000140    4.076716 ^ _1269_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002758    0.296990    0.251225    4.327941 v _1269_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0015_ (net)
                      0.296990    0.000027    4.327968 v _2298_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.327968   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005303    0.930641 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052740    0.285017    0.571466    1.502107 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.285017    0.000688    1.502795 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.752795   clock uncertainty
                                  0.000000    1.752795   clock reconvergence pessimism
                                  0.131265    1.884061   library hold time
                                              1.884061   data required time
---------------------------------------------------------------------------------------------
                                              1.884061   data required time
                                             -4.327968   data arrival time
---------------------------------------------------------------------------------------------
                                              2.443907   slack (MET)


Startpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2312_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531440    0.004564    0.929902 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052282    0.283708    0.570488    1.500391 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.283708    0.000675    1.501066 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014505    0.336715    1.349583    2.850649 v _2311_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[24] (net)
                      0.336715    0.000155    2.850804 v _1365_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.013060    0.502741    0.404824    3.255628 ^ _1365_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0753_ (net)
                      0.502741    0.000240    3.255868 ^ _1381_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008341    0.357084    0.301248    3.557116 v _1381_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0768_ (net)
                      0.357084    0.000085    3.557201 v _1382_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006083    0.594684    0.495097    4.052298 ^ _1382_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0769_ (net)
                      0.594684    0.000123    4.052422 ^ _1383_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003435    0.306410    0.263173    4.315594 v _1383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0029_ (net)
                      0.306410    0.000036    4.315630 v _2312_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.315630   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531440    0.004589    0.929926 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.047204    0.268669    0.558442    1.488368 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.268669    0.000835    1.489203 ^ _2312_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.739203   clock uncertainty
                                  0.000000    1.739203   clock reconvergence pessimism
                                  0.124942    1.864145   library hold time
                                              1.864145   data required time
---------------------------------------------------------------------------------------------
                                              1.864145   data required time
                                             -4.315630   data arrival time
---------------------------------------------------------------------------------------------
                                              2.451485   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531440    0.004564    0.929902 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052282    0.283708    0.570488    1.500391 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.283708    0.000506    1.500896 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011671    0.297290    1.317412    2.818308 v _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net81 (net)
                      0.297290    0.000189    2.818496 v fanout244/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031025    0.580819    0.768283    3.586779 v fanout244/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net244 (net)
                      0.580819    0.000210    3.586989 v _2183_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007323    0.382640    0.380584    3.967573 ^ _2183_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0500_ (net)
                      0.382640    0.000159    3.967732 ^ _2184_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003311    0.398884    0.342215    4.309947 v _2184_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0110_ (net)
                      0.398884    0.000062    4.310009 v _2397_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.310009   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531440    0.004564    0.929902 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052282    0.283708    0.570488    1.500391 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.283708    0.000506    1.500896 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.750896   clock uncertainty
                                  0.000000    1.750896   clock reconvergence pessimism
                                  0.100377    1.851273   library hold time
                                              1.851273   data required time
---------------------------------------------------------------------------------------------
                                              1.851273   data required time
                                             -4.310009   data arrival time
---------------------------------------------------------------------------------------------
                                              2.458736   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531451    0.005807    0.931144 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.053230    0.286444    0.572569    1.503713 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.286444    0.001111    1.504825 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012555    0.309614    1.328013    2.832838 v _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net98 (net)
                      0.309614    0.000220    2.833058 v fanout254/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030824    0.577970    0.770553    3.603611 v fanout254/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net254 (net)
                      0.577970    0.000435    3.604045 v _2088_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007359    0.382982    0.380628    3.984674 ^ _2088_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0418_ (net)
                      0.382982    0.000158    3.984831 ^ _2089_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003614    0.408936    0.348096    4.332928 v _2089_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0097_ (net)
                      0.408936    0.000068    4.332996 v _2384_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.332996   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531451    0.005807    0.931144 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.053230    0.286444    0.572569    1.503713 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.286444    0.001111    1.504825 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.754825   clock uncertainty
                                  0.000000    1.754825   clock reconvergence pessimism
                                  0.097942    1.852766   library hold time
                                              1.852766   data required time
---------------------------------------------------------------------------------------------
                                              1.852766   data required time
                                             -4.332996   data arrival time
---------------------------------------------------------------------------------------------
                                              2.480230   slack (MET)


Startpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531439    0.004385    0.929722 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061655    0.313568    0.591299    1.521021 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.313569    0.001402    1.522423 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011063    0.288900    1.317256    2.839679 v _2314_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[27] (net)
                      0.288900    0.000146    2.839824 v _1395_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.021553    0.743356    0.533605    3.373429 ^ _1395_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0780_ (net)
                      0.743356    0.000324    3.373753 ^ _1396_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.010318    0.382636    0.326518    3.700271 v _1396_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0781_ (net)
                      0.382636    0.000225    3.700496 v _1398_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006042    0.588872    0.440653    4.141149 ^ _1398_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0783_ (net)
                      0.588872    0.000119    4.141267 ^ _1399_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002976    0.295526    0.253669    4.394936 v _1399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0031_ (net)
                      0.295526    0.000029    4.394965 v _2314_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.394965   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531439    0.004385    0.929722 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061655    0.313568    0.591299    1.521021 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.313569    0.001402    1.522423 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.772423   clock uncertainty
                                  0.000000    1.772423   clock reconvergence pessimism
                                  0.137807    1.910230   library hold time
                                              1.910230   data required time
---------------------------------------------------------------------------------------------
                                              1.910230   data required time
                                             -4.394965   data arrival time
---------------------------------------------------------------------------------------------
                                              2.484735   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004081    0.929419 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051201    0.280385    0.567633    1.497052 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.280385    0.001090    1.498141 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013485    0.322527    1.337226    2.835368 v _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net75 (net)
                      0.322527    0.000165    2.835533 v fanout249/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034936    0.638314    0.816585    3.652118 v fanout249/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net249 (net)
                      0.638314    0.000400    3.652518 v _2146_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005690    0.354767    0.360065    4.012583 ^ _2146_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0468_ (net)
                      0.354767    0.000110    4.012693 ^ _2147_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002999    0.386590    0.332694    4.345387 v _2147_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0105_ (net)
                      0.386590    0.000030    4.345417 v _2392_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.345417   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004081    0.929419 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051201    0.280385    0.567633    1.497052 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.280385    0.001090    1.498141 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.748141   clock uncertainty
                                  0.000000    1.748141   clock reconvergence pessimism
                                  0.103360    1.851501   library hold time
                                              1.851501   data required time
---------------------------------------------------------------------------------------------
                                              1.851501   data required time
                                             -4.345417   data arrival time
---------------------------------------------------------------------------------------------
                                              2.493916   slack (MET)


Startpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531439    0.004385    0.929722 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061655    0.313568    0.591299    1.521021 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.313568    0.000640    1.521661 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018966    0.399154    1.406752    2.928412 v _2316_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[29] (net)
                      0.399154    0.000251    2.928663 v _1411_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.006027    0.408146    1.098393    4.027056 v _1411_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0794_ (net)
                      0.408146    0.000123    4.027179 v _1412_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002924    0.400184    0.339544    4.366722 ^ _1412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0033_ (net)
                      0.400184    0.000028    4.366751 ^ _2316_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.366751   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531439    0.004385    0.929722 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061655    0.313568    0.591299    1.521021 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.313568    0.000640    1.521661 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.771661   clock uncertainty
                                  0.000000    1.771661   clock reconvergence pessimism
                                  0.083127    1.854787   library hold time
                                              1.854787   data required time
---------------------------------------------------------------------------------------------
                                              1.854787   data required time
                                             -4.366751   data arrival time
---------------------------------------------------------------------------------------------
                                              2.511963   slack (MET)


Startpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004081    0.929419 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051201    0.280385    0.567633    1.497052 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.280386    0.001475    1.498526 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016601    0.365852    1.372559    2.871085 v _2302_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[15] (net)
                      0.365852    0.000241    2.871326 v _1300_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.018929    0.668309    0.513441    3.384768 ^ _1300_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0697_ (net)
                      0.668309    0.000421    3.385189 ^ _1301_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.009108    0.396001    0.302767    3.687956 v _1301_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0698_ (net)
                      0.396001    0.000182    3.688138 v _1303_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006283    0.601631    0.451847    4.139986 ^ _1303_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0700_ (net)
                      0.601631    0.000133    4.140119 ^ _1304_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002919    0.293106    0.253413    4.393531 v _1304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0019_ (net)
                      0.293106    0.000029    4.393561 v _2302_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.393561   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004081    0.929419 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051201    0.280385    0.567633    1.497052 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.280386    0.001475    1.498526 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.748526   clock uncertainty
                                  0.000000    1.748526   clock reconvergence pessimism
                                  0.131443    1.879969   library hold time
                                              1.879969   data required time
---------------------------------------------------------------------------------------------
                                              1.879969   data required time
                                             -4.393561   data arrival time
---------------------------------------------------------------------------------------------
                                              2.513592   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004114    0.929452 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057936    0.301905    0.583571    1.513023 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.301905    0.000881    1.513904 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.020358    0.420033    1.419353    2.933258 v _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net88 (net)
                      0.420033    0.000271    2.933529 v fanout242/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025573    0.734617    0.765449    3.698978 v fanout242/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net242 (net)
                      0.734617    0.000162    3.699141 v _2238_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005187    0.361805    0.371138    4.070279 ^ _2238_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0548_ (net)
                      0.361805    0.000097    4.070376 ^ _2239_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003272    0.396849    0.338796    4.409172 v _2239_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0117_ (net)
                      0.396849    0.000035    4.409207 v _2404_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.409207   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004114    0.929452 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057936    0.301905    0.583571    1.513023 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.301905    0.000881    1.513904 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.763905   clock uncertainty
                                  0.000000    1.763905   clock reconvergence pessimism
                                  0.104876    1.868781   library hold time
                                              1.868781   data required time
---------------------------------------------------------------------------------------------
                                              1.868781   data required time
                                             -4.409207   data arrival time
---------------------------------------------------------------------------------------------
                                              2.540426   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531451    0.005807    0.931144 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.053230    0.286444    0.572569    1.503713 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.286444    0.000935    1.504648 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012468    0.308414    1.327079    2.831727 v _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net97 (net)
                      0.308414    0.000178    2.831905 v fanout255/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030331    0.570765    0.765155    3.597060 v fanout255/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net255 (net)
                      0.570765    0.000249    3.597309 v _2081_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.008430    0.542240    0.546482    4.143791 ^ _2081_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0412_ (net)
                      0.542240    0.000194    4.143985 ^ _2082_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.004823    0.321947    0.275962    4.419947 v _2082_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0096_ (net)
                      0.321947    0.000099    4.420047 v _2383_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.420047   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531451    0.005807    0.931144 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.053230    0.286444    0.572569    1.503713 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.286444    0.000935    1.504648 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.754648   clock uncertainty
                                  0.000000    1.754648   clock reconvergence pessimism
                                  0.124073    1.878721   library hold time
                                              1.878721   data required time
---------------------------------------------------------------------------------------------
                                              1.878721   data required time
                                             -4.420047   data arrival time
---------------------------------------------------------------------------------------------
                                              2.541325   slack (MET)


Startpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531443    0.004918    0.930256 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062573    0.316307    0.593002    1.523259 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.316308    0.001462    1.524721 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013781    0.326648    1.348649    2.873370 v _2346_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[10] (net)
                      0.326648    0.000165    2.873536 v fanout284/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.030091    0.850109    0.811612    3.685147 v fanout284/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net284 (net)
                      0.850109    0.000417    3.685565 v _1817_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006060    0.400894    0.417419    4.102983 ^ _1817_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0184_ (net)
                      0.400894    0.000124    4.103107 ^ _1819_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.005538    0.408462    0.323840    4.426947 v _1819_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0060_ (net)
                      0.408462    0.000119    4.427065 v _2346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.427065   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531443    0.004918    0.930256 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062573    0.316307    0.593002    1.523259 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.316308    0.001462    1.524721 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.774721   clock uncertainty
                                  0.000000    1.774721   clock reconvergence pessimism
                                  0.104466    1.879187   library hold time
                                              1.879187   data required time
---------------------------------------------------------------------------------------------
                                              1.879187   data required time
                                             -4.427065   data arrival time
---------------------------------------------------------------------------------------------
                                              2.547879   slack (MET)


Startpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005576    0.930914 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049788    0.276305    0.564534    1.495448 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.276305    0.000772    1.496220 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.024667    0.481857    1.457304    2.953525 v _2292_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[5] (net)
                      0.481857    0.000406    2.953931 v _1229_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.005495    0.355240    1.110567    4.064498 v _1229_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0636_ (net)
                      0.355240    0.000060    4.064559 v _1230_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002938    0.394090    0.330959    4.395517 ^ _1230_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0009_ (net)
                      0.394090    0.000028    4.395546 ^ _2292_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.395546   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005576    0.930914 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049788    0.276305    0.564534    1.495448 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.276305    0.000772    1.496220 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.746220   clock uncertainty
                                  0.000000    1.746220   clock reconvergence pessimism
                                  0.076733    1.822953   library hold time
                                              1.822953   data required time
---------------------------------------------------------------------------------------------
                                              1.822953   data required time
                                             -4.395546   data arrival time
---------------------------------------------------------------------------------------------
                                              2.572592   slack (MET)


Startpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004081    0.929419 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051201    0.280385    0.567633    1.497052 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.280385    0.000511    1.497563 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028087    0.855557    1.767854    3.265417 ^ _2305_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[18] (net)
                      0.855557    0.000377    3.265794 ^ _1322_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.011387    0.461862    0.416087    3.681881 v _1322_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0716_ (net)
                      0.461862    0.000168    3.682049 v _1329_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.011918    0.733555    0.573004    4.255053 ^ _1329_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0723_ (net)
                      0.733555    0.000097    4.255150 ^ _1331_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003712    0.251004    0.223341    4.478491 v _1331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0022_ (net)
                      0.251004    0.000070    4.478561 v _2305_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.478561   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004081    0.929419 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051201    0.280385    0.567633    1.497052 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.280385    0.000511    1.497563 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.747563   clock uncertainty
                                  0.000000    1.747563   clock reconvergence pessimism
                                  0.144090    1.891652   library hold time
                                              1.891652   data required time
---------------------------------------------------------------------------------------------
                                              1.891652   data required time
                                             -4.478561   data arrival time
---------------------------------------------------------------------------------------------
                                              2.586909   slack (MET)


Startpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2304_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004081    0.929419 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051201    0.280385    0.567633    1.497052 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.280386    0.001416    1.498468 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.016375    0.362686    1.369941    2.868409 v _2303_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[16] (net)
                      0.362686    0.000301    2.868710 v _1305_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.012335    0.497861    0.400751    3.269461 ^ _1305_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0701_ (net)
                      0.497861    0.000097    3.269559 ^ _1317_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.010014    0.372835    0.327703    3.597262 v _1317_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0712_ (net)
                      0.372835    0.000211    3.597473 v _1318_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.009143    0.612478    0.648092    4.245565 ^ _1318_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0713_ (net)
                      0.612478    0.000217    4.245782 ^ _1319_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002998    0.211465    0.255749    4.501531 v _1319_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0021_ (net)
                      0.211465    0.000028    4.501560 v _2304_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.501560   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531436    0.003960    0.929297 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.053092    0.285970    0.572089    1.501386 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.285970    0.000264    1.501650 ^ _2304_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.751650   clock uncertainty
                                  0.000000    1.751650   clock reconvergence pessimism
                                  0.154136    1.905786   library hold time
                                              1.905786   data required time
---------------------------------------------------------------------------------------------
                                              1.905786   data required time
                                             -4.501560   data arrival time
---------------------------------------------------------------------------------------------
                                              2.595773   slack (MET)


Startpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531439    0.004364    0.929702 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050851    0.279469    0.567096    1.496798 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.279469    0.000746    1.497544 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021307    0.676134    1.662844    3.160388 ^ _2309_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[22] (net)
                      0.676134    0.000367    3.160755 ^ _1350_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005176    0.332688    0.256220    3.416974 v _1350_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0740_ (net)
                      0.332688    0.000094    3.417068 v _1362_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.009429    0.401261    0.341878    3.758946 ^ _1362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0751_ (net)
                      0.401261    0.000199    3.759145 ^ _1363_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004685    0.294274    0.285607    4.044752 v _1363_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0752_ (net)
                      0.294274    0.000095    4.044847 v _1364_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002784    0.171780    0.474982    4.519829 v _1364_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0027_ (net)
                      0.171780    0.000027    4.519855 v _2310_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.519855   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531439    0.004364    0.929702 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050851    0.279469    0.567096    1.496798 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.279469    0.000692    1.497489 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.747489   clock uncertainty
                                  0.000000    1.747489   clock reconvergence pessimism
                                  0.160021    1.907510   library hold time
                                              1.907510   data required time
---------------------------------------------------------------------------------------------
                                              1.907510   data required time
                                             -4.519855   data arrival time
---------------------------------------------------------------------------------------------
                                              2.612345   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531436    0.003960    0.929297 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.053092    0.285970    0.572089    1.501386 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.285970    0.000826    1.502212 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.016274    0.361283    1.370047    2.872258 v _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net77 (net)
                      0.361283    0.000204    2.872463 v fanout246/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.037584    0.676644    0.856645    3.729107 v fanout246/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net246 (net)
                      0.676644    0.000491    3.729599 v _2162_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007492    0.563443    0.545660    4.275259 ^ _2162_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0482_ (net)
                      0.563443    0.000165    4.275424 ^ _2163_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002939    0.259237    0.234700    4.510124 v _2163_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0107_ (net)
                      0.259237    0.000030    4.510154 v _2394_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.510154   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531436    0.003960    0.929297 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.053092    0.285970    0.572089    1.501386 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.285970    0.000826    1.502212 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.752212   clock uncertainty
                                  0.000000    1.752212   clock reconvergence pessimism
                                  0.142810    1.895022   library hold time
                                              1.895022   data required time
---------------------------------------------------------------------------------------------
                                              1.895022   data required time
                                             -4.510154   data arrival time
---------------------------------------------------------------------------------------------
                                              2.615132   slack (MET)


Startpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004081    0.929419 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051201    0.280385    0.567633    1.497052 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.280386    0.001416    1.498468 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.016375    0.362686    1.369941    2.868409 v _2303_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[16] (net)
                      0.362686    0.000313    2.868722 v _1306_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.014771    1.066471    0.697643    3.566365 ^ _1306_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0702_ (net)
                      1.066471    0.000271    3.566636 ^ fanout233/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023578    0.726450    0.807908    4.374544 ^ fanout233/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net233 (net)
                      0.726450    0.000463    4.375007 ^ _1314_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.006517    0.355435    0.297151    4.672157 v _1314_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0020_ (net)
                      0.355435    0.000160    4.672318 v _2303_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.672318   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004081    0.929419 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051201    0.280385    0.567633    1.497052 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.280386    0.001416    1.498468 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.748468   clock uncertainty
                                  0.000000    1.748468   clock reconvergence pessimism
                                  0.112719    1.861187   library hold time
                                              1.861187   data required time
---------------------------------------------------------------------------------------------
                                              1.861187   data required time
                                             -4.672318   data arrival time
---------------------------------------------------------------------------------------------
                                              2.811131   slack (MET)


Startpoint: ref_clk (input port clocked by sys_clk)
Endpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.005170    0.131314    0.050741    4.850741 v ref_clk (in)
                                                         ref_clk (net)
                      0.131314    0.000000    4.850741 v input65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.003184    0.185379    0.322464    5.173205 v input65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net65 (net)
                      0.185379    0.000031    5.173236 v _1796_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002858    0.179324    0.441504    5.614740 v _1796_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0056_ (net)
                      0.179324    0.000028    5.614768 v _2342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.614768   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005550    0.930887 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051695    0.281910    0.568955    1.499842 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.281910    0.001076    1.500919 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.750919   clock uncertainty
                                  0.000000    1.750919   clock reconvergence pessimism
                                  0.159160    1.910078   library hold time
                                              1.910078   data required time
---------------------------------------------------------------------------------------------
                                              1.910078   data required time
                                             -5.614768   data arrival time
---------------------------------------------------------------------------------------------
                                              3.704690   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2368_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004458    0.120147    0.043785    4.843785 v rst_n (in)
                                                         rst_n (net)
                      0.120147    0.000000    4.843785 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005393    0.234448    0.357474    5.201259 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.234448    0.000065    5.201324 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028025    0.796927    0.755020    5.956344 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.796927    0.000218    5.956562 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045279    0.796361    1.073077    7.029639 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.796365    0.000959    7.030598 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033790    0.625243    0.959459    7.990057 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.625248    0.001015    7.991072 v fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.026623    0.762226    0.831178    8.822249 v fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.762229    0.000922    8.823172 v _2368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.823172   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005221    0.930559 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057510    0.299786    0.582335    1.512893 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.299786    0.000813    1.513707 ^ _2368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.763707   clock uncertainty
                                  0.000000    1.763707   clock reconvergence pessimism
                                 -0.007511    1.756195   library hold time
                                              1.756195   data required time
---------------------------------------------------------------------------------------------
                                              1.756195   data required time
                                             -8.823172   data arrival time
---------------------------------------------------------------------------------------------
                                              7.066977   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[13] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005303    0.930641 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052740    0.285017    0.571466    1.502107 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.285017    0.000972    1.503079 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011095    0.289320    1.311219    2.814297 v _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net71 (net)
                      0.289320    0.000204    2.814501 v output71/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073905    0.595497    0.761134    3.575635 v output71/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[13] (net)
                      0.595501    0.000883    3.576519 v debug_dco_word[13] (out)
                                              3.576519   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.576519   data arrival time
---------------------------------------------------------------------------------------------
                                              8.126518   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[22] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531440    0.004564    0.929902 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052282    0.283708    0.570488    1.500391 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.283708    0.000506    1.500896 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011671    0.297290    1.317412    2.818308 v _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net81 (net)
                      0.297290    0.000323    2.818631 v output81/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074031    0.596359    0.764063    3.582694 v output81/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[22] (net)
                      0.596363    0.000911    3.583605 v debug_dco_word[22] (out)
                                              3.583605   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.583605   data arrival time
---------------------------------------------------------------------------------------------
                                              8.133604   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[21] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531440    0.004564    0.929902 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052282    0.283708    0.570488    1.500391 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.283708    0.000351    1.500741 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011937    0.300988    1.320463    2.821204 v _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net80 (net)
                      0.300988    0.000226    2.821430 v output80/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073544    0.593228    0.763030    3.584460 v output80/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[21] (net)
                      0.593232    0.000847    3.585308 v debug_dco_word[21] (out)
                                              3.585308   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.585308   data arrival time
---------------------------------------------------------------------------------------------
                                              8.135307   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[14] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531436    0.003960    0.929297 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.053092    0.285970    0.572089    1.501386 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.285971    0.001371    1.502758 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011988    0.301700    1.321561    2.824319 v _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net72 (net)
                      0.301700    0.000202    2.824521 v output72/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073625    0.593761    0.763609    3.588130 v output72/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[14] (net)
                      0.593765    0.000848    3.588978 v debug_dco_word[14] (out)
                                              3.588978   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.588978   data arrival time
---------------------------------------------------------------------------------------------
                                              8.138978   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[11] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531443    0.004918    0.930256 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062573    0.316307    0.593002    1.523259 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.316307    0.000577    1.523835 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010509    0.281226    1.311562    2.835397 v _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net69 (net)
                      0.281226    0.000194    2.835591 v output69/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073601    0.593479    0.757374    3.592965 v output69/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[11] (net)
                      0.593483    0.000848    3.593812 v debug_dco_word[11] (out)
                                              3.593812   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.593812   data arrival time
---------------------------------------------------------------------------------------------
                                              8.143812   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[8] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531451    0.005807    0.931144 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.053230    0.286444    0.572569    1.503713 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.286444    0.000935    1.504648 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012468    0.308414    1.327079    2.831727 v _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net97 (net)
                      0.308414    0.000253    2.831980 v output97/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074303    0.598193    0.768612    3.600591 v output97/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[8] (net)
                      0.598198    0.000914    3.601506 v debug_dco_word[8] (out)
                                              3.601506   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.601506   data arrival time
---------------------------------------------------------------------------------------------
                                              8.151506   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[9] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531451    0.005807    0.931144 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.053230    0.286444    0.572569    1.503713 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.286444    0.001111    1.504825 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012555    0.309614    1.328013    2.832838 v _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net98 (net)
                      0.309614    0.000360    2.833197 v output98/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074821    0.601215    0.771240    3.604438 v output98/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[9] (net)
                      0.601220    0.000995    3.605432 v debug_dco_word[9] (out)
                                              3.605432   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.605432   data arrival time
---------------------------------------------------------------------------------------------
                                              8.155432   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[17] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004081    0.929419 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051201    0.280385    0.567633    1.497052 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.280385    0.001090    1.498141 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013485    0.322527    1.337226    2.835368 v _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net75 (net)
                      0.322527    0.000302    2.835670 v output75/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073669    0.594174    0.770053    3.605723 v output75/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[17] (net)
                      0.594177    0.000829    3.606552 v debug_dco_word[17] (out)
                                              3.606552   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.606552   data arrival time
---------------------------------------------------------------------------------------------
                                              8.156552   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[15] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531436    0.003960    0.929297 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.053092    0.285970    0.572089    1.501386 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.285971    0.001147    1.502533 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014088    0.330913    1.345330    2.847862 v _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net73 (net)
                      0.330913    0.000259    2.848121 v output73/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073968    0.596153    0.773840    3.621962 v output73/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[15] (net)
                      0.596157    0.000911    3.622872 v debug_dco_word[15] (out)
                                              3.622872   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.622872   data arrival time
---------------------------------------------------------------------------------------------
                                              8.172873   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[26] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531439    0.004385    0.929722 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061655    0.313568    0.591299    1.521021 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.313568    0.000662    1.521683 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013177    0.318270    1.341206    2.862890 v _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net85 (net)
                      0.318270    0.000155    2.863045 v output85/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075301    0.603964    0.775533    3.638578 v output85/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[26] (net)
                      0.603978    0.001589    3.640167 v debug_dco_word[26] (out)
                                              3.640167   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.640167   data arrival time
---------------------------------------------------------------------------------------------
                                              8.190167   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[19] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531436    0.003960    0.929297 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.053092    0.285970    0.572089    1.501386 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.285970    0.000826    1.502212 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.016274    0.361283    1.370047    2.872258 v _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net77 (net)
                      0.361283    0.000356    2.872614 v output77/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073511    0.593388    0.780944    3.653559 v output77/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[19] (net)
                      0.593392    0.000827    3.654386 v debug_dco_word[19] (out)
                                              3.654386   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.654386   data arrival time
---------------------------------------------------------------------------------------------
                                              8.204386   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[29] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004114    0.929452 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057936    0.301905    0.583571    1.513023 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.301905    0.000881    1.513904 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.020358    0.420033    1.419353    2.933258 v _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net88 (net)
                      0.420033    0.000747    2.934005 v output88/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075670    0.607177    0.808140    3.742145 v output88/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[29] (net)
                      0.607182    0.000953    3.743098 v debug_dco_word[29] (out)
                                              3.743098   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.743098   data arrival time
---------------------------------------------------------------------------------------------
                                              8.293098   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[25] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531440    0.004589    0.929926 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.047204    0.268669    0.558442    1.488368 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.268669    0.000638    1.489006 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025247    0.490185    1.461418    2.950424 v _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net84 (net)
                      0.490185    0.000455    2.950879 v output84/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074560    0.600935    0.824269    3.775148 v output84/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[25] (net)
                      0.600938    0.000786    3.775935 v debug_dco_word[25] (out)
                                              3.775935   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.775935   data arrival time
---------------------------------------------------------------------------------------------
                                              8.325934   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[4] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005561    0.930899 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054869    0.291346    0.576561    1.507460 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.291346    0.000639    1.508099 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025828    0.498537    1.472339    2.980438 v _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net93 (net)
                      0.498537    0.000476    2.980914 v output93/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074501    0.600567    0.826006    3.806920 v output93/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[4] (net)
                      0.600577    0.001410    3.808331 v debug_dco_word[4] (out)
                                              3.808331   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.808331   data arrival time
---------------------------------------------------------------------------------------------
                                              8.358331   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[23] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531440    0.004564    0.929902 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052282    0.283708    0.570488    1.500391 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.283708    0.000654    1.501044 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026484    0.508018    1.477284    2.978328 v _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net82 (net)
                      0.508018    0.000508    2.978836 v output82/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075167    0.604371    0.831695    3.810532 v output82/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[23] (net)
                      0.604385    0.001609    3.812140 v debug_dco_word[23] (out)
                                              3.812140   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.812140   data arrival time
---------------------------------------------------------------------------------------------
                                              8.362141   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004458    0.120147    0.043785    4.843785 v rst_n (in)
                                                         rst_n (net)
                      0.120147    0.000000    4.843785 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005393    0.234448    0.357474    5.201259 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.234448    0.000065    5.201324 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028025    0.796927    0.755020    5.956344 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.796927    0.000218    5.956562 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045279    0.796361    1.073077    7.029639 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.796365    0.000959    7.030598 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033790    0.625243    0.959459    7.990057 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.625243    0.000244    7.990301 v fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024828    0.716540    0.803345    8.793646 v fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.716540    0.000483    8.794129 v fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034353    0.632476    0.940247    9.734376 v fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.632479    0.000864    9.735240 v _1774_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003336    0.184528    0.557543   10.292784 v _1774_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0045_ (net)
                      0.184528    0.000036   10.292819 v _2328_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.292819   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005221    0.930559 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057510    0.299786    0.582335    1.512893 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.299788    0.001772    1.514665 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.764665   clock uncertainty
                                  0.000000    1.764665   clock reconvergence pessimism
                                  0.162026    1.926691   library hold time
                                              1.926691   data required time
---------------------------------------------------------------------------------------------
                                              1.926691   data required time
                                            -10.292819   data arrival time
---------------------------------------------------------------------------------------------
                                              8.366129   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: lock_detect (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005221    0.930559 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057510    0.299786    0.582335    1.512893 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.299786    0.000873    1.513766 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.026528    0.508603    1.481187    2.994953 v _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net99 (net)
                      0.508605    0.000764    2.995717 v output99/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073716    0.595623    0.825926    3.821643 v output99/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         lock_detect (net)
                      0.595627    0.000868    3.822511 v lock_detect (out)
                                              3.822511   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.822511   data arrival time
---------------------------------------------------------------------------------------------
                                              8.372512   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[24] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531440    0.004589    0.929926 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.047204    0.268669    0.558442    1.488368 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.268669    0.000700    1.489068 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028682    0.539867    1.496153    2.985221 v _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net83 (net)
                      0.539867    0.000484    2.985705 v output83/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074583    0.601360    0.839224    3.824929 v output83/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[24] (net)
                      0.601363    0.000800    3.825729 v debug_dco_word[24] (out)
                                              3.825729   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.825729   data arrival time
---------------------------------------------------------------------------------------------
                                              8.375729   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[12] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005303    0.930641 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052740    0.285017    0.571466    1.502107 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.285017    0.000940    1.503047 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027695    0.525568    1.489892    2.992939 v _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net70 (net)
                      0.525568    0.000391    2.993330 v output70/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074520    0.600911    0.834545    3.827874 v output70/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[12] (net)
                      0.600916    0.000945    3.828819 v debug_dco_word[12] (out)
                                              3.828819   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.828819   data arrival time
---------------------------------------------------------------------------------------------
                                              8.378819   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[16] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004081    0.929419 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051201    0.280385    0.567633    1.497052 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.280386    0.001212    1.498264 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028632    0.539119    1.498209    2.996473 v _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net74 (net)
                      0.539119    0.000470    2.996943 v output74/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073495    0.594386    0.834098    3.831041 v output74/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[16] (net)
                      0.594389    0.000827    3.831868 v debug_dco_word[16] (out)
                                              3.831868   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.831868   data arrival time
---------------------------------------------------------------------------------------------
                                              8.381867   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[20] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531439    0.004364    0.929702 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050851    0.279469    0.567096    1.496798 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.279469    0.000366    1.497164 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029294    0.548747    1.504701    3.001865 v _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net79 (net)
                      0.548747    0.000488    3.002353 v output79/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074024    0.597864    0.839307    3.841660 v output79/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[20] (net)
                      0.597868    0.000885    3.842546 v debug_dco_word[20] (out)
                                              3.842546   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.842546   data arrival time
---------------------------------------------------------------------------------------------
                                              8.392546   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[10] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531445    0.005303    0.930641 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052740    0.285017    0.571466    1.502107 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.285017    0.000326    1.502432 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030072    0.560071    1.513800    3.016232 v _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net68 (net)
                      0.560071    0.000560    3.016792 v output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074343    0.599993    0.844100    3.860893 v output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[10] (net)
                      0.599998    0.000915    3.861808 v debug_dco_word[10] (out)
                                              3.861808   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.861808   data arrival time
---------------------------------------------------------------------------------------------
                                              8.411808   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[27] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531439    0.004385    0.929722 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061655    0.313568    0.591299    1.521021 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.313568    0.000791    1.521811 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029583    0.552933    1.515183    3.036994 v _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net86 (net)
                      0.552935    0.000746    3.037740 v output86/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074383    0.600231    0.842288    3.880028 v output86/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[27] (net)
                      0.600234    0.000734    3.880762 v debug_dco_word[27] (out)
                                              3.880762   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.880762   data arrival time
---------------------------------------------------------------------------------------------
                                              8.430762   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[1] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005550    0.930887 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051695    0.281910    0.568955    1.499842 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.281910    0.000334    1.500176 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031947    0.587409    1.531992    3.032168 v _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net78 (net)
                      0.587410    0.000782    3.032950 v output78/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074806    0.603103    0.853285    3.886235 v output78/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[1] (net)
                      0.603105    0.000700    3.886935 v debug_dco_word[1] (out)
                                              3.886935   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.886935   data arrival time
---------------------------------------------------------------------------------------------
                                              8.436934   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[3] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005561    0.930899 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054869    0.291346    0.576561    1.507460 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.291346    0.000513    1.507972 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031473    0.580446    1.529160    3.037133 v _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net92 (net)
                      0.580448    0.000919    3.038052 v output92/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074657    0.602041    0.850252    3.888304 v output92/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[3] (net)
                      0.602052    0.001465    3.889769 v debug_dco_word[3] (out)
                                              3.889769   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.889769   data arrival time
---------------------------------------------------------------------------------------------
                                              8.439768   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[2] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005561    0.930899 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054869    0.291346    0.576561    1.507460 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.291346    0.000384    1.507843 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031826    0.585604    1.532731    3.040575 v _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net89 (net)
                      0.585606    0.000870    3.041444 v output89/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074210    0.599496    0.850163    3.891607 v output89/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[2] (net)
                      0.599498    0.000692    3.892299 v debug_dco_word[2] (out)
                                              3.892299   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.892299   data arrival time
---------------------------------------------------------------------------------------------
                                              8.442299   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[7] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531451    0.005807    0.931144 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.053230    0.286444    0.572569    1.503713 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.286444    0.000805    1.504518 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.036906    0.659970    1.583316    3.087834 v _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net96 (net)
                      0.659970    0.000453    3.088287 v output96/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074251    0.600723    0.869192    3.957479 v output96/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[7] (net)
                      0.600726    0.000699    3.958178 v debug_dco_word[7] (out)
                                              3.958178   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.958178   data arrival time
---------------------------------------------------------------------------------------------
                                              8.508178   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[31] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004114    0.929452 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057936    0.301905    0.583571    1.513023 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.301905    0.001059    1.514082 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.036920    0.660084    1.586428    3.100510 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.660090    0.001430    3.101940 v output91/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073529    0.596064    0.865891    3.967831 v output91/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[31] (net)
                      0.596068    0.000814    3.968646 v debug_dco_word[31] (out)
                                              3.968646   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.968646   data arrival time
---------------------------------------------------------------------------------------------
                                              8.518645   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[30] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004114    0.929452 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057936    0.301905    0.583571    1.513023 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.301905    0.001002    1.514026 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.042509    0.744349    1.641323    3.155349 v _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net90 (net)
                      0.744353    0.001338    3.156687 v output90/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073698    0.598258    0.887994    4.044681 v output90/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[30] (net)
                      0.598262    0.000830    4.045511 v debug_dco_word[30] (out)
                                              4.045511   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -4.045511   data arrival time
---------------------------------------------------------------------------------------------
                                              8.595510   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[28] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004114    0.929452 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057936    0.301905    0.583571    1.513023 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.301905    0.000829    1.513852 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.044984    0.782307    1.664972    3.178824 v _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net87 (net)
                      0.782323    0.001967    3.180791 v output87/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075318    0.608534    0.904366    4.085157 v output87/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[28] (net)
                      0.608547    0.001539    4.086696 v debug_dco_word[28] (out)
                                              4.086696   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -4.086696   data arrival time
---------------------------------------------------------------------------------------------
                                              8.636695   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[6] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005576    0.930914 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049788    0.276305    0.564534    1.495448 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.276305    0.000663    1.496112 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012251    0.305404    1.322398    2.818510 v _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net95 (net)
                      0.305404    0.000095    2.818604 v fanout256/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025742    0.504096    0.717583    3.536188 v fanout256/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net256 (net)
                      0.504096    0.000345    3.536532 v output95/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074370    0.599854    0.827642    4.364174 v output95/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[6] (net)
                      0.599857    0.000701    4.364876 v debug_dco_word[6] (out)
                                              4.364876   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -4.364876   data arrival time
---------------------------------------------------------------------------------------------
                                              8.914876   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[5] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005576    0.930914 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049788    0.276305    0.564534    1.495448 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.276305    0.000790    1.496238 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012266    0.305607    1.322542    2.818780 v _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net94 (net)
                      0.305607    0.000180    2.818960 v fanout257/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030629    0.575102    0.767237    3.586198 v fanout257/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net257 (net)
                      0.575102    0.000507    3.586704 v output94/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074749    0.602485    0.849329    4.436034 v output94/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[5] (net)
                      0.602495    0.001441    4.437475 v debug_dco_word[5] (out)
                                              4.437475   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -4.437475   data arrival time
---------------------------------------------------------------------------------------------
                                              8.987474   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[0] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531448    0.005550    0.930887 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051695    0.281910    0.568955    1.499842 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.281910    0.000943    1.500785 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011227    0.291162    1.312057    2.812842 v _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.291162    0.000090    2.812932 v fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022201    0.647972    0.678825    3.491757 v fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.647972    0.000339    3.492096 v _2440_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006502    0.269919    0.512701    4.004798 v _2440_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net67 (net)
                      0.269919    0.000122    4.004920 v output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.076607    0.612258    0.766670    4.771590 v output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[0] (net)
                      0.612273    0.001707    4.773296 v debug_dco_word[0] (out)
                                              4.773296   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -4.773296   data arrival time
---------------------------------------------------------------------------------------------
                                              9.323297   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[18] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004081    0.929419 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051201    0.280385    0.567633    1.497052 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.280385    0.000790    1.497842 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004782    0.197008    1.228724    2.726566 v _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net76 (net)
                      0.197008    0.000054    2.726620 v fanout248/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.016118    0.495559    0.556160    3.282779 v fanout248/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net248 (net)
                      0.495559    0.000219    3.282999 v fanout247/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027535    0.530860    0.800224    4.083223 v fanout247/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net247 (net)
                      0.530860    0.000418    4.083641 v output76/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074326    0.599700    0.835278    4.918919 v output76/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[18] (net)
                      0.599704    0.000917    4.919836 v debug_dco_word[18] (out)
                                              4.919836   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -4.919836   data arrival time
---------------------------------------------------------------------------------------------
                                              9.469835   slack (MET)


Startpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: pll_out (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051748    0.411906    0.208907    0.208907 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.411924    0.000000    0.208907 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.261197    0.531423    0.716430    0.925338 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.531437    0.004114    0.929452 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057936    0.301905    0.583571    1.513023 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.301905    0.000978    1.514001 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.005812    0.212071    1.247849    2.761850 v _2318_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net100 (net)
                      0.212071    0.000117    2.761967 v fanout302/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019150    0.570435    0.608917    3.370885 v fanout302/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net302 (net)
                      0.570435    0.000322    3.371207 v fanout301/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.021025    0.618935    0.732686    4.103892 v fanout301/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net301 (net)
                      0.618935    0.000521    4.104414 v fanout300/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025645    0.737328    0.814901    4.919314 v fanout300/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net300 (net)
                      0.737328    0.000580    4.919895 v fanout299/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010318    0.362422    0.594888    5.514782 v fanout299/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net299 (net)
                      0.362422    0.000238    5.515021 v fanout298/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020197    0.597011    0.665978    6.180999 v fanout298/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net298 (net)
                      0.597011    0.000333    6.181333 v output100/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073395    0.594365    0.849318    7.030650 v output100/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         pll_out (net)
                      0.594368    0.000793    7.031443 v pll_out (out)
                                              7.031443   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -7.031443   data arrival time
---------------------------------------------------------------------------------------------
                                             11.581444   slack (MET)



