450
~M 0 "" 0 $root
~A 1 "" 0 $root
~M 1 "./src/AND2.v" 10 AND2
~A 1 "./src/AND2.v" 10 AND2
~M 1 "./src/AND2N.v" 10 AND2N
~A 1 "./src/AND2N.v" 10 AND2N
~M 1 "./src/AND3.v" 10 AND3
~A 1 "./src/AND3.v" 10 AND3
~M 1 "./src/AND3N.v" 10 AND3N
~A 1 "./src/AND3N.v" 10 AND3N
~M 1 "./src/AND4.v" 10 AND4
~A 1 "./src/AND4.v" 10 AND4
~M 1 "./src/AND4N.v" 10 AND4N
~A 1 "./src/AND4N.v" 10 AND4N
~M 1 "./src/BUF.v" 10 BUF
~A 1 "./src/BUF.v" 10 BUF
~M 1 "./src/BUFE.v" 8 BUFE
~A 1 "./src/BUFE.v" 8 BUFE
~M 1 "./src/BUFT.v" 8 BUFT
~A 1 "./src/BUFT.v" 8 BUFT
~M 0 "" 0 C7400
~M 3 "./src/ClockGen.v" 13 ClockGen
~A 1 "./src/ClockGen.v" 13 ClockGen
~M 1 "./src/Delay.v" 10 Delay
~A 1 "./src/Delay.v" 10 Delay
~M 1 "./src/FD.v" 10 FD
~A 1 "./src/FD.v" 10 FD
~M 1 "./src/FDC.v" 10 FDC
~A 1 "./src/FDC.v" 10 FDC
~M 1 "./src/FDCE.v" 10 FDCE
~A 1 "./src/FDCE.v" 10 FDCE
~M 1 "./src/INV.v" 10 INV
~A 1 "./src/INV.v" 10 INV
~M 1 "./src/INVN.v" 10 INVN
~A 1 "./src/INVN.v" 10 INVN
~M 1 "./src/LD.v" 10 LD
~A 1 "./src/LD.v" 10 LD
~M 1 "./src/NAND2.v" 10 NAND2
~A 1 "./src/NAND2.v" 10 NAND2
~M 1 "./src/NAND2N.v" 10 NAND2N
~A 1 "./src/NAND2N.v" 10 NAND2N
~M 1 "./src/NAND3.v" 10 NAND3
~A 1 "./src/NAND3.v" 10 NAND3
~M 1 "./src/NAND4.v" 10 NAND4
~A 1 "./src/NAND4.v" 10 NAND4
~M 1 "./src/NOR2.v" 10 NOR2
~A 1 "./src/NOR2.v" 10 NOR2
~M 1 "./src/NOR2N.v" 10 NOR2N
~A 1 "./src/NOR2N.v" 10 NOR2N
~M 1 "./src/NOR3.v" 10 NOR3
~A 1 "./src/NOR3.v" 10 NOR3
~M 1 "./src/NOR4.v" 10 NOR4
~A 1 "./src/NOR4.v" 10 NOR4
~M 1 "./src/OR2.v" 10 OR2
~A 1 "./src/OR2.v" 10 OR2
~M 1 "./src/OR2N.v" 10 OR2N
~A 1 "./src/OR2N.v" 10 OR2N
~M 1 "./src/OR3.v" 10 OR3
~A 1 "./src/OR3.v" 10 OR3
~M 1 "./src/OR3N.v" 10 OR3N
~A 1 "./src/OR3N.v" 10 OR3N
~M 1 "./src/OR4.v" 10 OR4
~A 1 "./src/OR4.v" 10 OR4
~M 1 "./src/OR4N.v" 10 OR4N
~A 1 "./src/OR4N.v" 10 OR4N
~M 1 "./src/XOR2.v" 10 XOR2
~A 1 "./src/XOR2.v" 10 XOR2
~M 1 "./src/XOR3.v" 10 XOR3
~A 1 "./src/XOR3.v" 10 XOR3
~M 1 "./src/XOR4.v" 10 XOR4
~A 1 "./src/XOR4.v" 10 XOR4
~M 3 "./src/C7400.v" 3 c7400
~A 1 "./src/C7400.v" 3 c7400
~M 3 "./src/c7402.v" 3 c7402
~A 1 "./src/c7402.v" 3 c7402
~M 3 "./src/c7404.v" 3 c7404
~A 1 "./src/c7404.v" 3 c7404
~M 3 "./src/c7410.v" 3 c7410
~A 1 "./src/c7410.v" 3 c7410
~M 3 "./src/c74138.v" 3 c74138
~A 1 "./src/c74138.v" 3 c74138
~M 3 "./src/c74151.v" 3 c74151
~A 1 "./src/c74151.v" 3 c74151
~M 3 "./src/c74153.v" 3 c74153
~A 1 "./src/c74153.v" 3 c74153
~M 3 "./src/c74157.v" 3 c74157
~A 1 "./src/c74157.v" 3 c74157
~M 3 "./src/c7420.v" 3 c7420
~A 1 "./src/c7420.v" 3 c7420
~M 3 "./src/c74244.v" 3 c74244
~A 1 "./src/c74244.v" 3 c74244
~M 3 "./src/c74374.v" 3 c74374
~A 1 "./src/c74374.v" 3 c74374
~M 3 "./src/c74377.v" 3 c74377
~A 1 "./src/c74377.v" 3 c74377
~M 3 "./src/c7474.v" 3 c7474
~A 1 "./src/c7474.v" 3 c7474
~M 3 "./src/c7486.v" 3 c7486
~A 1 "./src/c7486.v" 3 c7486
~M 3 "./compile/chips.v" 30 chips
~A 1 "./compile/chips.v" 30 chips
~M 1 "./src/decode2.v" 10 decode2
~A 1 "./src/decode2.v" 10 decode2
~M 3 "./compile/decode4.v" 30 decode4
~A 1 "./compile/decode4.v" 30 decode4
~M 3 "./compile/decode8.v" 30 decode8
~A 1 "./compile/decode8.v" 30 decode8
~M 1 "./src/dram.v" 12 dram
~A 1 "./src/dram.v" 12 dram
~M 3 "./compile/elements.v" 30 elements
~A 1 "./compile/elements.v" 30 elements
~M 1 "./src/iram.v" 12 iram
~A 1 "./src/iram.v" 12 iram
~M 1 "./src/mux2.v" 7 mux2
~A 1 "./src/mux2.v" 7 mux2
~M 3 "./compile/mux4.v" 30 mux4
~A 1 "./compile/mux4.v" 30 mux4
~M 3 "./compile/mux8.v" 30 mux8
~A 1 "./compile/mux8.v" 30 mux8
~M 3 "./../LAB0/test_design1/compile/test_layout0.v" 30 test_layout0
~A 1 "./../LAB0/test_design1/compile/test_layout0.v" 30 test_layout0
