{"vcs1":{"timestamp_begin":1684328811.717307607, "rt":1.30, "ut":0.43, "st":0.21}}
{"vcselab":{"timestamp_begin":1684328813.101886030, "rt":1.30, "ut":0.43, "st":0.17}}
{"link":{"timestamp_begin":1684328814.472305022, "rt":0.48, "ut":0.23, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684328811.065976721}
{"VCS_COMP_START_TIME": 1684328811.065976721}
{"VCS_COMP_END_TIME": 1684328817.602997563}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330828}}
{"stitch_vcselab": {"peak_mem": 211888}}
